<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Mar 31 05:23:23 2019" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="RV32I_pipelined" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="btn3" SIGIS="rst" SIGNAME="External_Ports_btn3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debounce_0" PORT="btn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_div_0" PORT="clk"/>
        <CONNECTION INSTANCE="debounce_0" PORT="clk"/>
        <CONNECTION INSTANCE="program_counter_1" PORT="clk"/>
        <CONNECTION INSTANCE="registers_0" PORT="clk"/>
        <CONNECTION INSTANCE="stage_DE_0" PORT="clk"/>
        <CONNECTION INSTANCE="stage_EM_0" PORT="clk"/>
        <CONNECTION INSTANCE="stage_FD_0" PORT="clk"/>
        <CONNECTION INSTANCE="stage_MW_0" PORT="clk"/>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clkb"/>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clka"/>
        <CONNECTION INSTANCE="hazard_count_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="led" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_debug_leds">
      <CONNECTIONS>
        <CONNECTION INSTANCE="registers_0" PORT="debug_leds"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ALU_0" HWVERSION="1.0" INSTANCE="ALU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU" VLNV="xilinx.com:module_ref:ALU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_ALU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="mux_reg_pc_alu_0_alu_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_pc_alu_0" PORT="alu_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="mux_reg_descr_alu_0_alu_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_descr_alu_0" PORT="alu_B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="control_alu" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_control_alu_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="control_alu_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sum" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="alu_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="zero" SIGIS="undef" SIGNAME="ALU_0_zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="brach_logic_0" PORT="alu_zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sign" SIGIS="undef" SIGNAME="ALU_0_sign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="brach_logic_0" PORT="alu_sign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="overflow" SIGIS="undef" SIGNAME="ALU_0_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="brach_logic_0" PORT="alu_overflow"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Descrambler_0" HWVERSION="1.0" INSTANCE="Descrambler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Descrambler" VLNV="xilinx.com:module_ref:Descrambler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_Descrambler_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="scr_imm" RIGHT="0" SIGIS="undef" SIGNAME="instruction_clear_0_instruction_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instruction_clear_0" PORT="instruction_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="descr_imm" RIGHT="0" SIGIS="undef" SIGNAME="Descrambler_0_descr_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="immediate_FD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RV32I_0" HWVERSION="1.0" INSTANCE="RV32I_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RV32I" VLNV="xilinx.com:module_ref:RV32I:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_RV32I_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="error" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="instr" RIGHT="0" SIGIS="undef" SIGNAME="instruction_clear_0_instruction_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instruction_clear_0" PORT="instruction_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="mux_reg_write" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_0_mux_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="mux_reg_write_FD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mux_output" SIGIS="undef" SIGNAME="RV32I_0_mux_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="mux_output_FD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mux_reg_descr_alu" SIGIS="undef" SIGNAME="RV32I_0_mux_reg_descr_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="mux_reg_descr_alu_FD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mux_reg_pc_alu" SIGIS="undef" SIGNAME="RV32I_0_mux_reg_pc_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="mux_reg_pc_alu_FD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="control_alu" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_0_control_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="control_alu_FD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="control_reg_writeenable" SIGIS="undef" SIGNAME="RV32I_0_control_reg_writeenable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="control_reg_writeenable_FD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="control_branch" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_0_control_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="control_branch_FD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="control_mem_logic" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_0_control_mem_logic">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="control_mem_logic_FD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="RV32I_pipelined_blk_mem_gen_0_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="4096"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="4096"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="4096"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="4"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="4096"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../imports/Dumps/addTest_Dump.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="true"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="pc_shift_down_0_pc_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_shift_down_0" PORT="pc_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instruction_clear_0" PORT="instruction_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="pre_memory_logic_0_byte_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pre_memory_logic_0" PORT="byte_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="pre_memory_logic_0_addr1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pre_memory_logic_0" PORT="addr1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_reg_2_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="reg_2_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="post_memory_logic_0" PORT="memory_access_out1_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/brach_logic_0" HWVERSION="1.0" INSTANCE="brach_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="brach_logic" VLNV="xilinx.com:module_ref:brach_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_brach_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="control_branch" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_control_branch_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="control_branch_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="alu_zero" SIGIS="undef" SIGNAME="ALU_0_zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="alu_sign" SIGIS="undef" SIGNAME="ALU_0_sign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="sign"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="alu_overflow" SIGIS="undef" SIGNAME="ALU_0_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="mux_next_pc" RIGHT="0" SIGIS="undef" SIGNAME="brach_logic_0_mux_next_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_logic_0" PORT="mux_next_pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch" SIGIS="undef" SIGNAME="brach_logic_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="branch_logic"/>
            <CONNECTION INSTANCE="stage_FD_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clock_div_0" HWVERSION="1.0" INSTANCE="clock_div_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_div" VLNV="xilinx.com:module_ref:clock_div:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_clock_div_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="div_clk" SIGIS="clk" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="program_counter_1" PORT="clk_en"/>
            <CONNECTION INSTANCE="registers_0" PORT="clk_en"/>
            <CONNECTION INSTANCE="stage_DE_0" PORT="clk_en"/>
            <CONNECTION INSTANCE="stage_EM_0" PORT="clk_en"/>
            <CONNECTION INSTANCE="stage_FD_0" PORT="clk_en"/>
            <CONNECTION INSTANCE="stage_MW_0" PORT="clk_en"/>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="enb"/>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="ena"/>
            <CONNECTION INSTANCE="hazard_count_0" PORT="clk_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/debounce_0" HWVERSION="1.0" INSTANCE="debounce_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="debounce" VLNV="xilinx.com:module_ref:debounce:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_debounce_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="btn" SIGIS="undef" SIGNAME="External_Ports_btn3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dbnc" SIGIS="undef" SIGNAME="debounce_0_dbnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="program_counter_1" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/hazard_count_0" HWVERSION="1.0" INSTANCE="hazard_count_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hazard_count" VLNV="xilinx.com:module_ref:hazard_count:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_hazard_count_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_en" SIGIS="undef" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="new_hazard" SIGIS="undef" SIGNAME="hazard_logic_0_new_hazard">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hazard_logic_0" PORT="new_hazard"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="hazard_stage" RIGHT="0" SIGIS="undef" SIGNAME="hazard_logic_0_hazard_stage">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hazard_logic_0" PORT="hazard_stage"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="hazard" RIGHT="0" SIGIS="undef" SIGNAME="hazard_count_0_hazard">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_logic_0" PORT="hazard"/>
            <CONNECTION INSTANCE="stage_FD_0" PORT="hazard"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/hazard_logic_0" HWVERSION="1.0" INSTANCE="hazard_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hazard_logic" VLNV="xilinx.com:module_ref:hazard_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_hazard_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="instr_f_d" RIGHT="0" SIGIS="undef" SIGNAME="instruction_clear_0_instruction_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instruction_clear_0" PORT="instruction_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instr_d_e" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_instruction_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="instruction_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instr_e_m" RIGHT="0" SIGIS="undef" SIGNAME="stage_EM_0_instruction_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_EM_0" PORT="instruction_EM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instr_m_w" RIGHT="0" SIGIS="undef" SIGNAME="stage_MW_0_instruction_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_MW_0" PORT="instruction_MW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="hazard_stage" RIGHT="0" SIGIS="undef" SIGNAME="hazard_logic_0_hazard_stage">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hazard_count_0" PORT="hazard_stage"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="new_hazard" SIGIS="undef" SIGNAME="hazard_logic_0_new_hazard">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="hazard_logic"/>
            <CONNECTION INSTANCE="hazard_count_0" PORT="new_hazard"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/instruction_clear_0" HWVERSION="1.0" INSTANCE="instruction_clear_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="instruction_clear" VLNV="xilinx.com:module_ref:instruction_clear:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_instruction_clear_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="instruction_clear_signal" SIGIS="undef" SIGNAME="stage_FD_0_instruction_clear_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_FD_0" PORT="instruction_clear_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction_in" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction_out" RIGHT="0" SIGIS="undef" SIGNAME="instruction_clear_0_instruction_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registers_0" PORT="instr1"/>
            <CONNECTION INSTANCE="stage_DE_0" PORT="instruction_FD"/>
            <CONNECTION INSTANCE="RV32I_0" PORT="instr"/>
            <CONNECTION INSTANCE="Descrambler_0" PORT="scr_imm"/>
            <CONNECTION INSTANCE="hazard_logic_0" PORT="instr_f_d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_output_0" HWVERSION="1.0" INSTANCE="mux_output_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_output" VLNV="xilinx.com:module_ref:mux_output:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_mux_output_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="control_mux_output" SIGIS="undef" SIGNAME="stage_DE_0_mux_output_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="mux_output_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="descrambler_output" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_immediate_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="immediate_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="alu_output" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_sum">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="sum"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="output_bus" RIGHT="0" SIGIS="undef" SIGNAME="mux_output_0_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_logic_0" PORT="output_bus_E"/>
            <CONNECTION INSTANCE="pre_memory_logic_0" PORT="addr1_in"/>
            <CONNECTION INSTANCE="stage_EM_0" PORT="output_bus_DE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_reg_descr_alu_0" HWVERSION="1.0" INSTANCE="mux_reg_descr_alu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_reg_descr_alu" VLNV="xilinx.com:module_ref:mux_reg_descr_alu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_mux_reg_descr_alu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="control_mux_reg_descr_alu" SIGIS="undef" SIGNAME="stage_DE_0_mux_reg_descr_alu_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="mux_reg_descr_alu_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="descrambler_output" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_immediate_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="immediate_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg_2_out" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_reg_2_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="reg_2_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alu_B" RIGHT="0" SIGIS="undef" SIGNAME="mux_reg_descr_alu_0_alu_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_reg_pc_alu_0" HWVERSION="1.0" INSTANCE="mux_reg_pc_alu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_reg_pc_alu" VLNV="xilinx.com:module_ref:mux_reg_pc_alu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_mux_reg_pc_alu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="control_mux_reg_pc_alu" SIGIS="undef" SIGNAME="stage_DE_0_mux_reg_pc_alu_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="mux_reg_pc_alu_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_pc_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="pc_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg_1_out" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_reg_1_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="reg_1_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alu_A" RIGHT="0" SIGIS="undef" SIGNAME="mux_reg_pc_alu_0_alu_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_reg_write_0" HWVERSION="1.0" INSTANCE="mux_reg_write_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_reg_write" VLNV="xilinx.com:module_ref:mux_reg_write:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_mux_reg_write_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="control_mux_reg_write" RIGHT="0" SIGIS="undef" SIGNAME="stage_MW_0_mux_reg_write_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_MW_0" PORT="mux_reg_write_MW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_output" RIGHT="0" SIGIS="undef" SIGNAME="stage_MW_0_memory_access_out1_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_MW_0" PORT="memory_access_out1_MW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC" RIGHT="0" SIGIS="undef" SIGNAME="stage_MW_0_PC_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_MW_0" PORT="PC_MW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="output_bus" RIGHT="0" SIGIS="undef" SIGNAME="stage_MW_0_output_bus_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_MW_0" PORT="output_bus_MW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="reg_write_input" RIGHT="0" SIGIS="undef" SIGNAME="mux_reg_write_0_reg_write_input">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registers_0" PORT="reg_write_input"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pc_logic_0" HWVERSION="1.0" INSTANCE="pc_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pc_logic" VLNV="xilinx.com:module_ref:pc_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_pc_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="mux_next_pc" RIGHT="0" SIGIS="undef" SIGNAME="brach_logic_0_mux_next_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="brach_logic_0" PORT="mux_next_pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="hazard" RIGHT="0" SIGIS="undef" SIGNAME="hazard_count_0_hazard">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hazard_count_0" PORT="hazard"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_pc_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="pc_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="output_bus_E" RIGHT="0" SIGIS="undef" SIGNAME="mux_output_0_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="output_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC" RIGHT="0" SIGIS="undef" SIGNAME="program_counter_1_PC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="program_counter_1" PORT="PC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC_FD" RIGHT="0" SIGIS="undef" SIGNAME="stage_FD_0_PC_FD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_FD_0" PORT="PC_FD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_out" RIGHT="0" SIGIS="undef" SIGNAME="pc_logic_0_PC_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="program_counter_1" PORT="next_PC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pc_shift_down_0" HWVERSION="1.0" INSTANCE="pc_shift_down_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pc_shift_down" VLNV="xilinx.com:module_ref:pc_shift_down:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_pc_shift_down_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="pc_in" RIGHT="0" SIGIS="undef" SIGNAME="program_counter_1_PC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="program_counter_1" PORT="PC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_out" RIGHT="0" SIGIS="undef" SIGNAME="pc_shift_down_0_pc_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/post_memory_logic_0" HWVERSION="1.0" INSTANCE="post_memory_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="post_memory_logic" VLNV="xilinx.com:module_ref:post_memory_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_post_memory_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="control_mem" RIGHT="0" SIGIS="undef" SIGNAME="stage_EM_0_control_mem_logic_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_EM_0" PORT="control_mem_logic_EM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addr1" RIGHT="0" SIGIS="undef" SIGNAME="stage_EM_0_output_bus_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_EM_0" PORT="output_bus_EM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="memory_access_out1_in" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="memory_access_out1_out" RIGHT="0" SIGIS="undef" SIGNAME="post_memory_logic_0_memory_access_out1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_MW_0" PORT="memory_access_out1_EM"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pre_memory_logic_0" HWVERSION="1.0" INSTANCE="pre_memory_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pre_memory_logic" VLNV="xilinx.com:module_ref:pre_memory_logic:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_pre_memory_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="control_mem" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_control_mem_logic_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="control_mem_logic_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addr1_in" RIGHT="0" SIGIS="undef" SIGNAME="mux_output_0_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="output_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="addr1_out" RIGHT="0" SIGIS="undef" SIGNAME="pre_memory_logic_0_addr1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="byte_enable" RIGHT="0" SIGIS="undef" SIGNAME="pre_memory_logic_0_byte_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="web"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/program_counter_1" HWVERSION="1.0" INSTANCE="program_counter_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="program_counter" VLNV="xilinx.com:module_ref:program_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_program_counter_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_en" SIGIS="undef" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="debounce_0_dbnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debounce_0" PORT="dbnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="next_PC" RIGHT="0" SIGIS="undef" SIGNAME="pc_logic_0_PC_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_logic_0" PORT="PC_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC" RIGHT="0" SIGIS="undef" SIGNAME="program_counter_1_PC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_logic_0" PORT="PC"/>
            <CONNECTION INSTANCE="stage_FD_0" PORT="PC"/>
            <CONNECTION INSTANCE="pc_shift_down_0" PORT="pc_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/registers_0" HWVERSION="1.0" INSTANCE="registers_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="registers" VLNV="xilinx.com:module_ref:registers:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_registers_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_en" SIGIS="undef" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instr1" RIGHT="0" SIGIS="undef" SIGNAME="instruction_clear_0_instruction_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instruction_clear_0" PORT="instruction_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instr2" RIGHT="0" SIGIS="undef" SIGNAME="stage_MW_0_instruction_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_MW_0" PORT="instruction_MW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg_write_input" RIGHT="0" SIGIS="undef" SIGNAME="mux_reg_write_0_reg_write_input">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_write_0" PORT="reg_write_input"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="reg_1_out" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_reg_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="reg_1_FD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="reg_2_out" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_reg_2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="reg_2_FD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wen" SIGIS="undef" SIGNAME="stage_MW_0_control_reg_writeenable_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_MW_0" PORT="control_reg_writeenable_MW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="debug_leds" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_debug_leds">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/stage_DE_0" HWVERSION="1.0" INSTANCE="stage_DE_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="stage_DE" VLNV="xilinx.com:module_ref:stage_DE:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_stage_DE_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_en" SIGIS="undef" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch_logic" SIGIS="undef" SIGNAME="brach_logic_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="brach_logic_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hazard_logic" SIGIS="undef" SIGNAME="hazard_logic_0_new_hazard">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hazard_logic_0" PORT="new_hazard"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_FD" RIGHT="0" SIGIS="undef" SIGNAME="stage_FD_0_PC_FD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_FD_0" PORT="PC_FD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="control_branch_FD" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_0_control_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_0" PORT="control_branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mux_reg_pc_alu_FD" SIGIS="undef" SIGNAME="RV32I_0_mux_reg_pc_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_0" PORT="mux_reg_pc_alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mux_reg_descr_alu_FD" SIGIS="undef" SIGNAME="RV32I_0_mux_reg_descr_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_0" PORT="mux_reg_descr_alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mux_output_FD" SIGIS="undef" SIGNAME="RV32I_0_mux_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_0" PORT="mux_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="mux_reg_write_FD" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_0_mux_reg_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_0" PORT="mux_reg_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="control_mem_logic_FD" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_0_control_mem_logic">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_0" PORT="control_mem_logic"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="control_alu_FD" RIGHT="0" SIGIS="undef" SIGNAME="RV32I_0_control_alu">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_0" PORT="control_alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="control_reg_writeenable_FD" SIGIS="undef" SIGNAME="RV32I_0_control_reg_writeenable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RV32I_0" PORT="control_reg_writeenable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg_1_FD" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_reg_1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registers_0" PORT="reg_1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="reg_2_FD" RIGHT="0" SIGIS="undef" SIGNAME="registers_0_reg_2_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registers_0" PORT="reg_2_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="immediate_FD" RIGHT="0" SIGIS="undef" SIGNAME="Descrambler_0_descr_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Descrambler_0" PORT="descr_imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction_FD" RIGHT="0" SIGIS="undef" SIGNAME="instruction_clear_0_instruction_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instruction_clear_0" PORT="instruction_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_pc_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_pc_alu_0" PORT="pc"/>
            <CONNECTION INSTANCE="pc_logic_0" PORT="PC_DE"/>
            <CONNECTION INSTANCE="stage_EM_0" PORT="PC_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="control_branch_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_control_branch_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="brach_logic_0" PORT="control_branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mux_reg_pc_alu_DE" SIGIS="undef" SIGNAME="stage_DE_0_mux_reg_pc_alu_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_pc_alu_0" PORT="control_mux_reg_pc_alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mux_reg_descr_alu_DE" SIGIS="undef" SIGNAME="stage_DE_0_mux_reg_descr_alu_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_descr_alu_0" PORT="control_mux_reg_descr_alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mux_output_DE" SIGIS="undef" SIGNAME="stage_DE_0_mux_output_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="control_mux_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="mux_reg_write_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_mux_reg_write_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_EM_0" PORT="mux_reg_write_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="control_mem_logic_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_control_mem_logic_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pre_memory_logic_0" PORT="control_mem"/>
            <CONNECTION INSTANCE="stage_EM_0" PORT="control_mem_logic_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="control_alu_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_control_alu_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="control_alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="control_reg_writeenable_DE" SIGIS="undef" SIGNAME="stage_DE_0_control_reg_writeenable_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_EM_0" PORT="control_reg_writeenable_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="reg_1_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_reg_1_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_pc_alu_0" PORT="reg_1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="reg_2_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_reg_2_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_descr_alu_0" PORT="reg_2_out"/>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="immediate_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_immediate_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="descrambler_output"/>
            <CONNECTION INSTANCE="mux_reg_descr_alu_0" PORT="descrambler_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_instruction_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_EM_0" PORT="instruction_DE"/>
            <CONNECTION INSTANCE="hazard_logic_0" PORT="instr_d_e"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/stage_EM_0" HWVERSION="1.0" INSTANCE="stage_EM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="stage_EM" VLNV="xilinx.com:module_ref:stage_EM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_stage_EM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_en" SIGIS="undef" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_pc_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="pc_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="output_bus_DE" RIGHT="0" SIGIS="undef" SIGNAME="mux_output_0_output_bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_output_0" PORT="output_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_instruction_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="instruction_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="mux_reg_write_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_mux_reg_write_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="mux_reg_write_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="control_reg_writeenable_DE" SIGIS="undef" SIGNAME="stage_DE_0_control_reg_writeenable_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="control_reg_writeenable_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="control_mem_logic_DE" RIGHT="0" SIGIS="undef" SIGNAME="stage_DE_0_control_mem_logic_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_DE_0" PORT="control_mem_logic_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_EM" RIGHT="0" SIGIS="undef" SIGNAME="stage_EM_0_PC_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_MW_0" PORT="PC_EM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="output_bus_EM" RIGHT="0" SIGIS="undef" SIGNAME="stage_EM_0_output_bus_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="post_memory_logic_0" PORT="addr1"/>
            <CONNECTION INSTANCE="stage_MW_0" PORT="output_bus_EM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction_EM" RIGHT="0" SIGIS="undef" SIGNAME="stage_EM_0_instruction_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_MW_0" PORT="instruction_EM"/>
            <CONNECTION INSTANCE="hazard_logic_0" PORT="instr_e_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="mux_reg_write_EM" RIGHT="0" SIGIS="undef" SIGNAME="stage_EM_0_mux_reg_write_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_MW_0" PORT="mux_reg_write_EM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="control_reg_writeenable_EM" SIGIS="undef" SIGNAME="stage_EM_0_control_reg_writeenable_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_MW_0" PORT="control_reg_writeenable_EM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="control_mem_logic_EM" RIGHT="0" SIGIS="undef" SIGNAME="stage_EM_0_control_mem_logic_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="post_memory_logic_0" PORT="control_mem"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/stage_FD_0" HWVERSION="1.0" INSTANCE="stage_FD_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="stage_FD" VLNV="xilinx.com:module_ref:stage_FD:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_stage_FD_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_en" SIGIS="undef" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC" RIGHT="0" SIGIS="undef" SIGNAME="program_counter_1_PC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="program_counter_1" PORT="PC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="hazard" RIGHT="0" SIGIS="undef" SIGNAME="hazard_count_0_hazard">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hazard_count_0" PORT="hazard"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch" SIGIS="undef" SIGNAME="brach_logic_0_branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="brach_logic_0" PORT="branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_FD" RIGHT="0" SIGIS="undef" SIGNAME="stage_FD_0_PC_FD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_logic_0" PORT="PC_FD"/>
            <CONNECTION INSTANCE="stage_DE_0" PORT="pc_FD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="instruction_clear_out" SIGIS="undef" SIGNAME="stage_FD_0_instruction_clear_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="instruction_clear_0" PORT="instruction_clear_signal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/stage_MW_0" HWVERSION="1.0" INSTANCE="stage_MW_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="stage_MW" VLNV="xilinx.com:module_ref:stage_MW:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="RV32I_pipelined_stage_MW_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_en" SIGIS="undef" SIGNAME="clock_div_0_div_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC_EM" RIGHT="0" SIGIS="undef" SIGNAME="stage_EM_0_PC_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_EM_0" PORT="PC_EM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="output_bus_EM" RIGHT="0" SIGIS="undef" SIGNAME="stage_EM_0_output_bus_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_EM_0" PORT="output_bus_EM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction_EM" RIGHT="0" SIGIS="undef" SIGNAME="stage_EM_0_instruction_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_EM_0" PORT="instruction_EM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="mux_reg_write_EM" RIGHT="0" SIGIS="undef" SIGNAME="stage_EM_0_mux_reg_write_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_EM_0" PORT="mux_reg_write_EM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="control_reg_writeenable_EM" SIGIS="undef" SIGNAME="stage_EM_0_control_reg_writeenable_EM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="stage_EM_0" PORT="control_reg_writeenable_EM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="memory_access_out1_EM" RIGHT="0" SIGIS="undef" SIGNAME="post_memory_logic_0_memory_access_out1_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="post_memory_logic_0" PORT="memory_access_out1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_MW" RIGHT="0" SIGIS="undef" SIGNAME="stage_MW_0_PC_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_write_0" PORT="PC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="output_bus_MW" RIGHT="0" SIGIS="undef" SIGNAME="stage_MW_0_output_bus_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_write_0" PORT="output_bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction_MW" RIGHT="0" SIGIS="undef" SIGNAME="stage_MW_0_instruction_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registers_0" PORT="instr2"/>
            <CONNECTION INSTANCE="hazard_logic_0" PORT="instr_m_w"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="mux_reg_write_MW" RIGHT="0" SIGIS="undef" SIGNAME="stage_MW_0_mux_reg_write_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_write_0" PORT="control_mux_reg_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="control_reg_writeenable_MW" SIGIS="undef" SIGNAME="stage_MW_0_control_reg_writeenable_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="registers_0" PORT="wen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="memory_access_out1_MW" RIGHT="0" SIGIS="undef" SIGNAME="stage_MW_0_memory_access_out1_MW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_reg_write_0" PORT="mem_output"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
