{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 30 19:41:29 2022 " "Info: Processing started: Sun Oct 30 19:41:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_file -c reg_file " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reg_file -c reg_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_file.vhd 2 1 " "Warning: Using design file reg_file.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behavior " "Info: Found design unit 1: reg_file-behavior" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_file " "Info: Elaborating entity \"reg_file\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem.raddr_a reg_file.vhd(34) " "Warning (10873): Using initial value X (don't care) for net \"mem.raddr_a\" at reg_file.vhd(34)" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem.raddr_b reg_file.vhd(34) " "Warning (10873): Using initial value X (don't care) for net \"mem.raddr_b\" at reg_file.vhd(34)" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "mem~38 " "Warning: Inferred dual-clock RAM node \"mem~38\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "reg_file.vhd" "mem~38" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 34 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "mem~38 " "Info: Inferred altsyncram megafunction from the following design logic: \"mem~38\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Info: Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "reg_file.vhd" "mem~38" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 34 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_rtl_0 " "Info: Elaborated megafunction instantiation \"altsyncram:mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_rtl_0 " "Info: Instantiated megafunction \"altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Info: Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Info: Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_heq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_heq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_heq1 " "Info: Found entity 1: altsyncram_heq1" {  } { { "db/altsyncram_heq1.tdf" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/db/altsyncram_heq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "altsyncram:mem_rtl_0\|altsyncram_heq1:auto_generated\|ALTSYNCRAM 4 " "Info: Removed 4 MSB VCC or GND address nodes from RAM block \"altsyncram:mem_rtl_0\|altsyncram_heq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_heq1.tdf" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/db/altsyncram_heq1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/asus/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Warning: Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_1\[0\] " "Warning (15610): No output dependent on input pin \"ADDR_1\[0\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_1\[1\] " "Warning (15610): No output dependent on input pin \"ADDR_1\[1\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_1\[2\] " "Warning (15610): No output dependent on input pin \"ADDR_1\[2\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_1\[3\] " "Warning (15610): No output dependent on input pin \"ADDR_1\[3\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_1\[4\] " "Warning (15610): No output dependent on input pin \"ADDR_1\[4\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_2\[0\] " "Warning (15610): No output dependent on input pin \"ADDR_2\[0\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_2\[1\] " "Warning (15610): No output dependent on input pin \"ADDR_2\[1\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_2\[2\] " "Warning (15610): No output dependent on input pin \"ADDR_2\[2\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_2\[3\] " "Warning (15610): No output dependent on input pin \"ADDR_2\[3\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_2\[4\] " "Warning (15610): No output dependent on input pin \"ADDR_2\[4\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_3\[0\] " "Warning (15610): No output dependent on input pin \"ADDR_3\[0\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_3\[1\] " "Warning (15610): No output dependent on input pin \"ADDR_3\[1\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_3\[2\] " "Warning (15610): No output dependent on input pin \"ADDR_3\[2\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_3\[3\] " "Warning (15610): No output dependent on input pin \"ADDR_3\[3\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR_3\[4\] " "Warning (15610): No output dependent on input pin \"ADDR_3\[4\]\"" {  } { { "reg_file.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 4/reg_file.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Info: Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Info: Implemented 49 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 30 19:41:31 2022 " "Info: Processing ended: Sun Oct 30 19:41:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
