ARM GAS  /tmp/cc9EZ2aH.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"hal_adc_lld.c"
  13              		.text
  14              		.section	.text.adc_lld_init,"ax",%progbits
  15              		.align	1
  16              		.p2align 4,,15
  17              		.global	adc_lld_init
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  23              		.type	adc_lld_init, %function
  24              	adc_lld_init:
  25              		@ args = 0, pretend = 0, frame = 0
  26              		@ frame_needed = 0, uses_anonymous_args = 0
  27 0000 10B5     		push	{r4, lr}
  28 0002 084C     		ldr	r4, .L4
  29 0004 2046     		mov	r0, r4
  30 0006 FFF7FEFF 		bl	adcObjectInit
  31 000a 0748     		ldr	r0, .L4+4
  32 000c 074B     		ldr	r3, .L4+8
  33 000e 2363     		str	r3, [r4, #48]
  34 0010 0022     		movs	r2, #0
  35 0012 C4E90A02 		strd	r0, r2, [r4, #40]
  36 0016 0621     		movs	r1, #6
  37 0018 BDE81040 		pop	{r4, lr}
  38 001c 1220     		movs	r0, #18
  39 001e FFF7FEBF 		b	nvicEnableVector
  40              	.L5:
  41 0022 00BF     		.align	2
  42              	.L4:
  43 0024 00000000 		.word	.LANCHOR0
  44 0028 00200140 		.word	1073815552
  45 002c 162C0200 		.word	142358
  46              		.size	adc_lld_init, .-adc_lld_init
  47              		.section	.text.adc_lld_start,"ax",%progbits
  48              		.align	1
  49              		.p2align 4,,15
  50              		.global	adc_lld_start
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  54              		.fpu fpv4-sp-d16
  55              		.type	adc_lld_start, %function
  56              	adc_lld_start:
  57              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc9EZ2aH.s 			page 2


  58              		@ frame_needed = 0, uses_anonymous_args = 0
  59 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
  60 0002 012B     		cmp	r3, #1
  61 0004 00D0     		beq	.L13
  62 0006 7047     		bx	lr
  63              	.L13:
  64 0008 134B     		ldr	r3, .L15
  65 000a 9842     		cmp	r0, r3
  66 000c 10B5     		push	{r4, lr}
  67 000e 0446     		mov	r4, r0
  68 0010 0DD0     		beq	.L14
  69              	.L8:
  70 0012 1248     		ldr	r0, .L15+4
  71 0014 A26A     		ldr	r2, [r4, #40]
  72 0016 4368     		ldr	r3, [r0, #4]
  73 0018 03F44003 		and	r3, r3, #12582912
  74 001c 0021     		movs	r1, #0
  75 001e 43F44033 		orr	r3, r3, #196608
  76 0022 0124     		movs	r4, #1
  77 0024 4360     		str	r3, [r0, #4]
  78 0026 5160     		str	r1, [r2, #4]
  79 0028 9160     		str	r1, [r2, #8]
  80 002a 9460     		str	r4, [r2, #8]
  81 002c 10BD     		pop	{r4, pc}
  82              	.L14:
  83 002e 0346     		mov	r3, r0
  84 0030 0B4A     		ldr	r2, .L15+8
  85 0032 0621     		movs	r1, #6
  86 0034 0C20     		movs	r0, #12
  87 0036 FFF7FEFF 		bl	dmaStreamAllocI
  88 003a 0268     		ldr	r2, [r0]
  89 003c 094B     		ldr	r3, .L15+12
  90 003e 0A49     		ldr	r1, .L15+16
  91 0040 E062     		str	r0, [r4, #44]
  92 0042 9160     		str	r1, [r2, #8]
  93 0044 5A6C     		ldr	r2, [r3, #68]
  94 0046 42F48072 		orr	r2, r2, #256
  95 004a 5A64     		str	r2, [r3, #68]
  96 004c 5A6E     		ldr	r2, [r3, #100]
  97 004e 42F48072 		orr	r2, r2, #256
  98 0052 5A66     		str	r2, [r3, #100]
  99 0054 5B6E     		ldr	r3, [r3, #100]
 100 0056 DCE7     		b	.L8
 101              	.L16:
 102              		.align	2
 103              	.L15:
 104 0058 00000000 		.word	.LANCHOR0
 105 005c 00230140 		.word	1073816320
 106 0060 00000000 		.word	adc_lld_serve_rx_interrupt
 107 0064 00380240 		.word	1073887232
 108 0068 4C200140 		.word	1073815628
 109              		.size	adc_lld_start, .-adc_lld_start
 110              		.section	.text.adc_lld_stop,"ax",%progbits
 111              		.align	1
 112              		.p2align 4,,15
 113              		.global	adc_lld_stop
 114              		.syntax unified
ARM GAS  /tmp/cc9EZ2aH.s 			page 3


 115              		.thumb
 116              		.thumb_func
 117              		.fpu fpv4-sp-d16
 118              		.type	adc_lld_stop, %function
 119              	adc_lld_stop:
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 123 0002 022B     		cmp	r3, #2
 124 0004 00D0     		beq	.L25
 125 0006 7047     		bx	lr
 126              	.L25:
 127 0008 10B5     		push	{r4, lr}
 128 000a 0446     		mov	r4, r0
 129 000c C06A     		ldr	r0, [r0, #44]
 130 000e FFF7FEFF 		bl	dmaStreamFreeI
 131 0012 0A49     		ldr	r1, .L27
 132 0014 A26A     		ldr	r2, [r4, #40]
 133 0016 0023     		movs	r3, #0
 134 0018 8C42     		cmp	r4, r1
 135 001a E362     		str	r3, [r4, #44]
 136 001c 5360     		str	r3, [r2, #4]
 137 001e 9360     		str	r3, [r2, #8]
 138 0020 00D0     		beq	.L26
 139 0022 10BD     		pop	{r4, pc}
 140              	.L26:
 141 0024 064B     		ldr	r3, .L27+4
 142 0026 5A6C     		ldr	r2, [r3, #68]
 143 0028 22F48072 		bic	r2, r2, #256
 144 002c 5A64     		str	r2, [r3, #68]
 145 002e 5A6E     		ldr	r2, [r3, #100]
 146 0030 22F48072 		bic	r2, r2, #256
 147 0034 5A66     		str	r2, [r3, #100]
 148 0036 5B6E     		ldr	r3, [r3, #100]
 149 0038 10BD     		pop	{r4, pc}
 150              	.L28:
 151 003a 00BF     		.align	2
 152              	.L27:
 153 003c 00000000 		.word	.LANCHOR0
 154 0040 00380240 		.word	1073887232
 155              		.size	adc_lld_stop, .-adc_lld_stop
 156              		.section	.text.adc_lld_start_conversion,"ax",%progbits
 157              		.align	1
 158              		.p2align 4,,15
 159              		.global	adc_lld_start_conversion
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 163              		.fpu fpv4-sp-d16
 164              		.type	adc_lld_start_conversion, %function
 165              	adc_lld_start_conversion:
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 169 0000 0369     		ldr	r3, [r0, #16]
 170 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 171 0004 30B4     		push	{r4, r5}
ARM GAS  /tmp/cc9EZ2aH.s 			page 4


 172 0006 056B     		ldr	r5, [r0, #48]
 173 0008 C468     		ldr	r4, [r0, #12]
 174 000a 2AB1     		cbz	r2, .L31
 175 000c 012C     		cmp	r4, #1
 176 000e 94BF     		ite	ls
 177 0010 45F48075 		orrls	r5, r5, #256
 178 0014 45F48475 		orrhi	r5, r5, #264
 179              	.L31:
 180 0018 C26A     		ldr	r2, [r0, #44]
 181 001a 1168     		ldr	r1, [r2]
 182 001c 5A88     		ldrh	r2, [r3, #2]
 183 001e 02FB04F4 		mul	r4, r2, r4
 184 0022 02F1FF3C 		add	ip, r2, #-1
 185 0026 8268     		ldr	r2, [r0, #8]
 186 0028 CA60     		str	r2, [r1, #12]
 187 002a 4C60     		str	r4, [r1, #4]
 188 002c 0D60     		str	r5, [r1]
 189 002e 0C68     		ldr	r4, [r1]
 190 0030 826A     		ldr	r2, [r0, #40]
 191 0032 D868     		ldr	r0, [r3, #12]
 192 0034 44F00104 		orr	r4, r4, #1
 193 0038 0C60     		str	r4, [r1]
 194 003a 0025     		movs	r5, #0
 195 003c 5C69     		ldr	r4, [r3, #20]
 196 003e 196A     		ldr	r1, [r3, #32]
 197 0040 1560     		str	r5, [r2]
 198 0042 D460     		str	r4, [r2, #12]
 199 0044 9C69     		ldr	r4, [r3, #24]
 200 0046 1461     		str	r4, [r2, #16]
 201 0048 9C8B     		ldrh	r4, [r3, #28]
 202 004a 5462     		str	r4, [r2, #36]
 203 004c 41EA0C51 		orr	r1, r1, ip, lsl #20
 204 0050 DC8B     		ldrh	r4, [r3, #30]
 205 0052 9462     		str	r4, [r2, #40]
 206 0054 D162     		str	r1, [r2, #44]
 207 0056 1969     		ldr	r1, [r3, #16]
 208 0058 D3E90943 		ldrd	r4, r3, [r3, #36]
 209 005c 40F08060 		orr	r0, r0, #67108864
 210 0060 1463     		str	r4, [r2, #48]
 211 0062 40F48070 		orr	r0, r0, #256
 212 0066 5363     		str	r3, [r2, #52]
 213 0068 4B00     		lsls	r3, r1, #1
 214 006a 5060     		str	r0, [r2, #4]
 215 006c 0BD5     		bpl	.L33
 216 006e 21F08043 		bic	r3, r1, #1073741824
 217 0072 40F20330 		movw	r0, #771
 218 0076 23F00203 		bic	r3, r3, #2
 219 007a 0343     		orrs	r3, r3, r0
 220 007c 0143     		orrs	r1, r1, r0
 221 007e 9360     		str	r3, [r2, #8]
 222 0080 30BC     		pop	{r4, r5}
 223 0082 9160     		str	r1, [r2, #8]
 224 0084 7047     		bx	lr
 225              	.L33:
 226 0086 41F44071 		orr	r1, r1, #768
 227 008a 41F00101 		orr	r1, r1, #1
 228 008e 30BC     		pop	{r4, r5}
ARM GAS  /tmp/cc9EZ2aH.s 			page 5


 229 0090 9160     		str	r1, [r2, #8]
 230 0092 7047     		bx	lr
 231              		.size	adc_lld_start_conversion, .-adc_lld_start_conversion
 232              		.section	.text.adc_lld_stop_conversion,"ax",%progbits
 233              		.align	1
 234              		.p2align 4,,15
 235              		.global	adc_lld_stop_conversion
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 239              		.fpu fpv4-sp-d16
 240              		.type	adc_lld_stop_conversion, %function
 241              	adc_lld_stop_conversion:
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244              		@ link register save eliminated.
 245 0000 C16A     		ldr	r1, [r0, #44]
 246 0002 0A68     		ldr	r2, [r1]
 247 0004 1368     		ldr	r3, [r2]
 248 0006 23F01F03 		bic	r3, r3, #31
 249 000a 10B4     		push	{r4}
 250 000c 1360     		str	r3, [r2]
 251              	.L37:
 252 000e 1368     		ldr	r3, [r2]
 253 0010 13F00103 		ands	r3, r3, #1
 254 0014 FBD1     		bne	.L37
 255 0016 91F809C0 		ldrb	ip, [r1, #9]	@ zero_extendqisi2
 256 001a 4C68     		ldr	r4, [r1, #4]
 257 001c 826A     		ldr	r2, [r0, #40]
 258 001e 3D21     		movs	r1, #61
 259 0020 01FA0CF1 		lsl	r1, r1, ip
 260 0024 2160     		str	r1, [r4]
 261 0026 5360     		str	r3, [r2, #4]
 262 0028 9368     		ldr	r3, [r2, #8]
 263 002a 5DF8044B 		ldr	r4, [sp], #4
 264 002e 0121     		movs	r1, #1
 265 0030 23F08043 		bic	r3, r3, #1073741824
 266 0034 9360     		str	r3, [r2, #8]
 267 0036 9160     		str	r1, [r2, #8]
 268 0038 7047     		bx	lr
 269              		.size	adc_lld_stop_conversion, .-adc_lld_stop_conversion
 270 003a 00BF     		.section	.text.adc_lld_serve_rx_interrupt,"ax",%progbits
 271              		.align	1
 272              		.p2align 4,,15
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 276              		.fpu fpv4-sp-d16
 277              		.type	adc_lld_serve_rx_interrupt, %function
 278              	adc_lld_serve_rx_interrupt:
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281 0000 11F00C0F 		tst	r1, #12
 282 0004 10B5     		push	{r4, lr}
 283 0006 0446     		mov	r4, r0
 284 0008 0ED1     		bne	.L68
 285 000a 0369     		ldr	r3, [r0, #16]
ARM GAS  /tmp/cc9EZ2aH.s 			page 6


 286 000c 5BB1     		cbz	r3, .L40
 287 000e 8A06     		lsls	r2, r1, #26
 288 0010 27D5     		bpl	.L46
 289 0012 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 290 0014 92B3     		cbz	r2, .L47
 291 0016 5B68     		ldr	r3, [r3, #4]
 292 0018 2BB1     		cbz	r3, .L40
 293 001a 0422     		movs	r2, #4
 294 001c 0270     		strb	r2, [r0]
 295 001e 9847     		blx	r3
 296 0020 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 297 0022 042B     		cmp	r3, #4
 298 0024 3CD0     		beq	.L69
 299              	.L40:
 300 0026 10BD     		pop	{r4, pc}
 301              	.L68:
 302 0028 FFF7FEFF 		bl	adc_lld_stop_conversion
 303 002c 0369     		ldr	r3, [r0, #16]
 304 002e 9B68     		ldr	r3, [r3, #8]
 305 0030 FBB1     		cbz	r3, .L42
 306 0032 0522     		movs	r2, #5
 307 0034 0270     		strb	r2, [r0]
 308 0036 0121     		movs	r1, #1
 309 0038 9847     		blx	r3
 310 003a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 311 003c 052B     		cmp	r3, #5
 312 003e 18D0     		beq	.L42
 313              	.L43:
 314 0040 3023     		movs	r3, #48
 315              		.syntax unified
 316              	@ 493 "/home/argroos/paparazzi/sw/ext/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h" 1
 317 0042 83F31188 		MSR basepri, r3
 318              	@ 0 "" 2
 319              		.thumb
 320              		.syntax unified
 321 0046 FFF7FEFF 		bl	__stats_start_measure_crit_isr
 322 004a 4FF0FF31 		mov	r1, #-1
 323              	.L67:
 324 004e 04F11400 		add	r0, r4, #20
 325 0052 FFF7FEFF 		bl	chThdResumeI
 326 0056 FFF7FEFF 		bl	__stats_stop_measure_crit_isr
 327 005a 0023     		movs	r3, #0
 328              		.syntax unified
 329              	@ 493 "/home/argroos/paparazzi/sw/ext/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h" 1
 330 005c 83F31188 		MSR basepri, r3
 331              	@ 0 "" 2
 332              		.thumb
 333              		.syntax unified
 334 0060 10BD     		pop	{r4, pc}
 335              	.L46:
 336 0062 CA06     		lsls	r2, r1, #27
 337 0064 DFD5     		bpl	.L40
 338 0066 5B68     		ldr	r3, [r3, #4]
 339 0068 002B     		cmp	r3, #0
 340 006a DCD0     		beq	.L40
 341 006c BDE81040 		pop	{r4, lr}
 342 0070 1847     		bx	r3	@ indirect register sibling call
ARM GAS  /tmp/cc9EZ2aH.s 			page 7


 343              	.L42:
 344 0072 0222     		movs	r2, #2
 345 0074 0023     		movs	r3, #0
 346 0076 2270     		strb	r2, [r4]
 347 0078 2361     		str	r3, [r4, #16]
 348 007a E1E7     		b	.L43
 349              	.L47:
 350 007c FFF7FEFF 		bl	adc_lld_stop_conversion
 351 0080 0369     		ldr	r3, [r0, #16]
 352 0082 5B68     		ldr	r3, [r3, #4]
 353 0084 7BB1     		cbz	r3, .L49
 354 0086 0422     		movs	r2, #4
 355 0088 0270     		strb	r2, [r0]
 356 008a 9847     		blx	r3
 357 008c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 358 008e 042B     		cmp	r3, #4
 359 0090 09D0     		beq	.L49
 360              	.L50:
 361 0092 3023     		movs	r3, #48
 362              		.syntax unified
 363              	@ 493 "/home/argroos/paparazzi/sw/ext/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h" 1
 364 0094 83F31188 		MSR basepri, r3
 365              	@ 0 "" 2
 366              		.thumb
 367              		.syntax unified
 368 0098 FFF7FEFF 		bl	__stats_start_measure_crit_isr
 369 009c 0021     		movs	r1, #0
 370 009e D6E7     		b	.L67
 371              	.L69:
 372 00a0 0323     		movs	r3, #3
 373 00a2 2370     		strb	r3, [r4]
 374 00a4 10BD     		pop	{r4, pc}
 375              	.L49:
 376 00a6 0222     		movs	r2, #2
 377 00a8 0023     		movs	r3, #0
 378 00aa 2270     		strb	r2, [r4]
 379 00ac 2361     		str	r3, [r4, #16]
 380 00ae F0E7     		b	.L50
 381              		.size	adc_lld_serve_rx_interrupt, .-adc_lld_serve_rx_interrupt
 382              		.section	.text.Vector88,"ax",%progbits
 383              		.align	1
 384              		.p2align 4,,15
 385              		.global	Vector88
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu fpv4-sp-d16
 390              		.type	Vector88, %function
 391              	Vector88:
 392              		@ args = 0, pretend = 0, frame = 0
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394 0000 38B5     		push	{r3, r4, r5, lr}
 395 0002 1E4C     		ldr	r4, .L89
 396 0004 FFF7FEFF 		bl	__stats_increase_irq
 397 0008 1D4B     		ldr	r3, .L89+4
 398 000a 2169     		ldr	r1, [r4, #16]
 399 000c 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/cc9EZ2aH.s 			page 8


 400 000e 0020     		movs	r0, #0
 401 0010 1860     		str	r0, [r3]
 402 0012 19B3     		cbz	r1, .L71
 403 0014 9106     		lsls	r1, r2, #26
 404 0016 02D5     		bpl	.L74
 405 0018 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 406 001a 032B     		cmp	r3, #3
 407 001c 22D0     		beq	.L88
 408              	.L74:
 409 001e D307     		lsls	r3, r2, #31
 410 0020 1CD5     		bpl	.L71
 411 0022 0425     		movs	r5, #4
 412              	.L75:
 413 0024 1548     		ldr	r0, .L89
 414 0026 FFF7FEFF 		bl	adc_lld_stop_conversion
 415 002a 2369     		ldr	r3, [r4, #16]
 416 002c 9B68     		ldr	r3, [r3, #8]
 417 002e FBB1     		cbz	r3, .L76
 418 0030 0522     		movs	r2, #5
 419 0032 2270     		strb	r2, [r4]
 420 0034 2946     		mov	r1, r5
 421 0036 9847     		blx	r3
 422 0038 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 423 003a 052B     		cmp	r3, #5
 424 003c 18D0     		beq	.L76
 425              	.L77:
 426 003e 3023     		movs	r3, #48
 427              		.syntax unified
 428              	@ 493 "/home/argroos/paparazzi/sw/ext/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h" 1
 429 0040 83F31188 		MSR basepri, r3
 430              	@ 0 "" 2
 431              		.thumb
 432              		.syntax unified
 433 0044 FFF7FEFF 		bl	__stats_start_measure_crit_isr
 434 0048 0E48     		ldr	r0, .L89+8
 435 004a 4FF0FF31 		mov	r1, #-1
 436 004e FFF7FEFF 		bl	chThdResumeI
 437 0052 FFF7FEFF 		bl	__stats_stop_measure_crit_isr
 438 0056 0023     		movs	r3, #0
 439              		.syntax unified
 440              	@ 493 "/home/argroos/paparazzi/sw/ext/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h" 1
 441 0058 83F31188 		MSR basepri, r3
 442              	@ 0 "" 2
 443              		.thumb
 444              		.syntax unified
 445              	.L71:
 446 005c BDE83840 		pop	{r3, r4, r5, lr}
 447 0060 FFF7FEBF 		b	__port_irq_epilogue
 448              	.L88:
 449 0064 12F0010F 		tst	r2, #1
 450 0068 14BF     		ite	ne
 451 006a 0625     		movne	r5, #6
 452 006c 0225     		moveq	r5, #2
 453 006e D9E7     		b	.L75
 454              	.L76:
 455 0070 0222     		movs	r2, #2
 456 0072 0023     		movs	r3, #0
ARM GAS  /tmp/cc9EZ2aH.s 			page 9


 457 0074 2270     		strb	r2, [r4]
 458 0076 2361     		str	r3, [r4, #16]
 459 0078 E1E7     		b	.L77
 460              	.L90:
 461 007a 00BF     		.align	2
 462              	.L89:
 463 007c 00000000 		.word	.LANCHOR0
 464 0080 00200140 		.word	1073815552
 465 0084 14000000 		.word	.LANCHOR0+20
 466              		.size	Vector88, .-Vector88
 467              		.section	.text.adcSTM32EnableTSVREFE,"ax",%progbits
 468              		.align	1
 469              		.p2align 4,,15
 470              		.global	adcSTM32EnableTSVREFE
 471              		.syntax unified
 472              		.thumb
 473              		.thumb_func
 474              		.fpu fpv4-sp-d16
 475              		.type	adcSTM32EnableTSVREFE, %function
 476              	adcSTM32EnableTSVREFE:
 477              		@ args = 0, pretend = 0, frame = 0
 478              		@ frame_needed = 0, uses_anonymous_args = 0
 479              		@ link register save eliminated.
 480 0000 024A     		ldr	r2, .L92
 481 0002 5368     		ldr	r3, [r2, #4]
 482 0004 43F40003 		orr	r3, r3, #8388608
 483 0008 5360     		str	r3, [r2, #4]
 484 000a 7047     		bx	lr
 485              	.L93:
 486              		.align	2
 487              	.L92:
 488 000c 00230140 		.word	1073816320
 489              		.size	adcSTM32EnableTSVREFE, .-adcSTM32EnableTSVREFE
 490              		.section	.text.adcSTM32DisableTSVREFE,"ax",%progbits
 491              		.align	1
 492              		.p2align 4,,15
 493              		.global	adcSTM32DisableTSVREFE
 494              		.syntax unified
 495              		.thumb
 496              		.thumb_func
 497              		.fpu fpv4-sp-d16
 498              		.type	adcSTM32DisableTSVREFE, %function
 499              	adcSTM32DisableTSVREFE:
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		@ link register save eliminated.
 503 0000 024A     		ldr	r2, .L95
 504 0002 5368     		ldr	r3, [r2, #4]
 505 0004 23F40003 		bic	r3, r3, #8388608
 506 0008 5360     		str	r3, [r2, #4]
 507 000a 7047     		bx	lr
 508              	.L96:
 509              		.align	2
 510              	.L95:
 511 000c 00230140 		.word	1073816320
 512              		.size	adcSTM32DisableTSVREFE, .-adcSTM32DisableTSVREFE
 513              		.section	.text.adcSTM32EnableVBATE,"ax",%progbits
ARM GAS  /tmp/cc9EZ2aH.s 			page 10


 514              		.align	1
 515              		.p2align 4,,15
 516              		.global	adcSTM32EnableVBATE
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 520              		.fpu fpv4-sp-d16
 521              		.type	adcSTM32EnableVBATE, %function
 522              	adcSTM32EnableVBATE:
 523              		@ args = 0, pretend = 0, frame = 0
 524              		@ frame_needed = 0, uses_anonymous_args = 0
 525              		@ link register save eliminated.
 526 0000 024A     		ldr	r2, .L98
 527 0002 5368     		ldr	r3, [r2, #4]
 528 0004 43F48003 		orr	r3, r3, #4194304
 529 0008 5360     		str	r3, [r2, #4]
 530 000a 7047     		bx	lr
 531              	.L99:
 532              		.align	2
 533              	.L98:
 534 000c 00230140 		.word	1073816320
 535              		.size	adcSTM32EnableVBATE, .-adcSTM32EnableVBATE
 536              		.section	.text.adcSTM32DisableVBATE,"ax",%progbits
 537              		.align	1
 538              		.p2align 4,,15
 539              		.global	adcSTM32DisableVBATE
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 543              		.fpu fpv4-sp-d16
 544              		.type	adcSTM32DisableVBATE, %function
 545              	adcSTM32DisableVBATE:
 546              		@ args = 0, pretend = 0, frame = 0
 547              		@ frame_needed = 0, uses_anonymous_args = 0
 548              		@ link register save eliminated.
 549 0000 024A     		ldr	r2, .L101
 550 0002 5368     		ldr	r3, [r2, #4]
 551 0004 23F48003 		bic	r3, r3, #4194304
 552 0008 5360     		str	r3, [r2, #4]
 553 000a 7047     		bx	lr
 554              	.L102:
 555              		.align	2
 556              	.L101:
 557 000c 00230140 		.word	1073816320
 558              		.size	adcSTM32DisableVBATE, .-adcSTM32DisableVBATE
 559              		.global	ADCD1
 560              		.section	.bss.ADCD1,"aw",%nobits
 561              		.align	2
 562              		.set	.LANCHOR0,. + 0
 563              		.type	ADCD1, %object
 564              		.size	ADCD1, 52
 565              	ADCD1:
 566 0000 00000000 		.space	52
 566      00000000 
 566      00000000 
 566      00000000 
 566      00000000 
ARM GAS  /tmp/cc9EZ2aH.s 			page 11


 567              		.ident	"GCC: (15:10.3-2021.07-4) 10.3.1 20210621 (release)"
ARM GAS  /tmp/cc9EZ2aH.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hal_adc_lld.c
     /tmp/cc9EZ2aH.s:15     .text.adc_lld_init:0000000000000000 $t
     /tmp/cc9EZ2aH.s:24     .text.adc_lld_init:0000000000000000 adc_lld_init
     /tmp/cc9EZ2aH.s:43     .text.adc_lld_init:0000000000000024 $d
     /tmp/cc9EZ2aH.s:48     .text.adc_lld_start:0000000000000000 $t
     /tmp/cc9EZ2aH.s:56     .text.adc_lld_start:0000000000000000 adc_lld_start
     /tmp/cc9EZ2aH.s:104    .text.adc_lld_start:0000000000000058 $d
     /tmp/cc9EZ2aH.s:278    .text.adc_lld_serve_rx_interrupt:0000000000000000 adc_lld_serve_rx_interrupt
     /tmp/cc9EZ2aH.s:111    .text.adc_lld_stop:0000000000000000 $t
     /tmp/cc9EZ2aH.s:119    .text.adc_lld_stop:0000000000000000 adc_lld_stop
     /tmp/cc9EZ2aH.s:153    .text.adc_lld_stop:000000000000003c $d
     /tmp/cc9EZ2aH.s:157    .text.adc_lld_start_conversion:0000000000000000 $t
     /tmp/cc9EZ2aH.s:165    .text.adc_lld_start_conversion:0000000000000000 adc_lld_start_conversion
     /tmp/cc9EZ2aH.s:233    .text.adc_lld_stop_conversion:0000000000000000 $t
     /tmp/cc9EZ2aH.s:241    .text.adc_lld_stop_conversion:0000000000000000 adc_lld_stop_conversion
     /tmp/cc9EZ2aH.s:271    .text.adc_lld_serve_rx_interrupt:0000000000000000 $t
     /tmp/cc9EZ2aH.s:383    .text.Vector88:0000000000000000 $t
     /tmp/cc9EZ2aH.s:391    .text.Vector88:0000000000000000 Vector88
     /tmp/cc9EZ2aH.s:463    .text.Vector88:000000000000007c $d
     /tmp/cc9EZ2aH.s:468    .text.adcSTM32EnableTSVREFE:0000000000000000 $t
     /tmp/cc9EZ2aH.s:476    .text.adcSTM32EnableTSVREFE:0000000000000000 adcSTM32EnableTSVREFE
     /tmp/cc9EZ2aH.s:488    .text.adcSTM32EnableTSVREFE:000000000000000c $d
     /tmp/cc9EZ2aH.s:491    .text.adcSTM32DisableTSVREFE:0000000000000000 $t
     /tmp/cc9EZ2aH.s:499    .text.adcSTM32DisableTSVREFE:0000000000000000 adcSTM32DisableTSVREFE
     /tmp/cc9EZ2aH.s:511    .text.adcSTM32DisableTSVREFE:000000000000000c $d
     /tmp/cc9EZ2aH.s:514    .text.adcSTM32EnableVBATE:0000000000000000 $t
     /tmp/cc9EZ2aH.s:522    .text.adcSTM32EnableVBATE:0000000000000000 adcSTM32EnableVBATE
     /tmp/cc9EZ2aH.s:534    .text.adcSTM32EnableVBATE:000000000000000c $d
     /tmp/cc9EZ2aH.s:537    .text.adcSTM32DisableVBATE:0000000000000000 $t
     /tmp/cc9EZ2aH.s:545    .text.adcSTM32DisableVBATE:0000000000000000 adcSTM32DisableVBATE
     /tmp/cc9EZ2aH.s:557    .text.adcSTM32DisableVBATE:000000000000000c $d
     /tmp/cc9EZ2aH.s:565    .bss.ADCD1:0000000000000000 ADCD1
     /tmp/cc9EZ2aH.s:561    .bss.ADCD1:0000000000000000 $d

UNDEFINED SYMBOLS
adcObjectInit
nvicEnableVector
dmaStreamAllocI
dmaStreamFreeI
__stats_start_measure_crit_isr
chThdResumeI
__stats_stop_measure_crit_isr
__stats_increase_irq
__port_irq_epilogue
