// Seed: 3853479289
module module_0 #(
    parameter id_1 = 32'd59,
    parameter id_2 = 32'd63,
    parameter id_3 = 32'd26,
    parameter id_4 = 32'd40
) (
    _id_1,
    _id_2,
    _id_3[id_2 : 1'b0],
    _id_4
);
  input wire _id_4;
  input logic [7:0] _id_3;
  input wire _id_2;
  inout wire _id_1;
  wire [id_3 : id_4] id_5;
  wire id_6[id_1 : -1  -  1];
  id_7(
      1 ==? 1
  );
endmodule
module module_1 #(
    parameter id_0 = 32'd69,
    parameter id_2 = 32'd82
) (
    output wor _id_0
);
  parameter id_2 = -1;
  logic [7:0][1 : -1 'b0] id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic [id_0 : 1 'h0] id_4;
  assign id_3 = id_4[(id_2)-:1*id_2*1];
  assign id_3[-1 :-1'b0][1'b0] = 1;
endmodule
