<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.RX_BUFFER RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.RX_BUFFER RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.RX_BUFFER RTL')">CTU_CAN_FD_RTL.RX_BUFFER RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.27</td>
<td class="s10 cl rt"><a href="mod91.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod91.html#Cond" > 94.67</a></td>
<td class="s9 cl rt"><a href="mod91.html#Toggle" > 91.80</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod91.html#Branch" > 98.59</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/rx_buffer/rx_buffer.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/rx_buffer/rx_buffer.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod91.html#inst_tag_223"  onclick="showContent('inst_tag_223')">TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 97.75</td>
<td class="s10 cl rt"><a href="mod91.html#inst_tag_223_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod91.html#inst_tag_223_Cond" > 97.83</a></td>
<td class="s9 cl rt"><a href="mod91.html#inst_tag_223_Toggle" > 94.57</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod91.html#inst_tag_223_Branch" > 98.59</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_223'>
<hr>
<a name="inst_tag_223"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_223" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.75</td>
<td class="s10 cl rt"><a href="mod91.html#inst_tag_223_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod91.html#inst_tag_223_Cond" > 97.83</a></td>
<td class="s9 cl rt"><a href="mod91.html#inst_tag_223_Toggle" > 94.57</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod91.html#inst_tag_223_Branch" > 98.59</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.98</td>
<td class="s9 cl rt"> 96.44</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.13</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod293.html#inst_tag_1017" >DUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod36.html#inst_tag_114" id="tag_urg_inst_114">CLK_GATE_RX_BUFFER_RAM_COMP</a></td>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod231.html#inst_tag_554" id="tag_urg_inst_554">RST_REG_INST</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod324.html#inst_tag_1161" id="tag_urg_inst_1161">RX_BUFFER_FSM_INST<img src="ex.gif" class="icon"></a></td>
<td class="s9 cl rt"> 95.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.30</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod66.html#inst_tag_186" id="tag_urg_inst_186">RX_BUFFER_POINTERS_INST<img src="ex.gif" class="icon"></a></td>
<td class="s8 cl rt"> 89.99</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="s7 cl rt"> 77.64</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod216.html#inst_tag_488" id="tag_urg_inst_488">RX_BUFFER_RAM_INST</a></td>
<td class="s9 cl rt"> 98.51</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.00</td>
<td class="s9 cl rt"> 98.02</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.RX_BUFFER RTL'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod91.html" >CTU_CAN_FD_RTL.RX_BUFFER RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>40</td><td>40</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>605</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>632</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>651</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>676</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>704</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>736</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>848</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">VHDL_PROCESS</td><td>921</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
604                         begin
605        1/1                  if (res_n = '0') then
606        1/1                      timestamp_capture &lt;= (others =&gt; '0');
607                             elsif (rising_edge(clk_sys)) then
608        1/1                      if (timestamp_capture_ce = '1') then
609        1/1                          timestamp_capture   &lt;= timestamp;
610                                 end if;
611                             end if;
612                         end process;
613                     
614                     
615                         -----------------------------------------------------------------------------------------------
616                         -- Reading counter (read_counter_q) which is loaded by RWCNT during read of frame format word.
617                         -- Then each next read decreases the counter. When read counter reaches zero, message count is
618                         -- decreased. If &quot;commit_rx_frame&quot; comes, &quot;frame_count&quot; is incremented. If both occur at the
619                         -- same time , &quot;frame_count&quot; does not change.
620                         -----------------------------------------------------------------------------------------------
621                     
622                         -----------------------------------------------------------------------------------------------
623                         -- During the read of FRAME_FORMAT word store the length of the frame to &quot;read_counter&quot;, thus
624                         -- we know how much we have to read before decrementing the &quot;frame_count&quot;.
625                         -----------------------------------------------------------------------------------------------
626                         read_counter_d &lt;= read_counter_q - 1 when (read_counter_q &gt; &quot;00000&quot;)
627                                                              else
628                                           unsigned(rxb_port_b_data_out_i(RWCNT_H downto RWCNT_L));
629                     
630                         read_frame_proc : process(clk_sys, rx_buf_res_n_q_scan)
631                         begin
632        1/1                  if (rx_buf_res_n_q_scan = '0') then
633        1/1                      read_counter_q &lt;= (others =&gt; '0');
634                             elsif (rising_edge(clk_sys)) then
635                                 -- Reading frame by user when there is active read and there is
636                                 -- something to read
637        1/1                      if (read_increment = '1') then
638        1/1                          read_counter_q &lt;= read_counter_d;
639                                 end if;
640                             end if;
641                         end process;
642                     
643                     
644                         -----------------------------------------------------------------------------------------------
645                         -- Manipulation of &quot;frame_count&quot;. When last word is read from frame (read_counter_q = 1 and
646                         -- read_increment), &quot;frame_count&quot; is decreased, when new frame is committed, message count is
647                         -- increased. If both at the same time, no change since one frame is added, next is removed!
648                         -----------------------------------------------------------------------------------------------
649                         frame_count_ctr_proc : process(clk_sys, rx_buf_res_n_q_scan)
650                         begin
651        1/1                  if (rx_buf_res_n_q_scan = '0') then
652        1/1                      frame_count &lt;= 0;
653                             elsif (rising_edge(clk_sys)) then
654                     
655                                 -- Read of last word, but no new commit
656        1/1                      if ((read_increment = '1') and (read_counter_q = &quot;00001&quot;)) then
657        1/1                          if (commit_rx_frame = '0') then
658        1/1                              frame_count &lt;= frame_count - 1;
659                                     end if;
660                     
661                                 -- Commit of new frame
662                                 elsif (commit_rx_frame = '1') then
663        1/1                          frame_count &lt;= frame_count + 1;
664                                 end if;
665                     
666                             end if;
667                         end process;
668                     
669                     
670                         -----------------------------------------------------------------------------------------------
671                         -- Commit RX Frame when last word was written and overrun did not occur! This can be either
672                         -- from &quot;rxb_store_data&quot; state or &quot;rxb_store_end_ts_high&quot;
673                         -----------------------------------------------------------------------------------------------
674                         commit_proc : process(clk_sys, rx_buf_res_n_q_scan)
675                         begin
676        1/1                  if (rx_buf_res_n_q_scan = '0') then
677        1/1                      commit_rx_frame       &lt;= '0';
678        1/1                      commit_overrun_abort  &lt;= '0';
679                     
680                             elsif (rising_edge(clk_sys)) then
681                     
682        1/1                      if (stored_ts = '1') then
683        1/1                          if (data_overrun_i = '0') then
684        1/1                              commit_rx_frame &lt;= '1';
685                                     else
686        1/1                              commit_overrun_abort &lt;= '1';
687                                     end if;
688                                 else
689        1/1                          commit_rx_frame &lt;= '0';
690        1/1                          commit_overrun_abort &lt;= '0';
691                                 end if;
692                     
693                             end if;
694                         end process;
695                     
696                     
697                         -----------------------------------------------------------------------------------------------
698                         -- Calculation of data overrun flag for user. If FSM would like to write to the memory, and
699                         -- there is not enough free space, data overrun flag will be set, and no further writes will
700                         -- be executed. Data Overrun flag can be cleared from Memory registers.
701                         -----------------------------------------------------------------------------------------------
702                         sw_dor_proc : process(clk_sys, rx_buf_res_n_q_scan)
703                         begin
704        1/1                  if (rx_buf_res_n_q_scan = '0') then
705        1/1                      data_overrun_flg &lt;= '0';
706                             elsif (rising_edge(clk_sys)) then
707                     
708                                 -- SW overrun flag -&gt; Cleared from SW!
709        1/1                      if (mr_command_cdo = '1') then
710        1/1                          data_overrun_flg &lt;= '0';
711                                 elsif (overrun_condition = '1') then
712        1/1                          data_overrun_flg &lt;= '1';
713                                 else
714        1/1                          data_overrun_flg &lt;= data_overrun_flg;
715                                 end if;
716                     
717                             end if;
718                         end process;
719                     
720                         -----------------------------------------------------------------------------------------------
721                         -- Internal data overrun flag. This will be set by two conditions:
722                         --  1. When FSM attempts to write to full RAM.
723                         --  2. When RRB command is issued and frame storing is in progress! If such situation occurs,
724                         --     pointers are erased RX Buffer FSM is erased, while Protocol control continues storing
725                         --     the frame (increments Raw write pointer). Commiting such a frame would result in
726                         --     inconsistent state of RX Buffer. So if RRB during storing occurs, all pointers are
727                         --     erased, RX Buffer FSM keeps storing, and overrun flag is set. At the end of storing,
728                         --     flag is erased and raw write pointer is reverted to commited pointer (which is zero
729                         --     because it was erased).
730                         --
731                         -- Cleared at the end of frame storing! Note that this register can't be reset by RRB, only
732                         -- by res_n!
733                         -----------------------------------------------------------------------------------------------
734                         internal_dor_proc : process(clk_sys, res_n)
735                         begin
736        1/1                  if (res_n = '0') then
737        1/1                      data_overrun_i &lt;= '0';
738                             elsif (rising_edge(clk_sys)) then
739        1/1                      if (overrun_condition = '1' or mr_command_rrb = '1') then
740        1/1                          data_overrun_i &lt;= '1';
741                                 elsif (reset_overrun_flag = '1') then
742        1/1                          data_overrun_i &lt;= '0';
743                                 else
744        1/1                          data_overrun_i &lt;= data_overrun_i;
745                                 end if;
746                             end if;
747                         end process;
748                     
749                         -----------------------------------------------------------------------------------------------
750                         -- Clock gating for RAM. Enable when:
751                         -- 1. CAN Core is writing
752                         -- 2. Reading occurs from register map.
753                         -- 3. Permanently when Memory testing is enabled, or in scan mode
754                         -----------------------------------------------------------------------------------------------
755                         rx_buf_ram_clk_en &lt;= '1' when (rxb_port_a_write = '1' or read_attempt = '1')
756                                                  else
757                                              '1' when (mr_tst_control_tmaena = '1')
758                                                  else
759                                              '0';
760                     
761                         clk_gate_rx_buffer_ram_comp : entity ctu_can_fd_rtl.clk_gate
762                         generic map(
763                             G_TECHNOLOGY            =&gt; G_TECHNOLOGY
764                         )
765                         port map(
766                             clk_in                  =&gt; clk_sys,                 -- IN
767                             clk_en                  =&gt; rx_buf_ram_clk_en,       -- IN
768                             scan_enable             =&gt; scan_enable,             -- IN
769                     
770                             clk_out                 =&gt; clk_ram                  -- OUT
771                         );
772                     
773                         -----------------------------------------------------------------------------------------------
774                         -- RAM Memory of RX Buffer
775                         -----------------------------------------------------------------------------------------------
776                         rx_buffer_ram_inst : entity ctu_can_fd_rtl.rx_buffer_ram
777                         generic map(
778                             G_RX_BUFF_SIZE          =&gt; G_RX_BUFF_SIZE,
779                             G_SUP_PARITY            =&gt; G_SUP_PARITY,
780                             G_RESET_RX_BUF_RAM      =&gt; G_RESET_RX_BUF_RAM
781                         )
782                         port map(
783                             -- Clocks and Asynchronous reset
784                             clk_sys                 =&gt; clk_ram,                 -- IN
785                             res_n                   =&gt; res_n,                   -- IN
786                     
787                             -- Memory testability
788                             mr_tst_control_tmaena   =&gt; mr_tst_control_tmaena,   -- IN
789                             mr_tst_control_twrstb   =&gt; mr_tst_control_twrstb,   -- IN
790                             mr_tst_dest_tst_addr    =&gt; mr_tst_dest_tst_addr,    -- IN
791                             mr_tst_dest_tst_mtgt    =&gt; mr_tst_dest_tst_mtgt,    -- IN
792                             mr_tst_wdata_tst_wdata  =&gt; mr_tst_wdata_tst_wdata,  -- IN
793                     
794                             mr_tst_rdata_tst_rdata  =&gt; mr_tst_rdata_tst_rdata,  -- OUT
795                     
796                             -- Port A - Write (from CAN Core)
797                             rxb_port_a_address      =&gt; rxb_port_a_address,      -- IN
798                             rxb_port_a_data_in      =&gt; rxb_port_a_data_in,      -- IN
799                             rxb_port_a_write        =&gt; rxb_port_a_write,        -- IN
800                     
801                             -- Port B - Read (from Memory registers)
802                             rxb_port_b_address      =&gt; rxb_port_b_address,      -- IN
803                             rxb_port_b_data_out     =&gt; rxb_port_b_data_out_i,   -- OUT
804                     
805                             -- Parity error detection
806                             parity_mismatch         =&gt; rx_parity_mismatch_comb  -- OUT
807                         );
808                     
809                         -- Memory written either on regular write or timestamp write
810                         rxb_port_a_write  &lt;= '1' when (write_raw_OK = '1' or
811                                                       (write_ts = '1' and data_overrun_i = '0' and
812                                                        overrun_condition = '0'))
813                                                  else
814                                              '0';
815                     
816                         -----------------------------------------------------------------------------------------------
817                         -- Memory write address is multiplexed between &quot;write_pointer_raw&quot; for regular writes and
818                         -- &quot;write_pointer_ts&quot; for writes of timestamp!
819                         -----------------------------------------------------------------------------------------------
820                         rxb_port_a_address   &lt;= write_pointer_ts when (write_ts = '1')
821                                                                  else
822                                                write_pointer_raw;
823                     
824                         -----------------------------------------------------------------------------------------------
825                         -- RAM read address is given by read pointers. If no transaction for read of RX DATA is in
826                         -- progress, read pointer is given by its real value. During transaction, Incremented Read
827                         -- pointer is chosen to avoid one clock cycle delay caused by increment on read pointer.
828                         -----------------------------------------------------------------------------------------------
829                         rxb_port_b_address &lt;= read_pointer_inc_1 when (read_increment = '1')
830                                                                  else
831                                                   read_pointer;
832                     
833                     
834                         -----------------------------------------------------------------------------------------------
835                         -- RX buffer middle of frame
836                         -----------------------------------------------------------------------------------------------
837                         rx_mof &lt;= '0' when (read_counter_q = &quot;00000&quot;)
838                                       else
839                                   '1';
840                     
841                         -----------------------------------------------------------------------------------------------
842                         -- Parity error flag
843                         -- Set when reading RX Buffer RAM. When read is in porgress is set, then RX Buffer RAM already
844                         -- has read data available on output, therefore, RX parity error detection is valid!
845                         -----------------------------------------------------------------------------------------------
846                         parity_flag_proc : process(res_n, clk_sys)
847                         begin
848        1/1                  if (res_n = '0') then
849        1/1                      rx_parity_error &lt;= '0';
850                             elsif (rising_edge(clk_sys)) then
851        1/1                      if (read_attempt = '1' and rx_parity_mismatch_comb = '1' and mr_settings_pchke = '1')
852                                 then
853        1/1                          rx_parity_error &lt;= '1';
854                                 elsif (mr_command_crxpe = '1') then
855        1/1                          rx_parity_error &lt;= '0';
856                                 end if;
857                             end if;
858                         end process;
859                     
860                     
861                         -----------------------------------------------------------------------------------------------
862                         -- Propagating status registers on output
863                         -----------------------------------------------------------------------------------------------
864                         rx_read_pointer  &lt;= read_pointer;
865                         rx_write_pointer &lt;= write_pointer;
866                         rx_data_overrun  &lt;= data_overrun_flg;
867                     
868                         rx_empty_i       &lt;= '1' when (frame_count = 0)
869                                                 else
870                                             '0';
871                     
872                         rx_full          &lt;= '1' when (rx_mem_free_i = C_RX_BUF_MEM_FREE_ZEROES)
873                                                 else
874                                             '0';
875                     
876                         rx_frame_count   &lt;= std_logic_vector(to_unsigned(frame_count, 11));
877                         rx_mem_free      &lt;= rx_mem_free_i;
878                         rx_empty         &lt;= rx_empty_i;
879                     
880                     
881                         -----------------------------------------------------------------------------------------------
882                         -----------------------------------------------------------------------------------------------
883                         -- Assertions
884                         -----------------------------------------------------------------------------------------------
885                         -----------------------------------------------------------------------------------------------
886                     
887                     
888                         -----------------------------------------------------------------------------------------------
889                         -- RX Buffer size can be only powers of 2. Since modulo arithmetics is used on memory pointers,
890                         -- using non power of 2 value would result in increased logic usage!
891                         -----------------------------------------------------------------------------------------------
892                         assert ((G_RX_BUFF_SIZE = 32) or
893                                 (G_RX_BUFF_SIZE = 64) or
894                                 (G_RX_BUFF_SIZE = 128) or
895                                 (G_RX_BUFF_SIZE = 256) or
896                                 (G_RX_BUFF_SIZE = 512) or
897                                 (G_RX_BUFF_SIZE = 1024) or
898                                 (G_RX_BUFF_SIZE = 2048) or
899                                 (G_RX_BUFF_SIZE = 4096))
900                         report &quot;Unsupported RX Buffer size! RX Buffer must be power of 2!&quot;
901                             severity failure;
902                     
903                         -- &lt;RELEASE_OFF&gt;
904                     
905                         -----------------------------------------------------------------------------------------------
906                         -- Storing sequence is like so:
907                         --  1. Store metadata.
908                         --  2. Store data &quot;n&quot; times, n = ceil(data_length / 4). De-facto RWCNT field contains number of
909                         --     remaining words (apart from FRAME_FORMAT_W). Thus, RWCNT - 3 = number of expected data
910                         --     words.
911                         --  3. Get &quot;rec_abort&quot; or &quot;rec_valid&quot; command.
912                         --
913                         --  This process verifies that &quot;rec_data&quot; command comes expected number of times (RWCNT - 3).
914                         --  This verifies consistency of storing protocol by CAN Core, as well as RWCNT field!
915                         -----------------------------------------------------------------------------------------------
916                         -- pragma translate_off
917                         rwcnt_assert_proc : process(clk_sys)
918                             variable exp_data_stores    : natural := 0;
919                             variable act_data_stores   : natural := 0;
920                         begin
921        <font color = "grey">unreachable  </font>        if (rising_edge(clk_sys) and now /= 0 fs) then
922                     
923                                 -- Calculate number of expected &quot;store_data&quot; commands from CAN Core.
924        <font color = "grey">unreachable  </font>            if (rec_abort_f = '1') then
925        <font color = "grey">unreachable  </font>                exp_data_stores := 0;
926        <font color = "grey">unreachable  </font>                act_data_stores := 0;
927                     
928                                 elsif (store_metadata_f = '1') then
929                     
930        <font color = "grey">unreachable  </font>                exp_data_stores := to_integer(unsigned(frame_form_w(RWCNT_H downto RWCNT_L))) - 3;
931        <font color = "grey">unreachable  </font>                act_data_stores := 0;
932                                 end if;
933                     
934                                 -- Count actual number of &quot;store_data&quot; commands.
935        <font color = "grey">unreachable  </font>            if (store_data_f = '1') then
936        <font color = "grey">unreachable  </font>                act_data_stores := act_data_stores + 1;
937                                 end if;
938                     
939                                 -- Check when frame was received that proper number of &quot;store_data&quot;
940                                 -- commands did arrive.
941        <font color = "grey">unreachable  </font>            if (rec_valid_f = '1' and
942                                     act_data_stores /= exp_data_stores)
943                                 then
944        <font color = "grey">unreachable  </font>                report &quot;'store_data' count corrupted by CAN Core! &quot; &amp;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod91.html" >CTU_CAN_FD_RTL.RX_BUFFER RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>150</td><td>142</td><td>94.67</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>150</td><td>142</td><td>94.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       408
 EXPRESSION ((MR_COMMAND_RRB = '1') OR (RES_N = '0'))
            --------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       408
 SUB-EXPRESSION ((MR_COMMAND_RRB = '1') OR (RES_N = '0'))
                 -----------1----------    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       495
 EXPRESSION (MR_MODE_RXBAM = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       499
 EXPRESSION ((READ_ATTEMPT = '1') AND (RX_EMPTY_I = '0'))
            ----------------------1----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       499
 SUB-EXPRESSION ((READ_ATTEMPT = '1') AND (RX_EMPTY_I = '0'))
                 ----------1---------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       507
 EXPRESSION ((WRITE_RAW_INTENT = '1') AND (OVERRUN_CONDITION = '0') AND (DATA_OVERRUN_I = '0'))
            -----------------------------------------1-----------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       507
 SUB-EXPRESSION ((WRITE_RAW_INTENT = '1') AND (OVERRUN_CONDITION = '0') AND (DATA_OVERRUN_I = '0'))
                 ------------1-----------     ------------2------------     -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       519
 EXPRESSION ((READ_POINTER = WRITE_POINTER_RAW) AND (FRAME_COUNT &gt; 0))
            -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       519
 SUB-EXPRESSION ((READ_POINTER = WRITE_POINTER_RAW) AND (FRAME_COUNT &gt; 0))
                 -----------------1----------------     --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((WRITE_RAW_INTENT = '1') AND (IS_FREE_WORD = '0'))
            -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 SUB-EXPRESSION ((WRITE_RAW_INTENT = '1') AND (IS_FREE_WORD = '0'))
                 ------------1-----------     ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       540
 EXPRESSION (RX_EMPTY_I = '0')
            ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       587
 EXPRESSION (REC_IS_RTR = '1')
            ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       588
 EXPRESSION ((REC_FRAME_TYPE = '0') AND (REC_DLC(3) = '1'))
            -----------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       588
 SUB-EXPRESSION ((REC_FRAME_TYPE = '0') AND (REC_DLC(3) = '1'))
                 -----------1----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       597
 EXPRESSION ((MR_RX_SETTINGS_RTSOP = '0') AND (REC_VALID_F = '1'))
            ---------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       597
 SUB-EXPRESSION ((MR_RX_SETTINGS_RTSOP = '0') AND (REC_VALID_F = '1'))
                 --------------1-------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       599
 EXPRESSION ((MR_RX_SETTINGS_RTSOP = '1') AND (SOF_PULSE = '1'))
            --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       599
 SUB-EXPRESSION ((MR_RX_SETTINGS_RTSOP = '1') AND (SOF_PULSE = '1'))
                 --------------1-------------     --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       626
 EXPRESSION (READ_COUNTER_Q &gt; &quot;00000&quot;)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       656
 EXPRESSION ((READ_INCREMENT = '1') AND (READ_COUNTER_Q = &quot;00001&quot;))
             -----------1----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       739
 EXPRESSION ((OVERRUN_CONDITION = '1') OR (MR_COMMAND_RRB = '1'))
             ------------1------------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       755
 EXPRESSION ((RXB_PORT_A_WRITE = '1') OR (READ_ATTEMPT = '1'))
            -------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       755
 SUB-EXPRESSION ((RXB_PORT_A_WRITE = '1') OR (READ_ATTEMPT = '1'))
                 ------------1-----------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       757
 EXPRESSION (MR_TST_CONTROL_TMAENA = '1')
            --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       810
 EXPRESSION ((WRITE_RAW_OK = '1') OR ((WRITE_TS = '1') AND (DATA_OVERRUN_I = '0') AND (OVERRUN_CONDITION = '0')))
            --------------------------------------------------1--------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       810
 SUB-EXPRESSION ((WRITE_RAW_OK = '1') OR ((WRITE_TS = '1') AND (DATA_OVERRUN_I = '0') AND (OVERRUN_CONDITION = '0')))
                 ----------1---------    -------------------------------------2-------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       810
 SUB-EXPRESSION ((WRITE_TS = '1') AND (DATA_OVERRUN_I = '0') AND (OVERRUN_CONDITION = '0'))
                 --------1-------     -----------2----------     ------------3------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       820
 EXPRESSION (WRITE_TS = '1')
            --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       829
 EXPRESSION (READ_INCREMENT = '1')
            -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       837
 EXPRESSION (READ_COUNTER_Q = &quot;00000&quot;)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       851
 EXPRESSION ((READ_ATTEMPT = '1') AND (RX_PARITY_MISMATCH_COMB = '1') AND (MR_SETTINGS_PCHKE = '1'))
             ----------1---------     ---------------2---------------     ------------3------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       868
 EXPRESSION (FRAME_COUNT = 0)
            --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       872
 EXPRESSION (RX_MEM_FREE_I = C_RX_BUF_MEM_FREE_ZEROES)
            ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       892
 EXPRESSION 
 Number  Term
      1  (G_RX_BUFF_SIZE = 32) OR 
      2  (G_RX_BUFF_SIZE = 64) OR 
      3  (G_RX_BUFF_SIZE = 128) OR 
      4  (G_RX_BUFF_SIZE = 256) OR 
      5  (G_RX_BUFF_SIZE = 512) OR 
      6  (G_RX_BUFF_SIZE = 1024) OR 
      7  (G_RX_BUFF_SIZE = 2048) OR 
      8  (G_RX_BUFF_SIZE = 4096))
</pre>
<table class="noborder">
<col span="8" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>-6-</th><th>-7-</th><th>-8-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       987
 EXPRESSION ((DATA_OVERRUN_I = '1') AND (DATA_OVERRUN_FLG = '1'))
             -----------1----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       999
 EXPRESSION ((READ_INCREMENT = '1') AND (COMMIT_RX_FRAME = '1'))
             -----------1----------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1008
 EXPRESSION ((WRITE_RAW_INTENT = '1') AND (READ_INCREMENT = '1'))
             ------------1-----------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1017
 EXPRESSION ((MR_RX_SETTINGS_RTSOP = '1') AND (COMMIT_RX_FRAME = '1'))
             --------------1-------------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1020
 EXPRESSION ((MR_RX_SETTINGS_RTSOP = '0') AND (COMMIT_RX_FRAME = '1'))
             --------------1-------------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1034
 EXPRESSION ((REC_IS_RTR = '1') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1037
 EXPRESSION ((REC_DLC = &quot;0000&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1040
 EXPRESSION ((REC_DLC = &quot;0001&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1043
 EXPRESSION ((REC_DLC = &quot;0010&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1046
 EXPRESSION ((REC_DLC = &quot;0011&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1049
 EXPRESSION ((REC_DLC = &quot;0100&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1052
 EXPRESSION ((REC_DLC = &quot;0101&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1055
 EXPRESSION ((REC_DLC = &quot;1000&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1058
 EXPRESSION ((REC_DLC = &quot;1111&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1064
 EXPRESSION ((RX_PARITY_ERROR = '1') AND (MR_COMMAND_CRXPE = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1072
 EXPRESSION ((SOF_PULSE = '1') AND (RESET_OVERRUN_FLAG = '0'))
             --------1--------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod91.html" >CTU_CAN_FD_RTL.RX_BUFFER RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">69</td>
<td class="rt">87.34 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">1232</td>
<td class="rt">1131</td>
<td class="rt">91.80 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">616</td>
<td class="rt">590</td>
<td class="rt">95.78 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">616</td>
<td class="rt">541</td>
<td class="rt">87.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">37</td>
<td class="rt">90.24 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">642</td>
<td class="rt">624</td>
<td class="rt">97.20 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">321</td>
<td class="rt">316</td>
<td class="rt">98.44 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">321</td>
<td class="rt">308</td>
<td class="rt">95.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">38</td>
<td class="rt">32</td>
<td class="rt">84.21 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">590</td>
<td class="rt">507</td>
<td class="rt">85.93 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">295</td>
<td class="rt">274</td>
<td class="rt">92.88 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">295</td>
<td class="rt">233</td>
<td class="rt">78.98 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SCAN_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_IDENT[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_DLC[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_IDENT_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_FRAME_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_IS_RTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_BRS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_ESI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>STORE_METADATA_F</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>STORE_DATA_F</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>STORE_DATA_WORD[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_VALID_F</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_ABORT_F</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SOF_PULSE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FULL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_EMPTY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_MEM_FREE[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_READ_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_READ_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_WRITE_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_WRITE_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_DATA_OVERRUN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_MOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_PARITY_ERROR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TIMESTAMP[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[30:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[39:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[48:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[51:50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[62:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_RXBAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_CDO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_CRXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_RRB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_RXRPMV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_RX_DATA_READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_RX_SETTINGS_RTSOP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_PCHKE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>READ_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_POINTER_INC_1[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_POINTER_INC_1[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_POINTER_RAW[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_POINTER_TS[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_POINTER_TS[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_MEM_FREE_I[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_OVERRUN_FLG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_OVERRUN_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>OVERRUN_CONDITION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_EMPTY_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IS_FREE_WORD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_COUNTER_D[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_COUNTER_Q[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>COMMIT_RX_FRAME</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>COMMIT_OVERRUN_ABORT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_INCREMENT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_RAW_OK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_RAW_INTENT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_TS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STORED_TS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_SELECTOR[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STORE_TS_WR_PTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INC_TS_WR_PTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RESET_OVERRUN_FLAG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_ATTEMPT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_FORM_W[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_FORM_W[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FRAME_FORM_W[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_FORM_W[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>FRAME_FORM_W[15:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_FORM_W[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[30:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[60:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE_CE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_BUF_RES_N_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_BUF_RES_N_Q_SCAN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_BUF_RAM_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CLK_RAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_PARITY_MISMATCH_COMB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod91.html" >CTU_CAN_FD_RTL.RX_BUFFER RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">71</td>
<td class="rt">70</td>
<td class="rt">98.59 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">408</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">499</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">507</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">519</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">530</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">540</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">587</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">597</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">605</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">626</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">632</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">651</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">676</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">704</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">736</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">755</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">810</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">820</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">829</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">837</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">848</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">868</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">872</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
408            rx_buf_res_n_d <= '0' when (mr_command_rrb = '1' or res_n = '0')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
495            read_attempt <= mr_rx_data_read when (mr_mode_rxbam = RXBAM_ENABLED)
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
499            read_increment <= '1' when (read_attempt = '1' and rx_empty_i = '0')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
507            write_raw_OK <= '1' when (write_raw_intent = '1' and overrun_condition = '0' and
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
519            is_free_word <= '0' when (read_pointer = write_pointer_raw and frame_count > 0)
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
530            overrun_condition <= '1' when (write_raw_intent = '1' and is_free_word = '0')
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
540            rxb_port_b_data_out <= rxb_port_b_data_out_i when (rx_empty_i = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
587                "00011" when (rec_is_rtr = RTR_FRAME) else
                           <font color = "green">-1-</font>  
           <font color = "green">        ==></font>
588                "00101" when ((rec_frame_type = NORMAL_CAN) and (rec_dlc(3) = '1')) else
                           <font color = "green">-2-</font>  
                           <font color = "green">==></font>  
                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
597            timestamp_capture_ce <= '1' when (mr_rx_settings_rtsop = RTS_END and rec_valid_f = '1')
                                           <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
598                                        else
599                                    '1' when (mr_rx_settings_rtsop = RTS_BEG and sof_pulse = '1')
                                           <font color = "green">-2-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
605                if (res_n = '0') then
                   <font color = "green">-1-</font>  
606                    timestamp_capture <= (others => '0');
           <font color = "green">            ==></font>
607                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
608                    if (timestamp_capture_ce = '1') then
                       <font color = "green">-3-</font>  
609                        timestamp_capture   <= timestamp;
           <font color = "green">                ==></font>
610                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
611                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
626            read_counter_d <= read_counter_q - 1 when (read_counter_q > "00000")
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
632                if (rx_buf_res_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
633                    read_counter_q <= (others => '0');
           <font color = "green">            ==></font>
634                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
635                    -- Reading frame by user when there is active read and there is
636                    -- something to read
637                    if (read_increment = '1') then
                       <font color = "green">-3-</font>  
638                        read_counter_q <= read_counter_d;
           <font color = "green">                ==></font>
639                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
640                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
651                if (rx_buf_res_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
652                    frame_count <= 0;
           <font color = "green">            ==></font>
653                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
654        
655                    -- Read of last word, but no new commit
656                    if ((read_increment = '1') and (read_counter_q = "00001")) then
                       <font color = "green">-3-</font>  
657                        if (commit_rx_frame = '0') then
                           <font color = "red">-4-</font>  
658                            frame_count <= frame_count - 1;
           <font color = "green">                    ==></font>
659                        end if;
                           MISSING_ELSE
           <font color = "red">                ==></font>
660        
661                    -- Commit of new frame
662                    elsif (commit_rx_frame = '1') then
                          <font color = "green">-5-</font>  
663                        frame_count <= frame_count + 1;
           <font color = "green">                ==></font>
664                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
665        
666                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
676                if (rx_buf_res_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
677                    commit_rx_frame       <= '0';
           <font color = "green">            ==></font>
678                    commit_overrun_abort  <= '0';
679        
680                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
681        
682                    if (stored_ts = '1') then
                       <font color = "green">-3-</font>  
683                        if (data_overrun_i = '0') then
                           <font color = "green">-4-</font>  
684                            commit_rx_frame <= '1';
           <font color = "green">                    ==></font>
685                        else
686                            commit_overrun_abort <= '1';
           <font color = "green">                    ==></font>
687                        end if;
688                    else
689                        commit_rx_frame <= '0';
           <font color = "green">                ==></font>
690                        commit_overrun_abort <= '0';
691                    end if;
692        
693                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
704                if (rx_buf_res_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
705                    data_overrun_flg <= '0';
           <font color = "green">            ==></font>
706                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
707        
708                    -- SW overrun flag -> Cleared from SW!
709                    if (mr_command_cdo = '1') then
                       <font color = "green">-3-</font>  
710                        data_overrun_flg <= '0';
           <font color = "green">                ==></font>
711                    elsif (overrun_condition = '1') then
                          <font color = "green">-4-</font>  
712                        data_overrun_flg <= '1';
           <font color = "green">                ==></font>
713                    else
714                        data_overrun_flg <= data_overrun_flg;
           <font color = "green">                ==></font>
715                    end if;
716        
717                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
736                if (res_n = '0') then
                   <font color = "green">-1-</font>  
737                    data_overrun_i <= '0';
           <font color = "green">            ==></font>
738                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
739                    if (overrun_condition = '1' or mr_command_rrb = '1') then
                       <font color = "green">-3-</font>  
740                        data_overrun_i <= '1';
           <font color = "green">                ==></font>
741                    elsif (reset_overrun_flag = '1') then
                          <font color = "green">-4-</font>  
742                        data_overrun_i <= '0';
           <font color = "green">                ==></font>
743                    else
744                        data_overrun_i <= data_overrun_i;
           <font color = "green">                ==></font>
745                    end if;
746                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
755            rx_buf_ram_clk_en <= '1' when (rxb_port_a_write = '1' or read_attempt = '1')
                                        <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
756                                     else
757                                 '1' when (mr_tst_control_tmaena = '1')
                                        <font color = "green">-2-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
810            rxb_port_a_write  <= '1' when (write_raw_OK = '1' or
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
820            rxb_port_a_address   <= write_pointer_ts when (write_ts = '1')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
829            rxb_port_b_address <= read_pointer_inc_1 when (read_increment = '1')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
837            rx_mof <= '0' when (read_counter_q = "00000")
                             <font color = "green">-1-</font>  
                             <font color = "green">==></font>  
                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
848                if (res_n = '0') then
                   <font color = "green">-1-</font>  
849                    rx_parity_error <= '0';
           <font color = "green">            ==></font>
850                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
851                    if (read_attempt = '1' and rx_parity_mismatch_comb = '1' and mr_settings_pchke = '1')
                       <font color = "green">-3-</font>  
852                    then
853                        rx_parity_error <= '1';
           <font color = "green">                ==></font>
854                    elsif (mr_command_crxpe = '1') then
                          <font color = "green">-4-</font>  
855                        rx_parity_error <= '0';
           <font color = "green">                ==></font>
856                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
857                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
868            rx_empty_i       <= '1' when (frame_count = 0)
                                       <font color = "green">-1-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
872            rx_full          <= '1' when (rx_mem_free_i = C_RX_BUF_MEM_FREE_ZEROES)
                                       <font color = "green">-1-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_223'>
<a name="inst_tag_223_Line"></a>
<b>Line Coverage for Instance : <a href="mod91.html#inst_tag_223" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>40</td><td>40</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>605</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>632</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>651</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>676</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>704</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>736</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>848</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">VHDL_PROCESS</td><td>921</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
604                         begin
605        1/1                  if (res_n = '0') then
606        1/1                      timestamp_capture &lt;= (others =&gt; '0');
607                             elsif (rising_edge(clk_sys)) then
608        1/1                      if (timestamp_capture_ce = '1') then
609        1/1                          timestamp_capture   &lt;= timestamp;
610                                 end if;
611                             end if;
612                         end process;
613                     
614                     
615                         -----------------------------------------------------------------------------------------------
616                         -- Reading counter (read_counter_q) which is loaded by RWCNT during read of frame format word.
617                         -- Then each next read decreases the counter. When read counter reaches zero, message count is
618                         -- decreased. If &quot;commit_rx_frame&quot; comes, &quot;frame_count&quot; is incremented. If both occur at the
619                         -- same time , &quot;frame_count&quot; does not change.
620                         -----------------------------------------------------------------------------------------------
621                     
622                         -----------------------------------------------------------------------------------------------
623                         -- During the read of FRAME_FORMAT word store the length of the frame to &quot;read_counter&quot;, thus
624                         -- we know how much we have to read before decrementing the &quot;frame_count&quot;.
625                         -----------------------------------------------------------------------------------------------
626                         read_counter_d &lt;= read_counter_q - 1 when (read_counter_q &gt; &quot;00000&quot;)
627                                                              else
628                                           unsigned(rxb_port_b_data_out_i(RWCNT_H downto RWCNT_L));
629                     
630                         read_frame_proc : process(clk_sys, rx_buf_res_n_q_scan)
631                         begin
632        1/1                  if (rx_buf_res_n_q_scan = '0') then
633        1/1                      read_counter_q &lt;= (others =&gt; '0');
634                             elsif (rising_edge(clk_sys)) then
635                                 -- Reading frame by user when there is active read and there is
636                                 -- something to read
637        1/1                      if (read_increment = '1') then
638        1/1                          read_counter_q &lt;= read_counter_d;
639                                 end if;
640                             end if;
641                         end process;
642                     
643                     
644                         -----------------------------------------------------------------------------------------------
645                         -- Manipulation of &quot;frame_count&quot;. When last word is read from frame (read_counter_q = 1 and
646                         -- read_increment), &quot;frame_count&quot; is decreased, when new frame is committed, message count is
647                         -- increased. If both at the same time, no change since one frame is added, next is removed!
648                         -----------------------------------------------------------------------------------------------
649                         frame_count_ctr_proc : process(clk_sys, rx_buf_res_n_q_scan)
650                         begin
651        1/1                  if (rx_buf_res_n_q_scan = '0') then
652        1/1                      frame_count &lt;= 0;
653                             elsif (rising_edge(clk_sys)) then
654                     
655                                 -- Read of last word, but no new commit
656        1/1                      if ((read_increment = '1') and (read_counter_q = &quot;00001&quot;)) then
657        1/1                          if (commit_rx_frame = '0') then
658        1/1                              frame_count &lt;= frame_count - 1;
659                                     end if;
660                     
661                                 -- Commit of new frame
662                                 elsif (commit_rx_frame = '1') then
663        1/1                          frame_count &lt;= frame_count + 1;
664                                 end if;
665                     
666                             end if;
667                         end process;
668                     
669                     
670                         -----------------------------------------------------------------------------------------------
671                         -- Commit RX Frame when last word was written and overrun did not occur! This can be either
672                         -- from &quot;rxb_store_data&quot; state or &quot;rxb_store_end_ts_high&quot;
673                         -----------------------------------------------------------------------------------------------
674                         commit_proc : process(clk_sys, rx_buf_res_n_q_scan)
675                         begin
676        1/1                  if (rx_buf_res_n_q_scan = '0') then
677        1/1                      commit_rx_frame       &lt;= '0';
678        1/1                      commit_overrun_abort  &lt;= '0';
679                     
680                             elsif (rising_edge(clk_sys)) then
681                     
682        1/1                      if (stored_ts = '1') then
683        1/1                          if (data_overrun_i = '0') then
684        1/1                              commit_rx_frame &lt;= '1';
685                                     else
686        1/1                              commit_overrun_abort &lt;= '1';
687                                     end if;
688                                 else
689        1/1                          commit_rx_frame &lt;= '0';
690        1/1                          commit_overrun_abort &lt;= '0';
691                                 end if;
692                     
693                             end if;
694                         end process;
695                     
696                     
697                         -----------------------------------------------------------------------------------------------
698                         -- Calculation of data overrun flag for user. If FSM would like to write to the memory, and
699                         -- there is not enough free space, data overrun flag will be set, and no further writes will
700                         -- be executed. Data Overrun flag can be cleared from Memory registers.
701                         -----------------------------------------------------------------------------------------------
702                         sw_dor_proc : process(clk_sys, rx_buf_res_n_q_scan)
703                         begin
704        1/1                  if (rx_buf_res_n_q_scan = '0') then
705        1/1                      data_overrun_flg &lt;= '0';
706                             elsif (rising_edge(clk_sys)) then
707                     
708                                 -- SW overrun flag -&gt; Cleared from SW!
709        1/1                      if (mr_command_cdo = '1') then
710        1/1                          data_overrun_flg &lt;= '0';
711                                 elsif (overrun_condition = '1') then
712        1/1                          data_overrun_flg &lt;= '1';
713                                 else
714        1/1                          data_overrun_flg &lt;= data_overrun_flg;
715                                 end if;
716                     
717                             end if;
718                         end process;
719                     
720                         -----------------------------------------------------------------------------------------------
721                         -- Internal data overrun flag. This will be set by two conditions:
722                         --  1. When FSM attempts to write to full RAM.
723                         --  2. When RRB command is issued and frame storing is in progress! If such situation occurs,
724                         --     pointers are erased RX Buffer FSM is erased, while Protocol control continues storing
725                         --     the frame (increments Raw write pointer). Commiting such a frame would result in
726                         --     inconsistent state of RX Buffer. So if RRB during storing occurs, all pointers are
727                         --     erased, RX Buffer FSM keeps storing, and overrun flag is set. At the end of storing,
728                         --     flag is erased and raw write pointer is reverted to commited pointer (which is zero
729                         --     because it was erased).
730                         --
731                         -- Cleared at the end of frame storing! Note that this register can't be reset by RRB, only
732                         -- by res_n!
733                         -----------------------------------------------------------------------------------------------
734                         internal_dor_proc : process(clk_sys, res_n)
735                         begin
736        1/1                  if (res_n = '0') then
737        1/1                      data_overrun_i &lt;= '0';
738                             elsif (rising_edge(clk_sys)) then
739        1/1                      if (overrun_condition = '1' or mr_command_rrb = '1') then
740        1/1                          data_overrun_i &lt;= '1';
741                                 elsif (reset_overrun_flag = '1') then
742        1/1                          data_overrun_i &lt;= '0';
743                                 else
744        1/1                          data_overrun_i &lt;= data_overrun_i;
745                                 end if;
746                             end if;
747                         end process;
748                     
749                         -----------------------------------------------------------------------------------------------
750                         -- Clock gating for RAM. Enable when:
751                         -- 1. CAN Core is writing
752                         -- 2. Reading occurs from register map.
753                         -- 3. Permanently when Memory testing is enabled, or in scan mode
754                         -----------------------------------------------------------------------------------------------
755                         rx_buf_ram_clk_en &lt;= '1' when (rxb_port_a_write = '1' or read_attempt = '1')
756                                                  else
757                                              '1' when (mr_tst_control_tmaena = '1')
758                                                  else
759                                              '0';
760                     
761                         clk_gate_rx_buffer_ram_comp : entity ctu_can_fd_rtl.clk_gate
762                         generic map(
763                             G_TECHNOLOGY            =&gt; G_TECHNOLOGY
764                         )
765                         port map(
766                             clk_in                  =&gt; clk_sys,                 -- IN
767                             clk_en                  =&gt; rx_buf_ram_clk_en,       -- IN
768                             scan_enable             =&gt; scan_enable,             -- IN
769                     
770                             clk_out                 =&gt; clk_ram                  -- OUT
771                         );
772                     
773                         -----------------------------------------------------------------------------------------------
774                         -- RAM Memory of RX Buffer
775                         -----------------------------------------------------------------------------------------------
776                         rx_buffer_ram_inst : entity ctu_can_fd_rtl.rx_buffer_ram
777                         generic map(
778                             G_RX_BUFF_SIZE          =&gt; G_RX_BUFF_SIZE,
779                             G_SUP_PARITY            =&gt; G_SUP_PARITY,
780                             G_RESET_RX_BUF_RAM      =&gt; G_RESET_RX_BUF_RAM
781                         )
782                         port map(
783                             -- Clocks and Asynchronous reset
784                             clk_sys                 =&gt; clk_ram,                 -- IN
785                             res_n                   =&gt; res_n,                   -- IN
786                     
787                             -- Memory testability
788                             mr_tst_control_tmaena   =&gt; mr_tst_control_tmaena,   -- IN
789                             mr_tst_control_twrstb   =&gt; mr_tst_control_twrstb,   -- IN
790                             mr_tst_dest_tst_addr    =&gt; mr_tst_dest_tst_addr,    -- IN
791                             mr_tst_dest_tst_mtgt    =&gt; mr_tst_dest_tst_mtgt,    -- IN
792                             mr_tst_wdata_tst_wdata  =&gt; mr_tst_wdata_tst_wdata,  -- IN
793                     
794                             mr_tst_rdata_tst_rdata  =&gt; mr_tst_rdata_tst_rdata,  -- OUT
795                     
796                             -- Port A - Write (from CAN Core)
797                             rxb_port_a_address      =&gt; rxb_port_a_address,      -- IN
798                             rxb_port_a_data_in      =&gt; rxb_port_a_data_in,      -- IN
799                             rxb_port_a_write        =&gt; rxb_port_a_write,        -- IN
800                     
801                             -- Port B - Read (from Memory registers)
802                             rxb_port_b_address      =&gt; rxb_port_b_address,      -- IN
803                             rxb_port_b_data_out     =&gt; rxb_port_b_data_out_i,   -- OUT
804                     
805                             -- Parity error detection
806                             parity_mismatch         =&gt; rx_parity_mismatch_comb  -- OUT
807                         );
808                     
809                         -- Memory written either on regular write or timestamp write
810                         rxb_port_a_write  &lt;= '1' when (write_raw_OK = '1' or
811                                                       (write_ts = '1' and data_overrun_i = '0' and
812                                                        overrun_condition = '0'))
813                                                  else
814                                              '0';
815                     
816                         -----------------------------------------------------------------------------------------------
817                         -- Memory write address is multiplexed between &quot;write_pointer_raw&quot; for regular writes and
818                         -- &quot;write_pointer_ts&quot; for writes of timestamp!
819                         -----------------------------------------------------------------------------------------------
820                         rxb_port_a_address   &lt;= write_pointer_ts when (write_ts = '1')
821                                                                  else
822                                                write_pointer_raw;
823                     
824                         -----------------------------------------------------------------------------------------------
825                         -- RAM read address is given by read pointers. If no transaction for read of RX DATA is in
826                         -- progress, read pointer is given by its real value. During transaction, Incremented Read
827                         -- pointer is chosen to avoid one clock cycle delay caused by increment on read pointer.
828                         -----------------------------------------------------------------------------------------------
829                         rxb_port_b_address &lt;= read_pointer_inc_1 when (read_increment = '1')
830                                                                  else
831                                                   read_pointer;
832                     
833                     
834                         -----------------------------------------------------------------------------------------------
835                         -- RX buffer middle of frame
836                         -----------------------------------------------------------------------------------------------
837                         rx_mof &lt;= '0' when (read_counter_q = &quot;00000&quot;)
838                                       else
839                                   '1';
840                     
841                         -----------------------------------------------------------------------------------------------
842                         -- Parity error flag
843                         -- Set when reading RX Buffer RAM. When read is in porgress is set, then RX Buffer RAM already
844                         -- has read data available on output, therefore, RX parity error detection is valid!
845                         -----------------------------------------------------------------------------------------------
846                         parity_flag_proc : process(res_n, clk_sys)
847                         begin
848        1/1                  if (res_n = '0') then
849        1/1                      rx_parity_error &lt;= '0';
850                             elsif (rising_edge(clk_sys)) then
851        1/1                      if (read_attempt = '1' and rx_parity_mismatch_comb = '1' and mr_settings_pchke = '1')
852                                 then
853        1/1                          rx_parity_error &lt;= '1';
854                                 elsif (mr_command_crxpe = '1') then
855        1/1                          rx_parity_error &lt;= '0';
856                                 end if;
857                             end if;
858                         end process;
859                     
860                     
861                         -----------------------------------------------------------------------------------------------
862                         -- Propagating status registers on output
863                         -----------------------------------------------------------------------------------------------
864                         rx_read_pointer  &lt;= read_pointer;
865                         rx_write_pointer &lt;= write_pointer;
866                         rx_data_overrun  &lt;= data_overrun_flg;
867                     
868                         rx_empty_i       &lt;= '1' when (frame_count = 0)
869                                                 else
870                                             '0';
871                     
872                         rx_full          &lt;= '1' when (rx_mem_free_i = C_RX_BUF_MEM_FREE_ZEROES)
873                                                 else
874                                             '0';
875                     
876                         rx_frame_count   &lt;= std_logic_vector(to_unsigned(frame_count, 11));
877                         rx_mem_free      &lt;= rx_mem_free_i;
878                         rx_empty         &lt;= rx_empty_i;
879                     
880                     
881                         -----------------------------------------------------------------------------------------------
882                         -----------------------------------------------------------------------------------------------
883                         -- Assertions
884                         -----------------------------------------------------------------------------------------------
885                         -----------------------------------------------------------------------------------------------
886                     
887                     
888                         -----------------------------------------------------------------------------------------------
889                         -- RX Buffer size can be only powers of 2. Since modulo arithmetics is used on memory pointers,
890                         -- using non power of 2 value would result in increased logic usage!
891                         -----------------------------------------------------------------------------------------------
892                         assert ((G_RX_BUFF_SIZE = 32) or
893                                 (G_RX_BUFF_SIZE = 64) or
894                                 (G_RX_BUFF_SIZE = 128) or
895                                 (G_RX_BUFF_SIZE = 256) or
896                                 (G_RX_BUFF_SIZE = 512) or
897                                 (G_RX_BUFF_SIZE = 1024) or
898                                 (G_RX_BUFF_SIZE = 2048) or
899                                 (G_RX_BUFF_SIZE = 4096))
900                         report &quot;Unsupported RX Buffer size! RX Buffer must be power of 2!&quot;
901                             severity failure;
902                     
903                         -- &lt;RELEASE_OFF&gt;
904                     
905                         -----------------------------------------------------------------------------------------------
906                         -- Storing sequence is like so:
907                         --  1. Store metadata.
908                         --  2. Store data &quot;n&quot; times, n = ceil(data_length / 4). De-facto RWCNT field contains number of
909                         --     remaining words (apart from FRAME_FORMAT_W). Thus, RWCNT - 3 = number of expected data
910                         --     words.
911                         --  3. Get &quot;rec_abort&quot; or &quot;rec_valid&quot; command.
912                         --
913                         --  This process verifies that &quot;rec_data&quot; command comes expected number of times (RWCNT - 3).
914                         --  This verifies consistency of storing protocol by CAN Core, as well as RWCNT field!
915                         -----------------------------------------------------------------------------------------------
916                         -- pragma translate_off
917                         rwcnt_assert_proc : process(clk_sys)
918                             variable exp_data_stores    : natural := 0;
919                             variable act_data_stores   : natural := 0;
920                         begin
921        <font color = "grey">unreachable  </font>        if (rising_edge(clk_sys) and now /= 0 fs) then
922                     
923                                 -- Calculate number of expected &quot;store_data&quot; commands from CAN Core.
924        <font color = "grey">unreachable  </font>            if (rec_abort_f = '1') then
925        <font color = "grey">unreachable  </font>                exp_data_stores := 0;
926        <font color = "grey">unreachable  </font>                act_data_stores := 0;
927                     
928                                 elsif (store_metadata_f = '1') then
929                     
930        <font color = "grey">unreachable  </font>                exp_data_stores := to_integer(unsigned(frame_form_w(RWCNT_H downto RWCNT_L))) - 3;
931        <font color = "grey">unreachable  </font>                act_data_stores := 0;
932                                 end if;
933                     
934                                 -- Count actual number of &quot;store_data&quot; commands.
935        <font color = "grey">unreachable  </font>            if (store_data_f = '1') then
936        <font color = "grey">unreachable  </font>                act_data_stores := act_data_stores + 1;
937                                 end if;
938                     
939                                 -- Check when frame was received that proper number of &quot;store_data&quot;
940                                 -- commands did arrive.
941        <font color = "grey">unreachable  </font>            if (rec_valid_f = '1' and
942                                     act_data_stores /= exp_data_stores)
943                                 then
944        <font color = "grey">unreachable  </font>                report &quot;'store_data' count corrupted by CAN Core! &quot; &amp;
</pre>
<hr>
<a name="inst_tag_223_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod91.html#inst_tag_223" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>138</td><td>135</td><td>97.83</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>138</td><td>135</td><td>97.83</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       408
 EXPRESSION ((MR_COMMAND_RRB = '1') OR (RES_N = '0'))
            --------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       408
 SUB-EXPRESSION ((MR_COMMAND_RRB = '1') OR (RES_N = '0'))
                 -----------1----------    ------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       495
 EXPRESSION (MR_MODE_RXBAM = '1')
            ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       499
 EXPRESSION ((READ_ATTEMPT = '1') AND (RX_EMPTY_I = '0'))
            ----------------------1----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       499
 SUB-EXPRESSION ((READ_ATTEMPT = '1') AND (RX_EMPTY_I = '0'))
                 ----------1---------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       507
 EXPRESSION ((WRITE_RAW_INTENT = '1') AND (OVERRUN_CONDITION = '0') AND (DATA_OVERRUN_I = '0'))
            -----------------------------------------1-----------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       507
 SUB-EXPRESSION ((WRITE_RAW_INTENT = '1') AND (OVERRUN_CONDITION = '0') AND (DATA_OVERRUN_I = '0'))
                 ------------1-----------     ------------2------------     -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       519
 EXPRESSION ((READ_POINTER = WRITE_POINTER_RAW) AND (FRAME_COUNT &gt; 0))
            -----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       519
 SUB-EXPRESSION ((READ_POINTER = WRITE_POINTER_RAW) AND (FRAME_COUNT &gt; 0))
                 -----------------1----------------     --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((WRITE_RAW_INTENT = '1') AND (IS_FREE_WORD = '0'))
            -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 SUB-EXPRESSION ((WRITE_RAW_INTENT = '1') AND (IS_FREE_WORD = '0'))
                 ------------1-----------     ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       540
 EXPRESSION (RX_EMPTY_I = '0')
            ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       587
 EXPRESSION (REC_IS_RTR = '1')
            ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       588
 EXPRESSION ((REC_FRAME_TYPE = '0') AND (REC_DLC(3) = '1'))
            -----------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       588
 SUB-EXPRESSION ((REC_FRAME_TYPE = '0') AND (REC_DLC(3) = '1'))
                 -----------1----------     ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       597
 EXPRESSION ((MR_RX_SETTINGS_RTSOP = '0') AND (REC_VALID_F = '1'))
            ---------------------------1--------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       597
 SUB-EXPRESSION ((MR_RX_SETTINGS_RTSOP = '0') AND (REC_VALID_F = '1'))
                 --------------1-------------     ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       599
 EXPRESSION ((MR_RX_SETTINGS_RTSOP = '1') AND (SOF_PULSE = '1'))
            --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       599
 SUB-EXPRESSION ((MR_RX_SETTINGS_RTSOP = '1') AND (SOF_PULSE = '1'))
                 --------------1-------------     --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       626
 EXPRESSION (READ_COUNTER_Q &gt; &quot;00000&quot;)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       656
 EXPRESSION ((READ_INCREMENT = '1') AND (READ_COUNTER_Q = &quot;00001&quot;))
             -----------1----------     -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       739
 EXPRESSION ((OVERRUN_CONDITION = '1') OR (MR_COMMAND_RRB = '1'))
             ------------1------------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       755
 EXPRESSION ((RXB_PORT_A_WRITE = '1') OR (READ_ATTEMPT = '1'))
            -------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       755
 SUB-EXPRESSION ((RXB_PORT_A_WRITE = '1') OR (READ_ATTEMPT = '1'))
                 ------------1-----------    ----------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       757
 EXPRESSION (MR_TST_CONTROL_TMAENA = '1')
            --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       810
 EXPRESSION ((WRITE_RAW_OK = '1') OR ((WRITE_TS = '1') AND (DATA_OVERRUN_I = '0') AND (OVERRUN_CONDITION = '0')))
            --------------------------------------------------1--------------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       810
 SUB-EXPRESSION ((WRITE_RAW_OK = '1') OR ((WRITE_TS = '1') AND (DATA_OVERRUN_I = '0') AND (OVERRUN_CONDITION = '0')))
                 ----------1---------    -------------------------------------2-------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       810
 SUB-EXPRESSION ((WRITE_TS = '1') AND (DATA_OVERRUN_I = '0') AND (OVERRUN_CONDITION = '0'))
                 --------1-------     -----------2----------     ------------3------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       820
 EXPRESSION (WRITE_TS = '1')
            --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       829
 EXPRESSION (READ_INCREMENT = '1')
            -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       837
 EXPRESSION (READ_COUNTER_Q = &quot;00000&quot;)
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       851
 EXPRESSION ((READ_ATTEMPT = '1') AND (RX_PARITY_MISMATCH_COMB = '1') AND (MR_SETTINGS_PCHKE = '1'))
             ----------1---------     ---------------2---------------     ------------3------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       868
 EXPRESSION (FRAME_COUNT = 0)
            --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       872
 EXPRESSION (RX_MEM_FREE_I = C_RX_BUF_MEM_FREE_ZEROES)
            ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       892
 EXPRESSION 
 Number  Term
      1  (G_RX_BUFF_SIZE = 32) OR 
      2  (G_RX_BUFF_SIZE = 64) OR 
      3  (G_RX_BUFF_SIZE = 128) OR 
      4  (G_RX_BUFF_SIZE = 256) OR 
      5  (G_RX_BUFF_SIZE = 512) OR 
      6  (G_RX_BUFF_SIZE = 1024) OR 
      7  (G_RX_BUFF_SIZE = 2048) OR 
      8  (G_RX_BUFF_SIZE = 4096))
 Exclude Annotation:  Excluded as PSL assert never. Should never occur. 
</pre>
<table class="noborder">
<col span="8" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>-6-</th><th>-7-</th><th>-8-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>0</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       987
 EXPRESSION ((DATA_OVERRUN_I = '1') AND (DATA_OVERRUN_FLG = '1'))
             -----------1----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       999
 EXPRESSION ((READ_INCREMENT = '1') AND (COMMIT_RX_FRAME = '1'))
             -----------1----------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1008
 EXPRESSION ((WRITE_RAW_INTENT = '1') AND (READ_INCREMENT = '1'))
             ------------1-----------     -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1017
 EXPRESSION ((MR_RX_SETTINGS_RTSOP = '1') AND (COMMIT_RX_FRAME = '1'))
             --------------1-------------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1020
 EXPRESSION ((MR_RX_SETTINGS_RTSOP = '0') AND (COMMIT_RX_FRAME = '1'))
             --------------1-------------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1034
 EXPRESSION ((REC_IS_RTR = '1') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1037
 EXPRESSION ((REC_DLC = &quot;0000&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1040
 EXPRESSION ((REC_DLC = &quot;0001&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1043
 EXPRESSION ((REC_DLC = &quot;0010&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1046
 EXPRESSION ((REC_DLC = &quot;0011&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1049
 EXPRESSION ((REC_DLC = &quot;0100&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1052
 EXPRESSION ((REC_DLC = &quot;0101&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1055
 EXPRESSION ((REC_DLC = &quot;1000&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1058
 EXPRESSION ((REC_DLC = &quot;1111&quot;) AND (REC_IS_RTR = '0') AND (COMMIT_RX_FRAME = '1'))
             ---------1--------     ---------2--------     -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1064
 EXPRESSION ((RX_PARITY_ERROR = '1') AND (MR_COMMAND_CRXPE = '1'))
             -----------1-----------     ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1072
 EXPRESSION ((SOF_PULSE = '1') AND (RESET_OVERRUN_FLAG = '0'))
             --------1--------     -------------2------------
 Exclude Annotation:  Excluded as PSL assert never. Should never occur. 
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_223_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod91.html#inst_tag_223" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">70</td>
<td class="rt">88.61 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">1196</td>
<td class="rt">1131</td>
<td class="rt">94.57 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">598</td>
<td class="rt">590</td>
<td class="rt">98.66 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">598</td>
<td class="rt">541</td>
<td class="rt">90.47 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">37</td>
<td class="rt">90.24 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">642</td>
<td class="rt">624</td>
<td class="rt">97.20 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">321</td>
<td class="rt">316</td>
<td class="rt">98.44 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">321</td>
<td class="rt">308</td>
<td class="rt">95.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">38</td>
<td class="rt">33</td>
<td class="rt">86.84 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">554</td>
<td class="rt">507</td>
<td class="rt">91.52 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">277</td>
<td class="rt">274</td>
<td class="rt">98.92 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">277</td>
<td class="rt">233</td>
<td class="rt">84.12 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SCAN_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_IDENT[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_DLC[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_IDENT_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_FRAME_TYPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_IS_RTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_BRS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_ESI</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>STORE_METADATA_F</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>STORE_DATA_F</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>STORE_DATA_WORD[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_VALID_F</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_ABORT_F</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SOF_PULSE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RX_FULL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_EMPTY</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_FRAME_COUNT[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_MEM_FREE[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_READ_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_READ_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_WRITE_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_WRITE_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_DATA_OVERRUN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_MOF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_PARITY_ERROR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TIMESTAMP[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[30:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[39:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[48:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[51:50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[62:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TIMESTAMP[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MR_MODE_RXBAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_CDO</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_CRXPE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_RRB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_RXRPMV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_RX_DATA_READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_RX_SETTINGS_RTSOP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_SETTINGS_PCHKE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TMAENA</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_CONTROL_TWRSTB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_ADDR[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_DEST_TST_MTGT[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_WDATA_TST_WDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_TST_RDATA_TST_RDATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>READ_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_POINTER_INC_1[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_POINTER_INC_1[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_POINTER[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_POINTER[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_POINTER_RAW[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_POINTER_TS[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_POINTER_TS[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_MEM_FREE_I[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_OVERRUN_FLG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_OVERRUN_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>OVERRUN_CONDITION</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_EMPTY_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IS_FREE_WORD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_COUNTER_D[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_COUNTER_Q[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>COMMIT_RX_FRAME</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>COMMIT_OVERRUN_ABORT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_INCREMENT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_RAW_OK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_RAW_INTENT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_TS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STORED_TS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>DATA_SELECTOR[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>STORE_TS_WR_PTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INC_TS_WR_PTR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RESET_OVERRUN_FLAG</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_ATTEMPT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_FORM_W[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_FORM_W[4]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>FRAME_FORM_W[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_FORM_W[8]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>FRAME_FORM_W[15:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FRAME_FORM_W[31:16]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[30:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[60:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TIMESTAMP_CAPTURE_CE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_ADDRESS[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_A_DATA_IN[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_B_ADDRESS[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RXB_PORT_B_DATA_OUT_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_BUF_RES_N_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_BUF_RES_N_Q_SCAN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_BUF_RAM_CLK_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CLK_RAM</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_PARITY_MISMATCH_COMB</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_223_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod91.html#inst_tag_223" >TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">71</td>
<td class="rt">70</td>
<td class="rt">98.59 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">408</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">499</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">507</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">519</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">530</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">540</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">587</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">597</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">605</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">626</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">632</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">651</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">676</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">704</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">736</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">755</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">810</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">820</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">829</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">837</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">848</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">868</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">872</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
408            rx_buf_res_n_d <= '0' when (mr_command_rrb = '1' or res_n = '0')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
495            read_attempt <= mr_rx_data_read when (mr_mode_rxbam = RXBAM_ENABLED)
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
499            read_increment <= '1' when (read_attempt = '1' and rx_empty_i = '0')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
507            write_raw_OK <= '1' when (write_raw_intent = '1' and overrun_condition = '0' and
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
519            is_free_word <= '0' when (read_pointer = write_pointer_raw and frame_count > 0)
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
530            overrun_condition <= '1' when (write_raw_intent = '1' and is_free_word = '0')
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
540            rxb_port_b_data_out <= rxb_port_b_data_out_i when (rx_empty_i = '0')
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
587                "00011" when (rec_is_rtr = RTR_FRAME) else
                           <font color = "green">-1-</font>  
           <font color = "green">        ==></font>
588                "00101" when ((rec_frame_type = NORMAL_CAN) and (rec_dlc(3) = '1')) else
                           <font color = "green">-2-</font>  
                           <font color = "green">==></font>  
                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
597            timestamp_capture_ce <= '1' when (mr_rx_settings_rtsop = RTS_END and rec_valid_f = '1')
                                           <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
598                                        else
599                                    '1' when (mr_rx_settings_rtsop = RTS_BEG and sof_pulse = '1')
                                           <font color = "green">-2-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
605                if (res_n = '0') then
                   <font color = "green">-1-</font>  
606                    timestamp_capture <= (others => '0');
           <font color = "green">            ==></font>
607                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
608                    if (timestamp_capture_ce = '1') then
                       <font color = "green">-3-</font>  
609                        timestamp_capture   <= timestamp;
           <font color = "green">                ==></font>
610                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
611                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
626            read_counter_d <= read_counter_q - 1 when (read_counter_q > "00000")
                                                    <font color = "green">-1-</font>  
                                                    <font color = "green">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
632                if (rx_buf_res_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
633                    read_counter_q <= (others => '0');
           <font color = "green">            ==></font>
634                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
635                    -- Reading frame by user when there is active read and there is
636                    -- something to read
637                    if (read_increment = '1') then
                       <font color = "green">-3-</font>  
638                        read_counter_q <= read_counter_d;
           <font color = "green">                ==></font>
639                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
640                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
651                if (rx_buf_res_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
652                    frame_count <= 0;
           <font color = "green">            ==></font>
653                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
654        
655                    -- Read of last word, but no new commit
656                    if ((read_increment = '1') and (read_counter_q = "00001")) then
                       <font color = "green">-3-</font>  
657                        if (commit_rx_frame = '0') then
                           <font color = "red">-4-</font>  
658                            frame_count <= frame_count - 1;
           <font color = "green">                    ==></font>
659                        end if;
                           MISSING_ELSE
           <font color = "red">                ==></font>
660        
661                    -- Commit of new frame
662                    elsif (commit_rx_frame = '1') then
                          <font color = "green">-5-</font>  
663                        frame_count <= frame_count + 1;
           <font color = "green">                ==></font>
664                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
665        
666                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
676                if (rx_buf_res_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
677                    commit_rx_frame       <= '0';
           <font color = "green">            ==></font>
678                    commit_overrun_abort  <= '0';
679        
680                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
681        
682                    if (stored_ts = '1') then
                       <font color = "green">-3-</font>  
683                        if (data_overrun_i = '0') then
                           <font color = "green">-4-</font>  
684                            commit_rx_frame <= '1';
           <font color = "green">                    ==></font>
685                        else
686                            commit_overrun_abort <= '1';
           <font color = "green">                    ==></font>
687                        end if;
688                    else
689                        commit_rx_frame <= '0';
           <font color = "green">                ==></font>
690                        commit_overrun_abort <= '0';
691                    end if;
692        
693                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
704                if (rx_buf_res_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
705                    data_overrun_flg <= '0';
           <font color = "green">            ==></font>
706                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
707        
708                    -- SW overrun flag -> Cleared from SW!
709                    if (mr_command_cdo = '1') then
                       <font color = "green">-3-</font>  
710                        data_overrun_flg <= '0';
           <font color = "green">                ==></font>
711                    elsif (overrun_condition = '1') then
                          <font color = "green">-4-</font>  
712                        data_overrun_flg <= '1';
           <font color = "green">                ==></font>
713                    else
714                        data_overrun_flg <= data_overrun_flg;
           <font color = "green">                ==></font>
715                    end if;
716        
717                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
736                if (res_n = '0') then
                   <font color = "green">-1-</font>  
737                    data_overrun_i <= '0';
           <font color = "green">            ==></font>
738                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
739                    if (overrun_condition = '1' or mr_command_rrb = '1') then
                       <font color = "green">-3-</font>  
740                        data_overrun_i <= '1';
           <font color = "green">                ==></font>
741                    elsif (reset_overrun_flag = '1') then
                          <font color = "green">-4-</font>  
742                        data_overrun_i <= '0';
           <font color = "green">                ==></font>
743                    else
744                        data_overrun_i <= data_overrun_i;
           <font color = "green">                ==></font>
745                    end if;
746                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
755            rx_buf_ram_clk_en <= '1' when (rxb_port_a_write = '1' or read_attempt = '1')
                                        <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
756                                     else
757                                 '1' when (mr_tst_control_tmaena = '1')
                                        <font color = "green">-2-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
810            rxb_port_a_write  <= '1' when (write_raw_OK = '1' or
                                        <font color = "green">-1-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
820            rxb_port_a_address   <= write_pointer_ts when (write_ts = '1')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
829            rxb_port_b_address <= read_pointer_inc_1 when (read_increment = '1')
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
837            rx_mof <= '0' when (read_counter_q = "00000")
                             <font color = "green">-1-</font>  
                             <font color = "green">==></font>  
                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
848                if (res_n = '0') then
                   <font color = "green">-1-</font>  
849                    rx_parity_error <= '0';
           <font color = "green">            ==></font>
850                elsif (rising_edge(clk_sys)) then
                      <font color = "green">-2-</font>  
851                    if (read_attempt = '1' and rx_parity_mismatch_comb = '1' and mr_settings_pchke = '1')
                       <font color = "green">-3-</font>  
852                    then
853                        rx_parity_error <= '1';
           <font color = "green">                ==></font>
854                    elsif (mr_command_crxpe = '1') then
                          <font color = "green">-4-</font>  
855                        rx_parity_error <= '0';
           <font color = "green">                ==></font>
856                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
857                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
868            rx_empty_i       <= '1' when (frame_count = 0)
                                       <font color = "green">-1-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
872            rx_full          <= '1' when (rx_mem_free_i = C_RX_BUF_MEM_FREE_ZEROES)
                                       <font color = "green">-1-</font>  
                                       <font color = "green">==></font>  
                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_223">
    <li>
      <a href="#inst_tag_223_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_223_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_223_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_223_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.RX_BUFFER RTL">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
