Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Tool/xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 63ee89ee25484efeab1cab467e9a321a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_sopc_tb_behav xil_defaultlib.mips_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.mips_sopc
Compiling module xil_defaultlib.mips_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_sopc_tb_behav
