
---------- Begin Simulation Statistics ----------
final_tick                               115551901000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 359166                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661120                       # Number of bytes of host memory used
host_op_rate                                   393042                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   278.42                       # Real time elapsed on the host
host_tick_rate                              415023029                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115552                       # Number of seconds simulated
sim_ticks                                115551901000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.155519                       # CPI: cycles per instruction
system.cpu.discardedOps                        729881                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4656027                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.865412                       # IPC: instructions per cycle
system.cpu.numCycles                        115551901                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646335     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534648     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       110895874                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84299                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2521                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       124554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          641                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       250108                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            650                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20634759                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16527269                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153919                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8837502                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8746872                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.974484                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050601                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433995                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300036                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133959                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1205                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35580162                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35580162                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35583444                       # number of overall hits
system.cpu.dcache.overall_hits::total        35583444                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       156985                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156985                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       157076                       # number of overall misses
system.cpu.dcache.overall_misses::total        157076                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8878854000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8878854000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8878854000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8878854000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737147                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740520                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004393                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004393                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004395                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004395                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56558.613880                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56558.613880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56525.847361                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56525.847361                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72340                       # number of writebacks
system.cpu.dcache.writebacks::total             72340                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32040                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32040                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32040                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32040                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       124945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       124945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       125029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       125029                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6988188000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6988188000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6991878000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6991878000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003498                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003498                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55930.113250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55930.113250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55922.050084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55922.050084                       # average overall mshr miss latency
system.cpu.dcache.replacements                 124518                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21396542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21396542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        86010                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         86010                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2952801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2952801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34330.903383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34330.903383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8861                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8861                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2530631000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2530631000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003591                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003591                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32801.863926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32801.863926                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70975                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70975                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5926053000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5926053000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83494.934836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83494.934836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4457557000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4457557000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93262.134907                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93262.134907                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3282                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3282                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           91                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           91                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.026979                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.026979                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3690000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3690000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024904                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024904                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 43928.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43928.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        80000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        80000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        40000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        40000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        38000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.085445                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35886633                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            125030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            287.024178                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.085445                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36043711                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36043711                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49922418                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208405                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039450                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28669105                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28669105                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28669105                       # number of overall hits
system.cpu.icache.overall_hits::total        28669105                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          527                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            527                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          527                       # number of overall misses
system.cpu.icache.overall_misses::total           527                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52805000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52805000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52805000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52805000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28669632                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28669632                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28669632                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28669632                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100199.240987                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100199.240987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100199.240987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100199.240987                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           32                       # number of writebacks
system.cpu.icache.writebacks::total                32                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          527                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          527                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          527                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          527                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51751000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51751000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51751000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51751000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98199.240987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98199.240987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98199.240987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98199.240987                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28669105                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28669105                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          527                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           527                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52805000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52805000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28669632                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28669632                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100199.240987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100199.240987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51751000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51751000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98199.240987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98199.240987                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.532569                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28669632                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               527                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54401.578748                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.532569                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.482942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.482942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.483398                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57339791                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57339791                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 115551901000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                79041                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79056                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data               79041                       # number of overall hits
system.l2.overall_hits::total                   79056                       # number of overall hits
system.l2.demand_misses::.cpu.inst                512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45990                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46502                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               512                       # number of overall misses
system.l2.overall_misses::.cpu.data             45990                       # number of overall misses
system.l2.overall_misses::total                 46502                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4880978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4930820000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49842000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4880978000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4930820000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           125031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               125558                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          125031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              125558                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.367829                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.370363                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.367829                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.370363                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97347.656250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106131.289411                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106034.579158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97347.656250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106131.289411                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106034.579158                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37648                       # number of writebacks
system.l2.writebacks::total                     37648                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46496                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46496                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39542000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3960870000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4000412000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39542000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3960870000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4000412000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.969639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.367789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.370315                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.969639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.367789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.370315                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77381.604697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86133.956725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86037.766690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77381.604697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86133.956725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86037.766690                       # average overall mshr miss latency
system.l2.replacements                          38428                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72340                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72340                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8984                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8984                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4092492000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4092492000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.812034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.812034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105443.986396                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105443.986396                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3316252000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3316252000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.812034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.812034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85443.986396                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85443.986396                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97347.656250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97347.656250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39542000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39542000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.969639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77381.604697                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77381.604697                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         70057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             70057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    788486000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    788486000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.092937                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.092937                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109847.589858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109847.589858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    644618000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    644618000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.092872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.092872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89867.280078                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89867.280078                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8001.210407                       # Cycle average of tags in use
system.l2.tags.total_refs                      247555                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46620                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.310060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.207955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.770125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7961.232326                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976710                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2498                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5438                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    541794                       # Number of tag accesses
system.l2.tags.data_accesses                   541794                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003789702500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2107                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2107                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              159719                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35571                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46496                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37647                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46496                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37647                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.50                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46496                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37647                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.053156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.076600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    175.980396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2106     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2107                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.857143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.842464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              232     11.01%     11.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.09%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1709     81.11%     92.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              163      7.74%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2107                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2975744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2409408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     25.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  115551801000                       # Total gap between requests
system.mem_ctrls.avgGap                    1373278.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2941632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2408000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 283024.335532134632                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25457235.878793548793                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 20839120.595687992871                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          511                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45985                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37647                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13317500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1597904500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2602368450750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26061.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34748.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  69125519.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2943040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2975744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2409408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2409408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          511                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45985                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46496                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37647                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37647                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       283024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25469421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         25752445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       283024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       283024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     20851306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        20851306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     20851306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       283024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25469421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        46603751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46474                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37625                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2354                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               739834500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             232370000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1611222000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15919.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34669.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20838                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27336                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            44.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.65                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        35924                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   149.823850                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.817459                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   182.239965                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21022     58.52%     58.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9509     26.47%     84.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2027      5.64%     90.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1261      3.51%     94.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          673      1.87%     96.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          299      0.83%     96.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          278      0.77%     97.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          277      0.77%     98.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          578      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        35924                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2974336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2408000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               25.740260                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               20.839121                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       129298260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        68719860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      165590880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      98078580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9121257600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25041617340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23284252320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   57908814840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   501.149824                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  60289728750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3858400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51403772250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       127206240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        67611720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      166233480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98323920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9121257600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25387049880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22993361760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   57961044600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   501.601827                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  59529454000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3858400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52164047000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7684                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37647                       # Transaction distribution
system.membus.trans_dist::CleanEvict              156                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7684                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       130795                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 130795                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5385152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5385152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46496                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46496    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46496                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           234887000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          250555750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             77762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       109988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           52958                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47795                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           527                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77235                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1086                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       374579                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                375665                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12631680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12667456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38428                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2409472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           163986                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019416                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.138381                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 160811     98.06%     98.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3166      1.93%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             163986                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 115551901000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          394852000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1581999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         375094995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
