FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
/* bench 23814.0.0 3d0ec4efcb25 */
/*
 * Copyright © 2019 Intel Corporation
 */

#ifndef __INTEL_LSPCON_H__
#define __INTEL_LSPCON_H__

#include <linux/types.h>

struct drm_connector;
struct drm_connector_state;
struct intel_crtc_state;
struct intel_digital_port;
struct intel_encoder;
struct intel_lspcon;

bool lspcon_init(struct intel_digital_port *dig_port);
void lspcon_detect_hdr_capability(struct intel_lspcon *lspcon);
void lspcon_resume(struct intel_digital_port *dig_port);
void lspcon_wait_pcon_mode(struct intel_lspcon *lspcon);
void lspcon_write_infoframe(struct intel_encoder *encoder,
/* bench 20917.3.0 a7f254bebb11 */
/* bench 20917.3.1 f851d1be7b65 */
/* bench 20917.3.2 245e16378b3b */
/* bench 20917.3.3 bbd83d2d7de3 */
/* bench 20917.3.4 c9da15ae2bcf */
/* bench 20917.3.5 d7cfc08e8f83 */
/* bench 20917.3.6 1741da378e72 */
			    const struct intel_crtc_state *crtc_state,
			    unsigned int type,
			    const void *buf, ssize_t len);
void lspcon_read_infoframe(struct intel_encoder *encoder,
			   const struct intel_crtc_state *crtc_state,
			   unsigned int type,
			   void *frame, ssize_t len);
void lspcon_set_infoframes(struct intel_encoder *encoder,
/* bench 7164.4.0 3c4f902330be */
			   const struct intel_crtc_state *crtc_state,
			   const struct drm_connector_state *conn_state);
u32 lspcon_infoframes_enabled(struct intel_encoder *encoder,
			      const struct intel_crtc_state *pipe_config);
u32 intel_lspcon_infoframes_enabled(struct intel_encoder *encoder,
				    const struct intel_crtc_state *pipe_config);
void hsw_write_infoframe(struct intel_encoder *encoder,
/* bench 2997.3.0 ae144b264467 */
/* bench 2997.3.1 a06cec380051 */
/* bench 2997.3.2 c9d38491ac7f */
/* bench 2997.3.3 57e45fd94e51 */
/* bench 2997.3.4 6d16842231f2 */
/* bench 2997.3.5 d3c51f70d972 */
/* bench 2997.3.6 b9f25c75ce71 */
/* bench 2997.3.7 4fbf1210e733 */
/* bench 2997.3.8 4decd00ccdfa */
/* bench 2997.3.9 f2296850d165 */
/* bench 2997.3.10 4a6d479d5085 */
void hsw_read_infoframe(struct intel_encoder *encoder,
			const struct intel_crtc_state *crtc_state,
			unsigned int type,
			void *frame, ssize_t len);

#endif /* __INTEL_LSPCON_H__ */
