--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20840 paths analyzed, 3955 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.117ns.
--------------------------------------------------------------------------------
Slack:                  11.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.579ns (Levels of Logic = 3)
  Clock Path Skew:      0.497ns (1.150 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X7Y26.A1       net (fanout=15)       1.569   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X7Y26.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
    SLICE_X10Y30.D2      net (fanout=1)        1.273   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
    SLICE_X10Y30.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A4      net (fanout=1)        0.788   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/N31
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.445   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.579ns (2.504ns logic, 6.075ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  12.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem28/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.570ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.719 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem28/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X11Y26.B2      net (fanout=5)        0.567   fifo_manager/fifo/fifo_counter[3]
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X10Y34.B2      net (fanout=9)        1.385   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X10Y34.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/fifo/Mmux__n0073201
    SLICE_X8Y34.DX       net (fanout=1)        1.553   fifo_manager/fifo/_n0073[27]
    SLICE_X8Y34.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[27]
                                                       fifo_manager/fifo/Mram_buf_mem28/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.570ns (1.954ns logic, 5.616ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  12.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_28 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.082ns (Levels of Logic = 3)
  Clock Path Skew:      0.499ns (1.150 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_28 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/serial_tx_TDC/data_q_28
    SLICE_X9Y35.D2       net (fanout=1)        1.610   fifo_manager/serial_tx_TDC/data_q[28]
    SLICE_X9Y35.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_12
    SLICE_X10Y30.C6      net (fanout=1)        0.688   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_12
    SLICE_X10Y30.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A4      net (fanout=1)        0.788   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/N31
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.445   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.082ns (2.551ns logic, 5.531ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  12.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.996ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.150 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X7Y26.A6       net (fanout=16)       0.986   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X7Y26.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
    SLICE_X10Y30.D2      net (fanout=1)        1.273   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
    SLICE_X10Y30.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A4      net (fanout=1)        0.788   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/N31
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.445   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.996ns (2.504ns logic, 5.492ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  12.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem28/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.482ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.719 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7_1 to fifo_manager/fifo/Mram_buf_mem28/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B1      net (fanout=1)        0.525   fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X10Y34.B2      net (fanout=9)        1.385   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X10Y34.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/fifo/Mmux__n0073201
    SLICE_X8Y34.DX       net (fanout=1)        1.553   fifo_manager/fifo/_n0073[27]
    SLICE_X8Y34.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[27]
                                                       fifo_manager/fifo/Mram_buf_mem28/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (1.908ns logic, 5.574ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  12.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_23 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.974ns (Levels of Logic = 3)
  Clock Path Skew:      0.489ns (1.238 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_23 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[23]
                                                       fifo_manager/serial_tx_TDC/data_q_23
    SLICE_X9Y32.D3       net (fanout=1)        1.256   fifo_manager/serial_tx_TDC/data_q[23]
    SLICE_X9Y32.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_11
    SLICE_X10Y30.C1      net (fanout=1)        0.980   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_11
    SLICE_X10Y30.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A4      net (fanout=1)        0.788   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/N31
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.445   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.974ns (2.505ns logic, 5.469ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  12.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.720 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X11Y26.B2      net (fanout=5)        0.567   fifo_manager/fifo/fifo_counter[3]
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X12Y32.D4      net (fanout=9)        1.650   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X12Y32.DMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X8Y33.DX       net (fanout=1)        1.033   fifo_manager/fifo/_n0073[24]
    SLICE_X8Y33.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.406ns (2.045ns logic, 5.361ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  12.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem28/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.387ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.719 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem28/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X11Y26.B4      net (fanout=5)        0.384   fifo_manager/fifo/fifo_counter[2]
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X10Y34.B2      net (fanout=9)        1.385   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X10Y34.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/fifo/Mmux__n0073201
    SLICE_X8Y34.DX       net (fanout=1)        1.553   fifo_manager/fifo/_n0073[27]
    SLICE_X8Y34.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[27]
                                                       fifo_manager/fifo/Mram_buf_mem28/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.387ns (1.954ns logic, 5.433ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  12.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_8 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.874ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.238 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_8 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/data_q_8
    SLICE_X11Y30.A4      net (fanout=1)        1.384   fifo_manager/serial_tx_TDC/data_q[8]
    SLICE_X11Y30.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X10Y30.D1      net (fanout=1)        0.753   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X10Y30.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A4      net (fanout=1)        0.788   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/N31
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.445   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.874ns (2.504ns logic, 5.370ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  12.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.318ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.720 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7_1 to fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B1      net (fanout=1)        0.525   fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X12Y32.D4      net (fanout=9)        1.650   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X12Y32.DMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X8Y33.DX       net (fanout=1)        1.033   fifo_manager/fifo/_n0073[24]
    SLICE_X8Y33.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.318ns (1.999ns logic, 5.319ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  12.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_4 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.812ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.238 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_4 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.AQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/data_q[7]
                                                       fifo_manager/serial_tx_TDC/data_q_4
    SLICE_X7Y26.A4       net (fanout=1)        0.756   fifo_manager/serial_tx_TDC/data_q[4]
    SLICE_X7Y26.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
    SLICE_X10Y30.D2      net (fanout=1)        1.273   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
    SLICE_X10Y30.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A4      net (fanout=1)        0.788   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/N31
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.445   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.812ns (2.550ns logic, 5.262ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  12.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.769ns (Levels of Logic = 3)
  Clock Path Skew:      0.497ns (1.150 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X11Y30.A3      net (fanout=15)       1.279   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X11Y30.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[11]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X10Y30.D1      net (fanout=1)        0.753   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_122
    SLICE_X10Y30.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A4      net (fanout=1)        0.788   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/N31
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.445   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.769ns (2.504ns logic, 5.265ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  12.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem28/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.719 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem28/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X11Y26.B2      net (fanout=5)        0.567   fifo_manager/fifo/fifo_counter[3]
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X10Y34.B2      net (fanout=9)        1.385   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X10Y34.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/fifo/Mmux__n0073201
    SLICE_X8Y34.DX       net (fanout=1)        1.553   fifo_manager/fifo/_n0073[27]
    SLICE_X8Y34.CLK      Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[27]
                                                       fifo_manager/fifo/Mram_buf_mem28/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (1.625ns logic, 5.616ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.720 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X11Y26.B4      net (fanout=5)        0.384   fifo_manager/fifo/fifo_counter[2]
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X12Y32.D4      net (fanout=9)        1.650   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X12Y32.DMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X8Y33.DX       net (fanout=1)        1.033   fifo_manager/fifo/_n0073[24]
    SLICE_X8Y33.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.223ns (2.045ns logic, 5.178ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  12.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem22/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.189ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.688 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem22/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X11Y26.B2      net (fanout=5)        0.567   fifo_manager/fifo/fifo_counter[3]
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X12Y32.D4      net (fanout=9)        1.650   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X12Y32.D       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/fifo/Mmux__n0073141
    SLICE_X12Y33.DX      net (fanout=1)        0.888   fifo_manager/fifo/_n0073[21]
    SLICE_X12Y33.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[21]
                                                       fifo_manager/fifo/Mram_buf_mem22/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.189ns (1.973ns logic, 5.216ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  12.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem28/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.719 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem28/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X11Y26.B2      net (fanout=5)        0.567   fifo_manager/fifo/fifo_counter[3]
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X10Y34.B2      net (fanout=9)        1.385   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X10Y34.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/fifo/Mmux__n0073201
    SLICE_X8Y34.DX       net (fanout=1)        1.553   fifo_manager/fifo/_n0073[27]
    SLICE_X8Y34.CLK      Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[27]
                                                       fifo_manager/fifo/Mram_buf_mem28/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.203ns (1.587ns logic, 5.616ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.695ns (Levels of Logic = 3)
  Clock Path Skew:      0.492ns (1.238 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   fifo_manager/serial_tx_TDC/data_q[3]
                                                       fifo_manager/serial_tx_TDC/data_q_0
    SLICE_X10Y30.A2      net (fanout=1)        1.594   fifo_manager/serial_tx_TDC/data_q[0]
    SLICE_X10Y30.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_112
    SLICE_X10Y30.D3      net (fanout=1)        0.342   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_112
    SLICE_X10Y30.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A4      net (fanout=1)        0.788   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/N31
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.445   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.695ns (2.526ns logic, 5.169ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  12.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem31/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.155ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.716 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem31/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X11Y26.B2      net (fanout=5)        0.567   fifo_manager/fifo/fifo_counter[3]
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X5Y36.A2       net (fanout=9)        1.069   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X5Y36.AMUX     Tilo                  0.337   fifo_manager/fifo/_n0073[31]
                                                       fifo_manager/fifo/Mmux__n0073241
    SLICE_X4Y38.DX       net (fanout=1)        1.352   fifo_manager/fifo/_n0073[30]
    SLICE_X4Y38.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[30]
                                                       fifo_manager/fifo/Mram_buf_mem31/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.155ns (2.056ns logic, 5.099ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  12.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem28/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.153ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.719 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7_1 to fifo_manager/fifo/Mram_buf_mem28/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B1      net (fanout=1)        0.525   fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X10Y34.B2      net (fanout=9)        1.385   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X10Y34.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/fifo/Mmux__n0073201
    SLICE_X8Y34.DX       net (fanout=1)        1.553   fifo_manager/fifo/_n0073[27]
    SLICE_X8Y34.CLK      Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[27]
                                                       fifo_manager/fifo/Mram_buf_mem28/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.153ns (1.579ns logic, 5.574ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_21 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.661ns (Levels of Logic = 3)
  Clock Path Skew:      0.489ns (1.238 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_21 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[23]
                                                       fifo_manager/serial_tx_TDC/data_q_21
    SLICE_X9Y32.D1       net (fanout=1)        0.943   fifo_manager/serial_tx_TDC/data_q[21]
    SLICE_X9Y32.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_11
    SLICE_X10Y30.C1      net (fanout=1)        0.980   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_11
    SLICE_X10Y30.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A4      net (fanout=1)        0.788   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/N31
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.445   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.661ns (2.505ns logic, 5.156ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  12.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem22/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.101ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.688 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7_1 to fifo_manager/fifo/Mram_buf_mem22/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B1      net (fanout=1)        0.525   fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X12Y32.D4      net (fanout=9)        1.650   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X12Y32.D       Tilo                  0.254   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/fifo/Mmux__n0073141
    SLICE_X12Y33.DX      net (fanout=1)        0.888   fifo_manager/fifo/_n0073[21]
    SLICE_X12Y33.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[21]
                                                       fifo_manager/fifo/Mram_buf_mem22/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.101ns (1.927ns logic, 5.174ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  12.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem29/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.687 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem29/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X11Y26.B2      net (fanout=5)        0.567   fifo_manager/fifo/fifo_counter[3]
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X10Y34.B2      net (fanout=9)        1.385   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X10Y34.BMUX    Tilo                  0.298   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/fifo/Mmux__n0073211
    SLICE_X12Y34.DX      net (fanout=1)        1.017   fifo_manager/fifo/_n0073[28]
    SLICE_X12Y34.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[28]
                                                       fifo_manager/fifo/Mram_buf_mem29/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (2.017ns logic, 5.080ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  12.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem28/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.115ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.719 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7_1 to fifo_manager/fifo/Mram_buf_mem28/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B1      net (fanout=1)        0.525   fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X10Y34.B2      net (fanout=9)        1.385   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X10Y34.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/fifo/Mmux__n0073201
    SLICE_X8Y34.DX       net (fanout=1)        1.553   fifo_manager/fifo/_n0073[27]
    SLICE_X8Y34.CLK      Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[27]
                                                       fifo_manager/fifo/Mram_buf_mem28/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.115ns (1.541ns logic, 5.574ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_6 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.602ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.238 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_6 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.CQ       Tcko                  0.476   fifo_manager/serial_tx_TDC/data_q[7]
                                                       fifo_manager/serial_tx_TDC/data_q_6
    SLICE_X7Y26.A2       net (fanout=1)        0.546   fifo_manager/serial_tx_TDC/data_q[6]
    SLICE_X7Y26.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
    SLICE_X10Y30.D2      net (fanout=1)        1.273   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_121
    SLICE_X10Y30.CMUX    Topdc                 0.402   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A4      net (fanout=1)        0.788   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_5_f7
    SLICE_X10Y35.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/N31
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.445   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (2.550ns logic, 5.052ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  12.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.720 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem25/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X11Y26.B2      net (fanout=5)        0.567   fifo_manager/fifo/fifo_counter[3]
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X12Y32.D4      net (fanout=9)        1.650   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X12Y32.DMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X8Y33.DX       net (fanout=1)        1.033   fifo_manager/fifo/_n0073[24]
    SLICE_X8Y33.CLK      Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.077ns (1.716ns logic, 5.361ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  12.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem31/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.067ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.716 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7_1 to fifo_manager/fifo/Mram_buf_mem31/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B1      net (fanout=1)        0.525   fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X5Y36.A2       net (fanout=9)        1.069   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X5Y36.AMUX     Tilo                  0.337   fifo_manager/fifo/_n0073[31]
                                                       fifo_manager/fifo/Mmux__n0073241
    SLICE_X4Y38.DX       net (fanout=1)        1.352   fifo_manager/fifo/_n0073[30]
    SLICE_X4Y38.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[30]
                                                       fifo_manager/fifo/Mram_buf_mem31/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (2.010ns logic, 5.057ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  12.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem28/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.058ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.719 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem28/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X11Y26.B4      net (fanout=5)        0.384   fifo_manager/fifo/fifo_counter[2]
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X10Y34.B2      net (fanout=9)        1.385   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X10Y34.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/fifo/Mmux__n0073201
    SLICE_X8Y34.DX       net (fanout=1)        1.553   fifo_manager/fifo/_n0073[27]
    SLICE_X8Y34.CLK      Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[27]
                                                       fifo_manager/fifo/Mram_buf_mem28/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.058ns (1.625ns logic, 5.433ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  12.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.562ns (Levels of Logic = 3)
  Clock Path Skew:      0.497ns (1.150 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X11Y28.A3      net (fanout=15)       1.491   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X11Y28.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[39]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_113
    SLICE_X10Y35.B3      net (fanout=1)        1.093   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_20_o_Mux_11_o_113
    SLICE_X10Y35.B       Tilo                  0.235   fifo_manager/serial_tx_TDC/N31
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X10Y35.A5      net (fanout=1)        0.196   fifo_manager/serial_tx_TDC/N31
    SLICE_X10Y35.A       Tilo                  0.235   fifo_manager/serial_tx_TDC/N31
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.445   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (2.337ns logic, 5.225ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  12.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem29/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.687 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7_1 to fifo_manager/fifo/Mram_buf_mem29/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B1      net (fanout=1)        0.525   fifo_manager/fifo/fifo_counter_7_1
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X10Y34.B2      net (fanout=9)        1.385   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X10Y34.BMUX    Tilo                  0.298   fifo_manager/serial_tx_TDC/data_q[31]
                                                       fifo_manager/fifo/Mmux__n0073211
    SLICE_X12Y34.DX      net (fanout=1)        1.017   fifo_manager/fifo/_n0073[28]
    SLICE_X12Y34.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[28]
                                                       fifo_manager/fifo/Mram_buf_mem29/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (1.971ns logic, 5.038ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  12.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem25/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.039ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.720 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem25/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X11Y26.B2      net (fanout=5)        0.567   fifo_manager/fifo/fifo_counter[3]
    SLICE_X11Y26.B       Tilo                  0.259   fifo_manager/fifo/fifo_counter_7_1
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X5Y31.A2       net (fanout=13)       2.111   fifo_manager/fifo/N65
    SLICE_X5Y31.A        Tilo                  0.259   fifo_manager/fifo/_n0073[15]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_24_o1_1
    SLICE_X12Y32.D4      net (fanout=9)        1.650   fifo_manager/fifo/wr_en_buf_full_AND_24_o1
    SLICE_X12Y32.DMUX    Tilo                  0.326   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/fifo/Mmux__n0073171
    SLICE_X8Y33.DX       net (fanout=1)        1.033   fifo_manager/fifo/_n0073[24]
    SLICE_X8Y33.CLK      Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[24]
                                                       fifo_manager/fifo/Mram_buf_mem25/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.039ns (1.678ns logic, 5.361ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q_0/CLK0
  Logical resource: FCLK/my_clk_q/CK0
  Location pin: OLOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X7Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: my_clk_q/CLK0
  Logical resource: tdc_ref_clk/my_clk_q/CK0
  Location pin: OLOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[7]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem8/DP.HIGH/CLK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[7]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem8/DP.LOW/CLK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[7]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem8/SP.HIGH/CLK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[7]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem8/SP.LOW/CLK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/DP.HIGH/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/DP.LOW/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/SP.HIGH/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[13]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/SP.LOW/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[26]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem27/DP.HIGH/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[26]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem27/DP.LOW/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[26]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem27/SP.HIGH/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[26]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem27/SP.LOW/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[39]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem40/DP.HIGH/CLK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[39]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem40/DP.LOW/CLK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[39]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem40/SP.HIGH/CLK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[39]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem40/SP.LOW/CLK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[20]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem21/DP.HIGH/CLK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[20]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem21/DP.LOW/CLK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[20]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem21/SP.HIGH/CLK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[20]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem21/SP.LOW/CLK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[32]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem33/DP.HIGH/CLK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[32]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem33/DP.LOW/CLK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.117|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 20840 paths, 0 nets, and 4560 connections

Design statistics:
   Minimum period:   8.117ns{1}   (Maximum frequency: 123.198MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jan 20 07:54:31 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



