@N: CD630 :"D:\Users\Rui\Documents\FPGA\Capitulo 3\LUT_and_gate.vhd":4:7:4:22|Synthesizing work.and_gate_project.rtl.
Post processing for work.and_gate_project.rtl
