

================================================================
== Vitis HLS Report for 'AXIVideo2BayerMat_0_4320_3848_2_3_Pipeline_loop_col_zxi2mat'
================================================================
* Date:           Sun Sep 11 10:32:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  4.196 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        4|     1927|  16.784 ns|  8.086 us|    4|  1927|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_col_zxi2mat  |        2|     1925|         3|          1|          1|  1 ~ 1924|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      27|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      99|    -|
|Register         |        -|    -|      53|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      53|     126|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_6_fu_198_p2                     |         +|   0|  0|  11|          11|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   1|           1|           1|
    |ap_condition_245                  |       and|   0|  0|   1|           1|           1|
    |ap_condition_249                  |       and|   0|  0|   1|           1|           1|
    |ap_condition_252                  |       and|   0|  0|   1|           1|           1|
    |ap_condition_257                  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op36_read_state1     |       and|   0|  0|   1|           1|           1|
    |icmp_ln67_fu_192_p2               |      icmp|   0|  0|   5|          11|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |or_ln74_fu_204_p2                 |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  27|          32|          23|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |InImg_data156_blk_n             |   9|          2|    1|          2|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_last_phi_fu_155_p4   |   9|          2|    1|          2|
    |ap_phi_mux_start_phi_fu_166_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_5            |   9|          2|   11|         22|
    |axi_data_V_fu_84                |   9|          2|   16|         32|
    |axi_last_V_fu_80                |   9|          2|    1|          2|
    |in_ptr_TDATA_blk_n              |   9|          2|    1|          2|
    |j_fu_76                         |   9|          2|   11|         22|
    |last_reg_151                    |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  99|         22|   46|         92|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |axi_data_V_fu_84                  |  16|   0|   16|          0|
    |axi_last_V_fu_80                  |   1|   0|    1|          0|
    |icmp_ln67_reg_265                 |   1|   0|    1|          0|
    |icmp_ln67_reg_265_pp0_iter1_reg   |   1|   0|    1|          0|
    |j_fu_76                           |  11|   0|   11|          0|
    |last_reg_151                      |   1|   0|    1|          0|
    |or_ln74_reg_269                   |   1|   0|    1|          0|
    |tmp_data_V_reg_273                |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  53|   0|   53|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  AXIVideo2BayerMat<0, 4320, 3848, 2, 3>_Pipeline_loop_col_zxi2mat|  return value|
|in_ptr_TVALID                 |   in|    1|        axis|                                                   in_ptr_V_data_V|       pointer|
|in_ptr_TDATA                  |   in|   16|        axis|                                                   in_ptr_V_data_V|       pointer|
|InImg_data156_din             |  out|   16|     ap_fifo|                                                     InImg_data156|       pointer|
|InImg_data156_num_data_valid  |   in|    3|     ap_fifo|                                                     InImg_data156|       pointer|
|InImg_data156_fifo_cap        |   in|    3|     ap_fifo|                                                     InImg_data156|       pointer|
|InImg_data156_full_n          |   in|    1|     ap_fifo|                                                     InImg_data156|       pointer|
|InImg_data156_write           |  out|    1|     ap_fifo|                                                     InImg_data156|       pointer|
|start_2                       |   in|    1|     ap_none|                                                           start_2|        scalar|
|axi_data_V_2                  |   in|   16|     ap_none|                                                      axi_data_V_2|        scalar|
|axi_last_V_2                  |   in|    1|     ap_none|                                                      axi_last_V_2|        scalar|
|trunc_ln38_1                  |   in|   11|     ap_none|                                                      trunc_ln38_1|        scalar|
|in_ptr_TREADY                 |  out|    1|        axis|                                                   in_ptr_V_dest_V|       pointer|
|in_ptr_TDEST                  |   in|    1|        axis|                                                   in_ptr_V_dest_V|       pointer|
|in_ptr_TKEEP                  |   in|    2|        axis|                                                   in_ptr_V_keep_V|       pointer|
|in_ptr_TSTRB                  |   in|    2|        axis|                                                   in_ptr_V_strb_V|       pointer|
|in_ptr_TUSER                  |   in|    1|        axis|                                                   in_ptr_V_user_V|       pointer|
|in_ptr_TLAST                  |   in|    1|        axis|                                                   in_ptr_V_last_V|       pointer|
|in_ptr_TID                    |   in|    1|        axis|                                                     in_ptr_V_id_V|       pointer|
|last_out                      |  out|    1|      ap_vld|                                                          last_out|       pointer|
|last_out_ap_vld               |  out|    1|      ap_vld|                                                          last_out|       pointer|
|axi_data_V_3_out              |  out|   16|      ap_vld|                                                  axi_data_V_3_out|       pointer|
|axi_data_V_3_out_ap_vld       |  out|    1|      ap_vld|                                                  axi_data_V_3_out|       pointer|
+------------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

