SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a35ti
SET_PREFERENCE speedgrade -1L
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory c:/Users/rikir/Documents/FPGA_projects/Vitis_project_on_SPI_flash/Vitis_project_on_SPI_flash.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/_tmp/
SET_PREFERENCE subworkingdirectory c:/Users/rikir/Documents/FPGA_projects/Vitis_project_on_SPI_flash/Vitis_project_on_SPI_flash.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name design_1_mig_7series_0_2
SET_PARAMETER xml_input_file C:/Users/rikir/Documents/FPGA_projects/Vitis_project_on_SPI_flash/Vitis_project_on_SPI_flash.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_2/board.prj
SET_PARAMETER data_dir_path d:/Xilinx/Vivado/2021.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH d:/Xilinx/Vivado/2021.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET d:/Xilinx/Vivado/2021.2/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
