--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 679 paths analyzed, 178 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.529ns.
--------------------------------------------------------------------------------
Slack:                  15.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_9 (FF)
  Destination:          timechange/M_time_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.485ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_9 to timechange/M_time_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   timechange/M_time_q[11]
                                                       timechange/M_time_q_9
    SLICE_X17Y19.D2      net (fanout=2)        0.990   timechange/M_time_q[9]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y20.D2      net (fanout=17)       1.220   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y20.CLK     Tas                   0.373   timechange/M_time_q[7]
                                                       timechange/Mmux__n0115141
                                                       timechange/M_time_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (1.316ns logic, 3.169ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  15.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_9 (FF)
  Destination:          timechange/M_time_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.309ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.192 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_9 to timechange/M_time_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   timechange/M_time_q[11]
                                                       timechange/M_time_q_9
    SLICE_X17Y19.D2      net (fanout=2)        0.990   timechange/M_time_q[9]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y19.D2      net (fanout=17)       1.044   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y19.CLK     Tas                   0.373   timechange/M_time_q[3]
                                                       timechange/Mmux__n0115101
                                                       timechange/M_time_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (1.316ns logic, 2.993ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  15.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_9 (FF)
  Destination:          timechange/M_time_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_9 to timechange/M_time_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   timechange/M_time_q[11]
                                                       timechange/M_time_q_9
    SLICE_X17Y19.D2      net (fanout=2)        0.990   timechange/M_time_q[9]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y20.B2      net (fanout=17)       1.030   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y20.CLK     Tas                   0.373   timechange/M_time_q[7]
                                                       timechange/Mmux__n0115121
                                                       timechange/M_time_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (1.316ns logic, 2.979ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_6 (FF)
  Destination:          timechange/M_time_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.272ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_6 to timechange/M_time_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.CQ      Tcko                  0.430   timechange/M_time_q[7]
                                                       timechange/M_time_q_6
    SLICE_X17Y19.D1      net (fanout=2)        0.777   timechange/M_time_q[6]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y20.D2      net (fanout=17)       1.220   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y20.CLK     Tas                   0.373   timechange/M_time_q[7]
                                                       timechange/Mmux__n0115141
                                                       timechange/M_time_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.272ns (1.316ns logic, 2.956ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_4 (FF)
  Destination:          timechange/M_time_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.132ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_4 to timechange/M_time_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AQ      Tcko                  0.430   timechange/M_time_q[7]
                                                       timechange/M_time_q_4
    SLICE_X17Y19.D3      net (fanout=2)        0.637   timechange/M_time_q[4]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y20.D2      net (fanout=17)       1.220   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y20.CLK     Tas                   0.373   timechange/M_time_q[7]
                                                       timechange/Mmux__n0115141
                                                       timechange/M_time_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.132ns (1.316ns logic, 2.816ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_9 (FF)
  Destination:          timechange/M_time_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_9 to timechange/M_time_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   timechange/M_time_q[11]
                                                       timechange/M_time_q_9
    SLICE_X17Y19.D2      net (fanout=2)        0.990   timechange/M_time_q[9]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y20.A3      net (fanout=17)       0.846   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y20.CLK     Tas                   0.373   timechange/M_time_q[7]
                                                       timechange/Mmux__n0115111
                                                       timechange/M_time_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (1.316ns logic, 2.795ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_6 (FF)
  Destination:          timechange/M_time_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.192 - 0.201)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_6 to timechange/M_time_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.CQ      Tcko                  0.430   timechange/M_time_q[7]
                                                       timechange/M_time_q_6
    SLICE_X17Y19.D1      net (fanout=2)        0.777   timechange/M_time_q[6]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y19.D2      net (fanout=17)       1.044   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y19.CLK     Tas                   0.373   timechange/M_time_q[3]
                                                       timechange/Mmux__n0115101
                                                       timechange/M_time_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (1.316ns logic, 2.780ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_6 (FF)
  Destination:          timechange/M_time_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_6 to timechange/M_time_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.CQ      Tcko                  0.430   timechange/M_time_q[7]
                                                       timechange/M_time_q_6
    SLICE_X17Y19.D1      net (fanout=2)        0.777   timechange/M_time_q[6]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y20.B2      net (fanout=17)       1.030   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y20.CLK     Tas                   0.373   timechange/M_time_q[7]
                                                       timechange/Mmux__n0115121
                                                       timechange/M_time_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (1.316ns logic, 2.766ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_time_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_time_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y21.SR      net (fanout=11)       2.944   M_reset_cond_out
    SLICE_X15Y21.CLK     Tsrck                 0.468   timechange/M_time_q[11]
                                                       timechange/M_time_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (0.986ns logic, 2.944ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  15.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_time_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_time_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y21.SR      net (fanout=11)       2.944   M_reset_cond_out
    SLICE_X15Y21.CLK     Tsrck                 0.438   timechange/M_time_q[11]
                                                       timechange/M_time_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (0.956ns logic, 2.944ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_9 (FF)
  Destination:          timechange/M_time_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.192 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_9 to timechange/M_time_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   timechange/M_time_q[11]
                                                       timechange/M_time_q_9
    SLICE_X17Y19.D2      net (fanout=2)        0.990   timechange/M_time_q[9]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y19.B5      net (fanout=17)       0.751   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y19.CLK     Tas                   0.373   timechange/M_time_q[3]
                                                       timechange/Mmux__n011581
                                                       timechange/M_time_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (1.316ns logic, 2.700ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  15.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_9 (FF)
  Destination:          timechange/M_time_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.192 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_9 to timechange/M_time_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   timechange/M_time_q[11]
                                                       timechange/M_time_q_9
    SLICE_X17Y19.D2      net (fanout=2)        0.990   timechange/M_time_q[9]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y19.A5      net (fanout=17)       0.746   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y19.CLK     Tas                   0.373   timechange/M_time_q[3]
                                                       timechange/Mmux__n011511
                                                       timechange/M_time_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (1.316ns logic, 2.695ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  15.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_0 (FF)
  Destination:          timechange/M_time_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.190 - 0.203)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_0 to timechange/M_time_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.430   timechange/M_time_q[3]
                                                       timechange/M_time_q_0
    SLICE_X17Y19.D4      net (fanout=2)        0.504   timechange/M_time_q[0]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y20.D2      net (fanout=17)       1.220   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y20.CLK     Tas                   0.373   timechange/M_time_q[7]
                                                       timechange/Mmux__n0115141
                                                       timechange/M_time_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (1.316ns logic, 2.683ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_time_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.875ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_time_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y21.SR      net (fanout=11)       2.944   M_reset_cond_out
    SLICE_X15Y21.CLK     Tsrck                 0.413   timechange/M_time_q[11]
                                                       timechange/M_time_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (0.931ns logic, 2.944ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_time_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.872ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.593 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_time_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y21.SR      net (fanout=11)       2.944   M_reset_cond_out
    SLICE_X15Y21.CLK     Tsrck                 0.410   timechange/M_time_q[11]
                                                       timechange/M_time_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.872ns (0.928ns logic, 2.944ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_9 (FF)
  Destination:          timechange/M_time_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.192 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_9 to timechange/M_time_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   timechange/M_time_q[11]
                                                       timechange/M_time_q_9
    SLICE_X17Y19.D2      net (fanout=2)        0.990   timechange/M_time_q[9]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y19.C5      net (fanout=17)       0.717   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y19.CLK     Tas                   0.373   timechange/M_time_q[3]
                                                       timechange/Mmux__n011591
                                                       timechange/M_time_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.316ns logic, 2.666ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_j_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_j_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y22.SR      net (fanout=11)       2.869   M_reset_cond_out
    SLICE_X17Y22.CLK     Tsrck                 0.443   timechange/M_j_q[2]
                                                       timechange/M_j_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (0.961ns logic, 2.869ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  16.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_4 (FF)
  Destination:          timechange/M_time_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.192 - 0.201)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_4 to timechange/M_time_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AQ      Tcko                  0.430   timechange/M_time_q[7]
                                                       timechange/M_time_q_4
    SLICE_X17Y19.D3      net (fanout=2)        0.637   timechange/M_time_q[4]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y19.D2      net (fanout=17)       1.044   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y19.CLK     Tas                   0.373   timechange/M_time_q[3]
                                                       timechange/Mmux__n0115101
                                                       timechange/M_time_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (1.316ns logic, 2.640ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_j_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.825ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_j_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y22.SR      net (fanout=11)       2.869   M_reset_cond_out
    SLICE_X17Y22.CLK     Tsrck                 0.438   timechange/M_j_q[2]
                                                       timechange/M_j_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.825ns (0.956ns logic, 2.869ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  16.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_1 (FF)
  Destination:          timechange/M_time_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.943ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.190 - 0.203)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_1 to timechange/M_time_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.BQ      Tcko                  0.430   timechange/M_time_q[3]
                                                       timechange/M_time_q_1
    SLICE_X17Y19.D5      net (fanout=2)        0.448   timechange/M_time_q[1]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y20.D2      net (fanout=17)       1.220   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y20.CLK     Tas                   0.373   timechange/M_time_q[7]
                                                       timechange/Mmux__n0115141
                                                       timechange/M_time_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.943ns (1.316ns logic, 2.627ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_4 (FF)
  Destination:          timechange/M_time_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.942ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_4 to timechange/M_time_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AQ      Tcko                  0.430   timechange/M_time_q[7]
                                                       timechange/M_time_q_4
    SLICE_X17Y19.D3      net (fanout=2)        0.637   timechange/M_time_q[4]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y20.B2      net (fanout=17)       1.030   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y20.CLK     Tas                   0.373   timechange/M_time_q[7]
                                                       timechange/Mmux__n0115121
                                                       timechange/M_time_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.942ns (1.316ns logic, 2.626ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_k_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.599 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_k_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y18.SR      net (fanout=11)       2.834   M_reset_cond_out
    SLICE_X16Y18.CLK     Tsrck                 0.461   timechange/M_k_q[1]
                                                       timechange/M_k_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (0.979ns logic, 2.834ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  16.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_j_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_j_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y22.SR      net (fanout=11)       2.869   M_reset_cond_out
    SLICE_X17Y22.CLK     Tsrck                 0.413   timechange/M_j_q[2]
                                                       timechange/M_j_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (0.931ns logic, 2.869ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  16.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_i_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.598 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_i_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y19.SR      net (fanout=11)       2.868   M_reset_cond_out
    SLICE_X18Y19.CLK     Tsrck                 0.418   timechange/M_i_q[3]
                                                       timechange/M_i_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (0.936ns logic, 2.868ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  16.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_j_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_j_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y22.SR      net (fanout=11)       2.869   M_reset_cond_out
    SLICE_X17Y22.CLK     Tsrck                 0.410   timechange/M_j_q[2]
                                                       timechange/M_j_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (0.928ns logic, 2.869ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  16.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.795ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y22.SR      net (fanout=11)       2.869   M_reset_cond_out
    SLICE_X16Y22.CLK     Tsrck                 0.408   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (0.926ns logic, 2.869ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  16.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_k_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.599 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_k_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y18.SR      net (fanout=11)       2.834   M_reset_cond_out
    SLICE_X16Y18.CLK     Tsrck                 0.450   timechange/M_k_q[1]
                                                       timechange/M_k_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (0.968ns logic, 2.834ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  16.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_i_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.598 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_i_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y19.SR      net (fanout=11)       2.868   M_reset_cond_out
    SLICE_X19Y19.CLK     Tsrck                 0.413   timechange/M_i_q[1]
                                                       timechange/M_i_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (0.931ns logic, 2.868ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  16.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timechange/M_i_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.598 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timechange/M_i_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y19.SR      net (fanout=11)       2.868   M_reset_cond_out
    SLICE_X19Y19.CLK     Tsrck                 0.410   timechange/M_i_q[1]
                                                       timechange/M_i_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (0.928ns logic, 2.868ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  16.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timechange/M_time_q_9 (FF)
  Destination:          timechange/M_time_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: timechange/M_time_q_9 to timechange/M_time_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   timechange/M_time_q[11]
                                                       timechange/M_time_q_9
    SLICE_X17Y19.D2      net (fanout=2)        0.990   timechange/M_time_q[9]
    SLICE_X17Y19.D       Tilo                  0.259   timechange/M_k_q[0]
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>2
    SLICE_X16Y22.B1      net (fanout=9)        0.959   timechange/M_time_q[15]_GND_3_o_equal_14_o<15>1
    SLICE_X16Y22.B       Tilo                  0.254   timechange/M_state_q_FSM_FFd2
                                                       timechange/M_time_q[15]_GND_3_o_equal_14_o<15>3
    SLICE_X15Y20.C6      net (fanout=17)       0.630   timechange/M_time_q[15]_GND_3_o_equal_14_o
    SLICE_X15Y20.CLK     Tas                   0.373   timechange/M_time_q[7]
                                                       timechange/Mmux__n0115131
                                                       timechange/M_time_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (1.316ns logic, 2.579ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timechange/M_k_q[1]/CLK
  Logical resource: timechange/M_k_q_2/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timechange/M_k_q[1]/CLK
  Logical resource: timechange/M_k_q_1/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timechange/M_state_q_FSM_FFd2/CLK
  Logical resource: timechange/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timechange/M_state_q_FSM_FFd2/CLK
  Logical resource: timechange/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: timechange/M_i_q[3]/CLK
  Logical resource: timechange/M_i_q_3/CK
  Location pin: SLICE_X18Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y2.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y2.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[3]/CLK
  Logical resource: timechange/M_time_q_0/CK
  Location pin: SLICE_X15Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[3]/CLK
  Logical resource: timechange/M_time_q_1/CK
  Location pin: SLICE_X15Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[3]/CLK
  Logical resource: timechange/M_time_q_2/CK
  Location pin: SLICE_X15Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[3]/CLK
  Logical resource: timechange/M_time_q_3/CK
  Location pin: SLICE_X15Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[7]/CLK
  Logical resource: timechange/M_time_q_4/CK
  Location pin: SLICE_X15Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[7]/CLK
  Logical resource: timechange/M_time_q_5/CK
  Location pin: SLICE_X15Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[7]/CLK
  Logical resource: timechange/M_time_q_6/CK
  Location pin: SLICE_X15Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[7]/CLK
  Logical resource: timechange/M_time_q_7/CK
  Location pin: SLICE_X15Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[11]/CLK
  Logical resource: timechange/M_time_q_8/CK
  Location pin: SLICE_X15Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[11]/CLK
  Logical resource: timechange/M_time_q_9/CK
  Location pin: SLICE_X15Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[11]/CLK
  Logical resource: timechange/M_time_q_10/CK
  Location pin: SLICE_X15Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[11]/CLK
  Logical resource: timechange/M_time_q_11/CK
  Location pin: SLICE_X15Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[14]/CLK
  Logical resource: timechange/M_time_q_12/CK
  Location pin: SLICE_X15Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[14]/CLK
  Logical resource: timechange/M_time_q_13/CK
  Location pin: SLICE_X15Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_time_q[14]/CLK
  Logical resource: timechange/M_time_q_14/CK
  Location pin: SLICE_X15Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_k_q[3]/CLK
  Logical resource: timechange/M_k_q_3/CK
  Location pin: SLICE_X17Y18.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_k_q[0]/CLK
  Logical resource: timechange/M_i_q_0/CK
  Location pin: SLICE_X17Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_k_q[0]/CLK
  Logical resource: timechange/M_k_q_0/CK
  Location pin: SLICE_X17Y19.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: timechange/M_j_q[2]/CLK
  Logical resource: timechange/M_j_q_0/CK
  Location pin: SLICE_X17Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.529|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 679 paths, 0 nets, and 228 connections

Design statistics:
   Minimum period:   4.529ns{1}   (Maximum frequency: 220.799MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 04 01:22:30 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



