# Curriculum Vitae

## Experience

### Deeptech Startup Chief Technical Officer

ğŸ¢ HawAI.tech
ğŸ—“ï¸ Feb 2019 - Ongoing
ğŸ“ Grenoble, FR

* Manage 10â€‘person technical team (Scrum master then Product Owner).
* Design of a modular architecture for lowâ€‘power probabilistic circuits.
* Implementation in software, FPGA (AWS F1) and ACAP (Xilinx Versal) using
RTL and HLS. Develop test fixtures (Python) and host code (Python/C++).
* Install and maintain the companyâ€™s web services on cloud servers.

### Electronics R&D engineer & Startup incubation

ğŸ¢ Probayes
ğŸ—“ï¸ Jan 2018 - Feb 2019
ğŸ“ Grenoble, FR

* Design highly efficient Bayesian sensor fusion and Bayesian filters using
stochastic computing. Benchmark on Intel Cyclone V.
* Lead legal, financial and business structuration for the spinâ€‘off

### Asynchronous circuits PhD candidate

ğŸ›ï¸ TIMA Laboratory
ğŸ—“ï¸ Nov 2014 - Nov 2017
ğŸ“ Grenoble, FR

* Parse synchrounous FSM (from AUGH HLS) and generate asynchronous bundle data controllers using new synchronization protocol.
* Design and test circuits for nonâ€‘uniform sampling and filters.

### Asynchronous circuits verification intern

ğŸ¢ Tiempo Secure
ğŸ—“ï¸ April 2014 - Oct 2014
ğŸ“ Montbonnot Saint-Martin, FR

* Design of a verification tool for standard cells Verilog modules
* Evaluation of a commercial fault simulator on QDI circuits

### Asynchronous circuit design intern

ğŸ›ï¸ Asynchronous Research Center
ğŸ—“ï¸ April 2013 - Aug 2013
ğŸ“ Portland, Oregon, USA

* Design of asynchronous IP for merge sort
* Contribution to the development of a CAD tool (ARCWelder)

## Education

### University Grenoble Alpes

ğŸ›ï¸ TIMA Laboratory
ğŸ—“ï¸ 2014 - 2017
ğŸ“ Grenoble, FR

ğŸ“ PhD in circuit design/HLS

Design flow for ultra-low power: non-uniform sampling and asynchronous circuits

### ENSTA ParisTech

ğŸ—“ï¸ 2013 - 2014
ğŸ“ Palaiseau, France

ğŸ“ Engineering - Robotics and Embedded Systems.

Multiprocessors on chip, embedded software, robotics, mecatronics.

### University Pierre & Marie Curie

ğŸ—“ï¸ 2013 - 2014
ğŸ“ Paris, France

ğŸ“ Master of Science - Electronic systems and Computer systems

Mixed and analog circuit design, noise, design for test, MEMS

### Ã‰cole polytechnique

ğŸ—“ï¸ 2010 - 2013
ğŸ“ Palaiseau, France

ğŸ“ Engineering - Electrical Engineering major

Digital circuit design, processor architecture, semi-conductors, optoelectronics,
network (Internet), statistics

## Skills

### ğŸ’» Development

* Python â€¢ Pytest â€¢ Pandas â€¢ Conda
* C/C++ â€¢ Rust â€¢ Make â€¢ Shell â€¢ Tcl
* Git â€¢ Subversion â€¢ VS Code â€¢ Emacs
* Docker â€¢ Vagrant â€¢ Kubernetes

### ğŸ¤– Digital electronic

* Vivado â€¢ Vitis HLS â€¢ Vitis â€¢ Quartus
* SystemVerilog â€¢ Verilog â€¢ VHDL â€¢
SystemC â€¢ VHDLâ€‘AMS â€¢ Spice
* DesignCompiler â€¢ PrimeTime â€¢
ModelSim â€¢ Innovus
* I2C â€¢ SPI â€¢ AMBA â€¢ CAN

### âš™ï¸ Software

* Ubuntu â€¢ ArchLinux â€¢ CentOS â€¢ Win
* OVH cloud â€¢ AWS â€¢ SSH â€¢ Nginx
* Jira â€¢ Confluence â€¢ LATEXâ€¢ MS Office

### ğŸ’¬ Languages

* **French:** Native language
* **English:** Fluent
* **German:** Conversational
* **Portuguese:** Conversational
