// Seed: 3099200922
module module_0 (
    input uwire id_0,
    input wand id_1,
    output wor id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    input wire id_9,
    input wand id_10
);
  wire id_12;
  wire id_13;
  assign id_5 = 1;
endmodule
module module_1 (
    input supply1 id_0
    , id_5,
    output wor id_1,
    input tri0 id_2,
    output tri1 id_3
);
  wire  id_6;
  logic id_7;
  assign id_1 = id_2 != 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
