// Seed: 797520647
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3,
    input wire id_4,
    input wand id_5,
    output tri id_6,
    input supply1 id_7,
    output wand id_8,
    input wand id_9,
    input tri id_10,
    input tri id_11,
    output supply0 id_12
);
  wor id_14;
  logic [-1  +  -1 : -1] id_15;
  parameter id_16 = -1 & -1'b0;
  integer id_17;
  assign id_15 = 1;
  assign id_14 = -1;
  assign id_8  = id_9;
  assign id_17 = id_7 ? id_9 : id_1;
  wire id_18;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input tri id_2
    , id_14,
    input wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri id_6,
    input wire id_7,
    input tri id_8,
    output wire id_9,
    output tri0 id_10,
    input supply0 id_11,
    input wire id_12
);
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_7,
      id_8,
      id_8,
      id_10,
      id_8,
      id_9,
      id_2,
      id_12,
      id_3,
      id_9
  );
  logic [1 : -1  *  -1] id_15;
  always @(negedge 1 + id_8)
    @(id_15 or -1) begin : LABEL_0
      id_15 = id_8;
    end
endmodule
