{"vcs1":{"timestamp_begin":1745913878.294097182, "rt":1.13, "ut":0.33, "st":0.09}}
{"vcselab":{"timestamp_begin":1745913879.536194036, "rt":0.65, "ut":0.22, "st":0.04}}
{"link":{"timestamp_begin":1745913880.325938375, "rt":0.56, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745913878.150435556}
{"VCS_COMP_START_TIME": 1745913878.150435556}
{"VCS_COMP_END_TIME": 1745913881.025687606}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263888}}
{"vcselab": {"peak_mem": 140060}}
