
Flash_Memory_Management.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800200  00800200  00002688  2**0
                  ALLOC, LOAD, DATA
  1 .text         00000166  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000022a  00800200  00800200  00002688  2**0
                  ALLOC
  3 .comment      0000002f  00000000  00000000  00002688  2**0
                  CONTENTS, READONLY
  4 .stack.descriptors.hdr 00000070  00000000  00000000  000026b7  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000150  00000000  00000000  00002727  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000023db  00000000  00000000  00002877  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001025  00000000  00000000  00004c52  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001074  00000000  00000000  00005c77  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000308  00000000  00000000  00006cec  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004a7  00000000  00000000  00006ff4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000052a  00000000  00000000  0000749b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  000079c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .text         00000004  000025e6  000025e6  0000267a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00007b08  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .progmemx.data 00000011  00000340  00000340  000003d4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 16 .text.main    00000042  00002166  00002166  000021fa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.USART_Init 00000036  00002310  00002310  000023a4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.USART_TX_Data 0000000e  0000259a  0000259a  0000262e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.USART_Data 0000004c  00002092  00002092  00002126  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.USART_RX_Data 0000000e  000025a8  000025a8  0000263c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.LED_Init 00000016  0000253a  0000253a  000025ce  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.LED_Red_Toggle 0000000e  000025b6  000025b6  0000264a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.LED_Green_Toggle 0000000e  000025c4  000025c4  00002658  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.VOLTAGE_Translator_Init 00000026  000023fc  000023fc  00002490  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.SLAVE_CS_Deselect 00000062  00001f86  00001f86  0000201a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .progmemx.data 000000cd  0000025d  0000025d  000002f1  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 27 .text.UserInput 0000006c  00001de0  00001de0  00001e74  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.ExecuteCommand 00000198  00000e10  00000e10  00000ea4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.CommandLine 0000009c  00001a00  00001a00  00001a94  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .bss.arr_address 00000002  0080042a  0080042a  00002688  2**0
                  ALLOC
 31 .text.CLEAR_ARR 00000044  000020de  000020de  00002172  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.SPI_MASTER_Init 00000024  00002448  00002448  000024dc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .progmemx.data 000000f7  00000166  00000166  000001fa  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 34 .text.FLASH_Write_Enable 00000028  000023ac  000023ac  00002440  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.FLASH_Write_Disable 00000028  000023d4  000023d4  00002468  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.FLASH_ID 0000008c  00001c56  00001c56  00001cea  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.FLASH_Reset 00000022  00002490  00002490  00002524  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text.FLASH_MainArray_Address 00000092  00001b32  00001b32  00001bc6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 39 .text.FLASH_Column_Address 00000066  00001f20  00001f20  00001fb4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .text.FLASH_Status 00000096  00001a9c  00001a9c  00001b30  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 41 .text.FLASH_Transfer_Cache 0000003c  00002228  00002228  000022bc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.FLASH_Write_Data 00000072  00001d6e  00001d6e  00001e02  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.FLASH_Transfer_MainArray 00000038  000022a0  000022a0  00002334  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .text.FLASH_Erase 00000040  000021a8  000021a8  0000223c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text.FLASH_Data_Storage 0000006a  00001e4c  00001e4c  00001ee0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text.FLASH_Read 00000052  00002040  00002040  000020d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.FLASH_Para_Pg 00000058  00001fe8  00001fe8  0000207c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.libgcc  0000000e  000025d2  000025d2  00002666  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.__dummy_fini 00000002  000025ee  000025ee  00002682  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.__dummy_funcs_on_exit 00000002  000025f0  000025f0  00002684  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text.__dummy_simulator_exit 00000002  000025f2  000025f2  00002686  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text.exit    00000016  00002550  00002550  000025e4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.__wrap_sprintf 00000026  00002422  00002422  000024b6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .progmemx.data 00000007  00000351  00000351  000003e5  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 55 .text.__fmt_s 000000ca  0000169c  0000169c  00001730  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.__out   0000006a  00001eb6  00001eb6  00001f4a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.__pad   0000010e  000013e2  000013e2  00001476  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.__dummy_fmt4 00000006  000025e0  000025e0  00002674  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.__fmt_state 000000a4  00001816  00001816  000018aa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .progmemx.data 00000006  00000358  00000358  000003ec  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 61 .text.__printf_core 00000832  0000035e  0000035e  000003f2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .progmemx.data.state_table 00000016  0000032a  0000032a  000003be  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 63 .text.fputc   00000092  00001bc4  00001bc4  00001c58  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text.__fmt_d 0000017e  00000fa8  00000fa8  0000103c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text.__fmt_o 000000d4  000015c8  000015c8  0000165c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text.__cvt_u 0000014a  00001298  00001298  0000132c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text.__fmt_u 000000b0  00001766  00001766  000017fa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text.__fmt_x 00000280  00000b90  00000b90  00000c24  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text.__pop_float 00000040  000021e8  000021e8  0000227c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text.__pop_int 00000172  00001126  00001126  000011ba  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text.__pop_ptr 000000d8  000014f0  000014f0  00001584  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text.atoi    0000008c  00001ce2  00001ce2  00001d76  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text.memset  00000012  00002566  00002566  000025fa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text.strcmp  00000044  00002122  00002122  000021b6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text.strlen  00000024  0000246c  0000246c  00002500  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text.tolower 00000010  0000258a  0000258a  0000261e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 77 .text.toupper 00000012  00002578  00002578  0000260c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 78 .text._Exit   00000004  000025ea  000025ea  0000267e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 79 .text.__vsprintf 00000018  0000250a  0000250a  0000259e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 80 .text.__vsnprintf 000000a4  000018ba  000018ba  0000194e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 81 .text.__vfprintf 00000030  0000237c  0000237c  00002410  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 82 .text.libgcc.div 0000001c  000024d2  000024d2  00002566  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 83 .text.libgcc.div 000000a2  0000195e  0000195e  000019f2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 84 .text.libgcc  00000020  000024b2  000024b2  00002546  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 85 .text.libgcc.prologue 00000038  000022d8  000022d8  0000236c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 86 .text.libgcc.prologue 00000036  00002346  00002346  000023da  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 87 .text.libgcc  0000001c  000024ee  000024ee  00002582  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 88 .text.libgcc.builtins 0000003c  00002264  00002264  000022f8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 89 .text.libgcc  00000018  00002522  00002522  000025b6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 85 00 	jmp	0x10a	; 0x10a <__ctors_end>
   4:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
   8:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
   c:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  10:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  14:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  18:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  1c:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  20:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  24:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  28:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  2c:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  30:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  34:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  38:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  3c:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  40:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  44:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  48:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  4c:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  50:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  54:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  58:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  5c:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  60:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  64:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  68:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  6c:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  70:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  74:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  78:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  7c:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  80:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  84:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  88:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  8c:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  90:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  94:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  98:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  9c:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  a0:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  a4:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  a8:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  ac:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  b0:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  b4:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  b8:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  bc:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  c0:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  c4:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  c8:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  cc:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  d0:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  d4:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  d8:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  dc:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>
  e0:	0c 94 f3 12 	jmp	0x25e6	; 0x25e6 <__bad_interrupt>

000000e4 <.dinit>:
  e4:	02 00       	.word	0x0002	; ????
  e6:	04 2c       	mov	r0, r4
  e8:	80 00       	.word	0x0080	; ????

000000ea <__trampolines_start>:
  ea:	0c 94 17 12 	jmp	0x242e	; 0x242e <_sprintf_cdnopuxX+0xc>
  ee:	0c 94 c4 11 	jmp	0x2388	; 0x2388 <__vfprintf+0xc>
  f2:	0c 94 ea 0a 	jmp	0x15d4	; 0x15d4 <__fmt_o+0xc>
  f6:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__printf_core+0xc>
  fa:	0c 94 52 09 	jmp	0x12a4	; 0x12a4 <__cvt_u+0xc>
  fe:	0c 94 b9 0b 	jmp	0x1772	; 0x1772 <__fmt_u+0xc>
 102:	0c 94 da 07 	jmp	0xfb4	; 0xfb4 <__fmt_d+0xc>
 106:	0c 94 ce 05 	jmp	0xb9c	; 0xb9c <__fmt_x+0xc>

0000010a <__ctors_end>:
 10a:	11 24       	eor	r1, r1
 10c:	1f be       	out	0x3f, r1	; 63
 10e:	cf ef       	ldi	r28, 0xFF	; 255
 110:	d1 e2       	ldi	r29, 0x21	; 33
 112:	de bf       	out	0x3e, r29	; 62
 114:	cd bf       	out	0x3d, r28	; 61
 116:	00 e0       	ldi	r16, 0x00	; 0
 118:	0c bf       	out	0x3c, r16	; 60

0000011a <__do_copy_data>:
 11a:	e4 ee       	ldi	r30, 0xE4	; 228
 11c:	f0 e0       	ldi	r31, 0x00	; 0
 11e:	40 e0       	ldi	r20, 0x00	; 0
 120:	19 c0       	rjmp	.+50     	; 0x154 <__do_clear_bss+0x8>
 122:	b7 91       	elpm	r27, Z+
 124:	a7 91       	elpm	r26, Z+
 126:	37 91       	elpm	r19, Z+
 128:	27 91       	elpm	r18, Z+
 12a:	07 91       	elpm	r16, Z+
 12c:	07 fd       	sbrc	r16, 7
 12e:	0e c0       	rjmp	.+28     	; 0x14c <__do_clear_bss>
 130:	97 91       	elpm	r25, Z+
 132:	87 91       	elpm	r24, Z+
 134:	ef 01       	movw	r28, r30
 136:	f9 2f       	mov	r31, r25
 138:	e8 2f       	mov	r30, r24
 13a:	0b bf       	out	0x3b, r16	; 59
 13c:	07 90       	elpm	r0, Z+
 13e:	0d 92       	st	X+, r0
 140:	a2 17       	cp	r26, r18
 142:	b3 07       	cpc	r27, r19
 144:	d9 f7       	brne	.-10     	; 0x13c <__do_copy_data+0x22>
 146:	fe 01       	movw	r30, r28
 148:	1b be       	out	0x3b, r1	; 59
 14a:	04 c0       	rjmp	.+8      	; 0x154 <__do_clear_bss+0x8>

0000014c <__do_clear_bss>:
 14c:	1d 92       	st	X+, r1
 14e:	a2 17       	cp	r26, r18
 150:	b3 07       	cpc	r27, r19
 152:	e1 f7       	brne	.-8      	; 0x14c <__do_clear_bss>
 154:	e9 3e       	cpi	r30, 0xE9	; 233
 156:	f4 07       	cpc	r31, r20
 158:	21 f7       	brne	.-56     	; 0x122 <__do_copy_data+0x8>
 15a:	0e 94 b3 10 	call	0x2166	; 0x2166 <main>
 15e:	0c 94 a8 12 	jmp	0x2550	; 0x2550 <exit>

00000162 <_exit>:
 162:	f8 94       	cli

00000164 <__stop_program>:
 164:	ff cf       	rjmp	.-2      	; 0x164 <__stop_program>

Disassembly of section .text:

000025e6 <__bad_interrupt>:
    25e6:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.main:

00002166 <main>:

//#include "MEGA_1284P_SPI.h" //adding MEGA_1284P SPI Testing code

int main(void)
{
	LED_Init();
    2166:	0e 94 9d 12 	call	0x253a	; 0x253a <LED_Init>
	VOLTAGE_Translator_Init();
    216a:	0e 94 fe 11 	call	0x23fc	; 0x23fc <VOLTAGE_Translator_Init>
	USART_Init();
    216e:	0e 94 88 11 	call	0x2310	; 0x2310 <USART_Init>
	SLAVE_CS_Deselect();
    2172:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <SLAVE_CS_Deselect>
	SPI_MASTER_Init();
    2176:	0e 94 24 12 	call	0x2448	; 0x2448 <SPI_MASTER_Init>
	LED_Green_Toggle();
    217a:	0e 94 e2 12 	call	0x25c4	; 0x25c4 <LED_Green_Toggle>
	//PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
	
    while(1)
    {		
		CLEAR_ARR();
    217e:	0e 94 6f 10 	call	0x20de	; 0x20de <CLEAR_ARR>
		USART_Data("Arrays Cleared \n");
    2182:	60 e4       	ldi	r22, 0x40	; 64
    2184:	73 e0       	ldi	r23, 0x03	; 3
    2186:	80 e0       	ldi	r24, 0x00	; 0
    2188:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
		
		CommandLine(); //asking for user command line
    218c:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <CommandLine>
		
		LED_Red_Toggle();
    2190:	0e 94 db 12 	call	0x25b6	; 0x25b6 <LED_Red_Toggle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    2194:	2f ef       	ldi	r18, 0xFF	; 255
    2196:	81 ee       	ldi	r24, 0xE1	; 225
    2198:	94 e0       	ldi	r25, 0x04	; 4
    219a:	21 50       	subi	r18, 0x01	; 1
    219c:	80 40       	sbci	r24, 0x00	; 0
    219e:	90 40       	sbci	r25, 0x00	; 0
    21a0:	e1 f7       	brne	.-8      	; 0x219a <main+0x34>
    21a2:	00 c0       	rjmp	.+0      	; 0x21a4 <main+0x3e>
    21a4:	00 00       	nop
    21a6:	eb cf       	rjmp	.-42     	; 0x217e <main+0x18>

Disassembly of section .text.USART_Init:

00002310 <USART_Init>:
    2310:	87 e6       	ldi	r24, 0x67	; 103
    2312:	90 e0       	ldi	r25, 0x00	; 0
    2314:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7c00c5>
    2318:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7c00c4>
    231c:	8d b1       	in	r24, 0x0d	; 13
    231e:	82 60       	ori	r24, 0x02	; 2
    2320:	8d b9       	out	0x0d, r24	; 13
    2322:	e1 ec       	ldi	r30, 0xC1	; 193
    2324:	f0 e0       	ldi	r31, 0x00	; 0
    2326:	80 81       	ld	r24, Z
    2328:	88 60       	ori	r24, 0x08	; 8
    232a:	80 83       	st	Z, r24
    232c:	8d b1       	in	r24, 0x0d	; 13
    232e:	8e 7f       	andi	r24, 0xFE	; 254
    2330:	8d b9       	out	0x0d, r24	; 13
    2332:	80 81       	ld	r24, Z
    2334:	80 61       	ori	r24, 0x10	; 16
    2336:	80 83       	st	Z, r24
    2338:	81 b1       	in	r24, 0x01	; 1
    233a:	84 60       	ori	r24, 0x04	; 4
    233c:	81 b9       	out	0x01, r24	; 1
    233e:	82 b1       	in	r24, 0x02	; 2
    2340:	84 60       	ori	r24, 0x04	; 4
    2342:	82 b9       	out	0x02, r24	; 2
    2344:	08 95       	ret

Disassembly of section .text.USART_TX_Data:

0000259a <USART_TX_Data>:
    259a:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
    259e:	95 ff       	sbrs	r25, 5
    25a0:	fc cf       	rjmp	.-8      	; 0x259a <USART_TX_Data>
    25a2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    25a6:	08 95       	ret

Disassembly of section .text.USART_Data:

00002092 <USART_Data>:
    2092:	cf 92       	push	r12
    2094:	df 92       	push	r13
    2096:	ef 92       	push	r14
    2098:	cf 93       	push	r28
    209a:	df 93       	push	r29
    209c:	6b 01       	movw	r12, r22
    209e:	e8 2e       	mov	r14, r24
    20a0:	c0 e0       	ldi	r28, 0x00	; 0
    20a2:	d0 e0       	ldi	r29, 0x00	; 0
    20a4:	0f c0       	rjmp	.+30     	; 0x20c4 <USART_Data+0x32>
    20a6:	ae 2d       	mov	r26, r14
    20a8:	c6 01       	movw	r24, r12
    20aa:	8c 0f       	add	r24, r28
    20ac:	9d 1f       	adc	r25, r29
    20ae:	a1 1d       	adc	r26, r1
    20b0:	d7 fd       	sbrc	r29, 7
    20b2:	aa 95       	dec	r26
    20b4:	fc 01       	movw	r30, r24
    20b6:	5a 2f       	mov	r21, r26
    20b8:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
    20bc:	86 2f       	mov	r24, r22
    20be:	0e 94 cd 12 	call	0x259a	; 0x259a <USART_TX_Data>
    20c2:	21 96       	adiw	r28, 0x01	; 1
    20c4:	8e 2d       	mov	r24, r14
    20c6:	b6 01       	movw	r22, r12
    20c8:	0e 94 36 12 	call	0x246c	; 0x246c <strlen>
    20cc:	c8 17       	cp	r28, r24
    20ce:	d9 07       	cpc	r29, r25
    20d0:	50 f3       	brcs	.-44     	; 0x20a6 <USART_Data+0x14>
    20d2:	df 91       	pop	r29
    20d4:	cf 91       	pop	r28
    20d6:	ef 90       	pop	r14
    20d8:	df 90       	pop	r13
    20da:	cf 90       	pop	r12
    20dc:	08 95       	ret

Disassembly of section .text.USART_RX_Data:

000025a8 <USART_RX_Data>:
    25a8:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
    25ac:	88 23       	and	r24, r24
    25ae:	e4 f7       	brge	.-8      	; 0x25a8 <USART_RX_Data>
    25b0:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    25b4:	08 95       	ret

Disassembly of section .text.LED_Init:

0000253a <LED_Init>:
    253a:	e1 e0       	ldi	r30, 0x01	; 1
    253c:	f1 e0       	ldi	r31, 0x01	; 1
    253e:	80 81       	ld	r24, Z
    2540:	80 66       	ori	r24, 0x60	; 96
    2542:	80 83       	st	Z, r24
    2544:	e2 e0       	ldi	r30, 0x02	; 2
    2546:	f1 e0       	ldi	r31, 0x01	; 1
    2548:	80 81       	ld	r24, Z
    254a:	80 66       	ori	r24, 0x60	; 96
    254c:	80 83       	st	Z, r24
    254e:	08 95       	ret

Disassembly of section .text.LED_Red_Toggle:

000025b6 <LED_Red_Toggle>:
    25b6:	e2 e0       	ldi	r30, 0x02	; 2
    25b8:	f1 e0       	ldi	r31, 0x01	; 1
    25ba:	90 81       	ld	r25, Z
    25bc:	80 e4       	ldi	r24, 0x40	; 64
    25be:	89 27       	eor	r24, r25
    25c0:	80 83       	st	Z, r24
    25c2:	08 95       	ret

Disassembly of section .text.LED_Green_Toggle:

000025c4 <LED_Green_Toggle>:
    25c4:	e2 e0       	ldi	r30, 0x02	; 2
    25c6:	f1 e0       	ldi	r31, 0x01	; 1
    25c8:	90 81       	ld	r25, Z
    25ca:	80 e2       	ldi	r24, 0x20	; 32
    25cc:	89 27       	eor	r24, r25
    25ce:	80 83       	st	Z, r24
    25d0:	08 95       	ret

Disassembly of section .text.VOLTAGE_Translator_Init:

000023fc <VOLTAGE_Translator_Init>:
    23fc:	87 b1       	in	r24, 0x07	; 7
    23fe:	80 64       	ori	r24, 0x40	; 64
    2400:	87 b9       	out	0x07, r24	; 7
    2402:	88 b1       	in	r24, 0x08	; 8
    2404:	80 64       	ori	r24, 0x40	; 64
    2406:	88 b9       	out	0x08, r24	; 8
    2408:	83 b3       	in	r24, 0x13	; 19
    240a:	81 60       	ori	r24, 0x01	; 1
    240c:	83 bb       	out	0x13, r24	; 19
    240e:	84 b3       	in	r24, 0x14	; 20
    2410:	81 60       	ori	r24, 0x01	; 1
    2412:	84 bb       	out	0x14, r24	; 20
    2414:	83 b3       	in	r24, 0x13	; 19
    2416:	82 60       	ori	r24, 0x02	; 2
    2418:	83 bb       	out	0x13, r24	; 19
    241a:	84 b3       	in	r24, 0x14	; 20
    241c:	82 60       	ori	r24, 0x02	; 2
    241e:	84 bb       	out	0x14, r24	; 20
    2420:	08 95       	ret

Disassembly of section .text.SLAVE_CS_Deselect:

00001f86 <SLAVE_CS_Deselect>:
    1f86:	81 b1       	in	r24, 0x01	; 1
    1f88:	88 60       	ori	r24, 0x08	; 8
    1f8a:	81 b9       	out	0x01, r24	; 1
    1f8c:	82 b1       	in	r24, 0x02	; 2
    1f8e:	88 60       	ori	r24, 0x08	; 8
    1f90:	82 b9       	out	0x02, r24	; 2
    1f92:	81 b1       	in	r24, 0x01	; 1
    1f94:	80 61       	ori	r24, 0x10	; 16
    1f96:	81 b9       	out	0x01, r24	; 1
    1f98:	82 b1       	in	r24, 0x02	; 2
    1f9a:	80 61       	ori	r24, 0x10	; 16
    1f9c:	82 b9       	out	0x02, r24	; 2
    1f9e:	81 b1       	in	r24, 0x01	; 1
    1fa0:	80 62       	ori	r24, 0x20	; 32
    1fa2:	81 b9       	out	0x01, r24	; 1
    1fa4:	82 b1       	in	r24, 0x02	; 2
    1fa6:	80 62       	ori	r24, 0x20	; 32
    1fa8:	82 b9       	out	0x02, r24	; 2
    1faa:	81 b1       	in	r24, 0x01	; 1
    1fac:	80 64       	ori	r24, 0x40	; 64
    1fae:	81 b9       	out	0x01, r24	; 1
    1fb0:	82 b1       	in	r24, 0x02	; 2
    1fb2:	80 64       	ori	r24, 0x40	; 64
    1fb4:	82 b9       	out	0x02, r24	; 2
    1fb6:	81 b1       	in	r24, 0x01	; 1
    1fb8:	80 68       	ori	r24, 0x80	; 128
    1fba:	81 b9       	out	0x01, r24	; 1
    1fbc:	82 b1       	in	r24, 0x02	; 2
    1fbe:	80 68       	ori	r24, 0x80	; 128
    1fc0:	82 b9       	out	0x02, r24	; 2
    1fc2:	81 b1       	in	r24, 0x01	; 1
    1fc4:	82 60       	ori	r24, 0x02	; 2
    1fc6:	81 b9       	out	0x01, r24	; 1
    1fc8:	82 b1       	in	r24, 0x02	; 2
    1fca:	82 60       	ori	r24, 0x02	; 2
    1fcc:	82 b9       	out	0x02, r24	; 2
    1fce:	81 b1       	in	r24, 0x01	; 1
    1fd0:	84 60       	ori	r24, 0x04	; 4
    1fd2:	81 b9       	out	0x01, r24	; 1
    1fd4:	82 b1       	in	r24, 0x02	; 2
    1fd6:	84 60       	ori	r24, 0x04	; 4
    1fd8:	82 b9       	out	0x02, r24	; 2
    1fda:	81 b1       	in	r24, 0x01	; 1
    1fdc:	88 60       	ori	r24, 0x08	; 8
    1fde:	81 b9       	out	0x01, r24	; 1
    1fe0:	82 b1       	in	r24, 0x02	; 2
    1fe2:	88 60       	ori	r24, 0x08	; 8
    1fe4:	82 b9       	out	0x02, r24	; 2
    1fe6:	08 95       	ret

Disassembly of section .text.UserInput:

00001de0 <UserInput>:
	ExecuteCommand(CommandBuffer); //puts CommandLine into Execute Function...
}

void UserInput() //asking for user input
{
	USART_Data("User Input:\n"); //asking for User Input
    1de0:	6d e5       	ldi	r22, 0x5D	; 93
    1de2:	72 e0       	ldi	r23, 0x02	; 2
    1de4:	80 e0       	ldi	r24, 0x00	; 0
    1de6:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
	
	c = USART_RX_Data(); //receive user char data type input
    1dea:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <USART_RX_Data>
    1dee:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <c>
	while ((c != '\r')) //(c != '\n') &&
    1df2:	1c c0       	rjmp	.+56     	; 0x1e2c <UserInput+0x4c>
	{
		CommandBuffer[arr_address] = c; //adding character into array at index, creating a string
    1df4:	20 91 2a 04 	lds	r18, 0x042A	; 0x80042a <arr_address>
    1df8:	30 91 2b 04 	lds	r19, 0x042B	; 0x80042b <arr_address+0x1>
    1dfc:	f9 01       	movw	r30, r18
    1dfe:	e0 50       	subi	r30, 0x00	; 0
    1e00:	fe 4f       	sbci	r31, 0xFE	; 254
    1e02:	80 83       	st	Z, r24
		if (arr_address >= sizeof(CommandBuffer)) //making this an endless array for command lines
    1e04:	2e 3f       	cpi	r18, 0xFE	; 254
    1e06:	31 05       	cpc	r19, r1
    1e08:	20 f0       	brcs	.+8      	; 0x1e12 <UserInput+0x32>
		{
			arr_address = 0; //resets array at address 0
    1e0a:	10 92 2b 04 	sts	0x042B, r1	; 0x80042b <arr_address+0x1>
    1e0e:	10 92 2a 04 	sts	0x042A, r1	; 0x80042a <arr_address>
		}
		arr_address++;
    1e12:	80 91 2a 04 	lds	r24, 0x042A	; 0x80042a <arr_address>
    1e16:	90 91 2b 04 	lds	r25, 0x042B	; 0x80042b <arr_address+0x1>
    1e1a:	01 96       	adiw	r24, 0x01	; 1
    1e1c:	90 93 2b 04 	sts	0x042B, r25	; 0x80042b <arr_address+0x1>
    1e20:	80 93 2a 04 	sts	0x042A, r24	; 0x80042a <arr_address>
		c = USART_RX_Data(); //receive user char data type input
    1e24:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <USART_RX_Data>
    1e28:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <c>
void UserInput() //asking for user input
{
	USART_Data("User Input:\n"); //asking for User Input
	
	c = USART_RX_Data(); //receive user char data type input
	while ((c != '\r')) //(c != '\n') &&
    1e2c:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <c>
    1e30:	8d 30       	cpi	r24, 0x0D	; 13
    1e32:	01 f7       	brne	.-64     	; 0x1df4 <UserInput+0x14>
			arr_address = 0; //resets array at address 0
		}
		arr_address++;
		c = USART_RX_Data(); //receive user char data type input
	}
	CommandBuffer[arr_address] = '\r'; //adding NULL '\0' to mark end of Command String...; adding carriage return '\r' until I can get NULL to work...
    1e34:	e0 91 2a 04 	lds	r30, 0x042A	; 0x80042a <arr_address>
    1e38:	f0 91 2b 04 	lds	r31, 0x042B	; 0x80042b <arr_address+0x1>
    1e3c:	e0 50       	subi	r30, 0x00	; 0
    1e3e:	fe 4f       	sbci	r31, 0xFE	; 254
    1e40:	80 83       	st	Z, r24
	arr_address = 0; //resets array at address 0
    1e42:	10 92 2b 04 	sts	0x042B, r1	; 0x80042b <arr_address+0x1>
    1e46:	10 92 2a 04 	sts	0x042A, r1	; 0x80042a <arr_address>
    1e4a:	08 95       	ret

Disassembly of section .text.ExecuteCommand:

00000e10 <ExecuteCommand>:
}

void ExecuteCommand(const char *str) //Execute Command Line function
{
 e10:	cf 92       	push	r12
 e12:	df 92       	push	r13
 e14:	ef 92       	push	r14
 e16:	0f 93       	push	r16
 e18:	1f 93       	push	r17
 e1a:	cf 93       	push	r28
 e1c:	df 93       	push	r29
 e1e:	6b 01       	movw	r12, r22
 e20:	e8 2e       	mov	r14, r24
	if (strcmp(str, "Flash ID") == 0) //Flash ID Command
 e22:	2a e6       	ldi	r18, 0x6A	; 106
 e24:	32 e0       	ldi	r19, 0x02	; 2
 e26:	40 e0       	ldi	r20, 0x00	; 0
 e28:	0e 94 91 10 	call	0x2122	; 0x2122 <strcmp>
 e2c:	89 2b       	or	r24, r25
 e2e:	29 f4       	brne	.+10     	; 0xe3a <ExecuteCommand+0x2a>
	{
		FLASH_ID(); //reads Device ID
 e30:	0e 94 2b 0e 	call	0x1c56	; 0x1c56 <FLASH_ID>
		CLEAR_ARR();
 e34:	0e 94 6f 10 	call	0x20de	; 0x20de <CLEAR_ARR>
 e38:	af c0       	rjmp	.+350    	; 0xf98 <ExecuteCommand+0x188>
	}
	
	else if (strcmp(str, "Erase Memory") == 0) //Erase Flash Memory Command
 e3a:	23 e7       	ldi	r18, 0x73	; 115
 e3c:	32 e0       	ldi	r19, 0x02	; 2
 e3e:	40 e0       	ldi	r20, 0x00	; 0
 e40:	8e 2d       	mov	r24, r14
 e42:	b6 01       	movw	r22, r12
 e44:	0e 94 91 10 	call	0x2122	; 0x2122 <strcmp>
 e48:	89 2b       	or	r24, r25
 e4a:	49 f4       	brne	.+18     	; 0xe5e <ExecuteCommand+0x4e>
	{
		s = 0; //sets main array address to normal operation
 e4c:	10 92 26 04 	sts	0x0426, r1	; 0x800426 <s+0x1>
 e50:	10 92 25 04 	sts	0x0425, r1	; 0x800425 <s>
		CLEAR_ARR();
 e54:	0e 94 6f 10 	call	0x20de	; 0x20de <CLEAR_ARR>
		FLASH_Erase(); //Erases Flash Block
 e58:	0e 94 d4 10 	call	0x21a8	; 0x21a8 <FLASH_Erase>
 e5c:	9d c0       	rjmp	.+314    	; 0xf98 <ExecuteCommand+0x188>
	}
	
	else if (strcmp(str, "Write Test") == 0) //Basic Flash Test Command
 e5e:	20 e8       	ldi	r18, 0x80	; 128
 e60:	32 e0       	ldi	r19, 0x02	; 2
 e62:	40 e0       	ldi	r20, 0x00	; 0
 e64:	8e 2d       	mov	r24, r14
 e66:	b6 01       	movw	r22, r12
 e68:	0e 94 91 10 	call	0x2122	; 0x2122 <strcmp>
 e6c:	89 2b       	or	r24, r25
 e6e:	99 f4       	brne	.+38     	; 0xe96 <ExecuteCommand+0x86>
	{
		s = 0;
 e70:	10 92 26 04 	sts	0x0426, r1	; 0x800426 <s+0x1>
 e74:	10 92 25 04 	sts	0x0425, r1	; 0x800425 <s>
		CLEAR_ARR();
 e78:	0e 94 6f 10 	call	0x20de	; 0x20de <CLEAR_ARR>
		
		UserInput(); //User Input is added into an array, which will be written to memory
 e7c:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <UserInput>
		USART_Data(CommandBuffer); //will show what is in the array in question...
 e80:	60 e0       	ldi	r22, 0x00	; 0
 e82:	72 e0       	ldi	r23, 0x02	; 2
 e84:	80 e8       	ldi	r24, 0x80	; 128
 e86:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
		USART_TX_Data('\n');
 e8a:	8a e0       	ldi	r24, 0x0A	; 10
 e8c:	0e 94 cd 12 	call	0x259a	; 0x259a <USART_TX_Data>
		
		FLASH_Write_Data(); //adds user input into Flash Write Function, to memory...
 e90:	0e 94 b7 0e 	call	0x1d6e	; 0x1d6e <FLASH_Write_Data>
 e94:	81 c0       	rjmp	.+258    	; 0xf98 <ExecuteCommand+0x188>
		//CLEAR_ARR();
		//FLASH_Read();
		
		//USART_Data(data);
	}
	else if (strcmp(str, "Read Memory") == 0) //Basic Read Test Command
 e96:	2b e8       	ldi	r18, 0x8B	; 139
 e98:	32 e0       	ldi	r19, 0x02	; 2
 e9a:	40 e0       	ldi	r20, 0x00	; 0
 e9c:	8e 2d       	mov	r24, r14
 e9e:	b6 01       	movw	r22, r12
 ea0:	0e 94 91 10 	call	0x2122	; 0x2122 <strcmp>
 ea4:	89 2b       	or	r24, r25
 ea6:	89 f4       	brne	.+34     	; 0xeca <ExecuteCommand+0xba>
	{
		s = 0; //sets main array to normal operations
 ea8:	10 92 26 04 	sts	0x0426, r1	; 0x800426 <s+0x1>
 eac:	10 92 25 04 	sts	0x0425, r1	; 0x800425 <s>
		CLEAR_ARR();
 eb0:	0e 94 6f 10 	call	0x20de	; 0x20de <CLEAR_ARR>
		FLASH_Read();
 eb4:	0e 94 20 10 	call	0x2040	; 0x2040 <FLASH_Read>

		USART_Data(data);
 eb8:	6d e1       	ldi	r22, 0x1D	; 29
 eba:	73 e0       	ldi	r23, 0x03	; 3
 ebc:	80 e8       	ldi	r24, 0x80	; 128
 ebe:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
		USART_TX_Data('\n');
 ec2:	8a e0       	ldi	r24, 0x0A	; 10
 ec4:	0e 94 cd 12 	call	0x259a	; 0x259a <USART_TX_Data>
 ec8:	67 c0       	rjmp	.+206    	; 0xf98 <ExecuteCommand+0x188>
	}
	else if (strcmp(str, "Parameter Page") == 0) //Basic Read Test Command
 eca:	27 e9       	ldi	r18, 0x97	; 151
 ecc:	32 e0       	ldi	r19, 0x02	; 2
 ece:	40 e0       	ldi	r20, 0x00	; 0
 ed0:	8e 2d       	mov	r24, r14
 ed2:	b6 01       	movw	r22, r12
 ed4:	0e 94 91 10 	call	0x2122	; 0x2122 <strcmp>
 ed8:	89 2b       	or	r24, r25
 eda:	91 f5       	brne	.+100    	; 0xf40 <ExecuteCommand+0x130>
	{
		s = 2; //sets main array address to the correct place
 edc:	82 e0       	ldi	r24, 0x02	; 2
 ede:	90 e0       	ldi	r25, 0x00	; 0
 ee0:	90 93 26 04 	sts	0x0426, r25	; 0x800426 <s+0x1>
 ee4:	80 93 25 04 	sts	0x0425, r24	; 0x800425 <s>
		CLEAR_ARR();
 ee8:	0e 94 6f 10 	call	0x20de	; 0x20de <CLEAR_ARR>
		FLASH_Para_Pg();
 eec:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <FLASH_Para_Pg>
		
		//reading data from Data array
		for (int i = 0; i < sizeof(data); i++) //address is incremented automatically after each byte is shifted out
 ef0:	c0 e0       	ldi	r28, 0x00	; 0
 ef2:	d0 e0       	ldi	r29, 0x00	; 0
 ef4:	21 c0       	rjmp	.+66     	; 0xf38 <ExecuteCommand+0x128>
		{
			sprintf(status_feature, "%i->Data Received: (0x%02X) \n", i, data[i]); //hex data to string
 ef6:	fe 01       	movw	r30, r28
 ef8:	e3 5e       	subi	r30, 0xE3	; 227
 efa:	fc 4f       	sbci	r31, 0xFC	; 252
 efc:	80 81       	ld	r24, Z
 efe:	1f 92       	push	r1
 f00:	8f 93       	push	r24
 f02:	df 93       	push	r29
 f04:	cf 93       	push	r28
 f06:	86 ea       	ldi	r24, 0xA6	; 166
 f08:	92 e0       	ldi	r25, 0x02	; 2
 f0a:	a0 e0       	ldi	r26, 0x00	; 0
 f0c:	af 93       	push	r26
 f0e:	9f 93       	push	r25
 f10:	8f 93       	push	r24
 f12:	0e ef       	ldi	r16, 0xFE	; 254
 f14:	12 e0       	ldi	r17, 0x02	; 2
 f16:	1f 93       	push	r17
 f18:	0f 93       	push	r16
 f1a:	0e 94 11 12 	call	0x2422	; 0x2422 <_sprintf_cdnopuxX>
			USART_Data(status_feature);
 f1e:	b8 01       	movw	r22, r16
 f20:	80 e8       	ldi	r24, 0x80	; 128
 f22:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
		s = 2; //sets main array address to the correct place
		CLEAR_ARR();
		FLASH_Para_Pg();
		
		//reading data from Data array
		for (int i = 0; i < sizeof(data); i++) //address is incremented automatically after each byte is shifted out
 f26:	21 96       	adiw	r28, 0x01	; 1
 f28:	8d b7       	in	r24, 0x3d	; 61
 f2a:	9e b7       	in	r25, 0x3e	; 62
 f2c:	09 96       	adiw	r24, 0x09	; 9
 f2e:	0f b6       	in	r0, 0x3f	; 63
 f30:	f8 94       	cli
 f32:	9e bf       	out	0x3e, r25	; 62
 f34:	0f be       	out	0x3f, r0	; 63
 f36:	8d bf       	out	0x3d, r24	; 61
 f38:	ce 3f       	cpi	r28, 0xFE	; 254
 f3a:	d1 05       	cpc	r29, r1
 f3c:	e0 f2       	brcs	.-72     	; 0xef6 <ExecuteCommand+0xe6>
 f3e:	2c c0       	rjmp	.+88     	; 0xf98 <ExecuteCommand+0x188>
		{
			sprintf(status_feature, "%i->Data Received: (0x%02X) \n", i, data[i]); //hex data to string
			USART_Data(status_feature);
		}	
	}
	else if (strcmp(str, "Reset") == 0) //Basic Read Test Command
 f40:	24 ec       	ldi	r18, 0xC4	; 196
 f42:	32 e0       	ldi	r19, 0x02	; 2
 f44:	40 e0       	ldi	r20, 0x00	; 0
 f46:	8e 2d       	mov	r24, r14
 f48:	b6 01       	movw	r22, r12
 f4a:	0e 94 91 10 	call	0x2122	; 0x2122 <strcmp>
 f4e:	89 2b       	or	r24, r25
 f50:	29 f4       	brne	.+10     	; 0xf5c <ExecuteCommand+0x14c>
	{
		CLEAR_ARR();
 f52:	0e 94 6f 10 	call	0x20de	; 0x20de <CLEAR_ARR>
		FLASH_Reset();
 f56:	0e 94 48 12 	call	0x2490	; 0x2490 <FLASH_Reset>
 f5a:	1e c0       	rjmp	.+60     	; 0xf98 <ExecuteCommand+0x188>
	}
	else
	{
		USART_Data("1) Flash ID \n");
 f5c:	6a ec       	ldi	r22, 0xCA	; 202
 f5e:	72 e0       	ldi	r23, 0x02	; 2
 f60:	80 e0       	ldi	r24, 0x00	; 0
 f62:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
		USART_Data("2) Erase Memory \n");
 f66:	68 ed       	ldi	r22, 0xD8	; 216
 f68:	72 e0       	ldi	r23, 0x02	; 2
 f6a:	80 e0       	ldi	r24, 0x00	; 0
 f6c:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
		USART_Data("3) Write Test \n");
 f70:	6a ee       	ldi	r22, 0xEA	; 234
 f72:	72 e0       	ldi	r23, 0x02	; 2
 f74:	80 e0       	ldi	r24, 0x00	; 0
 f76:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
		USART_Data("4) Read Memory \n");
 f7a:	6a ef       	ldi	r22, 0xFA	; 250
 f7c:	72 e0       	ldi	r23, 0x02	; 2
 f7e:	80 e0       	ldi	r24, 0x00	; 0
 f80:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
		USART_Data("5) Parameter Page \n");
 f84:	6b e0       	ldi	r22, 0x0B	; 11
 f86:	73 e0       	ldi	r23, 0x03	; 3
 f88:	80 e0       	ldi	r24, 0x00	; 0
 f8a:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
		USART_Data("6) Reset \n");
 f8e:	6f e1       	ldi	r22, 0x1F	; 31
 f90:	73 e0       	ldi	r23, 0x03	; 3
 f92:	80 e0       	ldi	r24, 0x00	; 0
 f94:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
	}
}
 f98:	df 91       	pop	r29
 f9a:	cf 91       	pop	r28
 f9c:	1f 91       	pop	r17
 f9e:	0f 91       	pop	r16
 fa0:	ef 90       	pop	r14
 fa2:	df 90       	pop	r13
 fa4:	cf 90       	pop	r12
 fa6:	08 95       	ret

Disassembly of section .text.CommandLine:

00001a00 <CommandLine>:
#include "../include/AWS_Board_Operations.h"

int arr_address = 0; //for CommandBuffer array

void CommandLine()
{	
    1a00:	cf 92       	push	r12
    1a02:	df 92       	push	r13
    1a04:	ef 92       	push	r14
	USART_Data("User Input:\n"); //asking for User Input
    1a06:	6d e5       	ldi	r22, 0x5D	; 93
    1a08:	72 e0       	ldi	r23, 0x02	; 2
    1a0a:	80 e0       	ldi	r24, 0x00	; 0
    1a0c:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
	
	c = USART_RX_Data(); //receive user char data type input
    1a10:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <USART_RX_Data>
    1a14:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <c>
	while ((c != '\r') && (c!= '\n'))
    1a18:	1c c0       	rjmp	.+56     	; 0x1a52 <CommandLine+0x52>
	{
		CommandBuffer[arr_address] = c; //adding character into array at index, creating a string
    1a1a:	20 91 2a 04 	lds	r18, 0x042A	; 0x80042a <arr_address>
    1a1e:	30 91 2b 04 	lds	r19, 0x042B	; 0x80042b <arr_address+0x1>
    1a22:	f9 01       	movw	r30, r18
    1a24:	e0 50       	subi	r30, 0x00	; 0
    1a26:	fe 4f       	sbci	r31, 0xFE	; 254
    1a28:	80 83       	st	Z, r24
		if (arr_address >= sizeof(CommandBuffer)) //making this an endless array for command lines
    1a2a:	2e 3f       	cpi	r18, 0xFE	; 254
    1a2c:	31 05       	cpc	r19, r1
    1a2e:	20 f0       	brcs	.+8      	; 0x1a38 <CommandLine+0x38>
		{
			arr_address = 0; //resets array at address 0
    1a30:	10 92 2b 04 	sts	0x042B, r1	; 0x80042b <arr_address+0x1>
    1a34:	10 92 2a 04 	sts	0x042A, r1	; 0x80042a <arr_address>
		}
		arr_address++;
    1a38:	80 91 2a 04 	lds	r24, 0x042A	; 0x80042a <arr_address>
    1a3c:	90 91 2b 04 	lds	r25, 0x042B	; 0x80042b <arr_address+0x1>
    1a40:	01 96       	adiw	r24, 0x01	; 1
    1a42:	90 93 2b 04 	sts	0x042B, r25	; 0x80042b <arr_address+0x1>
    1a46:	80 93 2a 04 	sts	0x042A, r24	; 0x80042a <arr_address>
		c = USART_RX_Data(); //receive user char data type input
    1a4a:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <USART_RX_Data>
    1a4e:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <c>
void CommandLine()
{	
	USART_Data("User Input:\n"); //asking for User Input
	
	c = USART_RX_Data(); //receive user char data type input
	while ((c != '\r') && (c!= '\n'))
    1a52:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <c>
    1a56:	8d 30       	cpi	r24, 0x0D	; 13
    1a58:	11 f0       	breq	.+4      	; 0x1a5e <CommandLine+0x5e>
    1a5a:	8a 30       	cpi	r24, 0x0A	; 10
    1a5c:	f1 f6       	brne	.-68     	; 0x1a1a <CommandLine+0x1a>
			arr_address = 0; //resets array at address 0
		}
		arr_address++;
		c = USART_RX_Data(); //receive user char data type input
	}
	CommandBuffer[arr_address] = '\0'; //adding NULL '\0' to mark end of Command String...; adding carriage return '\r' until I can get NULL to work...
    1a5e:	e0 91 2a 04 	lds	r30, 0x042A	; 0x80042a <arr_address>
    1a62:	f0 91 2b 04 	lds	r31, 0x042B	; 0x80042b <arr_address+0x1>
    1a66:	e0 50       	subi	r30, 0x00	; 0
    1a68:	fe 4f       	sbci	r31, 0xFE	; 254
    1a6a:	10 82       	st	Z, r1
	arr_address = 0; //resets array at address 0
    1a6c:	10 92 2b 04 	sts	0x042B, r1	; 0x80042b <arr_address+0x1>
    1a70:	10 92 2a 04 	sts	0x042A, r1	; 0x80042a <arr_address>
	
	USART_Data(CommandBuffer); //shows what the user wrote on terminal
    1a74:	80 e0       	ldi	r24, 0x00	; 0
    1a76:	92 e0       	ldi	r25, 0x02	; 2
    1a78:	6c 01       	movw	r12, r24
    1a7a:	20 e8       	ldi	r18, 0x80	; 128
    1a7c:	e2 2e       	mov	r14, r18
    1a7e:	8e 2d       	mov	r24, r14
    1a80:	b6 01       	movw	r22, r12
    1a82:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
	USART_TX_Data('\n');
    1a86:	8a e0       	ldi	r24, 0x0A	; 10
    1a88:	0e 94 cd 12 	call	0x259a	; 0x259a <USART_TX_Data>
		
	ExecuteCommand(CommandBuffer); //puts CommandLine into Execute Function...
    1a8c:	8e 2d       	mov	r24, r14
    1a8e:	b6 01       	movw	r22, r12
    1a90:	0e 94 08 07 	call	0xe10	; 0xe10 <ExecuteCommand>
}
    1a94:	ef 90       	pop	r14
    1a96:	df 90       	pop	r13
    1a98:	cf 90       	pop	r12
    1a9a:	08 95       	ret

Disassembly of section .text.CLEAR_ARR:

000020de <CLEAR_ARR>:
-Data
*/

void CLEAR_ARR(void) //to clear all relevant arrays with null
{
	for(int i = 0; i < sizeof(HEX_ID); i++)
    20de:	80 e0       	ldi	r24, 0x00	; 0
    20e0:	90 e0       	ldi	r25, 0x00	; 0
    20e2:	05 c0       	rjmp	.+10     	; 0x20ee <CLEAR_ARR+0x10>
	{
		HEX_ID[i] = '\0';
    20e4:	fc 01       	movw	r30, r24
    20e6:	e5 5e       	subi	r30, 0xE5	; 229
    20e8:	fb 4f       	sbci	r31, 0xFB	; 251
    20ea:	10 82       	st	Z, r1
-Data
*/

void CLEAR_ARR(void) //to clear all relevant arrays with null
{
	for(int i = 0; i < sizeof(HEX_ID); i++)
    20ec:	01 96       	adiw	r24, 0x01	; 1
    20ee:	8a 30       	cpi	r24, 0x0A	; 10
    20f0:	91 05       	cpc	r25, r1
    20f2:	c0 f3       	brcs	.-16     	; 0x20e4 <CLEAR_ARR+0x6>
    20f4:	80 e0       	ldi	r24, 0x00	; 0
    20f6:	90 e0       	ldi	r25, 0x00	; 0
    20f8:	05 c0       	rjmp	.+10     	; 0x2104 <CLEAR_ARR+0x26>
		HEX_ID[i] = '\0';
	}
	
	for(int i = 0; i < sizeof(data); i++)
	{
		data[i] = '\0';
    20fa:	fc 01       	movw	r30, r24
    20fc:	e3 5e       	subi	r30, 0xE3	; 227
    20fe:	fc 4f       	sbci	r31, 0xFC	; 252
    2100:	10 82       	st	Z, r1
	for(int i = 0; i < sizeof(HEX_ID); i++)
	{
		HEX_ID[i] = '\0';
	}
	
	for(int i = 0; i < sizeof(data); i++)
    2102:	01 96       	adiw	r24, 0x01	; 1
    2104:	8e 3f       	cpi	r24, 0xFE	; 254
    2106:	91 05       	cpc	r25, r1
    2108:	c0 f3       	brcs	.-16     	; 0x20fa <CLEAR_ARR+0x1c>
    210a:	80 e0       	ldi	r24, 0x00	; 0
    210c:	90 e0       	ldi	r25, 0x00	; 0
    210e:	05 c0       	rjmp	.+10     	; 0x211a <CLEAR_ARR+0x3c>
		data[i] = '\0';
	}
	
	for (int i = 0; i < sizeof(CommandBuffer); i++)
	{
		CommandBuffer[i] = '\0';
    2110:	fc 01       	movw	r30, r24
    2112:	e0 50       	subi	r30, 0x00	; 0
    2114:	fe 4f       	sbci	r31, 0xFE	; 254
    2116:	10 82       	st	Z, r1
	for(int i = 0; i < sizeof(data); i++)
	{
		data[i] = '\0';
	}
	
	for (int i = 0; i < sizeof(CommandBuffer); i++)
    2118:	01 96       	adiw	r24, 0x01	; 1
    211a:	8e 3f       	cpi	r24, 0xFE	; 254
    211c:	91 05       	cpc	r25, r1
    211e:	c0 f3       	brcs	.-16     	; 0x2110 <CLEAR_ARR+0x32>
	{
		CommandBuffer[i] = '\0';
	}
}
    2120:	08 95       	ret

Disassembly of section .text.SPI_MASTER_Init:

00002448 <SPI_MASTER_Init>:

//Master Mode (for ATmega 2560) allows full duplex communication between the ATmega 2560 to Flash NAND Memory chip
void SPI_MASTER_Init() //initializes Serial Peripheral Interference (SPI) operations in Master Mode
{
	//DDR pin assignment, ~CS, MOSI, SCK are outputs (1), and MISO is input (0) (in Master Mode)
	DDRB |= (1 << PB2) | (1 << PB1); //setting MASTER_MOSI (PB2) as output; setting MASTER_SCK (PB1) as output;
    2448:	84 b1       	in	r24, 0x04	; 4
    244a:	86 60       	ori	r24, 0x06	; 6
    244c:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1 << PB3); //setting MASTER_MISO (PB3) as input;
    244e:	84 b1       	in	r24, 0x04	; 4
    2450:	87 7f       	andi	r24, 0xF7	; 247
    2452:	84 b9       	out	0x04, r24	; 4
	
	//MUST set ~SS on the ATmega 2560 in order to get SPI operations working...
	DDRB |= (1 << PB0); //setting ~SS pin (PB0) as output;
    2454:	84 b1       	in	r24, 0x04	; 4
    2456:	81 60       	ori	r24, 0x01	; 1
    2458:	84 b9       	out	0x04, r24	; 4
	PORTB |= (1 << PB0); //setting ~SS pin (PB0) high to "de-select" slave device (not connected to the Flash NAND anyway)
    245a:	85 b1       	in	r24, 0x05	; 5
    245c:	81 60       	ori	r24, 0x01	; 1
    245e:	85 b9       	out	0x05, r24	; 5
	//PORTB &= ~(1 << PB0); //setting ~SS pin (PB0) low to "select" slave device (not connected to the Flash NAND anyway)
	
	SPCR |= (1 << SPE) | (1 << MSTR) | (1 << SPR0); // SPE: enables the SPI; MSTR: sets SPI to Master SPI mode; SPR1 and SPR0: sets the SCK Frequency (divisor of 16);
    2460:	8c b5       	in	r24, 0x2c	; 44
    2462:	81 65       	ori	r24, 0x51	; 81
    2464:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~(1 << DORD) | ~(1 << CPOL) | ~(1 << CPHA) | ~(1 << SPR1);//DORD, Data order set to MSB transmitted first; SPI Timing Mode is 0, where CPOL and CPHA are both 0
    2466:	8c b5       	in	r24, 0x2c	; 44
    2468:	8c bd       	out	0x2c, r24	; 44
    246a:	08 95       	ret

Disassembly of section .text.FLASH_Write_Enable:

000023ac <FLASH_Write_Enable>:
}

void FLASH_Write_Enable (void) //select Slave device and initializes Write operations onto Flash NAND
{
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    23ac:	82 b1       	in	r24, 0x02	; 2
    23ae:	87 7f       	andi	r24, 0xF7	; 247
    23b0:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = WRITE_ENABLED; //Flash NAND's Write Enable command into SPI Data Register (SPDR)
    23b2:	86 e0       	ldi	r24, 0x06	; 6
    23b4:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete; waits for SPIF to be logic high
    23b6:	0d b4       	in	r0, 0x2d	; 45
    23b8:	07 fe       	sbrs	r0, 7
    23ba:	fd cf       	rjmp	.-6      	; 0x23b6 <FLASH_Write_Enable+0xa>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    23bc:	8e b5       	in	r24, 0x2e	; 46
    23be:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    23c2:	82 b1       	in	r24, 0x02	; 2
    23c4:	88 60       	ori	r24, 0x08	; 8
    23c6:	82 b9       	out	0x02, r24	; 2
	//_delay_us(5); //change delay if it doesn't work....
	
	//FLASH_Status(); //reading the document, checking status may not be needed

	//sprintf(buffer, "Write Enable: Status (0x%02X) \n", HEX_ID[0]); //hex data to string
	USART_Data("Write Enable \n");
    23c8:	66 e6       	ldi	r22, 0x66	; 102
    23ca:	71 e0       	ldi	r23, 0x01	; 1
    23cc:	80 e0       	ldi	r24, 0x00	; 0
    23ce:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
    23d2:	08 95       	ret

Disassembly of section .text.FLASH_Write_Disable:

000023d4 <FLASH_Write_Disable>:
	//_delay_us(5); //change delay if it doesn't work....
}

void FLASH_Write_Disable(void) //de-select Slave device and disable Write operations onto Flash NAND
{
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    23d4:	82 b1       	in	r24, 0x02	; 2
    23d6:	87 7f       	andi	r24, 0xF7	; 247
    23d8:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = WRITE_DISABLED; //Flash NAND's Write Disable command into SPI Data Register (SPDR)
    23da:	84 e0       	ldi	r24, 0x04	; 4
    23dc:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    23de:	0d b4       	in	r0, 0x2d	; 45
    23e0:	07 fe       	sbrs	r0, 7
    23e2:	fd cf       	rjmp	.-6      	; 0x23de <FLASH_Write_Disable+0xa>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    23e4:	8e b5       	in	r24, 0x2e	; 46
    23e6:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    23ea:	82 b1       	in	r24, 0x02	; 2
    23ec:	88 60       	ori	r24, 0x08	; 8
    23ee:	82 b9       	out	0x02, r24	; 2
	//_delay_us(5); //change delay if it doesn't work....
	
	//FLASH_Status(); //checking status may not be necessary according to datasheet
	
	//sprintf(status_feature, "Write Disable: Status (0x%02X) \n", HEX_ID[0]); //hex data to string
	USART_Data("Write Disable \n");
    23f0:	65 e7       	ldi	r22, 0x75	; 117
    23f2:	71 e0       	ldi	r23, 0x01	; 1
    23f4:	80 e0       	ldi	r24, 0x00	; 0
    23f6:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
    23fa:	08 95       	ret

Disassembly of section .text.FLASH_ID:

00001c56 <FLASH_ID>:
	
	FLASH_Write_Disable();
}

void FLASH_ID() //read device ID
{	
    1c56:	cf 93       	push	r28
    1c58:	df 93       	push	r29
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    1c5a:	82 b1       	in	r24, 0x02	; 2
    1c5c:	87 7f       	andi	r24, 0xF7	; 247
    1c5e:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = READ_ID; //Sending READ_ID Command into SPI Data Register (SPDR)
    1c60:	8f e9       	ldi	r24, 0x9F	; 159
    1c62:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1c64:	0d b4       	in	r0, 0x2d	; 45
    1c66:	07 fe       	sbrs	r0, 7
    1c68:	fd cf       	rjmp	.-6      	; 0x1c64 <FLASH_ID+0xe>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1c6a:	8e b5       	in	r24, 0x2e	; 46
    1c6c:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	SPDR = 0x00; //send dummy byte
    1c70:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1c72:	0d b4       	in	r0, 0x2d	; 45
    1c74:	07 fe       	sbrs	r0, 7
    1c76:	fd cf       	rjmp	.-6      	; 0x1c72 <FLASH_ID+0x1c>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1c78:	8e b5       	in	r24, 0x2e	; 46
    1c7a:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	SPDR = 0x00; //send dummy byte
    1c7e:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1c80:	0d b4       	in	r0, 0x2d	; 45
    1c82:	07 fe       	sbrs	r0, 7
    1c84:	fd cf       	rjmp	.-6      	; 0x1c80 <FLASH_ID+0x2a>
	HEX_ID [0] = SPDR; //clears the SPIF flag; returns Micron ID
    1c86:	8e b5       	in	r24, 0x2e	; 46
    1c88:	80 93 1b 04 	sts	0x041B, r24	; 0x80041b <HEX_ID>
	
	SPDR = 0x00; //send dummy byte
    1c8c:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1c8e:	0d b4       	in	r0, 0x2d	; 45
    1c90:	07 fe       	sbrs	r0, 7
    1c92:	fd cf       	rjmp	.-6      	; 0x1c8e <FLASH_ID+0x38>
	HEX_ID [1] = SPDR; //clears the SPIF flag; returns 2Gb 3.3V Device ID
    1c94:	9e b5       	in	r25, 0x2e	; 46
    1c96:	eb e1       	ldi	r30, 0x1B	; 27
    1c98:	f4 e0       	ldi	r31, 0x04	; 4
    1c9a:	91 83       	std	Z+1, r25	; 0x01
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    1c9c:	82 b1       	in	r24, 0x02	; 2
    1c9e:	88 60       	ori	r24, 0x08	; 8
    1ca0:	82 b9       	out	0x02, r24	; 2

	sprintf(status_feature, "Read Device ID: Micron ID (0x%02X) Device ID (0x%02X) \n", HEX_ID[0], HEX_ID[1]); //hex data to string
    1ca2:	80 81       	ld	r24, Z
    1ca4:	1f 92       	push	r1
    1ca6:	9f 93       	push	r25
    1ca8:	1f 92       	push	r1
    1caa:	8f 93       	push	r24
    1cac:	85 e8       	ldi	r24, 0x85	; 133
    1cae:	91 e0       	ldi	r25, 0x01	; 1
    1cb0:	a0 e0       	ldi	r26, 0x00	; 0
    1cb2:	af 93       	push	r26
    1cb4:	9f 93       	push	r25
    1cb6:	8f 93       	push	r24
    1cb8:	ce ef       	ldi	r28, 0xFE	; 254
    1cba:	d2 e0       	ldi	r29, 0x02	; 2
    1cbc:	df 93       	push	r29
    1cbe:	cf 93       	push	r28
    1cc0:	0e 94 11 12 	call	0x2422	; 0x2422 <_sprintf_cdnopuxX>
	USART_Data(status_feature);
    1cc4:	be 01       	movw	r22, r28
    1cc6:	80 e8       	ldi	r24, 0x80	; 128
    1cc8:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
	
	//_delay_us(5); //change delay if it doesn't work....
}
    1ccc:	8d b7       	in	r24, 0x3d	; 61
    1cce:	9e b7       	in	r25, 0x3e	; 62
    1cd0:	09 96       	adiw	r24, 0x09	; 9
    1cd2:	0f b6       	in	r0, 0x3f	; 63
    1cd4:	f8 94       	cli
    1cd6:	9e bf       	out	0x3e, r25	; 62
    1cd8:	0f be       	out	0x3f, r0	; 63
    1cda:	8d bf       	out	0x3d, r24	; 61
    1cdc:	df 91       	pop	r29
    1cde:	cf 91       	pop	r28
    1ce0:	08 95       	ret

Disassembly of section .text.FLASH_Reset:

00002490 <FLASH_Reset>:

void FLASH_Reset() //reset memory device
{
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    2490:	82 b1       	in	r24, 0x02	; 2
    2492:	87 7f       	andi	r24, 0xF7	; 247
    2494:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = RESET; //Sending READ_ID Command into SPI Data Register (SPDR)
    2496:	8f ef       	ldi	r24, 0xFF	; 255
    2498:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    249a:	0d b4       	in	r0, 0x2d	; 45
    249c:	07 fe       	sbrs	r0, 7
    249e:	fd cf       	rjmp	.-6      	; 0x249a <FLASH_Reset+0xa>
	//HEX_ID [0] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    24a0:	82 b1       	in	r24, 0x02	; 2
    24a2:	88 60       	ori	r24, 0x08	; 8
    24a4:	82 b9       	out	0x02, r24	; 2

	//_delay_us(5); //change delay if it doesn't work....
	
	USART_Data("Device Reseted \n");
    24a6:	6d eb       	ldi	r22, 0xBD	; 189
    24a8:	71 e0       	ldi	r23, 0x01	; 1
    24aa:	80 e0       	ldi	r24, 0x00	; 0
    24ac:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
    24b0:	08 95       	ret

Disassembly of section .text.FLASH_MainArray_Address:

00001b32 <FLASH_MainArray_Address>:
	//_delay_us(5); //change delay if it doesn't work....
}

void FLASH_MainArray_Address(int s) //24-bit address 4,2Gbs (7 dummy bits, 17 bits block/page)
{
	if (s == 0) //normal memory operation
    1b32:	00 97       	sbiw	r24, 0x00	; 0
    1b34:	a9 f4       	brne	.+42     	; 0x1b60 <FLASH_MainArray_Address+0x2e>
	{
		SPDR = 0x00; //the high-byte of the 24-bit address
    1b36:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1b38:	0d b4       	in	r0, 0x2d	; 45
    1b3a:	07 fe       	sbrs	r0, 7
    1b3c:	fd cf       	rjmp	.-6      	; 0x1b38 <FLASH_MainArray_Address+0x6>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b3e:	2e b5       	in	r18, 0x2e	; 46
    1b40:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
				
		SPDR = 0x00; //the mid-byte of the 24-bit address
    1b44:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1b46:	0d b4       	in	r0, 0x2d	; 45
    1b48:	07 fe       	sbrs	r0, 7
    1b4a:	fd cf       	rjmp	.-6      	; 0x1b46 <FLASH_MainArray_Address+0x14>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b4c:	2e b5       	in	r18, 0x2e	; 46
    1b4e:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
		
		SPDR = 0x00; //the low-byte of the 24-bit address; block/page address is 0x00
    1b52:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1b54:	0d b4       	in	r0, 0x2d	; 45
    1b56:	07 fe       	sbrs	r0, 7
    1b58:	fd cf       	rjmp	.-6      	; 0x1b54 <FLASH_MainArray_Address+0x22>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b5a:	2e b5       	in	r18, 0x2e	; 46
    1b5c:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
	}
	
	if (s == 1) //access to parameter page //to be determined what to use this for
    1b60:	81 30       	cpi	r24, 0x01	; 1
    1b62:	91 05       	cpc	r25, r1
    1b64:	b1 f4       	brne	.+44     	; 0x1b92 <FLASH_MainArray_Address+0x60>
	{
		SPDR = 0x00; //the high-byte of the 24-bit address
    1b66:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1b68:	0d b4       	in	r0, 0x2d	; 45
    1b6a:	07 fe       	sbrs	r0, 7
    1b6c:	fd cf       	rjmp	.-6      	; 0x1b68 <FLASH_MainArray_Address+0x36>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b6e:	2e b5       	in	r18, 0x2e	; 46
    1b70:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
		
		SPDR = 0x00; //the mid-byte of the 24-bit address
    1b74:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1b76:	0d b4       	in	r0, 0x2d	; 45
    1b78:	07 fe       	sbrs	r0, 7
    1b7a:	fd cf       	rjmp	.-6      	; 0x1b76 <FLASH_MainArray_Address+0x44>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b7c:	2e b5       	in	r18, 0x2e	; 46
    1b7e:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
		
		SPDR = 0x01; //the low-byte of the 24-bit address; block/page address is 0x01 for Parameter pg.
    1b82:	21 e0       	ldi	r18, 0x01	; 1
    1b84:	2e bd       	out	0x2e, r18	; 46
		while (!(SPSR & (1 << SPIF)));
    1b86:	0d b4       	in	r0, 0x2d	; 45
    1b88:	07 fe       	sbrs	r0, 7
    1b8a:	fd cf       	rjmp	.-6      	; 0x1b86 <FLASH_MainArray_Address+0x54>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b8c:	2e b5       	in	r18, 0x2e	; 46
    1b8e:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
	}
	
	if (s == 2) //access to parameter page
    1b92:	02 97       	sbiw	r24, 0x02	; 2
    1b94:	b1 f4       	brne	.+44     	; 0x1bc2 <FLASH_MainArray_Address+0x90>
	{
		SPDR = 0x00; //the high-byte of the 24-bit address
    1b96:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1b98:	0d b4       	in	r0, 0x2d	; 45
    1b9a:	07 fe       	sbrs	r0, 7
    1b9c:	fd cf       	rjmp	.-6      	; 0x1b98 <FLASH_MainArray_Address+0x66>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b9e:	8e b5       	in	r24, 0x2e	; 46
    1ba0:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
		
		SPDR = 0x00; //the mid-byte of the 24-bit address
    1ba4:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1ba6:	0d b4       	in	r0, 0x2d	; 45
    1ba8:	07 fe       	sbrs	r0, 7
    1baa:	fd cf       	rjmp	.-6      	; 0x1ba6 <FLASH_MainArray_Address+0x74>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1bac:	8e b5       	in	r24, 0x2e	; 46
    1bae:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
		
		SPDR = 0x01; //the low-byte of the 24-bit address; block/page address is 0x01 for Parameter pg.
    1bb2:	81 e0       	ldi	r24, 0x01	; 1
    1bb4:	8e bd       	out	0x2e, r24	; 46
		while (!(SPSR & (1 << SPIF)));
    1bb6:	0d b4       	in	r0, 0x2d	; 45
    1bb8:	07 fe       	sbrs	r0, 7
    1bba:	fd cf       	rjmp	.-6      	; 0x1bb6 <FLASH_MainArray_Address+0x84>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1bbc:	8e b5       	in	r24, 0x2e	; 46
    1bbe:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
    1bc2:	08 95       	ret

Disassembly of section .text.FLASH_Column_Address:

00001f20 <FLASH_Column_Address>:

/*Wasn't complete correct, this is column address to show where to put the data to in memory...*/
void FLASH_Column_Address(int s) //16-bit address (actual address size is 12-bits)
{
	/*Will change to switch-case if necessary*/
	if (s == 0) //normal memory operations (sets plane bit to 1 for that address; odd plane)
    1f20:	00 97       	sbiw	r24, 0x00	; 0
    1f22:	79 f4       	brne	.+30     	; 0x1f42 <FLASH_Column_Address+0x22>
	{
		SPDR = 0x10; //the high-byte of the 16-bit address; 0x10 sets the plane select bit to 1
    1f24:	20 e1       	ldi	r18, 0x10	; 16
    1f26:	2e bd       	out	0x2e, r18	; 46
		while(!(SPSR & (1 << SPIF)));
    1f28:	0d b4       	in	r0, 0x2d	; 45
    1f2a:	07 fe       	sbrs	r0, 7
    1f2c:	fd cf       	rjmp	.-6      	; 0x1f28 <FLASH_Column_Address+0x8>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1f2e:	2e b5       	in	r18, 0x2e	; 46
    1f30:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>

		SPDR = 0x00; //the low-byte of the 16-bit address
    1f34:	1e bc       	out	0x2e, r1	; 46
		while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1f36:	0d b4       	in	r0, 0x2d	; 45
    1f38:	07 fe       	sbrs	r0, 7
    1f3a:	fd cf       	rjmp	.-6      	; 0x1f36 <FLASH_Column_Address+0x16>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1f3c:	2e b5       	in	r18, 0x2e	; 46
    1f3e:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
	}
	
	if (s == 1) //normal memory operations (sets plane bit to 0 for that address; even plane)
    1f42:	81 30       	cpi	r24, 0x01	; 1
    1f44:	91 05       	cpc	r25, r1
    1f46:	71 f4       	brne	.+28     	; 0x1f64 <FLASH_Column_Address+0x44>
	{
		SPDR = 0x00; //the high-byte of the 16-bit address; setting plane bit to 0x00 because of parameter pg
    1f48:	1e bc       	out	0x2e, r1	; 46
		while(!(SPSR & (1 << SPIF)));
    1f4a:	0d b4       	in	r0, 0x2d	; 45
    1f4c:	07 fe       	sbrs	r0, 7
    1f4e:	fd cf       	rjmp	.-6      	; 0x1f4a <FLASH_Column_Address+0x2a>
		HEX_ID [0]= SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1f50:	2e b5       	in	r18, 0x2e	; 46
    1f52:	20 93 1b 04 	sts	0x041B, r18	; 0x80041b <HEX_ID>

		SPDR = 0x00; //the low-byte of the 16-bit address
    1f56:	1e bc       	out	0x2e, r1	; 46
		while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1f58:	0d b4       	in	r0, 0x2d	; 45
    1f5a:	07 fe       	sbrs	r0, 7
    1f5c:	fd cf       	rjmp	.-6      	; 0x1f58 <FLASH_Column_Address+0x38>
		HEX_ID [1]= SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1f5e:	2e b5       	in	r18, 0x2e	; 46
    1f60:	20 93 1c 04 	sts	0x041C, r18	; 0x80041c <HEX_ID+0x1>
	}
	if (s == 2) //this is where the parameter page is located, plane bit 0 (even)
    1f64:	02 97       	sbiw	r24, 0x02	; 2
    1f66:	71 f4       	brne	.+28     	; 0x1f84 <FLASH_Column_Address+0x64>
	{
		SPDR = 0x00; //the high-byte of the 16-bit address; setting plane bit to 0x00 because of parameter pg
    1f68:	1e bc       	out	0x2e, r1	; 46
		while(!(SPSR & (1 << SPIF)));
    1f6a:	0d b4       	in	r0, 0x2d	; 45
    1f6c:	07 fe       	sbrs	r0, 7
    1f6e:	fd cf       	rjmp	.-6      	; 0x1f6a <FLASH_Column_Address+0x4a>
		HEX_ID [0]= SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1f70:	8e b5       	in	r24, 0x2e	; 46
    1f72:	80 93 1b 04 	sts	0x041B, r24	; 0x80041b <HEX_ID>

		SPDR = 0x00; //the low-byte of the 16-bit address
    1f76:	1e bc       	out	0x2e, r1	; 46
		while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1f78:	0d b4       	in	r0, 0x2d	; 45
    1f7a:	07 fe       	sbrs	r0, 7
    1f7c:	fd cf       	rjmp	.-6      	; 0x1f78 <FLASH_Column_Address+0x58>
		HEX_ID [1]= SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1f7e:	8e b5       	in	r24, 0x2e	; 46
    1f80:	80 93 1c 04 	sts	0x041C, r24	; 0x80041c <HEX_ID+0x1>
    1f84:	08 95       	ret

Disassembly of section .text.FLASH_Status:

00001a9c <FLASH_Status>:
	}
}

void FLASH_Status() //this makes sure that data finishes transferring
{
    1a9c:	cf 93       	push	r28
    1a9e:	df 93       	push	r29
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    1aa0:	82 b1       	in	r24, 0x02	; 2
    1aa2:	87 7f       	andi	r24, 0xF7	; 247
    1aa4:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = GET_FEATURES; //sending Get Features command into the SPI Data Register (SPDR)
    1aa6:	8f e0       	ldi	r24, 0x0F	; 15
    1aa8:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF)));
    1aaa:	0d b4       	in	r0, 0x2d	; 45
    1aac:	07 fe       	sbrs	r0, 7
    1aae:	fd cf       	rjmp	.-6      	; 0x1aaa <FLASH_Status+0xe>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1ab0:	8e b5       	in	r24, 0x2e	; 46
    1ab2:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	SPDR = STATUS_REGISTER_ADDRESS; //status register address for the feature operation
    1ab6:	80 ec       	ldi	r24, 0xC0	; 192
    1ab8:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1aba:	0d b4       	in	r0, 0x2d	; 45
    1abc:	07 fe       	sbrs	r0, 7
    1abe:	fd cf       	rjmp	.-6      	; 0x1aba <FLASH_Status+0x1e>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1ac0:	8e b5       	in	r24, 0x2e	; 46
    1ac2:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	for (int i = 0; i < 2; i++ )
    1ac6:	80 e0       	ldi	r24, 0x00	; 0
    1ac8:	90 e0       	ldi	r25, 0x00	; 0
    1aca:	0a c0       	rjmp	.+20     	; 0x1ae0 <FLASH_Status+0x44>
	{
		SPDR = 0x00; //sending dummy byte to continue to get status
    1acc:	1e bc       	out	0x2e, r1	; 46
		while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1ace:	0d b4       	in	r0, 0x2d	; 45
    1ad0:	07 fe       	sbrs	r0, 7
    1ad2:	fd cf       	rjmp	.-6      	; 0x1ace <FLASH_Status+0x32>
		HEX_ID [i] = SPDR; //read incoming status data and puts it into an array
    1ad4:	2e b5       	in	r18, 0x2e	; 46
    1ad6:	fc 01       	movw	r30, r24
    1ad8:	e5 5e       	subi	r30, 0xE5	; 229
    1ada:	fb 4f       	sbci	r31, 0xFB	; 251
    1adc:	20 83       	st	Z, r18
	
	SPDR = STATUS_REGISTER_ADDRESS; //status register address for the feature operation
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
	
	for (int i = 0; i < 2; i++ )
    1ade:	01 96       	adiw	r24, 0x01	; 1
    1ae0:	82 30       	cpi	r24, 0x02	; 2
    1ae2:	91 05       	cpc	r25, r1
    1ae4:	9c f3       	brlt	.-26     	; 0x1acc <FLASH_Status+0x30>
		SPDR = 0x00; //sending dummy byte to continue to get status
		while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
		HEX_ID [i] = SPDR; //read incoming status data and puts it into an array
	}
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    1ae6:	82 b1       	in	r24, 0x02	; 2
    1ae8:	88 60       	ori	r24, 0x08	; 8
    1aea:	82 b9       	out	0x02, r24	; 2
	
	//sprintf(status_feature, "Get Features: Status (0x%02X) Status Register (0x%02X) Status Cleared (0x%02X) \n", HEX_ID[0], HEX_ID[1], HEX_ID[2]); //hex data to string
	sprintf(status_feature, "Get Features: Status Cleared (0x%02X), (0x%02X)\n", HEX_ID[0], HEX_ID[1]); //hex data to string
    1aec:	eb e1       	ldi	r30, 0x1B	; 27
    1aee:	f4 e0       	ldi	r31, 0x04	; 4
    1af0:	91 81       	ldd	r25, Z+1	; 0x01
    1af2:	80 81       	ld	r24, Z
    1af4:	1f 92       	push	r1
    1af6:	9f 93       	push	r25
    1af8:	1f 92       	push	r1
    1afa:	8f 93       	push	r24
    1afc:	8e ec       	ldi	r24, 0xCE	; 206
    1afe:	91 e0       	ldi	r25, 0x01	; 1
    1b00:	a0 e0       	ldi	r26, 0x00	; 0
    1b02:	af 93       	push	r26
    1b04:	9f 93       	push	r25
    1b06:	8f 93       	push	r24
    1b08:	ce ef       	ldi	r28, 0xFE	; 254
    1b0a:	d2 e0       	ldi	r29, 0x02	; 2
    1b0c:	df 93       	push	r29
    1b0e:	cf 93       	push	r28
    1b10:	0e 94 11 12 	call	0x2422	; 0x2422 <_sprintf_cdnopuxX>
	USART_Data(status_feature);
    1b14:	be 01       	movw	r22, r28
    1b16:	80 e8       	ldi	r24, 0x80	; 128
    1b18:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
	
	//_delay_us(5); //change delay if it doesn't work....
}
    1b1c:	8d b7       	in	r24, 0x3d	; 61
    1b1e:	9e b7       	in	r25, 0x3e	; 62
    1b20:	09 96       	adiw	r24, 0x09	; 9
    1b22:	0f b6       	in	r0, 0x3f	; 63
    1b24:	f8 94       	cli
    1b26:	9e bf       	out	0x3e, r25	; 62
    1b28:	0f be       	out	0x3f, r0	; 63
    1b2a:	8d bf       	out	0x3d, r24	; 61
    1b2c:	df 91       	pop	r29
    1b2e:	cf 91       	pop	r28
    1b30:	08 95       	ret

Disassembly of section .text.FLASH_Transfer_Cache:

00002228 <FLASH_Transfer_Cache>:
	FLASH_Transfer_Cache();	
}

void FLASH_Transfer_Cache(void) //new command to transfer data from cache to main array
{	
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    2228:	82 b1       	in	r24, 0x02	; 2
    222a:	87 7f       	andi	r24, 0xF7	; 247
    222c:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	//code below sends Program_Execute command with the starting address of the main array
	SPDR = PROGRAM_EXECUTE; //Sending Program Execute Command into SPI Data Register (SPDR)
    222e:	80 e1       	ldi	r24, 0x10	; 16
    2230:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF))); 
    2232:	0d b4       	in	r0, 0x2d	; 45
    2234:	07 fe       	sbrs	r0, 7
    2236:	fd cf       	rjmp	.-6      	; 0x2232 <FLASH_Transfer_Cache+0xa>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    2238:	8e b5       	in	r24, 0x2e	; 46
    223a:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	FLASH_MainArray_Address(s); //determines where to write data to in MainArray
    223e:	80 91 25 04 	lds	r24, 0x0425	; 0x800425 <s>
    2242:	90 91 26 04 	lds	r25, 0x0426	; 0x800426 <s+0x1>
    2246:	0e 94 99 0d 	call	0x1b32	; 0x1b32 <FLASH_MainArray_Address>
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    224a:	82 b1       	in	r24, 0x02	; 2
    224c:	88 60       	ori	r24, 0x08	; 8
    224e:	82 b9       	out	0x02, r24	; 2
	
	//sprintf(status_feature, "Program Execute: Status (0x%02X) High-Byte (0x%02X) Mid-Byte (0x%02X) Low-Byte (0x%02X) \n", HEX_ID[0], HEX_ID[1], HEX_ID[2],  HEX_ID[3]); //hex data to string
	USART_Data("Program Execute \n");
    2250:	6f ef       	ldi	r22, 0xFF	; 255
    2252:	71 e0       	ldi	r23, 0x01	; 1
    2254:	80 e0       	ldi	r24, 0x00	; 0
    2256:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
	
	//_delay_us(5); //change delay if it doesn't work....
	
	FLASH_Status(); //checks for the status of data transfer from cache to main array from program_execute command
    225a:	0e 94 4e 0d 	call	0x1a9c	; 0x1a9c <FLASH_Status>

	FLASH_Write_Disable();
    225e:	0e 94 ea 11 	call	0x23d4	; 0x23d4 <FLASH_Write_Disable>
    2262:	08 95       	ret

Disassembly of section .text.FLASH_Write_Data:

00001d6e <FLASH_Write_Data>:
	
	//_delay_us(5); //change delay if it doesn't work....
}

void FLASH_Write_Data() //const char *str) //writes String data via the addressed individual characters into Flash_NAND (SPI protocol)
{
    1d6e:	cf 93       	push	r28
    1d70:	df 93       	push	r29
	FLASH_Write_Enable();
    1d72:	0e 94 d6 11 	call	0x23ac	; 0x23ac <FLASH_Write_Enable>
	
	//code below sends Program_Load command with the starting address of the cache register
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    1d76:	82 b1       	in	r24, 0x02	; 2
    1d78:	87 7f       	andi	r24, 0xF7	; 247
    1d7a:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = PROGRAM_LOAD; //Sending Program_Load Command into SPI Data Register (SPDR)
    1d7c:	82 e0       	ldi	r24, 0x02	; 2
    1d7e:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF)));
    1d80:	0d b4       	in	r0, 0x2d	; 45
    1d82:	07 fe       	sbrs	r0, 7
    1d84:	fd cf       	rjmp	.-6      	; 0x1d80 <FLASH_Write_Data+0x12>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1d86:	8e b5       	in	r24, 0x2e	; 46
    1d88:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	FLASH_Column_Address(s); //determines where to write data to in Cache
    1d8c:	80 91 25 04 	lds	r24, 0x0425	; 0x800425 <s>
    1d90:	90 91 26 04 	lds	r25, 0x0426	; 0x800426 <s+0x1>
    1d94:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <FLASH_Column_Address>
	
	for (int j = 0; j < strlen(CommandBuffer); j++) //each loop, the cache address pointer is incremented after each byte is shifted out...
    1d98:	c0 e0       	ldi	r28, 0x00	; 0
    1d9a:	d0 e0       	ldi	r29, 0x00	; 0
    1d9c:	0c c0       	rjmp	.+24     	; 0x1db6 <FLASH_Write_Data+0x48>
	{
		SPDR = CommandBuffer[j]; //write char data type (byte sized) data onto cache register's address
    1d9e:	fe 01       	movw	r30, r28
    1da0:	e0 50       	subi	r30, 0x00	; 0
    1da2:	fe 4f       	sbci	r31, 0xFE	; 254
    1da4:	80 81       	ld	r24, Z
    1da6:	8e bd       	out	0x2e, r24	; 46
		while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1da8:	0d b4       	in	r0, 0x2d	; 45
    1daa:	07 fe       	sbrs	r0, 7
    1dac:	fd cf       	rjmp	.-6      	; 0x1da8 <FLASH_Write_Data+0x3a>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1dae:	8e b5       	in	r24, 0x2e	; 46
    1db0:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	while(!(SPSR & (1 << SPIF)));
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
	
	FLASH_Column_Address(s); //determines where to write data to in Cache
	
	for (int j = 0; j < strlen(CommandBuffer); j++) //each loop, the cache address pointer is incremented after each byte is shifted out...
    1db4:	21 96       	adiw	r28, 0x01	; 1
    1db6:	60 e0       	ldi	r22, 0x00	; 0
    1db8:	72 e0       	ldi	r23, 0x02	; 2
    1dba:	80 e8       	ldi	r24, 0x80	; 128
    1dbc:	0e 94 36 12 	call	0x246c	; 0x246c <strlen>
    1dc0:	c8 17       	cp	r28, r24
    1dc2:	d9 07       	cpc	r29, r25
    1dc4:	60 f3       	brcs	.-40     	; 0x1d9e <FLASH_Write_Data+0x30>
		
		//USART_TX_Data(write_test[i]);
	}
	*/
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    1dc6:	82 b1       	in	r24, 0x02	; 2
    1dc8:	88 60       	ori	r24, 0x08	; 8
    1dca:	82 b9       	out	0x02, r24	; 2

	//sprintf(status_feature, "Program Load: Status (0x%02X) High-Byte (0x%02X) Low-Byte (0x%02X) \n", HEX_ID[0], HEX_ID[1], HEX_ID[2]); //hex data to string
	USART_Data("Program Load \n");
    1dcc:	61 e1       	ldi	r22, 0x11	; 17
    1dce:	72 e0       	ldi	r23, 0x02	; 2
    1dd0:	80 e0       	ldi	r24, 0x00	; 0
    1dd2:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
	
	//_delay_us(5); //change delay if it doesn't work....

	FLASH_Transfer_Cache();	
    1dd6:	0e 94 14 11 	call	0x2228	; 0x2228 <FLASH_Transfer_Cache>
}
    1dda:	df 91       	pop	r29
    1ddc:	cf 91       	pop	r28
    1dde:	08 95       	ret

Disassembly of section .text.FLASH_Transfer_MainArray:

000022a0 <FLASH_Transfer_MainArray>:
	//_delay_us(5); //change delay if it doesn't work....
}

void FLASH_Transfer_MainArray(void) //new command to transfer data from main array to cache
{
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    22a0:	82 b1       	in	r24, 0x02	; 2
    22a2:	87 7f       	andi	r24, 0xF7	; 247
    22a4:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = PAGE_READ; //Sending Page_Read Command into SPI Data Register (SPDR)
    22a6:	83 e1       	ldi	r24, 0x13	; 19
    22a8:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    22aa:	0d b4       	in	r0, 0x2d	; 45
    22ac:	07 fe       	sbrs	r0, 7
    22ae:	fd cf       	rjmp	.-6      	; 0x22aa <FLASH_Transfer_MainArray+0xa>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    22b0:	8e b5       	in	r24, 0x2e	; 46
    22b2:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	FLASH_MainArray_Address(s); //determines where to read data to in MainArray
    22b6:	80 91 25 04 	lds	r24, 0x0425	; 0x800425 <s>
    22ba:	90 91 26 04 	lds	r25, 0x0426	; 0x800426 <s+0x1>
    22be:	0e 94 99 0d 	call	0x1b32	; 0x1b32 <FLASH_MainArray_Address>
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    22c2:	82 b1       	in	r24, 0x02	; 2
    22c4:	88 60       	ori	r24, 0x08	; 8
    22c6:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	FLASH_Status(); //checks for the status of data transfer from main array to cache from page_read command
    22c8:	0e 94 4e 0d 	call	0x1a9c	; 0x1a9c <FLASH_Status>
	
	//sprintf(status_feature, "Page Read: Status (0x%02X) High-Byte (0x%02X) Mid-Byte (0x%02X) Low-Byte (0x%02X) \n", HEX_ID[0], HEX_ID[1], HEX_ID[2],  HEX_ID[3]); //hex data to string
	USART_Data("Page Read \n");
    22cc:	60 e2       	ldi	r22, 0x20	; 32
    22ce:	72 e0       	ldi	r23, 0x02	; 2
    22d0:	80 e0       	ldi	r24, 0x00	; 0
    22d2:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
    22d6:	08 95       	ret

Disassembly of section .text.FLASH_Erase:

000021a8 <FLASH_Erase>:
	//_delay_us(5); //change delay if it doesn't work....
}

void FLASH_Erase() //erases data from Flash Nand Memory at the block level
{
	FLASH_Write_Enable();
    21a8:	0e 94 d6 11 	call	0x23ac	; 0x23ac <FLASH_Write_Enable>
	
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    21ac:	82 b1       	in	r24, 0x02	; 2
    21ae:	87 7f       	andi	r24, 0xF7	; 247
    21b0:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....	
	
	SPDR = BLOCK_ERASE; //Sending Block_Erase Command into SPI Data Register (SPDR)
    21b2:	88 ed       	ldi	r24, 0xD8	; 216
    21b4:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    21b6:	0d b4       	in	r0, 0x2d	; 45
    21b8:	07 fe       	sbrs	r0, 7
    21ba:	fd cf       	rjmp	.-6      	; 0x21b6 <FLASH_Erase+0xe>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    21bc:	8e b5       	in	r24, 0x2e	; 46
    21be:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	FLASH_MainArray_Address(s); //determines where to write/read data to in MainArray
    21c2:	80 91 25 04 	lds	r24, 0x0425	; 0x800425 <s>
    21c6:	90 91 26 04 	lds	r25, 0x0426	; 0x800426 <s+0x1>
    21ca:	0e 94 99 0d 	call	0x1b32	; 0x1b32 <FLASH_MainArray_Address>

	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    21ce:	82 b1       	in	r24, 0x02	; 2
    21d0:	88 60       	ori	r24, 0x08	; 8
    21d2:	82 b9       	out	0x02, r24	; 2

	//sprintf(status_feature, "Block Erase: Status (0x%02X) High-Byte (0x%02X) Mid-Byte (0x%02X) Low-Byte (0x%02X) \n", HEX_ID[0], HEX_ID[1], HEX_ID[2], HEX_ID[3]); //hex data to string
	USART_Data("Block Erase \n");
    21d4:	6c e2       	ldi	r22, 0x2C	; 44
    21d6:	72 e0       	ldi	r23, 0x02	; 2
    21d8:	80 e0       	ldi	r24, 0x00	; 0
    21da:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
	
	//_delay_us(5); //change delay if it doesn't work....
	
	FLASH_Status(); //checks for the status of data deletion on the block level from Block_Erase command
    21de:	0e 94 4e 0d 	call	0x1a9c	; 0x1a9c <FLASH_Status>
	
	FLASH_Write_Disable();
    21e2:	0e 94 ea 11 	call	0x23d4	; 0x23d4 <FLASH_Write_Disable>
    21e6:	08 95       	ret

Disassembly of section .text.FLASH_Data_Storage:

00001e4c <FLASH_Data_Storage>:
	
	//_delay_us(5); //change delay if it doesn't work....
}

void FLASH_Data_Storage(int s) //determines how to store FLASH NAND data in an array
{
    1e4c:	cf 93       	push	r28
    1e4e:	df 93       	push	r29
    1e50:	ec 01       	movw	r28, r24
	if (s == 0) //normal method for strings
    1e52:	89 2b       	or	r24, r25
    1e54:	a9 f0       	breq	.+42     	; 0x1e80 <FLASH_Data_Storage+0x34>
    1e56:	19 c0       	rjmp	.+50     	; 0x1e8a <FLASH_Data_Storage+0x3e>
	{
		//reading and writing char data type into data[]
		for (int i = 0; i < sizeof(data); i++) //address is incremented automatically after each byte is shifted out
		{
			SPDR = 0x00; //a dummy byte, ignored by the Flash NAND...to get data back
    1e58:	1e bc       	out	0x2e, r1	; 46
			while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1e5a:	0d b4       	in	r0, 0x2d	; 45
    1e5c:	07 fe       	sbrs	r0, 7
    1e5e:	fd cf       	rjmp	.-6      	; 0x1e5a <FLASH_Data_Storage+0xe>
			data[i] = SPDR; //read Data Register and adds it to data array
    1e60:	2e b5       	in	r18, 0x2e	; 46
    1e62:	fc 01       	movw	r30, r24
    1e64:	e3 5e       	subi	r30, 0xE3	; 227
    1e66:	fc 4f       	sbci	r31, 0xFC	; 252
    1e68:	20 83       	st	Z, r18
		
			if (SPDR == '\r') //|| SPDR == '') // is 0xFF in character data type; adding carriage return '\r' until I can get NULL to work... 
    1e6a:	2e b5       	in	r18, 0x2e	; 46
    1e6c:	2d 30       	cpi	r18, 0x0D	; 13
    1e6e:	31 f4       	brne	.+12     	; 0x1e7c <FLASH_Data_Storage+0x30>
			{
				USART_Data("Data Received \n");
    1e70:	6a e3       	ldi	r22, 0x3A	; 58
    1e72:	72 e0       	ldi	r23, 0x02	; 2
    1e74:	80 e0       	ldi	r24, 0x00	; 0
    1e76:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
				break;
    1e7a:	07 c0       	rjmp	.+14     	; 0x1e8a <FLASH_Data_Storage+0x3e>
void FLASH_Data_Storage(int s) //determines how to store FLASH NAND data in an array
{
	if (s == 0) //normal method for strings
	{
		//reading and writing char data type into data[]
		for (int i = 0; i < sizeof(data); i++) //address is incremented automatically after each byte is shifted out
    1e7c:	01 96       	adiw	r24, 0x01	; 1
    1e7e:	02 c0       	rjmp	.+4      	; 0x1e84 <FLASH_Data_Storage+0x38>
    1e80:	80 e0       	ldi	r24, 0x00	; 0
    1e82:	90 e0       	ldi	r25, 0x00	; 0
    1e84:	8e 3f       	cpi	r24, 0xFE	; 254
    1e86:	91 05       	cpc	r25, r1
    1e88:	38 f3       	brcs	.-50     	; 0x1e58 <FLASH_Data_Storage+0xc>
				break;
			}
		}
	}
	
	if (s == 2) //parameter page requires this
    1e8a:	22 97       	sbiw	r28, 0x02	; 2
    1e8c:	89 f4       	brne	.+34     	; 0x1eb0 <FLASH_Data_Storage+0x64>
    1e8e:	0b c0       	rjmp	.+22     	; 0x1ea6 <FLASH_Data_Storage+0x5a>
	{
		//reading and writing char data type into data[]
		for (int i = 0; i < sizeof(data); i++) //address is incremented automatically after each byte is shifted out
		{
			SPDR = 0x00; //a dummy byte, ignored by the Flash NAND...to get data back
    1e90:	1e bc       	out	0x2e, r1	; 46
			while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1e92:	0d b4       	in	r0, 0x2d	; 45
    1e94:	07 fe       	sbrs	r0, 7
    1e96:	fd cf       	rjmp	.-6      	; 0x1e92 <FLASH_Data_Storage+0x46>
			data[i] = SPDR; //read Data Register and adds it to data array
    1e98:	2e b5       	in	r18, 0x2e	; 46
    1e9a:	fc 01       	movw	r30, r24
    1e9c:	e3 5e       	subi	r30, 0xE3	; 227
    1e9e:	fc 4f       	sbci	r31, 0xFC	; 252
    1ea0:	20 83       	st	Z, r18
	}
	
	if (s == 2) //parameter page requires this
	{
		//reading and writing char data type into data[]
		for (int i = 0; i < sizeof(data); i++) //address is incremented automatically after each byte is shifted out
    1ea2:	01 96       	adiw	r24, 0x01	; 1
    1ea4:	02 c0       	rjmp	.+4      	; 0x1eaa <FLASH_Data_Storage+0x5e>
    1ea6:	80 e0       	ldi	r24, 0x00	; 0
    1ea8:	90 e0       	ldi	r25, 0x00	; 0
    1eaa:	8e 3f       	cpi	r24, 0xFE	; 254
    1eac:	91 05       	cpc	r25, r1
    1eae:	80 f3       	brcs	.-32     	; 0x1e90 <FLASH_Data_Storage+0x44>
			SPDR = 0x00; //a dummy byte, ignored by the Flash NAND...to get data back
			while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
			data[i] = SPDR; //read Data Register and adds it to data array
		}
	}
    1eb0:	df 91       	pop	r29
    1eb2:	cf 91       	pop	r28
    1eb4:	08 95       	ret

Disassembly of section .text.FLASH_Read:

00002040 <FLASH_Read>:
	FLASH_Write_Disable();
}

void FLASH_Read() //reads data from FLASH_NAND Memory chip (SPI protocol)
{
	FLASH_Transfer_MainArray();
    2040:	0e 94 50 11 	call	0x22a0	; 0x22a0 <FLASH_Transfer_MainArray>
	
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    2044:	82 b1       	in	r24, 0x02	; 2
    2046:	87 7f       	andi	r24, 0xF7	; 247
    2048:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = READ_FROM_CACHE; //Sending Read_From_Cache Command into SPI Data Register (SPDR)
    204a:	8b e0       	ldi	r24, 0x0B	; 11
    204c:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    204e:	0d b4       	in	r0, 0x2d	; 45
    2050:	07 fe       	sbrs	r0, 7
    2052:	fd cf       	rjmp	.-6      	; 0x204e <FLASH_Read+0xe>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    2054:	8e b5       	in	r24, 0x2e	; 46
    2056:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	FLASH_Column_Address(s); //determines where to read data from the Column Array to Cache
    205a:	80 91 25 04 	lds	r24, 0x0425	; 0x800425 <s>
    205e:	90 91 26 04 	lds	r25, 0x0426	; 0x800426 <s+0x1>
    2062:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <FLASH_Column_Address>
	
	SPDR = 0x00; //a dummy byte sent
    2066:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    2068:	0d b4       	in	r0, 0x2d	; 45
    206a:	07 fe       	sbrs	r0, 7
    206c:	fd cf       	rjmp	.-6      	; 0x2068 <FLASH_Read+0x28>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    206e:	8e b5       	in	r24, 0x2e	; 46
    2070:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	FLASH_Data_Storage(s); //determines how to store data in an array
    2074:	80 91 25 04 	lds	r24, 0x0425	; 0x800425 <s>
    2078:	90 91 26 04 	lds	r25, 0x0426	; 0x800426 <s+0x1>
    207c:	0e 94 26 0f 	call	0x1e4c	; 0x1e4c <FLASH_Data_Storage>
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    2080:	82 b1       	in	r24, 0x02	; 2
    2082:	88 60       	ori	r24, 0x08	; 8
    2084:	82 b9       	out	0x02, r24	; 2
	
	//sprintf(status_feature, "Read From Cache: Status (0x%02X) High-Byte (0x%02X) Low-Byte (0x%02X) Dummy (0x%02X) \n", HEX_ID[0], HEX_ID[1], HEX_ID[2], HEX_ID[3]); //hex data to string
	USART_Data("Read from Cache: \n");
    2086:	6a e4       	ldi	r22, 0x4A	; 74
    2088:	72 e0       	ldi	r23, 0x02	; 2
    208a:	80 e0       	ldi	r24, 0x00	; 0
    208c:	0e 94 49 10 	call	0x2092	; 0x2092 <USART_Data>
    2090:	08 95       	ret

Disassembly of section .text.FLASH_Para_Pg:

00001fe8 <FLASH_Para_Pg>:
	USART_Data("Device Reseted \n");
}

void FLASH_Para_Pg() //reads from the FLASH NAND parameter page
{
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    1fe8:	82 b1       	in	r24, 0x02	; 2
    1fea:	87 7f       	andi	r24, 0xF7	; 247
    1fec:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = SET_FEATURES; //Sending Set_Features Command into SPI Data Register (SPDR)
    1fee:	8f e1       	ldi	r24, 0x1F	; 31
    1ff0:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1ff2:	0d b4       	in	r0, 0x2d	; 45
    1ff4:	07 fe       	sbrs	r0, 7
    1ff6:	fd cf       	rjmp	.-6      	; 0x1ff2 <FLASH_Para_Pg+0xa>
	//HEX_ID [0] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte

	SPDR = CONFIGURATION_REGISTER_ADDRESS; //Sending Set_Features Command into SPI Data Register (SPDR)
    1ff8:	80 eb       	ldi	r24, 0xB0	; 176
    1ffa:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1ffc:	0d b4       	in	r0, 0x2d	; 45
    1ffe:	07 fe       	sbrs	r0, 7
    2000:	fd cf       	rjmp	.-6      	; 0x1ffc <FLASH_Para_Pg+0x14>
	//HEX_ID [1] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte

	SPDR = PARAMETER_PAGE_INIT; //Sending data byte, setting CFG1 = 1 (access Parameter page), into SPI Data Register (SPDR)
    2002:	80 e4       	ldi	r24, 0x40	; 64
    2004:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    2006:	0d b4       	in	r0, 0x2d	; 45
    2008:	07 fe       	sbrs	r0, 7
    200a:	fd cf       	rjmp	.-6      	; 0x2006 <__DATA_REGION_LENGTH__+0x6>
	//HEX_ID [1] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    200c:	82 b1       	in	r24, 0x02	; 2
    200e:	88 60       	ori	r24, 0x08	; 8
    2010:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	//THIS is a PAGE READ FUNCTION....
	FLASH_Read(); //change plane bit and low byte from 24-bit address
    2012:	0e 94 20 10 	call	0x2040	; 0x2040 <FLASH_Read>

	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    2016:	82 b1       	in	r24, 0x02	; 2
    2018:	87 7f       	andi	r24, 0xF7	; 247
    201a:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = SET_FEATURES; //Sending Set_Features Command into SPI Data Register (SPDR)
    201c:	8f e1       	ldi	r24, 0x1F	; 31
    201e:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    2020:	0d b4       	in	r0, 0x2d	; 45
    2022:	07 fe       	sbrs	r0, 7
    2024:	fd cf       	rjmp	.-6      	; 0x2020 <__DATA_REGION_LENGTH__+0x20>
	//HEX_ID [0] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte

	SPDR = CONFIGURATION_REGISTER_ADDRESS; //Sending Set_Features Command into SPI Data Register (SPDR)
    2026:	80 eb       	ldi	r24, 0xB0	; 176
    2028:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    202a:	0d b4       	in	r0, 0x2d	; 45
    202c:	07 fe       	sbrs	r0, 7
    202e:	fd cf       	rjmp	.-6      	; 0x202a <__DATA_REGION_LENGTH__+0x2a>
	//HEX_ID [1] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte

	SPDR = PARAMETER_PAGE_EXIT; //Sending data byte to exit Parameter page into SPI Data Register (SPDR)
    2030:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    2032:	0d b4       	in	r0, 0x2d	; 45
    2034:	07 fe       	sbrs	r0, 7
    2036:	fd cf       	rjmp	.-6      	; 0x2032 <__DATA_REGION_LENGTH__+0x32>
	//HEX_ID [1] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    2038:	82 b1       	in	r24, 0x02	; 2
    203a:	88 60       	ori	r24, 0x08	; 8
    203c:	82 b9       	out	0x02, r24	; 2
    203e:	08 95       	ret

Disassembly of section .text.libgcc:

000025d2 <__xload_1>:
    25d2:	57 fd       	sbrc	r21, 7
    25d4:	03 c0       	rjmp	.+6      	; 0x25dc <__xload_1+0xa>
    25d6:	5b bf       	out	0x3b, r21	; 59
    25d8:	67 91       	elpm	r22, Z+
    25da:	08 95       	ret
    25dc:	60 81       	ld	r22, Z
    25de:	08 95       	ret

Disassembly of section .text.__dummy_fini:

000025ee <_fini>:
    25ee:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

000025f0 <__funcs_on_exit>:
    25f0:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

000025f2 <__simulator_exit>:
    25f2:	08 95       	ret

Disassembly of section .text.exit:

00002550 <exit>:
    2550:	ec 01       	movw	r28, r24
    2552:	0e 94 f8 12 	call	0x25f0	; 0x25f0 <__funcs_on_exit>
    2556:	0e 94 f7 12 	call	0x25ee	; 0x25ee <_fini>
    255a:	ce 01       	movw	r24, r28
    255c:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <__simulator_exit>
    2560:	ce 01       	movw	r24, r28
    2562:	0e 94 f5 12 	call	0x25ea	; 0x25ea <_Exit>

Disassembly of section .text.__wrap_sprintf:

00002422 <_sprintf_cdnopuxX>:
    2422:	a0 e0       	ldi	r26, 0x00	; 0
    2424:	b0 e0       	ldi	r27, 0x00	; 0
    2426:	e7 e1       	ldi	r30, 0x17	; 23
    2428:	f2 e1       	ldi	r31, 0x12	; 18
    242a:	0c 94 7c 11 	jmp	0x22f8	; 0x22f8 <__prologue_saves__+0x20>
    242e:	9e 01       	movw	r18, r28
    2430:	25 5f       	subi	r18, 0xF5	; 245
    2432:	3f 4f       	sbci	r19, 0xFF	; 255
    2434:	48 85       	ldd	r20, Y+8	; 0x08
    2436:	59 85       	ldd	r21, Y+9	; 0x09
    2438:	6a 85       	ldd	r22, Y+10	; 0x0a
    243a:	8e 81       	ldd	r24, Y+6	; 0x06
    243c:	9f 81       	ldd	r25, Y+7	; 0x07
    243e:	0e 94 85 12 	call	0x250a	; 0x250a <__vsprintf>
    2442:	e2 e0       	ldi	r30, 0x02	; 2
    2444:	0c 94 b3 11 	jmp	0x2366	; 0x2366 <__epilogue_restores__+0x20>

Disassembly of section .text.__fmt_s:

0000169c <__fmt_s>:
    169c:	2f 92       	push	r2
    169e:	3f 92       	push	r3
    16a0:	4f 92       	push	r4
    16a2:	6f 92       	push	r6
    16a4:	7f 92       	push	r7
    16a6:	8f 92       	push	r8
    16a8:	af 92       	push	r10
    16aa:	bf 92       	push	r11
    16ac:	cf 92       	push	r12
    16ae:	df 92       	push	r13
    16b0:	ef 92       	push	r14
    16b2:	ff 92       	push	r15
    16b4:	0f 93       	push	r16
    16b6:	1f 93       	push	r17
    16b8:	cf 93       	push	r28
    16ba:	df 93       	push	r29
    16bc:	cd b7       	in	r28, 0x3d	; 61
    16be:	de b7       	in	r29, 0x3e	; 62
    16c0:	27 97       	sbiw	r28, 0x07	; 7
    16c2:	0f b6       	in	r0, 0x3f	; 63
    16c4:	f8 94       	cli
    16c6:	de bf       	out	0x3e, r29	; 62
    16c8:	0f be       	out	0x3f, r0	; 63
    16ca:	cd bf       	out	0x3d, r28	; 61
    16cc:	6c 01       	movw	r12, r24
    16ce:	7b 01       	movw	r14, r22
    16d0:	39 01       	movw	r6, r18
    16d2:	84 2e       	mov	r8, r20
    16d4:	98 01       	movw	r18, r16
    16d6:	81 e5       	ldi	r24, 0x51	; 81
    16d8:	28 2e       	mov	r2, r24
    16da:	83 e0       	ldi	r24, 0x03	; 3
    16dc:	38 2e       	mov	r3, r24
    16de:	80 e0       	ldi	r24, 0x00	; 0
    16e0:	48 2e       	mov	r4, r24
    16e2:	87 e0       	ldi	r24, 0x07	; 7
    16e4:	f1 01       	movw	r30, r2
    16e6:	ae 01       	movw	r20, r28
    16e8:	4f 5f       	subi	r20, 0xFF	; 255
    16ea:	5f 4f       	sbci	r21, 0xFF	; 255
    16ec:	da 01       	movw	r26, r20
    16ee:	74 2d       	mov	r23, r4
    16f0:	0e 94 77 12 	call	0x24ee	; 0x24ee <__movmemx_qi>
    16f4:	f7 01       	movw	r30, r14
    16f6:	02 81       	ldd	r16, Z+2	; 0x02
    16f8:	13 81       	ldd	r17, Z+3	; 0x03
    16fa:	a4 80       	ldd	r10, Z+4	; 0x04
    16fc:	b5 80       	ldd	r11, Z+5	; 0x05
    16fe:	e0 80       	ld	r14, Z
    1700:	f1 80       	ldd	r15, Z+1	; 0x01
    1702:	61 14       	cp	r6, r1
    1704:	71 04       	cpc	r7, r1
    1706:	81 04       	cpc	r8, r1
    1708:	19 f4       	brne	.+6      	; 0x1710 <__fmt_s+0x74>
    170a:	3a 01       	movw	r6, r20
    170c:	f0 e8       	ldi	r31, 0x80	; 128
    170e:	8f 2e       	mov	r8, r31
    1710:	21 15       	cp	r18, r1
    1712:	31 05       	cpc	r19, r1
    1714:	29 f4       	brne	.+10     	; 0x1720 <__fmt_s+0x84>
    1716:	88 2d       	mov	r24, r8
    1718:	b3 01       	movw	r22, r6
    171a:	0e 94 36 12 	call	0x246c	; 0x246c <strlen>
    171e:	9c 01       	movw	r18, r24
    1720:	17 fd       	sbrc	r17, 7
    1722:	04 c0       	rjmp	.+8      	; 0x172c <__fmt_s+0x90>
    1724:	02 17       	cp	r16, r18
    1726:	13 07       	cpc	r17, r19
    1728:	08 f4       	brcc	.+2      	; 0x172c <__fmt_s+0x90>
    172a:	98 01       	movw	r18, r16
    172c:	85 01       	movw	r16, r10
    172e:	68 2d       	mov	r22, r8
    1730:	a3 01       	movw	r20, r6
    1732:	c6 01       	movw	r24, r12
    1734:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__pad>
    1738:	27 96       	adiw	r28, 0x07	; 7
    173a:	0f b6       	in	r0, 0x3f	; 63
    173c:	f8 94       	cli
    173e:	de bf       	out	0x3e, r29	; 62
    1740:	0f be       	out	0x3f, r0	; 63
    1742:	cd bf       	out	0x3d, r28	; 61
    1744:	df 91       	pop	r29
    1746:	cf 91       	pop	r28
    1748:	1f 91       	pop	r17
    174a:	0f 91       	pop	r16
    174c:	ff 90       	pop	r15
    174e:	ef 90       	pop	r14
    1750:	df 90       	pop	r13
    1752:	cf 90       	pop	r12
    1754:	bf 90       	pop	r11
    1756:	af 90       	pop	r10
    1758:	8f 90       	pop	r8
    175a:	7f 90       	pop	r7
    175c:	6f 90       	pop	r6
    175e:	4f 90       	pop	r4
    1760:	3f 90       	pop	r3
    1762:	2f 90       	pop	r2
    1764:	08 95       	ret

Disassembly of section .text.__out:

00001eb6 <__out>:
    1eb6:	6f 92       	push	r6
    1eb8:	7f 92       	push	r7
    1eba:	8f 92       	push	r8
    1ebc:	cf 92       	push	r12
    1ebe:	df 92       	push	r13
    1ec0:	ef 92       	push	r14
    1ec2:	0f 93       	push	r16
    1ec4:	1f 93       	push	r17
    1ec6:	cf 93       	push	r28
    1ec8:	df 93       	push	r29
    1eca:	8c 01       	movw	r16, r24
    1ecc:	6a 01       	movw	r12, r20
    1ece:	e6 2e       	mov	r14, r22
    1ed0:	e9 01       	movw	r28, r18
    1ed2:	3a 01       	movw	r6, r20
    1ed4:	86 2e       	mov	r8, r22
    1ed6:	62 0e       	add	r6, r18
    1ed8:	73 1e       	adc	r7, r19
    1eda:	81 1c       	adc	r8, r1
    1edc:	37 fd       	sbrc	r19, 7
    1ede:	8a 94       	dec	r8
    1ee0:	c6 14       	cp	r12, r6
    1ee2:	d7 04       	cpc	r13, r7
    1ee4:	e8 04       	cpc	r14, r8
    1ee6:	81 f0       	breq	.+32     	; 0x1f08 <__out+0x52>
    1ee8:	f6 01       	movw	r30, r12
    1eea:	5e 2d       	mov	r21, r14
    1eec:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
    1ef0:	86 2f       	mov	r24, r22
    1ef2:	b8 01       	movw	r22, r16
    1ef4:	08 2e       	mov	r0, r24
    1ef6:	00 0c       	add	r0, r0
    1ef8:	99 0b       	sbc	r25, r25
    1efa:	0e 94 e2 0d 	call	0x1bc4	; 0x1bc4 <fputc>
    1efe:	8f ef       	ldi	r24, 0xFF	; 255
    1f00:	c8 1a       	sub	r12, r24
    1f02:	d8 0a       	sbc	r13, r24
    1f04:	e8 0a       	sbc	r14, r24
    1f06:	ec cf       	rjmp	.-40     	; 0x1ee0 <__out+0x2a>
    1f08:	ce 01       	movw	r24, r28
    1f0a:	df 91       	pop	r29
    1f0c:	cf 91       	pop	r28
    1f0e:	1f 91       	pop	r17
    1f10:	0f 91       	pop	r16
    1f12:	ef 90       	pop	r14
    1f14:	df 90       	pop	r13
    1f16:	cf 90       	pop	r12
    1f18:	8f 90       	pop	r8
    1f1a:	7f 90       	pop	r7
    1f1c:	6f 90       	pop	r6
    1f1e:	08 95       	ret

Disassembly of section .text.__pad:

000013e2 <__pad>:
    13e2:	2f 92       	push	r2
    13e4:	3f 92       	push	r3
    13e6:	4f 92       	push	r4
    13e8:	6f 92       	push	r6
    13ea:	7f 92       	push	r7
    13ec:	8f 92       	push	r8
    13ee:	af 92       	push	r10
    13f0:	bf 92       	push	r11
    13f2:	cf 92       	push	r12
    13f4:	df 92       	push	r13
    13f6:	ef 92       	push	r14
    13f8:	ff 92       	push	r15
    13fa:	0f 93       	push	r16
    13fc:	1f 93       	push	r17
    13fe:	cf 93       	push	r28
    1400:	df 93       	push	r29
    1402:	cd b7       	in	r28, 0x3d	; 61
    1404:	de b7       	in	r29, 0x3e	; 62
    1406:	66 97       	sbiw	r28, 0x16	; 22
    1408:	0f b6       	in	r0, 0x3f	; 63
    140a:	f8 94       	cli
    140c:	de bf       	out	0x3e, r29	; 62
    140e:	0f be       	out	0x3f, r0	; 63
    1410:	cd bf       	out	0x3d, r28	; 61
    1412:	5c 01       	movw	r10, r24
    1414:	3a 01       	movw	r6, r20
    1416:	86 2e       	mov	r8, r22
    1418:	69 01       	movw	r12, r18
    141a:	c7 01       	movw	r24, r14
    141c:	81 70       	andi	r24, 0x01	; 1
    141e:	99 27       	eor	r25, r25
    1420:	9c 8b       	std	Y+20, r25	; 0x14
    1422:	8b 8b       	std	Y+19, r24	; 0x13
    1424:	e0 fc       	sbrc	r14, 0
    1426:	1d c0       	rjmp	.+58     	; 0x1462 <__pad+0x80>
    1428:	20 17       	cp	r18, r16
    142a:	31 07       	cpc	r19, r17
    142c:	d4 f4       	brge	.+52     	; 0x1462 <__pad+0x80>
    142e:	78 01       	movw	r14, r16
    1430:	ec 18       	sub	r14, r12
    1432:	fd 08       	sbc	r15, r13
    1434:	fe 8a       	std	Y+22, r15	; 0x16
    1436:	ed 8a       	std	Y+21, r14	; 0x15
    1438:	a7 01       	movw	r20, r14
    143a:	91 e1       	ldi	r25, 0x11	; 17
    143c:	e9 16       	cp	r14, r25
    143e:	f1 04       	cpc	r15, r1
    1440:	10 f0       	brcs	.+4      	; 0x1446 <__pad+0x64>
    1442:	40 e1       	ldi	r20, 0x10	; 16
    1444:	50 e0       	ldi	r21, 0x00	; 0
    1446:	60 e2       	ldi	r22, 0x20	; 32
    1448:	70 e0       	ldi	r23, 0x00	; 0
    144a:	ce 01       	movw	r24, r28
    144c:	01 96       	adiw	r24, 0x01	; 1
    144e:	9a 8b       	std	Y+18, r25	; 0x12
    1450:	89 8b       	std	Y+17, r24	; 0x11
    1452:	0e 94 b3 12 	call	0x2566	; 0x2566 <memset>
    1456:	89 89       	ldd	r24, Y+17	; 0x11
    1458:	9a 89       	ldd	r25, Y+18	; 0x12
    145a:	1c 01       	movw	r2, r24
    145c:	20 e8       	ldi	r18, 0x80	; 128
    145e:	42 2e       	mov	r4, r18
    1460:	0b c0       	rjmp	.+22     	; 0x1478 <__pad+0x96>
    1462:	96 01       	movw	r18, r12
    1464:	68 2d       	mov	r22, r8
    1466:	a3 01       	movw	r20, r6
    1468:	c5 01       	movw	r24, r10
    146a:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <__out>
    146e:	c0 16       	cp	r12, r16
    1470:	d1 06       	cpc	r13, r17
    1472:	ec f2       	brlt	.-70     	; 0x142e <__pad+0x4c>
    1474:	c6 01       	movw	r24, r12
    1476:	25 c0       	rjmp	.+74     	; 0x14c2 <__pad+0xe0>
    1478:	90 e1       	ldi	r25, 0x10	; 16
    147a:	e9 16       	cp	r14, r25
    147c:	f1 04       	cpc	r15, r1
    147e:	58 f0       	brcs	.+22     	; 0x1496 <__pad+0xb4>
    1480:	20 e1       	ldi	r18, 0x10	; 16
    1482:	30 e0       	ldi	r19, 0x00	; 0
    1484:	64 2d       	mov	r22, r4
    1486:	a1 01       	movw	r20, r2
    1488:	c5 01       	movw	r24, r10
    148a:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <__out>
    148e:	80 e1       	ldi	r24, 0x10	; 16
    1490:	e8 1a       	sub	r14, r24
    1492:	f1 08       	sbc	r15, r1
    1494:	f1 cf       	rjmp	.-30     	; 0x1478 <__pad+0x96>
    1496:	2d 89       	ldd	r18, Y+21	; 0x15
    1498:	3e 89       	ldd	r19, Y+22	; 0x16
    149a:	2f 70       	andi	r18, 0x0F	; 15
    149c:	33 27       	eor	r19, r19
    149e:	89 89       	ldd	r24, Y+17	; 0x11
    14a0:	9a 89       	ldd	r25, Y+18	; 0x12
    14a2:	ac 01       	movw	r20, r24
    14a4:	60 e8       	ldi	r22, 0x80	; 128
    14a6:	c5 01       	movw	r24, r10
    14a8:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <__out>
    14ac:	8b 89       	ldd	r24, Y+19	; 0x13
    14ae:	9c 89       	ldd	r25, Y+20	; 0x14
    14b0:	89 2b       	or	r24, r25
    14b2:	31 f4       	brne	.+12     	; 0x14c0 <__pad+0xde>
    14b4:	96 01       	movw	r18, r12
    14b6:	68 2d       	mov	r22, r8
    14b8:	a3 01       	movw	r20, r6
    14ba:	c5 01       	movw	r24, r10
    14bc:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <__out>
    14c0:	c8 01       	movw	r24, r16
    14c2:	66 96       	adiw	r28, 0x16	; 22
    14c4:	0f b6       	in	r0, 0x3f	; 63
    14c6:	f8 94       	cli
    14c8:	de bf       	out	0x3e, r29	; 62
    14ca:	0f be       	out	0x3f, r0	; 63
    14cc:	cd bf       	out	0x3d, r28	; 61
    14ce:	df 91       	pop	r29
    14d0:	cf 91       	pop	r28
    14d2:	1f 91       	pop	r17
    14d4:	0f 91       	pop	r16
    14d6:	ff 90       	pop	r15
    14d8:	ef 90       	pop	r14
    14da:	df 90       	pop	r13
    14dc:	cf 90       	pop	r12
    14de:	bf 90       	pop	r11
    14e0:	af 90       	pop	r10
    14e2:	8f 90       	pop	r8
    14e4:	7f 90       	pop	r7
    14e6:	6f 90       	pop	r6
    14e8:	4f 90       	pop	r4
    14ea:	3f 90       	pop	r3
    14ec:	2f 90       	pop	r2
    14ee:	08 95       	ret

Disassembly of section .text.__dummy_fmt4:

000025e0 <__fmt_a>:
    25e0:	80 e0       	ldi	r24, 0x00	; 0
    25e2:	90 e0       	ldi	r25, 0x00	; 0
    25e4:	08 95       	ret

Disassembly of section .text.__fmt_state:

00001816 <__fmt_state>:
    1816:	cf 92       	push	r12
    1818:	df 92       	push	r13
    181a:	ef 92       	push	r14
    181c:	dc 01       	movw	r26, r24
    181e:	90 e0       	ldi	r25, 0x00	; 0
    1820:	29 2f       	mov	r18, r25
    1822:	30 e0       	ldi	r19, 0x00	; 0
    1824:	22 0f       	add	r18, r18
    1826:	33 1f       	adc	r19, r19
    1828:	69 01       	movw	r12, r18
    182a:	03 2e       	mov	r0, r19
    182c:	00 0c       	add	r0, r0
    182e:	ee 08       	sbc	r14, r14
    1830:	6e 2d       	mov	r22, r14
    1832:	a6 01       	movw	r20, r12
    1834:	46 5d       	subi	r20, 0xD6	; 214
    1836:	5c 4f       	sbci	r21, 0xFC	; 252
    1838:	6f 4f       	sbci	r22, 0xFF	; 255
    183a:	6a 01       	movw	r12, r20
    183c:	e6 2e       	mov	r14, r22
    183e:	fa 01       	movw	r30, r20
    1840:	5e 2d       	mov	r21, r14
    1842:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
    1846:	86 2f       	mov	r24, r22
    1848:	61 11       	cpse	r22, r1
    184a:	0e c0       	rjmp	.+28     	; 0x1868 <__fmt_state+0x52>
    184c:	2f 5f       	subi	r18, 0xFF	; 255
    184e:	3f 4f       	sbci	r19, 0xFF	; 255
    1850:	03 2e       	mov	r0, r19
    1852:	00 0c       	add	r0, r0
    1854:	44 0b       	sbc	r20, r20
    1856:	26 5d       	subi	r18, 0xD6	; 214
    1858:	3c 4f       	sbci	r19, 0xFC	; 252
    185a:	4f 4f       	sbci	r20, 0xFF	; 255
    185c:	f9 01       	movw	r30, r18
    185e:	54 2f       	mov	r21, r20
    1860:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
    1864:	86 2f       	mov	r24, r22
    1866:	25 c0       	rjmp	.+74     	; 0x18b2 <__fmt_state+0x9c>
    1868:	cd 90       	ld	r12, X+
    186a:	dd 90       	ld	r13, X+
    186c:	ec 90       	ld	r14, X
    186e:	12 97       	sbiw	r26, 0x02	; 2
    1870:	f6 01       	movw	r30, r12
    1872:	5e 2d       	mov	r21, r14
    1874:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
    1878:	86 13       	cpse	r24, r22
    187a:	16 c0       	rjmp	.+44     	; 0x18a8 <__fmt_state+0x92>
    187c:	2f 5f       	subi	r18, 0xFF	; 255
    187e:	3f 4f       	sbci	r19, 0xFF	; 255
    1880:	03 2e       	mov	r0, r19
    1882:	00 0c       	add	r0, r0
    1884:	44 0b       	sbc	r20, r20
    1886:	26 5d       	subi	r18, 0xD6	; 214
    1888:	3c 4f       	sbci	r19, 0xFC	; 252
    188a:	4f 4f       	sbci	r20, 0xFF	; 255
    188c:	f9 01       	movw	r30, r18
    188e:	54 2f       	mov	r21, r20
    1890:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
    1894:	96 2f       	mov	r25, r22
    1896:	5f ef       	ldi	r21, 0xFF	; 255
    1898:	c5 1a       	sub	r12, r21
    189a:	d5 0a       	sbc	r13, r21
    189c:	e5 0a       	sbc	r14, r21
    189e:	cd 92       	st	X+, r12
    18a0:	dd 92       	st	X+, r13
    18a2:	ec 92       	st	X, r14
    18a4:	12 97       	sbiw	r26, 0x02	; 2
    18a6:	01 c0       	rjmp	.+2      	; 0x18aa <__fmt_state+0x94>
    18a8:	9f 5f       	subi	r25, 0xFF	; 255
    18aa:	9b 30       	cpi	r25, 0x0B	; 11
    18ac:	08 f4       	brcc	.+2      	; 0x18b0 <__fmt_state+0x9a>
    18ae:	b8 cf       	rjmp	.-144    	; 0x1820 <__fmt_state+0xa>
    18b0:	89 2f       	mov	r24, r25
    18b2:	ef 90       	pop	r14
    18b4:	df 90       	pop	r13
    18b6:	cf 90       	pop	r12
    18b8:	08 95       	ret

Disassembly of section .text.__printf_core:

0000035e <__printf_core>:
 35e:	a3 ea       	ldi	r26, 0xA3	; 163
 360:	b0 e0       	ldi	r27, 0x00	; 0
 362:	e5 eb       	ldi	r30, 0xB5	; 181
 364:	f1 e0       	ldi	r31, 0x01	; 1
 366:	0c 94 6c 11 	jmp	0x22d8	; 0x22d8 <__prologue_saves__>
 36a:	4c 01       	movw	r8, r24
 36c:	59 01       	movw	r10, r18
 36e:	c7 56       	subi	r28, 0x67	; 103
 370:	df 4f       	sbci	r29, 0xFF	; 255
 372:	48 83       	st	Y, r20
 374:	59 83       	std	Y+1, r21	; 0x01
 376:	6a 83       	std	Y+2, r22	; 0x02
 378:	c9 59       	subi	r28, 0x99	; 153
 37a:	d0 40       	sbci	r29, 0x00	; 0
 37c:	21 2c       	mov	r2, r1
 37e:	31 2c       	mov	r3, r1
 380:	6e 01       	movw	r12, r28
 382:	2b e8       	ldi	r18, 0x8B	; 139
 384:	c2 0e       	add	r12, r18
 386:	d1 1c       	adc	r13, r1
 388:	85 e2       	ldi	r24, 0x25	; 37
 38a:	78 2e       	mov	r7, r24
 38c:	26 01       	movw	r4, r12
 38e:	30 e8       	ldi	r19, 0x80	; 128
 390:	63 2e       	mov	r6, r19
 392:	ce 01       	movw	r24, r28
 394:	8d 56       	subi	r24, 0x6D	; 109
 396:	9f 4f       	sbci	r25, 0xFF	; 255
 398:	c4 56       	subi	r28, 0x64	; 100
 39a:	df 4f       	sbci	r29, 0xFF	; 255
 39c:	99 83       	std	Y+1, r25	; 0x01
 39e:	88 83       	st	Y, r24
 3a0:	cc 59       	subi	r28, 0x9C	; 156
 3a2:	d0 40       	sbci	r29, 0x00	; 0
 3a4:	9c 01       	movw	r18, r24
 3a6:	40 e8       	ldi	r20, 0x80	; 128
 3a8:	cf 55       	subi	r28, 0x5F	; 95
 3aa:	df 4f       	sbci	r29, 0xFF	; 255
 3ac:	28 83       	st	Y, r18
 3ae:	39 83       	std	Y+1, r19	; 0x01
 3b0:	4a 83       	std	Y+2, r20	; 0x02
 3b2:	c1 5a       	subi	r28, 0xA1	; 161
 3b4:	d0 40       	sbci	r29, 0x00	; 0
 3b6:	c7 56       	subi	r28, 0x67	; 103
 3b8:	df 4f       	sbci	r29, 0xFF	; 255
 3ba:	48 81       	ld	r20, Y
 3bc:	c9 59       	subi	r28, 0x99	; 153
 3be:	d0 40       	sbci	r29, 0x00	; 0
 3c0:	c6 56       	subi	r28, 0x66	; 102
 3c2:	df 4f       	sbci	r29, 0xFF	; 255
 3c4:	b8 81       	ld	r27, Y
 3c6:	ca 59       	subi	r28, 0x9A	; 154
 3c8:	d0 40       	sbci	r29, 0x00	; 0
 3ca:	c5 56       	subi	r28, 0x65	; 101
 3cc:	df 4f       	sbci	r29, 0xFF	; 255
 3ce:	78 81       	ld	r23, Y
 3d0:	cb 59       	subi	r28, 0x9B	; 155
 3d2:	d0 40       	sbci	r29, 0x00	; 0
 3d4:	e4 2f       	mov	r30, r20
 3d6:	fb 2f       	mov	r31, r27
 3d8:	57 2f       	mov	r21, r23
 3da:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
 3de:	66 23       	and	r22, r22
 3e0:	09 f4       	brne	.+2      	; 0x3e4 <__printf_core+0x86>
 3e2:	d0 c3       	rjmp	.+1952   	; 0xb84 <__LOCK_REGION_LENGTH__+0x784>
 3e4:	cf 57       	subi	r28, 0x7F	; 127
 3e6:	df 4f       	sbci	r29, 0xFF	; 255
 3e8:	19 82       	std	Y+1, r1	; 0x01
 3ea:	18 82       	st	Y, r1
 3ec:	c1 58       	subi	r28, 0x81	; 129
 3ee:	d0 40       	sbci	r29, 0x00	; 0
 3f0:	8f ef       	ldi	r24, 0xFF	; 255
 3f2:	9f ef       	ldi	r25, 0xFF	; 255
 3f4:	cd 57       	subi	r28, 0x7D	; 125
 3f6:	df 4f       	sbci	r29, 0xFF	; 255
 3f8:	99 83       	std	Y+1, r25	; 0x01
 3fa:	88 83       	st	Y, r24
 3fc:	c3 58       	subi	r28, 0x83	; 131
 3fe:	d0 40       	sbci	r29, 0x00	; 0
 400:	cb 57       	subi	r28, 0x7B	; 123
 402:	df 4f       	sbci	r29, 0xFF	; 255
 404:	19 82       	std	Y+1, r1	; 0x01
 406:	18 82       	st	Y, r1
 408:	c5 58       	subi	r28, 0x85	; 133
 40a:	d0 40       	sbci	r29, 0x00	; 0
 40c:	e1 e0       	ldi	r30, 0x01	; 1
 40e:	f0 e0       	ldi	r31, 0x00	; 0
 410:	ec 0f       	add	r30, r28
 412:	fd 1f       	adc	r31, r29
 414:	c9 57       	subi	r28, 0x79	; 121
 416:	df 4f       	sbci	r29, 0xFF	; 255
 418:	f9 83       	std	Y+1, r31	; 0x01
 41a:	e8 83       	st	Y, r30
 41c:	c7 58       	subi	r28, 0x87	; 135
 41e:	d0 40       	sbci	r29, 0x00	; 0
 420:	20 e8       	ldi	r18, 0x80	; 128
 422:	30 e0       	ldi	r19, 0x00	; 0
 424:	c7 57       	subi	r28, 0x77	; 119
 426:	df 4f       	sbci	r29, 0xFF	; 255
 428:	39 83       	std	Y+1, r19	; 0x01
 42a:	28 83       	st	Y, r18
 42c:	c9 58       	subi	r28, 0x89	; 137
 42e:	d0 40       	sbci	r29, 0x00	; 0
 430:	84 2f       	mov	r24, r20
 432:	9b 2f       	mov	r25, r27
 434:	a7 2f       	mov	r26, r23
 436:	e1 2c       	mov	r14, r1
 438:	f1 2c       	mov	r15, r1
 43a:	fc 01       	movw	r30, r24
 43c:	5a 2f       	mov	r21, r26
 43e:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
 442:	61 11       	cpse	r22, r1
 444:	1d c0       	rjmp	.+58     	; 0x480 <__LOCK_REGION_LENGTH__+0x80>
 446:	e1 14       	cp	r14, r1
 448:	f1 04       	cpc	r15, r1
 44a:	11 f1       	breq	.+68     	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
 44c:	97 01       	movw	r18, r14
 44e:	5b 2f       	mov	r21, r27
 450:	67 2f       	mov	r22, r23
 452:	c4 01       	movw	r24, r8
 454:	0e 94 5b 0f 	call	0x1eb6	; 0x1eb6 <__out>
 458:	c7 56       	subi	r28, 0x67	; 103
 45a:	df 4f       	sbci	r29, 0xFF	; 255
 45c:	88 81       	ld	r24, Y
 45e:	99 81       	ldd	r25, Y+1	; 0x01
 460:	aa 81       	ldd	r26, Y+2	; 0x02
 462:	c9 59       	subi	r28, 0x99	; 153
 464:	d0 40       	sbci	r29, 0x00	; 0
 466:	8e 0d       	add	r24, r14
 468:	9f 1d       	adc	r25, r15
 46a:	a1 1d       	adc	r26, r1
 46c:	f7 fc       	sbrc	r15, 7
 46e:	aa 95       	dec	r26
 470:	c7 56       	subi	r28, 0x67	; 103
 472:	df 4f       	sbci	r29, 0xFF	; 255
 474:	88 83       	st	Y, r24
 476:	99 83       	std	Y+1, r25	; 0x01
 478:	aa 83       	std	Y+2, r26	; 0x02
 47a:	c9 59       	subi	r28, 0x99	; 153
 47c:	d0 40       	sbci	r29, 0x00	; 0
 47e:	08 c0       	rjmp	.+16     	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
 480:	01 96       	adiw	r24, 0x01	; 1
 482:	a1 1d       	adc	r26, r1
 484:	65 32       	cpi	r22, 0x25	; 37
 486:	f9 f2       	breq	.-66     	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
 488:	3f ef       	ldi	r19, 0xFF	; 255
 48a:	e3 1a       	sub	r14, r19
 48c:	f3 0a       	sbc	r15, r19
 48e:	d5 cf       	rjmp	.-86     	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
 490:	c7 56       	subi	r28, 0x67	; 103
 492:	df 4f       	sbci	r29, 0xFF	; 255
 494:	88 81       	ld	r24, Y
 496:	99 81       	ldd	r25, Y+1	; 0x01
 498:	aa 81       	ldd	r26, Y+2	; 0x02
 49a:	c9 59       	subi	r28, 0x99	; 153
 49c:	d0 40       	sbci	r29, 0x00	; 0
 49e:	fc 01       	movw	r30, r24
 4a0:	5a 2f       	mov	r21, r26
 4a2:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
 4a6:	65 32       	cpi	r22, 0x25	; 37
 4a8:	09 f0       	breq	.+2      	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
 4aa:	5a c3       	rjmp	.+1716   	; 0xb60 <__LOCK_REGION_LENGTH__+0x760>
 4ac:	9c 01       	movw	r18, r24
 4ae:	4a 2f       	mov	r20, r26
 4b0:	2f 5f       	subi	r18, 0xFF	; 255
 4b2:	3f 4f       	sbci	r19, 0xFF	; 255
 4b4:	4f 4f       	sbci	r20, 0xFF	; 255
 4b6:	c2 56       	subi	r28, 0x62	; 98
 4b8:	df 4f       	sbci	r29, 0xFF	; 255
 4ba:	28 83       	st	Y, r18
 4bc:	39 83       	std	Y+1, r19	; 0x01
 4be:	4a 83       	std	Y+2, r20	; 0x02
 4c0:	ce 59       	subi	r28, 0x9E	; 158
 4c2:	d0 40       	sbci	r29, 0x00	; 0
 4c4:	c7 56       	subi	r28, 0x67	; 103
 4c6:	df 4f       	sbci	r29, 0xFF	; 255
 4c8:	28 83       	st	Y, r18
 4ca:	39 83       	std	Y+1, r19	; 0x01
 4cc:	4a 83       	std	Y+2, r20	; 0x02
 4ce:	c9 59       	subi	r28, 0x99	; 153
 4d0:	d0 40       	sbci	r29, 0x00	; 0
 4d2:	c7 56       	subi	r28, 0x67	; 103
 4d4:	df 4f       	sbci	r29, 0xFF	; 255
 4d6:	88 81       	ld	r24, Y
 4d8:	99 81       	ldd	r25, Y+1	; 0x01
 4da:	aa 81       	ldd	r26, Y+2	; 0x02
 4dc:	c9 59       	subi	r28, 0x99	; 153
 4de:	d0 40       	sbci	r29, 0x00	; 0
 4e0:	fc 01       	movw	r30, r24
 4e2:	5a 2f       	mov	r21, r26
 4e4:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
 4e8:	6b 32       	cpi	r22, 0x2B	; 43
 4ea:	41 f4       	brne	.+16     	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
 4ec:	cf 57       	subi	r28, 0x7F	; 127
 4ee:	df 4f       	sbci	r29, 0xFF	; 255
 4f0:	28 81       	ld	r18, Y
 4f2:	39 81       	ldd	r19, Y+1	; 0x01
 4f4:	c1 58       	subi	r28, 0x81	; 129
 4f6:	d0 40       	sbci	r29, 0x00	; 0
 4f8:	24 60       	ori	r18, 0x04	; 4
 4fa:	0b c0       	rjmp	.+22     	; 0x512 <__LOCK_REGION_LENGTH__+0x112>
 4fc:	6c 32       	cpi	r22, 0x2C	; 44
 4fe:	cc f0       	brlt	.+50     	; 0x532 <__LOCK_REGION_LENGTH__+0x132>
 500:	6d 32       	cpi	r22, 0x2D	; 45
 502:	59 f5       	brne	.+86     	; 0x55a <__LOCK_REGION_LENGTH__+0x15a>
 504:	cf 57       	subi	r28, 0x7F	; 127
 506:	df 4f       	sbci	r29, 0xFF	; 255
 508:	28 81       	ld	r18, Y
 50a:	39 81       	ldd	r19, Y+1	; 0x01
 50c:	c1 58       	subi	r28, 0x81	; 129
 50e:	d0 40       	sbci	r29, 0x00	; 0
 510:	21 60       	ori	r18, 0x01	; 1
 512:	cf 57       	subi	r28, 0x7F	; 127
 514:	df 4f       	sbci	r29, 0xFF	; 255
 516:	39 83       	std	Y+1, r19	; 0x01
 518:	28 83       	st	Y, r18
 51a:	c1 58       	subi	r28, 0x81	; 129
 51c:	d0 40       	sbci	r29, 0x00	; 0
 51e:	01 96       	adiw	r24, 0x01	; 1
 520:	a1 1d       	adc	r26, r1
 522:	c7 56       	subi	r28, 0x67	; 103
 524:	df 4f       	sbci	r29, 0xFF	; 255
 526:	88 83       	st	Y, r24
 528:	99 83       	std	Y+1, r25	; 0x01
 52a:	aa 83       	std	Y+2, r26	; 0x02
 52c:	c9 59       	subi	r28, 0x99	; 153
 52e:	d0 40       	sbci	r29, 0x00	; 0
 530:	d0 cf       	rjmp	.-96     	; 0x4d2 <__LOCK_REGION_LENGTH__+0xd2>
 532:	60 32       	cpi	r22, 0x20	; 32
 534:	41 f4       	brne	.+16     	; 0x546 <__LOCK_REGION_LENGTH__+0x146>
 536:	cf 57       	subi	r28, 0x7F	; 127
 538:	df 4f       	sbci	r29, 0xFF	; 255
 53a:	28 81       	ld	r18, Y
 53c:	39 81       	ldd	r19, Y+1	; 0x01
 53e:	c1 58       	subi	r28, 0x81	; 129
 540:	d0 40       	sbci	r29, 0x00	; 0
 542:	28 60       	ori	r18, 0x08	; 8
 544:	e6 cf       	rjmp	.-52     	; 0x512 <__LOCK_REGION_LENGTH__+0x112>
 546:	63 32       	cpi	r22, 0x23	; 35
 548:	91 f4       	brne	.+36     	; 0x56e <__LOCK_REGION_LENGTH__+0x16e>
 54a:	cf 57       	subi	r28, 0x7F	; 127
 54c:	df 4f       	sbci	r29, 0xFF	; 255
 54e:	28 81       	ld	r18, Y
 550:	39 81       	ldd	r19, Y+1	; 0x01
 552:	c1 58       	subi	r28, 0x81	; 129
 554:	d0 40       	sbci	r29, 0x00	; 0
 556:	20 61       	ori	r18, 0x10	; 16
 558:	dc cf       	rjmp	.-72     	; 0x512 <__LOCK_REGION_LENGTH__+0x112>
 55a:	60 33       	cpi	r22, 0x30	; 48
 55c:	41 f4       	brne	.+16     	; 0x56e <__LOCK_REGION_LENGTH__+0x16e>
 55e:	cf 57       	subi	r28, 0x7F	; 127
 560:	df 4f       	sbci	r29, 0xFF	; 255
 562:	28 81       	ld	r18, Y
 564:	39 81       	ldd	r19, Y+1	; 0x01
 566:	c1 58       	subi	r28, 0x81	; 129
 568:	d0 40       	sbci	r29, 0x00	; 0
 56a:	22 60       	ori	r18, 0x02	; 2
 56c:	d2 cf       	rjmp	.-92     	; 0x512 <__LOCK_REGION_LENGTH__+0x112>
 56e:	6a 32       	cpi	r22, 0x2A	; 42
 570:	99 f5       	brne	.+102    	; 0x5d8 <__LOCK_REGION_LENGTH__+0x1d8>
 572:	01 96       	adiw	r24, 0x01	; 1
 574:	a1 1d       	adc	r26, r1
 576:	c7 56       	subi	r28, 0x67	; 103
 578:	df 4f       	sbci	r29, 0xFF	; 255
 57a:	88 83       	st	Y, r24
 57c:	99 83       	std	Y+1, r25	; 0x01
 57e:	aa 83       	std	Y+2, r26	; 0x02
 580:	c9 59       	subi	r28, 0x99	; 153
 582:	d0 40       	sbci	r29, 0x00	; 0
 584:	d5 01       	movw	r26, r10
 586:	ed 91       	ld	r30, X+
 588:	fc 91       	ld	r31, X
 58a:	11 97       	sbiw	r26, 0x01	; 1
 58c:	cf 01       	movw	r24, r30
 58e:	02 96       	adiw	r24, 0x02	; 2
 590:	8d 93       	st	X+, r24
 592:	9c 93       	st	X, r25
 594:	80 81       	ld	r24, Z
 596:	91 81       	ldd	r25, Z+1	; 0x01
 598:	cb 57       	subi	r28, 0x7B	; 123
 59a:	df 4f       	sbci	r29, 0xFF	; 255
 59c:	99 83       	std	Y+1, r25	; 0x01
 59e:	88 83       	st	Y, r24
 5a0:	c5 58       	subi	r28, 0x85	; 133
 5a2:	d0 40       	sbci	r29, 0x00	; 0
 5a4:	97 ff       	sbrs	r25, 7
 5a6:	3f c0       	rjmp	.+126    	; 0x626 <__LOCK_REGION_LENGTH__+0x226>
 5a8:	cf 57       	subi	r28, 0x7F	; 127
 5aa:	df 4f       	sbci	r29, 0xFF	; 255
 5ac:	28 81       	ld	r18, Y
 5ae:	39 81       	ldd	r19, Y+1	; 0x01
 5b0:	c1 58       	subi	r28, 0x81	; 129
 5b2:	d0 40       	sbci	r29, 0x00	; 0
 5b4:	b1 e0       	ldi	r27, 0x01	; 1
 5b6:	2b 27       	eor	r18, r27
 5b8:	cf 57       	subi	r28, 0x7F	; 127
 5ba:	df 4f       	sbci	r29, 0xFF	; 255
 5bc:	39 83       	std	Y+1, r19	; 0x01
 5be:	28 83       	st	Y, r18
 5c0:	c1 58       	subi	r28, 0x81	; 129
 5c2:	d0 40       	sbci	r29, 0x00	; 0
 5c4:	91 95       	neg	r25
 5c6:	81 95       	neg	r24
 5c8:	91 09       	sbc	r25, r1
 5ca:	cb 57       	subi	r28, 0x7B	; 123
 5cc:	df 4f       	sbci	r29, 0xFF	; 255
 5ce:	99 83       	std	Y+1, r25	; 0x01
 5d0:	88 83       	st	Y, r24
 5d2:	c5 58       	subi	r28, 0x85	; 133
 5d4:	d0 40       	sbci	r29, 0x00	; 0
 5d6:	27 c0       	rjmp	.+78     	; 0x626 <__LOCK_REGION_LENGTH__+0x226>
 5d8:	bc 01       	movw	r22, r24
 5da:	8a 2f       	mov	r24, r26
 5dc:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <atoi>
 5e0:	cb 57       	subi	r28, 0x7B	; 123
 5e2:	df 4f       	sbci	r29, 0xFF	; 255
 5e4:	99 83       	std	Y+1, r25	; 0x01
 5e6:	88 83       	st	Y, r24
 5e8:	c5 58       	subi	r28, 0x85	; 133
 5ea:	d0 40       	sbci	r29, 0x00	; 0
 5ec:	c7 56       	subi	r28, 0x67	; 103
 5ee:	df 4f       	sbci	r29, 0xFF	; 255
 5f0:	88 81       	ld	r24, Y
 5f2:	99 81       	ldd	r25, Y+1	; 0x01
 5f4:	aa 81       	ldd	r26, Y+2	; 0x02
 5f6:	c9 59       	subi	r28, 0x99	; 153
 5f8:	d0 40       	sbci	r29, 0x00	; 0
 5fa:	fc 01       	movw	r30, r24
 5fc:	5a 2f       	mov	r21, r26
 5fe:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
 602:	06 2e       	mov	r0, r22
 604:	00 0c       	add	r0, r0
 606:	77 0b       	sbc	r23, r23
 608:	60 53       	subi	r22, 0x30	; 48
 60a:	71 09       	sbc	r23, r1
 60c:	6a 30       	cpi	r22, 0x0A	; 10
 60e:	71 05       	cpc	r23, r1
 610:	50 f4       	brcc	.+20     	; 0x626 <__LOCK_REGION_LENGTH__+0x226>
 612:	01 96       	adiw	r24, 0x01	; 1
 614:	a1 1d       	adc	r26, r1
 616:	c7 56       	subi	r28, 0x67	; 103
 618:	df 4f       	sbci	r29, 0xFF	; 255
 61a:	88 83       	st	Y, r24
 61c:	99 83       	std	Y+1, r25	; 0x01
 61e:	aa 83       	std	Y+2, r26	; 0x02
 620:	c9 59       	subi	r28, 0x99	; 153
 622:	d0 40       	sbci	r29, 0x00	; 0
 624:	e3 cf       	rjmp	.-58     	; 0x5ec <__LOCK_REGION_LENGTH__+0x1ec>
 626:	cf 57       	subi	r28, 0x7F	; 127
 628:	df 4f       	sbci	r29, 0xFF	; 255
 62a:	88 81       	ld	r24, Y
 62c:	99 81       	ldd	r25, Y+1	; 0x01
 62e:	c1 58       	subi	r28, 0x81	; 129
 630:	d0 40       	sbci	r29, 0x00	; 0
 632:	80 ff       	sbrs	r24, 0
 634:	07 c0       	rjmp	.+14     	; 0x644 <__LOCK_REGION_LENGTH__+0x244>
 636:	8d 7f       	andi	r24, 0xFD	; 253
 638:	cf 57       	subi	r28, 0x7F	; 127
 63a:	df 4f       	sbci	r29, 0xFF	; 255
 63c:	99 83       	std	Y+1, r25	; 0x01
 63e:	88 83       	st	Y, r24
 640:	c1 58       	subi	r28, 0x81	; 129
 642:	d0 40       	sbci	r29, 0x00	; 0
 644:	c7 56       	subi	r28, 0x67	; 103
 646:	df 4f       	sbci	r29, 0xFF	; 255
 648:	88 81       	ld	r24, Y
 64a:	99 81       	ldd	r25, Y+1	; 0x01
 64c:	aa 81       	ldd	r26, Y+2	; 0x02
 64e:	c9 59       	subi	r28, 0x99	; 153
 650:	d0 40       	sbci	r29, 0x00	; 0
 652:	fc 01       	movw	r30, r24
 654:	5a 2f       	mov	r21, r26
 656:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
 65a:	6e 32       	cpi	r22, 0x2E	; 46
 65c:	09 f0       	breq	.+2      	; 0x660 <__LOCK_REGION_LENGTH__+0x260>
 65e:	59 c0       	rjmp	.+178    	; 0x712 <__LOCK_REGION_LENGTH__+0x312>
 660:	cd 57       	subi	r28, 0x7D	; 125
 662:	df 4f       	sbci	r29, 0xFF	; 255
 664:	19 82       	std	Y+1, r1	; 0x01
 666:	18 82       	st	Y, r1
 668:	c3 58       	subi	r28, 0x83	; 131
 66a:	d0 40       	sbci	r29, 0x00	; 0
 66c:	9c 01       	movw	r18, r24
 66e:	4a 2f       	mov	r20, r26
 670:	2f 5f       	subi	r18, 0xFF	; 255
 672:	3f 4f       	sbci	r19, 0xFF	; 255
 674:	4f 4f       	sbci	r20, 0xFF	; 255
 676:	c7 56       	subi	r28, 0x67	; 103
 678:	df 4f       	sbci	r29, 0xFF	; 255
 67a:	28 83       	st	Y, r18
 67c:	39 83       	std	Y+1, r19	; 0x01
 67e:	4a 83       	std	Y+2, r20	; 0x02
 680:	c9 59       	subi	r28, 0x99	; 153
 682:	d0 40       	sbci	r29, 0x00	; 0
 684:	f9 01       	movw	r30, r18
 686:	54 2f       	mov	r21, r20
 688:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
 68c:	6a 32       	cpi	r22, 0x2A	; 42
 68e:	d1 f4       	brne	.+52     	; 0x6c4 <__LOCK_REGION_LENGTH__+0x2c4>
 690:	02 96       	adiw	r24, 0x02	; 2
 692:	a1 1d       	adc	r26, r1
 694:	c7 56       	subi	r28, 0x67	; 103
 696:	df 4f       	sbci	r29, 0xFF	; 255
 698:	88 83       	st	Y, r24
 69a:	99 83       	std	Y+1, r25	; 0x01
 69c:	aa 83       	std	Y+2, r26	; 0x02
 69e:	c9 59       	subi	r28, 0x99	; 153
 6a0:	d0 40       	sbci	r29, 0x00	; 0
 6a2:	d5 01       	movw	r26, r10
 6a4:	ed 91       	ld	r30, X+
 6a6:	fc 91       	ld	r31, X
 6a8:	11 97       	sbiw	r26, 0x01	; 1
 6aa:	cf 01       	movw	r24, r30
 6ac:	02 96       	adiw	r24, 0x02	; 2
 6ae:	8d 93       	st	X+, r24
 6b0:	9c 93       	st	X, r25
 6b2:	80 81       	ld	r24, Z
 6b4:	91 81       	ldd	r25, Z+1	; 0x01
 6b6:	cd 57       	subi	r28, 0x7D	; 125
 6b8:	df 4f       	sbci	r29, 0xFF	; 255
 6ba:	99 83       	std	Y+1, r25	; 0x01
 6bc:	88 83       	st	Y, r24
 6be:	c3 58       	subi	r28, 0x83	; 131
 6c0:	d0 40       	sbci	r29, 0x00	; 0
 6c2:	27 c0       	rjmp	.+78     	; 0x712 <__LOCK_REGION_LENGTH__+0x312>
 6c4:	84 2f       	mov	r24, r20
 6c6:	b9 01       	movw	r22, r18
 6c8:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <atoi>
 6cc:	cd 57       	subi	r28, 0x7D	; 125
 6ce:	df 4f       	sbci	r29, 0xFF	; 255
 6d0:	99 83       	std	Y+1, r25	; 0x01
 6d2:	88 83       	st	Y, r24
 6d4:	c3 58       	subi	r28, 0x83	; 131
 6d6:	d0 40       	sbci	r29, 0x00	; 0
 6d8:	c7 56       	subi	r28, 0x67	; 103
 6da:	df 4f       	sbci	r29, 0xFF	; 255
 6dc:	88 81       	ld	r24, Y
 6de:	99 81       	ldd	r25, Y+1	; 0x01
 6e0:	aa 81       	ldd	r26, Y+2	; 0x02
 6e2:	c9 59       	subi	r28, 0x99	; 153
 6e4:	d0 40       	sbci	r29, 0x00	; 0
 6e6:	fc 01       	movw	r30, r24
 6e8:	5a 2f       	mov	r21, r26
 6ea:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
 6ee:	06 2e       	mov	r0, r22
 6f0:	00 0c       	add	r0, r0
 6f2:	77 0b       	sbc	r23, r23
 6f4:	60 53       	subi	r22, 0x30	; 48
 6f6:	71 09       	sbc	r23, r1
 6f8:	6a 30       	cpi	r22, 0x0A	; 10
 6fa:	71 05       	cpc	r23, r1
 6fc:	50 f4       	brcc	.+20     	; 0x712 <__LOCK_REGION_LENGTH__+0x312>
 6fe:	01 96       	adiw	r24, 0x01	; 1
 700:	a1 1d       	adc	r26, r1
 702:	c7 56       	subi	r28, 0x67	; 103
 704:	df 4f       	sbci	r29, 0xFF	; 255
 706:	88 83       	st	Y, r24
 708:	99 83       	std	Y+1, r25	; 0x01
 70a:	aa 83       	std	Y+2, r26	; 0x02
 70c:	c9 59       	subi	r28, 0x99	; 153
 70e:	d0 40       	sbci	r29, 0x00	; 0
 710:	e3 cf       	rjmp	.-58     	; 0x6d8 <__LOCK_REGION_LENGTH__+0x2d8>
 712:	ce 01       	movw	r24, r28
 714:	87 56       	subi	r24, 0x67	; 103
 716:	9f 4f       	sbci	r25, 0xFF	; 255
 718:	0e 94 0b 0c 	call	0x1816	; 0x1816 <__fmt_state>
 71c:	18 2f       	mov	r17, r24
 71e:	c7 56       	subi	r28, 0x67	; 103
 720:	df 4f       	sbci	r29, 0xFF	; 255
 722:	98 81       	ld	r25, Y
 724:	c9 59       	subi	r28, 0x99	; 153
 726:	d0 40       	sbci	r29, 0x00	; 0
 728:	c6 56       	subi	r28, 0x66	; 102
 72a:	df 4f       	sbci	r29, 0xFF	; 255
 72c:	88 81       	ld	r24, Y
 72e:	ca 59       	subi	r28, 0x9A	; 154
 730:	d0 40       	sbci	r29, 0x00	; 0
 732:	c5 56       	subi	r28, 0x65	; 101
 734:	df 4f       	sbci	r29, 0xFF	; 255
 736:	58 81       	ld	r21, Y
 738:	cb 59       	subi	r28, 0x9B	; 155
 73a:	d0 40       	sbci	r29, 0x00	; 0
 73c:	e9 2f       	mov	r30, r25
 73e:	f8 2f       	mov	r31, r24
 740:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
 744:	86 2f       	mov	r24, r22
 746:	66 0f       	add	r22, r22
 748:	99 0b       	sbc	r25, r25
 74a:	0e 94 c5 12 	call	0x258a	; 0x258a <tolower>
 74e:	89 36       	cpi	r24, 0x69	; 105
 750:	91 05       	cpc	r25, r1
 752:	09 f4       	brne	.+2      	; 0x756 <__LOCK_REGION_LENGTH__+0x356>
 754:	5b c0       	rjmp	.+182    	; 0x80c <__LOCK_REGION_LENGTH__+0x40c>
 756:	b4 f4       	brge	.+44     	; 0x784 <__LOCK_REGION_LENGTH__+0x384>
 758:	83 36       	cpi	r24, 0x63	; 99
 75a:	91 05       	cpc	r25, r1
 75c:	09 f4       	brne	.+2      	; 0x760 <__LOCK_REGION_LENGTH__+0x360>
 75e:	69 c1       	rjmp	.+722    	; 0xa32 <__LOCK_REGION_LENGTH__+0x632>
 760:	44 f4       	brge	.+16     	; 0x772 <__LOCK_REGION_LENGTH__+0x372>
 762:	85 32       	cpi	r24, 0x25	; 37
 764:	91 05       	cpc	r25, r1
 766:	09 f4       	brne	.+2      	; 0x76a <__LOCK_REGION_LENGTH__+0x36a>
 768:	a4 c1       	rjmp	.+840    	; 0xab2 <__LOCK_REGION_LENGTH__+0x6b2>
 76a:	81 36       	cpi	r24, 0x61	; 97
 76c:	91 05       	cpc	r25, r1
 76e:	29 f1       	breq	.+74     	; 0x7ba <__LOCK_REGION_LENGTH__+0x3ba>
 770:	b6 c1       	rjmp	.+876    	; 0xade <__LOCK_REGION_LENGTH__+0x6de>
 772:	84 36       	cpi	r24, 0x64	; 100
 774:	91 05       	cpc	r25, r1
 776:	09 f4       	brne	.+2      	; 0x77a <__LOCK_REGION_LENGTH__+0x37a>
 778:	49 c0       	rjmp	.+146    	; 0x80c <__LOCK_REGION_LENGTH__+0x40c>
 77a:	88 36       	cpi	r24, 0x68	; 104
 77c:	91 05       	cpc	r25, r1
 77e:	0c f4       	brge	.+2      	; 0x782 <__LOCK_REGION_LENGTH__+0x382>
 780:	2f c1       	rjmp	.+606    	; 0x9e0 <__LOCK_REGION_LENGTH__+0x5e0>
 782:	ad c1       	rjmp	.+858    	; 0xade <__LOCK_REGION_LENGTH__+0x6de>
 784:	80 37       	cpi	r24, 0x70	; 112
 786:	91 05       	cpc	r25, r1
 788:	09 f4       	brne	.+2      	; 0x78c <__LOCK_REGION_LENGTH__+0x38c>
 78a:	cd c0       	rjmp	.+410    	; 0x926 <__LOCK_REGION_LENGTH__+0x526>
 78c:	4c f4       	brge	.+18     	; 0x7a0 <__LOCK_REGION_LENGTH__+0x3a0>
 78e:	8e 36       	cpi	r24, 0x6E	; 110
 790:	91 05       	cpc	r25, r1
 792:	09 f4       	brne	.+2      	; 0x796 <__LOCK_REGION_LENGTH__+0x396>
 794:	1b c1       	rjmp	.+566    	; 0x9cc <__LOCK_REGION_LENGTH__+0x5cc>
 796:	8f 36       	cpi	r24, 0x6F	; 111
 798:	91 05       	cpc	r25, r1
 79a:	09 f4       	brne	.+2      	; 0x79e <__LOCK_REGION_LENGTH__+0x39e>
 79c:	7d c0       	rjmp	.+250    	; 0x898 <__LOCK_REGION_LENGTH__+0x498>
 79e:	9f c1       	rjmp	.+830    	; 0xade <__LOCK_REGION_LENGTH__+0x6de>
 7a0:	85 37       	cpi	r24, 0x75	; 117
 7a2:	91 05       	cpc	r25, r1
 7a4:	09 f4       	brne	.+2      	; 0x7a8 <__LOCK_REGION_LENGTH__+0x3a8>
 7a6:	55 c0       	rjmp	.+170    	; 0x852 <__LOCK_REGION_LENGTH__+0x452>
 7a8:	88 37       	cpi	r24, 0x78	; 120
 7aa:	91 05       	cpc	r25, r1
 7ac:	09 f4       	brne	.+2      	; 0x7b0 <__LOCK_REGION_LENGTH__+0x3b0>
 7ae:	97 c0       	rjmp	.+302    	; 0x8de <__LOCK_REGION_LENGTH__+0x4de>
 7b0:	83 37       	cpi	r24, 0x73	; 115
 7b2:	91 05       	cpc	r25, r1
 7b4:	09 f0       	breq	.+2      	; 0x7b8 <__LOCK_REGION_LENGTH__+0x3b8>
 7b6:	93 c1       	rjmp	.+806    	; 0xade <__LOCK_REGION_LENGTH__+0x6de>
 7b8:	5b c1       	rjmp	.+694    	; 0xa70 <__LOCK_REGION_LENGTH__+0x670>
 7ba:	61 2f       	mov	r22, r17
 7bc:	70 e0       	ldi	r23, 0x00	; 0
 7be:	a5 01       	movw	r20, r10
 7c0:	c6 01       	movw	r24, r12
 7c2:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <__pop_float>
 7c6:	89 2b       	or	r24, r25
 7c8:	09 f4       	brne	.+2      	; 0x7cc <__LOCK_REGION_LENGTH__+0x3cc>
 7ca:	ba c1       	rjmp	.+884    	; 0xb40 <__LOCK_REGION_LENGTH__+0x740>
 7cc:	c7 56       	subi	r28, 0x67	; 103
 7ce:	df 4f       	sbci	r29, 0xFF	; 255
 7d0:	88 81       	ld	r24, Y
 7d2:	99 81       	ldd	r25, Y+1	; 0x01
 7d4:	aa 81       	ldd	r26, Y+2	; 0x02
 7d6:	c9 59       	subi	r28, 0x99	; 153
 7d8:	d0 40       	sbci	r29, 0x00	; 0
 7da:	9c 01       	movw	r18, r24
 7dc:	4a 2f       	mov	r20, r26
 7de:	2f 5f       	subi	r18, 0xFF	; 255
 7e0:	3f 4f       	sbci	r19, 0xFF	; 255
 7e2:	4f 4f       	sbci	r20, 0xFF	; 255
 7e4:	c7 56       	subi	r28, 0x67	; 103
 7e6:	df 4f       	sbci	r29, 0xFF	; 255
 7e8:	28 83       	st	Y, r18
 7ea:	39 83       	std	Y+1, r19	; 0x01
 7ec:	4a 83       	std	Y+2, r20	; 0x02
 7ee:	c9 59       	subi	r28, 0x99	; 153
 7f0:	d0 40       	sbci	r29, 0x00	; 0
 7f2:	fc 01       	movw	r30, r24
 7f4:	5a 2f       	mov	r21, r26
 7f6:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
 7fa:	26 2f       	mov	r18, r22
 7fc:	a6 01       	movw	r20, r12
 7fe:	be 01       	movw	r22, r28
 800:	6f 57       	subi	r22, 0x7F	; 127
 802:	7f 4f       	sbci	r23, 0xFF	; 255
 804:	c4 01       	movw	r24, r8
 806:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <__fmt_a>
 80a:	97 c1       	rjmp	.+814    	; 0xb3a <__LOCK_REGION_LENGTH__+0x73a>
 80c:	61 2f       	mov	r22, r17
 80e:	70 e0       	ldi	r23, 0x00	; 0
 810:	95 01       	movw	r18, r10
 812:	41 e0       	ldi	r20, 0x01	; 1
 814:	50 e0       	ldi	r21, 0x00	; 0
 816:	c6 01       	movw	r24, r12
 818:	0e 94 93 08 	call	0x1126	; 0x1126 <__pop_int>
 81c:	89 2b       	or	r24, r25
 81e:	09 f4       	brne	.+2      	; 0x822 <__LOCK_REGION_LENGTH__+0x422>
 820:	8f c1       	rjmp	.+798    	; 0xb40 <__LOCK_REGION_LENGTH__+0x740>
 822:	c7 56       	subi	r28, 0x67	; 103
 824:	df 4f       	sbci	r29, 0xFF	; 255
 826:	88 81       	ld	r24, Y
 828:	99 81       	ldd	r25, Y+1	; 0x01
 82a:	aa 81       	ldd	r26, Y+2	; 0x02
 82c:	c9 59       	subi	r28, 0x99	; 153
 82e:	d0 40       	sbci	r29, 0x00	; 0
 830:	01 96       	adiw	r24, 0x01	; 1
 832:	a1 1d       	adc	r26, r1
 834:	c7 56       	subi	r28, 0x67	; 103
 836:	df 4f       	sbci	r29, 0xFF	; 255
 838:	88 83       	st	Y, r24
 83a:	99 83       	std	Y+1, r25	; 0x01
 83c:	aa 83       	std	Y+2, r26	; 0x02
 83e:	c9 59       	subi	r28, 0x99	; 153
 840:	d0 40       	sbci	r29, 0x00	; 0
 842:	a6 01       	movw	r20, r12
 844:	be 01       	movw	r22, r28
 846:	6f 57       	subi	r22, 0x7F	; 127
 848:	7f 4f       	sbci	r23, 0xFF	; 255
 84a:	c4 01       	movw	r24, r8
 84c:	0e 94 d4 07 	call	0xfa8	; 0xfa8 <__fmt_d>
 850:	74 c1       	rjmp	.+744    	; 0xb3a <__LOCK_REGION_LENGTH__+0x73a>
 852:	61 2f       	mov	r22, r17
 854:	70 e0       	ldi	r23, 0x00	; 0
 856:	95 01       	movw	r18, r10
 858:	40 e0       	ldi	r20, 0x00	; 0
 85a:	50 e0       	ldi	r21, 0x00	; 0
 85c:	c6 01       	movw	r24, r12
 85e:	0e 94 93 08 	call	0x1126	; 0x1126 <__pop_int>
 862:	89 2b       	or	r24, r25
 864:	09 f4       	brne	.+2      	; 0x868 <__LOCK_REGION_LENGTH__+0x468>
 866:	6c c1       	rjmp	.+728    	; 0xb40 <__LOCK_REGION_LENGTH__+0x740>
 868:	c7 56       	subi	r28, 0x67	; 103
 86a:	df 4f       	sbci	r29, 0xFF	; 255
 86c:	88 81       	ld	r24, Y
 86e:	99 81       	ldd	r25, Y+1	; 0x01
 870:	aa 81       	ldd	r26, Y+2	; 0x02
 872:	c9 59       	subi	r28, 0x99	; 153
 874:	d0 40       	sbci	r29, 0x00	; 0
 876:	01 96       	adiw	r24, 0x01	; 1
 878:	a1 1d       	adc	r26, r1
 87a:	c7 56       	subi	r28, 0x67	; 103
 87c:	df 4f       	sbci	r29, 0xFF	; 255
 87e:	88 83       	st	Y, r24
 880:	99 83       	std	Y+1, r25	; 0x01
 882:	aa 83       	std	Y+2, r26	; 0x02
 884:	c9 59       	subi	r28, 0x99	; 153
 886:	d0 40       	sbci	r29, 0x00	; 0
 888:	a6 01       	movw	r20, r12
 88a:	be 01       	movw	r22, r28
 88c:	6f 57       	subi	r22, 0x7F	; 127
 88e:	7f 4f       	sbci	r23, 0xFF	; 255
 890:	c4 01       	movw	r24, r8
 892:	0e 94 b3 0b 	call	0x1766	; 0x1766 <__fmt_u>
 896:	51 c1       	rjmp	.+674    	; 0xb3a <__LOCK_REGION_LENGTH__+0x73a>
 898:	61 2f       	mov	r22, r17
 89a:	70 e0       	ldi	r23, 0x00	; 0
 89c:	95 01       	movw	r18, r10
 89e:	40 e0       	ldi	r20, 0x00	; 0
 8a0:	50 e0       	ldi	r21, 0x00	; 0
 8a2:	c6 01       	movw	r24, r12
 8a4:	0e 94 93 08 	call	0x1126	; 0x1126 <__pop_int>
 8a8:	89 2b       	or	r24, r25
 8aa:	09 f4       	brne	.+2      	; 0x8ae <__LOCK_REGION_LENGTH__+0x4ae>
 8ac:	49 c1       	rjmp	.+658    	; 0xb40 <__LOCK_REGION_LENGTH__+0x740>
 8ae:	c7 56       	subi	r28, 0x67	; 103
 8b0:	df 4f       	sbci	r29, 0xFF	; 255
 8b2:	88 81       	ld	r24, Y
 8b4:	99 81       	ldd	r25, Y+1	; 0x01
 8b6:	aa 81       	ldd	r26, Y+2	; 0x02
 8b8:	c9 59       	subi	r28, 0x99	; 153
 8ba:	d0 40       	sbci	r29, 0x00	; 0
 8bc:	01 96       	adiw	r24, 0x01	; 1
 8be:	a1 1d       	adc	r26, r1
 8c0:	c7 56       	subi	r28, 0x67	; 103
 8c2:	df 4f       	sbci	r29, 0xFF	; 255
 8c4:	88 83       	st	Y, r24
 8c6:	99 83       	std	Y+1, r25	; 0x01
 8c8:	aa 83       	std	Y+2, r26	; 0x02
 8ca:	c9 59       	subi	r28, 0x99	; 153
 8cc:	d0 40       	sbci	r29, 0x00	; 0
 8ce:	a6 01       	movw	r20, r12
 8d0:	be 01       	movw	r22, r28
 8d2:	6f 57       	subi	r22, 0x7F	; 127
 8d4:	7f 4f       	sbci	r23, 0xFF	; 255
 8d6:	c4 01       	movw	r24, r8
 8d8:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <__fmt_o>
 8dc:	2e c1       	rjmp	.+604    	; 0xb3a <__LOCK_REGION_LENGTH__+0x73a>
 8de:	61 2f       	mov	r22, r17
 8e0:	70 e0       	ldi	r23, 0x00	; 0
 8e2:	95 01       	movw	r18, r10
 8e4:	40 e0       	ldi	r20, 0x00	; 0
 8e6:	50 e0       	ldi	r21, 0x00	; 0
 8e8:	c6 01       	movw	r24, r12
 8ea:	0e 94 93 08 	call	0x1126	; 0x1126 <__pop_int>
 8ee:	89 2b       	or	r24, r25
 8f0:	09 f4       	brne	.+2      	; 0x8f4 <__LOCK_REGION_LENGTH__+0x4f4>
 8f2:	26 c1       	rjmp	.+588    	; 0xb40 <__LOCK_REGION_LENGTH__+0x740>
 8f4:	c7 56       	subi	r28, 0x67	; 103
 8f6:	df 4f       	sbci	r29, 0xFF	; 255
 8f8:	88 81       	ld	r24, Y
 8fa:	99 81       	ldd	r25, Y+1	; 0x01
 8fc:	aa 81       	ldd	r26, Y+2	; 0x02
 8fe:	c9 59       	subi	r28, 0x99	; 153
 900:	d0 40       	sbci	r29, 0x00	; 0
 902:	9c 01       	movw	r18, r24
 904:	4a 2f       	mov	r20, r26
 906:	2f 5f       	subi	r18, 0xFF	; 255
 908:	3f 4f       	sbci	r19, 0xFF	; 255
 90a:	4f 4f       	sbci	r20, 0xFF	; 255
 90c:	c7 56       	subi	r28, 0x67	; 103
 90e:	df 4f       	sbci	r29, 0xFF	; 255
 910:	28 83       	st	Y, r18
 912:	39 83       	std	Y+1, r19	; 0x01
 914:	4a 83       	std	Y+2, r20	; 0x02
 916:	c9 59       	subi	r28, 0x99	; 153
 918:	d0 40       	sbci	r29, 0x00	; 0
 91a:	fc 01       	movw	r30, r24
 91c:	5a 2f       	mov	r21, r26
 91e:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
 922:	26 2f       	mov	r18, r22
 924:	4b c0       	rjmp	.+150    	; 0x9bc <__LOCK_REGION_LENGTH__+0x5bc>
 926:	95 01       	movw	r18, r10
 928:	40 e0       	ldi	r20, 0x00	; 0
 92a:	50 e0       	ldi	r21, 0x00	; 0
 92c:	60 ef       	ldi	r22, 0xF0	; 240
 92e:	70 e0       	ldi	r23, 0x00	; 0
 930:	c6 01       	movw	r24, r12
 932:	0e 94 93 08 	call	0x1126	; 0x1126 <__pop_int>
 936:	89 2b       	or	r24, r25
 938:	09 f4       	brne	.+2      	; 0x93c <__LOCK_REGION_LENGTH__+0x53c>
 93a:	02 c1       	rjmp	.+516    	; 0xb40 <__LOCK_REGION_LENGTH__+0x740>
 93c:	c7 56       	subi	r28, 0x67	; 103
 93e:	df 4f       	sbci	r29, 0xFF	; 255
 940:	88 81       	ld	r24, Y
 942:	99 81       	ldd	r25, Y+1	; 0x01
 944:	aa 81       	ldd	r26, Y+2	; 0x02
 946:	c9 59       	subi	r28, 0x99	; 153
 948:	d0 40       	sbci	r29, 0x00	; 0
 94a:	01 96       	adiw	r24, 0x01	; 1
 94c:	a1 1d       	adc	r26, r1
 94e:	c7 56       	subi	r28, 0x67	; 103
 950:	df 4f       	sbci	r29, 0xFF	; 255
 952:	88 83       	st	Y, r24
 954:	99 83       	std	Y+1, r25	; 0x01
 956:	aa 83       	std	Y+2, r26	; 0x02
 958:	c9 59       	subi	r28, 0x99	; 153
 95a:	d0 40       	sbci	r29, 0x00	; 0
 95c:	86 e0       	ldi	r24, 0x06	; 6
 95e:	28 e5       	ldi	r18, 0x58	; 88
 960:	33 e0       	ldi	r19, 0x03	; 3
 962:	40 e0       	ldi	r20, 0x00	; 0
 964:	f9 01       	movw	r30, r18
 966:	de 01       	movw	r26, r28
 968:	ad 56       	subi	r26, 0x6D	; 109
 96a:	bf 4f       	sbci	r27, 0xFF	; 255
 96c:	74 2f       	mov	r23, r20
 96e:	0e 94 77 12 	call	0x24ee	; 0x24ee <__movmemx_qi>
 972:	d6 01       	movw	r26, r12
 974:	2c 91       	ld	r18, X
 976:	11 96       	adiw	r26, 0x01	; 1
 978:	3c 91       	ld	r19, X
 97a:	11 97       	sbiw	r26, 0x01	; 1
 97c:	12 96       	adiw	r26, 0x02	; 2
 97e:	4c 91       	ld	r20, X
 980:	12 97       	sbiw	r26, 0x02	; 2
 982:	13 96       	adiw	r26, 0x03	; 3
 984:	5c 91       	ld	r21, X
 986:	13 97       	sbiw	r26, 0x03	; 3
 988:	14 96       	adiw	r26, 0x04	; 4
 98a:	6c 91       	ld	r22, X
 98c:	14 97       	sbiw	r26, 0x04	; 4
 98e:	15 96       	adiw	r26, 0x05	; 5
 990:	7c 91       	ld	r23, X
 992:	15 97       	sbiw	r26, 0x05	; 5
 994:	16 96       	adiw	r26, 0x06	; 6
 996:	8c 91       	ld	r24, X
 998:	16 97       	sbiw	r26, 0x06	; 6
 99a:	17 96       	adiw	r26, 0x07	; 7
 99c:	9c 91       	ld	r25, X
 99e:	a0 e0       	ldi	r26, 0x00	; 0
 9a0:	0e 94 91 12 	call	0x2522	; 0x2522 <__cmpdi2_s8>
 9a4:	51 f4       	brne	.+20     	; 0x9ba <__LOCK_REGION_LENGTH__+0x5ba>
 9a6:	00 e0       	ldi	r16, 0x00	; 0
 9a8:	10 e0       	ldi	r17, 0x00	; 0
 9aa:	cf 55       	subi	r28, 0x5F	; 95
 9ac:	df 4f       	sbci	r29, 0xFF	; 255
 9ae:	28 81       	ld	r18, Y
 9b0:	39 81       	ldd	r19, Y+1	; 0x01
 9b2:	4a 81       	ldd	r20, Y+2	; 0x02
 9b4:	c1 5a       	subi	r28, 0xA1	; 161
 9b6:	d0 40       	sbci	r29, 0x00	; 0
 9b8:	ba c0       	rjmp	.+372    	; 0xb2e <__LOCK_REGION_LENGTH__+0x72e>
 9ba:	28 e7       	ldi	r18, 0x78	; 120
 9bc:	a6 01       	movw	r20, r12
 9be:	be 01       	movw	r22, r28
 9c0:	6f 57       	subi	r22, 0x7F	; 127
 9c2:	7f 4f       	sbci	r23, 0xFF	; 255
 9c4:	c4 01       	movw	r24, r8
 9c6:	0e 94 c8 05 	call	0xb90	; 0xb90 <__fmt_x>
 9ca:	b7 c0       	rjmp	.+366    	; 0xb3a <__LOCK_REGION_LENGTH__+0x73a>
 9cc:	61 2f       	mov	r22, r17
 9ce:	70 e0       	ldi	r23, 0x00	; 0
 9d0:	95 01       	movw	r18, r10
 9d2:	a1 01       	movw	r20, r2
 9d4:	4e 0d       	add	r20, r14
 9d6:	5f 1d       	adc	r21, r15
 9d8:	c6 01       	movw	r24, r12
 9da:	0e 94 78 0a 	call	0x14f0	; 0x14f0 <__pop_ptr>
 9de:	b0 c0       	rjmp	.+352    	; 0xb40 <__LOCK_REGION_LENGTH__+0x740>
 9e0:	61 2f       	mov	r22, r17
 9e2:	70 e0       	ldi	r23, 0x00	; 0
 9e4:	a5 01       	movw	r20, r10
 9e6:	c6 01       	movw	r24, r12
 9e8:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <__pop_float>
 9ec:	89 2b       	or	r24, r25
 9ee:	09 f4       	brne	.+2      	; 0x9f2 <__LOCK_REGION_LENGTH__+0x5f2>
 9f0:	a7 c0       	rjmp	.+334    	; 0xb40 <__LOCK_REGION_LENGTH__+0x740>
 9f2:	c7 56       	subi	r28, 0x67	; 103
 9f4:	df 4f       	sbci	r29, 0xFF	; 255
 9f6:	88 81       	ld	r24, Y
 9f8:	99 81       	ldd	r25, Y+1	; 0x01
 9fa:	aa 81       	ldd	r26, Y+2	; 0x02
 9fc:	c9 59       	subi	r28, 0x99	; 153
 9fe:	d0 40       	sbci	r29, 0x00	; 0
 a00:	9c 01       	movw	r18, r24
 a02:	4a 2f       	mov	r20, r26
 a04:	2f 5f       	subi	r18, 0xFF	; 255
 a06:	3f 4f       	sbci	r19, 0xFF	; 255
 a08:	4f 4f       	sbci	r20, 0xFF	; 255
 a0a:	c7 56       	subi	r28, 0x67	; 103
 a0c:	df 4f       	sbci	r29, 0xFF	; 255
 a0e:	28 83       	st	Y, r18
 a10:	39 83       	std	Y+1, r19	; 0x01
 a12:	4a 83       	std	Y+2, r20	; 0x02
 a14:	c9 59       	subi	r28, 0x99	; 153
 a16:	d0 40       	sbci	r29, 0x00	; 0
 a18:	fc 01       	movw	r30, r24
 a1a:	5a 2f       	mov	r21, r26
 a1c:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
 a20:	26 2f       	mov	r18, r22
 a22:	a6 01       	movw	r20, r12
 a24:	be 01       	movw	r22, r28
 a26:	6f 57       	subi	r22, 0x7F	; 127
 a28:	7f 4f       	sbci	r23, 0xFF	; 255
 a2a:	c4 01       	movw	r24, r8
 a2c:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <__fmt_a>
 a30:	84 c0       	rjmp	.+264    	; 0xb3a <__LOCK_REGION_LENGTH__+0x73a>
 a32:	10 38       	cpi	r17, 0x80	; 128
 a34:	09 f0       	breq	.+2      	; 0xa38 <__LOCK_REGION_LENGTH__+0x638>
 a36:	84 c0       	rjmp	.+264    	; 0xb40 <__LOCK_REGION_LENGTH__+0x740>
 a38:	c7 56       	subi	r28, 0x67	; 103
 a3a:	df 4f       	sbci	r29, 0xFF	; 255
 a3c:	88 81       	ld	r24, Y
 a3e:	99 81       	ldd	r25, Y+1	; 0x01
 a40:	aa 81       	ldd	r26, Y+2	; 0x02
 a42:	c9 59       	subi	r28, 0x99	; 153
 a44:	d0 40       	sbci	r29, 0x00	; 0
 a46:	01 96       	adiw	r24, 0x01	; 1
 a48:	a1 1d       	adc	r26, r1
 a4a:	c7 56       	subi	r28, 0x67	; 103
 a4c:	df 4f       	sbci	r29, 0xFF	; 255
 a4e:	88 83       	st	Y, r24
 a50:	99 83       	std	Y+1, r25	; 0x01
 a52:	aa 83       	std	Y+2, r26	; 0x02
 a54:	c9 59       	subi	r28, 0x99	; 153
 a56:	d0 40       	sbci	r29, 0x00	; 0
 a58:	d5 01       	movw	r26, r10
 a5a:	ed 91       	ld	r30, X+
 a5c:	fc 91       	ld	r31, X
 a5e:	11 97       	sbiw	r26, 0x01	; 1
 a60:	cf 01       	movw	r24, r30
 a62:	02 96       	adiw	r24, 0x02	; 2
 a64:	8d 93       	st	X+, r24
 a66:	9c 93       	st	X, r25
 a68:	80 81       	ld	r24, Z
 a6a:	f6 01       	movw	r30, r12
 a6c:	80 83       	st	Z, r24
 a6e:	5b c0       	rjmp	.+182    	; 0xb26 <__LOCK_REGION_LENGTH__+0x726>
 a70:	10 38       	cpi	r17, 0x80	; 128
 a72:	09 f0       	breq	.+2      	; 0xa76 <__LOCK_REGION_LENGTH__+0x676>
 a74:	65 c0       	rjmp	.+202    	; 0xb40 <__LOCK_REGION_LENGTH__+0x740>
 a76:	c7 56       	subi	r28, 0x67	; 103
 a78:	df 4f       	sbci	r29, 0xFF	; 255
 a7a:	88 81       	ld	r24, Y
 a7c:	99 81       	ldd	r25, Y+1	; 0x01
 a7e:	aa 81       	ldd	r26, Y+2	; 0x02
 a80:	c9 59       	subi	r28, 0x99	; 153
 a82:	d0 40       	sbci	r29, 0x00	; 0
 a84:	01 96       	adiw	r24, 0x01	; 1
 a86:	a1 1d       	adc	r26, r1
 a88:	c7 56       	subi	r28, 0x67	; 103
 a8a:	df 4f       	sbci	r29, 0xFF	; 255
 a8c:	88 83       	st	Y, r24
 a8e:	99 83       	std	Y+1, r25	; 0x01
 a90:	aa 83       	std	Y+2, r26	; 0x02
 a92:	c9 59       	subi	r28, 0x99	; 153
 a94:	d0 40       	sbci	r29, 0x00	; 0
 a96:	d5 01       	movw	r26, r10
 a98:	ed 91       	ld	r30, X+
 a9a:	fc 91       	ld	r31, X
 a9c:	11 97       	sbiw	r26, 0x01	; 1
 a9e:	cf 01       	movw	r24, r30
 aa0:	03 96       	adiw	r24, 0x03	; 3
 aa2:	8d 93       	st	X+, r24
 aa4:	9c 93       	st	X, r25
 aa6:	20 81       	ld	r18, Z
 aa8:	31 81       	ldd	r19, Z+1	; 0x01
 aaa:	42 81       	ldd	r20, Z+2	; 0x02
 aac:	00 e0       	ldi	r16, 0x00	; 0
 aae:	10 e0       	ldi	r17, 0x00	; 0
 ab0:	3e c0       	rjmp	.+124    	; 0xb2e <__LOCK_REGION_LENGTH__+0x72e>
 ab2:	10 38       	cpi	r17, 0x80	; 128
 ab4:	09 f0       	breq	.+2      	; 0xab8 <__LOCK_REGION_LENGTH__+0x6b8>
 ab6:	44 c0       	rjmp	.+136    	; 0xb40 <__LOCK_REGION_LENGTH__+0x740>
 ab8:	c7 56       	subi	r28, 0x67	; 103
 aba:	df 4f       	sbci	r29, 0xFF	; 255
 abc:	88 81       	ld	r24, Y
 abe:	99 81       	ldd	r25, Y+1	; 0x01
 ac0:	aa 81       	ldd	r26, Y+2	; 0x02
 ac2:	c9 59       	subi	r28, 0x99	; 153
 ac4:	d0 40       	sbci	r29, 0x00	; 0
 ac6:	01 96       	adiw	r24, 0x01	; 1
 ac8:	a1 1d       	adc	r26, r1
 aca:	c7 56       	subi	r28, 0x67	; 103
 acc:	df 4f       	sbci	r29, 0xFF	; 255
 ace:	88 83       	st	Y, r24
 ad0:	99 83       	std	Y+1, r25	; 0x01
 ad2:	aa 83       	std	Y+2, r26	; 0x02
 ad4:	c9 59       	subi	r28, 0x99	; 153
 ad6:	d0 40       	sbci	r29, 0x00	; 0
 ad8:	f6 01       	movw	r30, r12
 ada:	70 82       	st	Z, r7
 adc:	24 c0       	rjmp	.+72     	; 0xb26 <__LOCK_REGION_LENGTH__+0x726>
 ade:	d6 01       	movw	r26, r12
 ae0:	7c 92       	st	X, r7
 ae2:	c2 56       	subi	r28, 0x62	; 98
 ae4:	df 4f       	sbci	r29, 0xFF	; 255
 ae6:	28 81       	ld	r18, Y
 ae8:	39 81       	ldd	r19, Y+1	; 0x01
 aea:	4a 81       	ldd	r20, Y+2	; 0x02
 aec:	ce 59       	subi	r28, 0x9E	; 158
 aee:	d0 40       	sbci	r29, 0x00	; 0
 af0:	c7 56       	subi	r28, 0x67	; 103
 af2:	df 4f       	sbci	r29, 0xFF	; 255
 af4:	28 83       	st	Y, r18
 af6:	39 83       	std	Y+1, r19	; 0x01
 af8:	4a 83       	std	Y+2, r20	; 0x02
 afa:	c9 59       	subi	r28, 0x99	; 153
 afc:	d0 40       	sbci	r29, 0x00	; 0
 afe:	cf 57       	subi	r28, 0x7F	; 127
 b00:	df 4f       	sbci	r29, 0xFF	; 255
 b02:	19 82       	std	Y+1, r1	; 0x01
 b04:	18 82       	st	Y, r1
 b06:	c1 58       	subi	r28, 0x81	; 129
 b08:	d0 40       	sbci	r29, 0x00	; 0
 b0a:	cb 57       	subi	r28, 0x7B	; 123
 b0c:	df 4f       	sbci	r29, 0xFF	; 255
 b0e:	19 82       	std	Y+1, r1	; 0x01
 b10:	18 82       	st	Y, r1
 b12:	c5 58       	subi	r28, 0x85	; 133
 b14:	d0 40       	sbci	r29, 0x00	; 0
 b16:	8f ef       	ldi	r24, 0xFF	; 255
 b18:	9f ef       	ldi	r25, 0xFF	; 255
 b1a:	cd 57       	subi	r28, 0x7D	; 125
 b1c:	df 4f       	sbci	r29, 0xFF	; 255
 b1e:	99 83       	std	Y+1, r25	; 0x01
 b20:	88 83       	st	Y, r24
 b22:	c3 58       	subi	r28, 0x83	; 131
 b24:	d0 40       	sbci	r29, 0x00	; 0
 b26:	01 e0       	ldi	r16, 0x01	; 1
 b28:	10 e0       	ldi	r17, 0x00	; 0
 b2a:	46 2d       	mov	r20, r6
 b2c:	92 01       	movw	r18, r4
 b2e:	be 01       	movw	r22, r28
 b30:	6f 57       	subi	r22, 0x7F	; 127
 b32:	7f 4f       	sbci	r23, 0xFF	; 255
 b34:	c4 01       	movw	r24, r8
 b36:	0e 94 4e 0b 	call	0x169c	; 0x169c <__fmt_s>
 b3a:	8e 0d       	add	r24, r14
 b3c:	9f 1d       	adc	r25, r15
 b3e:	11 c0       	rjmp	.+34     	; 0xb62 <__LOCK_REGION_LENGTH__+0x762>
 b40:	c7 56       	subi	r28, 0x67	; 103
 b42:	df 4f       	sbci	r29, 0xFF	; 255
 b44:	88 81       	ld	r24, Y
 b46:	99 81       	ldd	r25, Y+1	; 0x01
 b48:	aa 81       	ldd	r26, Y+2	; 0x02
 b4a:	c9 59       	subi	r28, 0x99	; 153
 b4c:	d0 40       	sbci	r29, 0x00	; 0
 b4e:	01 96       	adiw	r24, 0x01	; 1
 b50:	a1 1d       	adc	r26, r1
 b52:	c7 56       	subi	r28, 0x67	; 103
 b54:	df 4f       	sbci	r29, 0xFF	; 255
 b56:	88 83       	st	Y, r24
 b58:	99 83       	std	Y+1, r25	; 0x01
 b5a:	aa 83       	std	Y+2, r26	; 0x02
 b5c:	c9 59       	subi	r28, 0x99	; 153
 b5e:	d0 40       	sbci	r29, 0x00	; 0
 b60:	c7 01       	movw	r24, r14
 b62:	71 01       	movw	r14, r2
 b64:	e8 0e       	add	r14, r24
 b66:	f9 1e       	adc	r15, r25
 b68:	e2 14       	cp	r14, r2
 b6a:	f3 04       	cpc	r15, r3
 b6c:	4c f4       	brge	.+18     	; 0xb80 <__LOCK_REGION_LENGTH__+0x780>
 b6e:	8f e4       	ldi	r24, 0x4F	; 79
 b70:	90 e0       	ldi	r25, 0x00	; 0
 b72:	90 93 29 04 	sts	0x0429, r25	; 0x800429 <__errno_val+0x1>
 b76:	80 93 28 04 	sts	0x0428, r24	; 0x800428 <__errno_val>
 b7a:	8f ef       	ldi	r24, 0xFF	; 255
 b7c:	9f ef       	ldi	r25, 0xFF	; 255
 b7e:	03 c0       	rjmp	.+6      	; 0xb86 <__LOCK_REGION_LENGTH__+0x786>
 b80:	17 01       	movw	r2, r14
 b82:	19 cc       	rjmp	.-1998   	; 0x3b6 <__printf_core+0x58>
 b84:	c1 01       	movw	r24, r2
 b86:	cd 55       	subi	r28, 0x5D	; 93
 b88:	df 4f       	sbci	r29, 0xFF	; 255
 b8a:	e2 e1       	ldi	r30, 0x12	; 18
 b8c:	0c 94 a3 11 	jmp	0x2346	; 0x2346 <__epilogue_restores__>

Disassembly of section .text.fputc:

00001bc4 <fputc>:
    1bc4:	0f 93       	push	r16
    1bc6:	1f 93       	push	r17
    1bc8:	cf 93       	push	r28
    1bca:	df 93       	push	r29
    1bcc:	db 01       	movw	r26, r22
    1bce:	2d 91       	ld	r18, X+
    1bd0:	3c 91       	ld	r19, X
    1bd2:	11 97       	sbiw	r26, 0x01	; 1
    1bd4:	30 ff       	sbrs	r19, 0
    1bd6:	25 c0       	rjmp	.+74     	; 0x1c22 <fputc+0x5e>
    1bd8:	17 96       	adiw	r26, 0x07	; 7
    1bda:	4d 91       	ld	r20, X+
    1bdc:	5c 91       	ld	r21, X
    1bde:	18 97       	sbiw	r26, 0x08	; 8
    1be0:	15 96       	adiw	r26, 0x05	; 5
    1be2:	2d 91       	ld	r18, X+
    1be4:	3c 91       	ld	r19, X
    1be6:	16 97       	sbiw	r26, 0x06	; 6
    1be8:	42 17       	cp	r20, r18
    1bea:	53 07       	cpc	r21, r19
    1bec:	78 f4       	brcc	.+30     	; 0x1c0c <fputc+0x48>
    1bee:	12 96       	adiw	r26, 0x02	; 2
    1bf0:	ed 91       	ld	r30, X+
    1bf2:	fc 91       	ld	r31, X
    1bf4:	13 97       	sbiw	r26, 0x03	; 3
    1bf6:	80 83       	st	Z, r24
    1bf8:	12 96       	adiw	r26, 0x02	; 2
    1bfa:	2d 91       	ld	r18, X+
    1bfc:	3c 91       	ld	r19, X
    1bfe:	13 97       	sbiw	r26, 0x03	; 3
    1c00:	2f 5f       	subi	r18, 0xFF	; 255
    1c02:	3f 4f       	sbci	r19, 0xFF	; 255
    1c04:	13 96       	adiw	r26, 0x03	; 3
    1c06:	3c 93       	st	X, r19
    1c08:	2e 93       	st	-X, r18
    1c0a:	12 97       	sbiw	r26, 0x02	; 2
    1c0c:	17 96       	adiw	r26, 0x07	; 7
    1c0e:	2d 91       	ld	r18, X+
    1c10:	3c 91       	ld	r19, X
    1c12:	18 97       	sbiw	r26, 0x08	; 8
    1c14:	2f 5f       	subi	r18, 0xFF	; 255
    1c16:	3f 4f       	sbci	r19, 0xFF	; 255
    1c18:	18 96       	adiw	r26, 0x08	; 8
    1c1a:	3c 93       	st	X, r19
    1c1c:	2e 93       	st	-X, r18
    1c1e:	17 97       	sbiw	r26, 0x07	; 7
    1c20:	15 c0       	rjmp	.+42     	; 0x1c4c <fputc+0x88>
    1c22:	1d 96       	adiw	r26, 0x0d	; 13
    1c24:	ed 91       	ld	r30, X+
    1c26:	fc 91       	ld	r31, X
    1c28:	1e 97       	sbiw	r26, 0x0e	; 14
    1c2a:	30 97       	sbiw	r30, 0x00	; 0
    1c2c:	19 f4       	brne	.+6      	; 0x1c34 <fputc+0x70>
    1c2e:	8f ef       	ldi	r24, 0xFF	; 255
    1c30:	9f ef       	ldi	r25, 0xFF	; 255
    1c32:	0c c0       	rjmp	.+24     	; 0x1c4c <fputc+0x88>
    1c34:	8b 01       	movw	r16, r22
    1c36:	ec 01       	movw	r28, r24
    1c38:	19 95       	eicall
    1c3a:	89 2b       	or	r24, r25
    1c3c:	c1 f7       	brne	.-16     	; 0x1c2e <fputc+0x6a>
    1c3e:	f8 01       	movw	r30, r16
    1c40:	87 81       	ldd	r24, Z+7	; 0x07
    1c42:	90 85       	ldd	r25, Z+8	; 0x08
    1c44:	01 96       	adiw	r24, 0x01	; 1
    1c46:	90 87       	std	Z+8, r25	; 0x08
    1c48:	87 83       	std	Z+7, r24	; 0x07
    1c4a:	ce 01       	movw	r24, r28
    1c4c:	df 91       	pop	r29
    1c4e:	cf 91       	pop	r28
    1c50:	1f 91       	pop	r17
    1c52:	0f 91       	pop	r16
    1c54:	08 95       	ret

Disassembly of section .text.__fmt_d:

00000fa8 <__fmt_d>:
     fa8:	ad e0       	ldi	r26, 0x0D	; 13
     faa:	b0 e0       	ldi	r27, 0x00	; 0
     fac:	ea ed       	ldi	r30, 0xDA	; 218
     fae:	f7 e0       	ldi	r31, 0x07	; 7
     fb0:	0c 94 6c 11 	jmp	0x22d8	; 0x22d8 <__prologue_saves__>
     fb4:	9a 87       	std	Y+10, r25	; 0x0a
     fb6:	89 87       	std	Y+9, r24	; 0x09
     fb8:	7c 83       	std	Y+4, r23	; 0x04
     fba:	6b 83       	std	Y+3, r22	; 0x03
     fbc:	fa 01       	movw	r30, r20
     fbe:	db 01       	movw	r26, r22
     fc0:	12 96       	adiw	r26, 0x02	; 2
     fc2:	cd 90       	ld	r12, X+
     fc4:	dc 90       	ld	r13, X
     fc6:	13 97       	sbiw	r26, 0x03	; 3
     fc8:	14 96       	adiw	r26, 0x04	; 4
     fca:	8d 91       	ld	r24, X+
     fcc:	9c 91       	ld	r25, X
     fce:	15 97       	sbiw	r26, 0x05	; 5
     fd0:	9e 83       	std	Y+6, r25	; 0x06
     fd2:	8d 83       	std	Y+5, r24	; 0x05
     fd4:	ed 90       	ld	r14, X+
     fd6:	fc 90       	ld	r15, X
     fd8:	11 97       	sbiw	r26, 0x01	; 1
     fda:	fa 82       	std	Y+2, r15	; 0x02
     fdc:	e9 82       	std	Y+1, r14	; 0x01
     fde:	16 96       	adiw	r26, 0x06	; 6
     fe0:	0d 90       	ld	r0, X+
     fe2:	bc 91       	ld	r27, X
     fe4:	a0 2d       	mov	r26, r0
     fe6:	b8 87       	std	Y+8, r27	; 0x08
     fe8:	af 83       	std	Y+7, r26	; 0x07
     fea:	20 80       	ld	r2, Z
     fec:	31 80       	ldd	r3, Z+1	; 0x01
     fee:	42 80       	ldd	r4, Z+2	; 0x02
     ff0:	53 80       	ldd	r5, Z+3	; 0x03
     ff2:	64 80       	ldd	r6, Z+4	; 0x04
     ff4:	75 80       	ldd	r7, Z+5	; 0x05
     ff6:	86 80       	ldd	r8, Z+6	; 0x06
     ff8:	97 80       	ldd	r9, Z+7	; 0x07
     ffa:	81 01       	movw	r16, r2
     ffc:	b4 2d       	mov	r27, r4
     ffe:	f5 2d       	mov	r31, r5
    1000:	e6 2d       	mov	r30, r6
    1002:	7b 86       	std	Y+11, r7	; 0x0b
    1004:	8c 86       	std	Y+12, r8	; 0x0c
    1006:	9d 86       	std	Y+13, r9	; 0x0d
    1008:	91 01       	movw	r18, r2
    100a:	a2 01       	movw	r20, r4
    100c:	b3 01       	movw	r22, r6
    100e:	c4 01       	movw	r24, r8
    1010:	a0 e0       	ldi	r26, 0x00	; 0
    1012:	0e 94 91 12 	call	0x2522	; 0x2522 <__cmpdi2_s8>
    1016:	4c f4       	brge	.+18     	; 0x102a <__EEPROM_REGION_LENGTH__+0x2a>
    1018:	0e 94 59 12 	call	0x24b2	; 0x24b2 <__negdi2>
    101c:	89 01       	movw	r16, r18
    101e:	b4 2f       	mov	r27, r20
    1020:	f5 2f       	mov	r31, r21
    1022:	e6 2f       	mov	r30, r22
    1024:	7b 87       	std	Y+11, r23	; 0x0b
    1026:	8c 87       	std	Y+12, r24	; 0x0c
    1028:	9d 87       	std	Y+13, r25	; 0x0d
    102a:	d7 fc       	sbrc	r13, 7
    102c:	04 c0       	rjmp	.+8      	; 0x1036 <__EEPROM_REGION_LENGTH__+0x36>
    102e:	e8 94       	clt
    1030:	e1 f8       	bld	r14, 1
    1032:	fa 82       	std	Y+2, r15	; 0x02
    1034:	e9 82       	std	Y+1, r14	; 0x01
    1036:	91 01       	movw	r18, r2
    1038:	a2 01       	movw	r20, r4
    103a:	b3 01       	movw	r22, r6
    103c:	c4 01       	movw	r24, r8
    103e:	a0 e0       	ldi	r26, 0x00	; 0
    1040:	ed 80       	ldd	r14, Y+5	; 0x05
    1042:	fe 80       	ldd	r15, Y+6	; 0x06
    1044:	0e 94 91 12 	call	0x2522	; 0x2522 <__cmpdi2_s8>
    1048:	1c f0       	brlt	.+6      	; 0x1050 <__EEPROM_REGION_LENGTH__+0x50>
    104a:	89 81       	ldd	r24, Y+1	; 0x01
    104c:	82 ff       	sbrs	r24, 2
    104e:	04 c0       	rjmp	.+8      	; 0x1058 <__EEPROM_REGION_LENGTH__+0x58>
    1050:	81 e0       	ldi	r24, 0x01	; 1
    1052:	e8 1a       	sub	r14, r24
    1054:	f1 08       	sbc	r15, r1
    1056:	05 c0       	rjmp	.+10     	; 0x1062 <__EEPROM_REGION_LENGTH__+0x62>
    1058:	83 ff       	sbrs	r24, 3
    105a:	03 c0       	rjmp	.+6      	; 0x1062 <__EEPROM_REGION_LENGTH__+0x62>
    105c:	91 e0       	ldi	r25, 0x01	; 1
    105e:	e9 1a       	sub	r14, r25
    1060:	f1 08       	sbc	r15, r1
    1062:	ce 01       	movw	r24, r28
    1064:	01 96       	adiw	r24, 0x01	; 1
    1066:	5c 01       	movw	r10, r24
    1068:	8a e0       	ldi	r24, 0x0A	; 10
    106a:	c8 2e       	mov	r12, r24
    106c:	d1 2c       	mov	r13, r1
    106e:	2b 2f       	mov	r18, r27
    1070:	3f 2f       	mov	r19, r31
    1072:	4e 2f       	mov	r20, r30
    1074:	5b 85       	ldd	r21, Y+11	; 0x0b
    1076:	6c 85       	ldd	r22, Y+12	; 0x0c
    1078:	7d 85       	ldd	r23, Y+13	; 0x0d
    107a:	8b 81       	ldd	r24, Y+3	; 0x03
    107c:	9c 81       	ldd	r25, Y+4	; 0x04
    107e:	0e 94 4c 09 	call	0x1298	; 0x1298 <__cvt_u>
    1082:	fc 01       	movw	r30, r24
    1084:	91 01       	movw	r18, r2
    1086:	a2 01       	movw	r20, r4
    1088:	b3 01       	movw	r22, r6
    108a:	c4 01       	movw	r24, r8
    108c:	a0 e0       	ldi	r26, 0x00	; 0
    108e:	0e 94 91 12 	call	0x2522	; 0x2522 <__cmpdi2_s8>
    1092:	1c f0       	brlt	.+6      	; 0x109a <__EEPROM_REGION_LENGTH__+0x9a>
    1094:	89 81       	ldd	r24, Y+1	; 0x01
    1096:	82 ff       	sbrs	r24, 2
    1098:	12 c0       	rjmp	.+36     	; 0x10be <__EEPROM_REGION_LENGTH__+0xbe>
    109a:	31 97       	sbiw	r30, 0x01	; 1
    109c:	0f 81       	ldd	r16, Y+7	; 0x07
    109e:	18 85       	ldd	r17, Y+8	; 0x08
    10a0:	0e 0f       	add	r16, r30
    10a2:	1f 1f       	adc	r17, r31
    10a4:	91 01       	movw	r18, r2
    10a6:	a2 01       	movw	r20, r4
    10a8:	b3 01       	movw	r22, r6
    10aa:	c4 01       	movw	r24, r8
    10ac:	a0 e0       	ldi	r26, 0x00	; 0
    10ae:	0e 94 91 12 	call	0x2522	; 0x2522 <__cmpdi2_s8>
    10b2:	14 f0       	brlt	.+4      	; 0x10b8 <__EEPROM_REGION_LENGTH__+0xb8>
    10b4:	8b e2       	ldi	r24, 0x2B	; 43
    10b6:	01 c0       	rjmp	.+2      	; 0x10ba <__EEPROM_REGION_LENGTH__+0xba>
    10b8:	8d e2       	ldi	r24, 0x2D	; 45
    10ba:	d8 01       	movw	r26, r16
    10bc:	08 c0       	rjmp	.+16     	; 0x10ce <__EEPROM_REGION_LENGTH__+0xce>
    10be:	83 ff       	sbrs	r24, 3
    10c0:	07 c0       	rjmp	.+14     	; 0x10d0 <__EEPROM_REGION_LENGTH__+0xd0>
    10c2:	31 97       	sbiw	r30, 0x01	; 1
    10c4:	af 81       	ldd	r26, Y+7	; 0x07
    10c6:	b8 85       	ldd	r27, Y+8	; 0x08
    10c8:	ae 0f       	add	r26, r30
    10ca:	bf 1f       	adc	r27, r31
    10cc:	80 e2       	ldi	r24, 0x20	; 32
    10ce:	8c 93       	st	X, r24
    10d0:	e9 80       	ldd	r14, Y+1	; 0x01
    10d2:	fa 80       	ldd	r15, Y+2	; 0x02
    10d4:	ab 81       	ldd	r26, Y+3	; 0x03
    10d6:	bc 81       	ldd	r27, Y+4	; 0x04
    10d8:	18 96       	adiw	r26, 0x08	; 8
    10da:	2d 91       	ld	r18, X+
    10dc:	3c 91       	ld	r19, X
    10de:	19 97       	sbiw	r26, 0x09	; 9
    10e0:	21 50       	subi	r18, 0x01	; 1
    10e2:	31 09       	sbc	r19, r1
    10e4:	2e 1b       	sub	r18, r30
    10e6:	3f 0b       	sbc	r19, r31
    10e8:	8f 81       	ldd	r24, Y+7	; 0x07
    10ea:	98 85       	ldd	r25, Y+8	; 0x08
    10ec:	e8 0f       	add	r30, r24
    10ee:	f9 1f       	adc	r31, r25
    10f0:	af 01       	movw	r20, r30
    10f2:	60 e8       	ldi	r22, 0x80	; 128
    10f4:	0d 81       	ldd	r16, Y+5	; 0x05
    10f6:	1e 81       	ldd	r17, Y+6	; 0x06
    10f8:	89 85       	ldd	r24, Y+9	; 0x09
    10fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    10fc:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__pad>
    1100:	9c 01       	movw	r18, r24
    1102:	a9 85       	ldd	r26, Y+9	; 0x09
    1104:	ba 85       	ldd	r27, Y+10	; 0x0a
    1106:	8d 91       	ld	r24, X+
    1108:	9c 91       	ld	r25, X
    110a:	90 ff       	sbrs	r25, 0
    110c:	07 c0       	rjmp	.+14     	; 0x111c <__EEPROM_REGION_LENGTH__+0x11c>
    110e:	eb 81       	ldd	r30, Y+3	; 0x03
    1110:	fc 81       	ldd	r31, Y+4	; 0x04
    1112:	82 81       	ldd	r24, Z+2	; 0x02
    1114:	93 81       	ldd	r25, Z+3	; 0x03
    1116:	82 17       	cp	r24, r18
    1118:	93 07       	cpc	r25, r19
    111a:	0c f4       	brge	.+2      	; 0x111e <__EEPROM_REGION_LENGTH__+0x11e>
    111c:	c9 01       	movw	r24, r18
    111e:	2d 96       	adiw	r28, 0x0d	; 13
    1120:	e2 e1       	ldi	r30, 0x12	; 18
    1122:	0c 94 a3 11 	jmp	0x2346	; 0x2346 <__epilogue_restores__>

Disassembly of section .text.__fmt_o:

000015c8 <__fmt_o>:
    15c8:	a2 e0       	ldi	r26, 0x02	; 2
    15ca:	b0 e0       	ldi	r27, 0x00	; 0
    15cc:	ea ee       	ldi	r30, 0xEA	; 234
    15ce:	fa e0       	ldi	r31, 0x0A	; 10
    15d0:	0c 94 6c 11 	jmp	0x22d8	; 0x22d8 <__prologue_saves__>
    15d4:	1c 01       	movw	r2, r24
    15d6:	4b 01       	movw	r8, r22
    15d8:	fa 01       	movw	r30, r20
    15da:	db 01       	movw	r26, r22
    15dc:	12 96       	adiw	r26, 0x02	; 2
    15de:	2d 91       	ld	r18, X+
    15e0:	3c 91       	ld	r19, X
    15e2:	13 97       	sbiw	r26, 0x03	; 3
    15e4:	14 96       	adiw	r26, 0x04	; 4
    15e6:	4d 90       	ld	r4, X+
    15e8:	5c 90       	ld	r5, X
    15ea:	15 97       	sbiw	r26, 0x05	; 5
    15ec:	8d 91       	ld	r24, X+
    15ee:	9c 91       	ld	r25, X
    15f0:	11 97       	sbiw	r26, 0x01	; 1
    15f2:	9a 83       	std	Y+2, r25	; 0x02
    15f4:	89 83       	std	Y+1, r24	; 0x01
    15f6:	16 96       	adiw	r26, 0x06	; 6
    15f8:	6d 90       	ld	r6, X+
    15fa:	7c 90       	ld	r7, X
    15fc:	17 97       	sbiw	r26, 0x07	; 7
    15fe:	37 fd       	sbrc	r19, 7
    1600:	03 c0       	rjmp	.+6      	; 0x1608 <__fmt_o+0x40>
    1602:	8d 7f       	andi	r24, 0xFD	; 253
    1604:	9a 83       	std	Y+2, r25	; 0x02
    1606:	89 83       	std	Y+1, r24	; 0x01
    1608:	00 81       	ld	r16, Z
    160a:	11 81       	ldd	r17, Z+1	; 0x01
    160c:	22 81       	ldd	r18, Z+2	; 0x02
    160e:	33 81       	ldd	r19, Z+3	; 0x03
    1610:	44 81       	ldd	r20, Z+4	; 0x04
    1612:	55 81       	ldd	r21, Z+5	; 0x05
    1614:	66 81       	ldd	r22, Z+6	; 0x06
    1616:	77 81       	ldd	r23, Z+7	; 0x07
    1618:	fe 01       	movw	r30, r28
    161a:	31 96       	adiw	r30, 0x01	; 1
    161c:	5f 01       	movw	r10, r30
    161e:	88 e0       	ldi	r24, 0x08	; 8
    1620:	c8 2e       	mov	r12, r24
    1622:	d1 2c       	mov	r13, r1
    1624:	72 01       	movw	r14, r4
    1626:	c4 01       	movw	r24, r8
    1628:	0e 94 4c 09 	call	0x1298	; 0x1298 <__cvt_u>
    162c:	29 81       	ldd	r18, Y+1	; 0x01
    162e:	24 ff       	sbrs	r18, 4
    1630:	06 c0       	rjmp	.+12     	; 0x163e <__fmt_o+0x76>
    1632:	01 97       	sbiw	r24, 0x01	; 1
    1634:	f3 01       	movw	r30, r6
    1636:	e8 0f       	add	r30, r24
    1638:	f9 1f       	adc	r31, r25
    163a:	20 e3       	ldi	r18, 0x30	; 48
    163c:	20 83       	st	Z, r18
    163e:	29 81       	ldd	r18, Y+1	; 0x01
    1640:	23 ff       	sbrs	r18, 3
    1642:	06 c0       	rjmp	.+12     	; 0x1650 <__fmt_o+0x88>
    1644:	01 97       	sbiw	r24, 0x01	; 1
    1646:	f3 01       	movw	r30, r6
    1648:	e8 0f       	add	r30, r24
    164a:	f9 1f       	adc	r31, r25
    164c:	20 e2       	ldi	r18, 0x20	; 32
    164e:	20 83       	st	Z, r18
    1650:	e9 80       	ldd	r14, Y+1	; 0x01
    1652:	fa 80       	ldd	r15, Y+2	; 0x02
    1654:	d4 01       	movw	r26, r8
    1656:	18 96       	adiw	r26, 0x08	; 8
    1658:	2d 91       	ld	r18, X+
    165a:	3c 91       	ld	r19, X
    165c:	19 97       	sbiw	r26, 0x09	; 9
    165e:	21 50       	subi	r18, 0x01	; 1
    1660:	31 09       	sbc	r19, r1
    1662:	28 1b       	sub	r18, r24
    1664:	39 0b       	sbc	r19, r25
    1666:	86 0d       	add	r24, r6
    1668:	97 1d       	adc	r25, r7
    166a:	ac 01       	movw	r20, r24
    166c:	60 e8       	ldi	r22, 0x80	; 128
    166e:	82 01       	movw	r16, r4
    1670:	c1 01       	movw	r24, r2
    1672:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__pad>
    1676:	9c 01       	movw	r18, r24
    1678:	f1 01       	movw	r30, r2
    167a:	80 81       	ld	r24, Z
    167c:	91 81       	ldd	r25, Z+1	; 0x01
    167e:	90 ff       	sbrs	r25, 0
    1680:	08 c0       	rjmp	.+16     	; 0x1692 <__fmt_o+0xca>
    1682:	d4 01       	movw	r26, r8
    1684:	12 96       	adiw	r26, 0x02	; 2
    1686:	8d 91       	ld	r24, X+
    1688:	9c 91       	ld	r25, X
    168a:	13 97       	sbiw	r26, 0x03	; 3
    168c:	82 17       	cp	r24, r18
    168e:	93 07       	cpc	r25, r19
    1690:	0c f4       	brge	.+2      	; 0x1694 <__fmt_o+0xcc>
    1692:	c9 01       	movw	r24, r18
    1694:	22 96       	adiw	r28, 0x02	; 2
    1696:	e2 e1       	ldi	r30, 0x12	; 18
    1698:	0c 94 a3 11 	jmp	0x2346	; 0x2346 <__epilogue_restores__>

Disassembly of section .text.__cvt_u:

00001298 <__cvt_u>:
    1298:	a2 e1       	ldi	r26, 0x12	; 18
    129a:	b0 e0       	ldi	r27, 0x00	; 0
    129c:	e2 e5       	ldi	r30, 0x52	; 82
    129e:	f9 e0       	ldi	r31, 0x09	; 9
    12a0:	0c 94 6c 11 	jmp	0x22d8	; 0x22d8 <__prologue_saves__>
    12a4:	fc 01       	movw	r30, r24
    12a6:	0a 8b       	std	Y+18, r16	; 0x12
    12a8:	1b 83       	std	Y+3, r17	; 0x03
    12aa:	2c 83       	std	Y+4, r18	; 0x04
    12ac:	73 2e       	mov	r7, r19
    12ae:	64 2e       	mov	r6, r20
    12b0:	55 2e       	mov	r5, r21
    12b2:	46 2e       	mov	r4, r22
    12b4:	7d 83       	std	Y+5, r23	; 0x05
    12b6:	cc 86       	std	Y+12, r12	; 0x0c
    12b8:	d8 86       	std	Y+8, r13	; 0x08
    12ba:	bf 82       	std	Y+7, r11	; 0x07
    12bc:	ae 82       	std	Y+6, r10	; 0x06
    12be:	86 81       	ldd	r24, Z+6	; 0x06
    12c0:	97 81       	ldd	r25, Z+7	; 0x07
    12c2:	9b 87       	std	Y+11, r25	; 0x0b
    12c4:	8a 87       	std	Y+10, r24	; 0x0a
    12c6:	d5 01       	movw	r26, r10
    12c8:	4d 91       	ld	r20, X+
    12ca:	5c 91       	ld	r21, X
    12cc:	22 81       	ldd	r18, Z+2	; 0x02
    12ce:	33 81       	ldd	r19, Z+3	; 0x03
    12d0:	80 85       	ldd	r24, Z+8	; 0x08
    12d2:	91 85       	ldd	r25, Z+9	; 0x09
    12d4:	01 97       	sbiw	r24, 0x01	; 1
    12d6:	1c 01       	movw	r2, r24
    12d8:	37 ff       	sbrs	r19, 7
    12da:	02 c0       	rjmp	.+4      	; 0x12e0 <__cvt_u+0x48>
    12dc:	21 e0       	ldi	r18, 0x01	; 1
    12de:	30 e0       	ldi	r19, 0x00	; 0
    12e0:	ea 85       	ldd	r30, Y+10	; 0x0a
    12e2:	fb 85       	ldd	r31, Y+11	; 0x0b
    12e4:	e8 0f       	add	r30, r24
    12e6:	f9 1f       	adc	r31, r25
    12e8:	10 82       	st	Z, r1
    12ea:	47 01       	movw	r8, r14
    12ec:	e1 e0       	ldi	r30, 0x01	; 1
    12ee:	f0 e0       	ldi	r31, 0x00	; 0
    12f0:	fa 83       	std	Y+2, r31	; 0x02
    12f2:	e9 83       	std	Y+1, r30	; 0x01
    12f4:	c9 01       	movw	r24, r18
    12f6:	8e 19       	sub	r24, r14
    12f8:	9f 09       	sbc	r25, r15
    12fa:	9e 87       	std	Y+14, r25	; 0x0e
    12fc:	8d 87       	std	Y+13, r24	; 0x0d
    12fe:	da 01       	movw	r26, r20
    1300:	a2 70       	andi	r26, 0x02	; 2
    1302:	bb 27       	eor	r27, r27
    1304:	b8 8b       	std	Y+16, r27	; 0x10
    1306:	af 87       	std	Y+15, r26	; 0x0f
    1308:	b8 85       	ldd	r27, Y+8	; 0x08
    130a:	bb 0f       	add	r27, r27
    130c:	bb 0b       	sbc	r27, r27
    130e:	b9 8b       	std	Y+17, r27	; 0x11
    1310:	12 14       	cp	r1, r2
    1312:	13 04       	cpc	r1, r3
    1314:	74 f0       	brlt	.+28     	; 0x1332 <__cvt_u+0x9a>
    1316:	a9 81       	ldd	r26, Y+1	; 0x01
    1318:	ba 81       	ldd	r27, Y+2	; 0x02
    131a:	ab 2b       	or	r26, r27
    131c:	09 f0       	breq	.+2      	; 0x1320 <__cvt_u+0x88>
    131e:	5c c0       	rjmp	.+184    	; 0x13d8 <__cvt_u+0x140>
    1320:	ae 81       	ldd	r26, Y+6	; 0x06
    1322:	bf 81       	ldd	r27, Y+7	; 0x07
    1324:	8d 91       	ld	r24, X+
    1326:	9c 91       	ld	r25, X
    1328:	11 97       	sbiw	r26, 0x01	; 1
    132a:	8f 7e       	andi	r24, 0xEF	; 239
    132c:	8d 93       	st	X+, r24
    132e:	9c 93       	st	X, r25
    1330:	53 c0       	rjmp	.+166    	; 0x13d8 <__cvt_u+0x140>
    1332:	2a 89       	ldd	r18, Y+18	; 0x12
    1334:	3b 81       	ldd	r19, Y+3	; 0x03
    1336:	4c 81       	ldd	r20, Y+4	; 0x04
    1338:	57 2d       	mov	r21, r7
    133a:	66 2d       	mov	r22, r6
    133c:	75 2d       	mov	r23, r5
    133e:	84 2d       	mov	r24, r4
    1340:	9d 81       	ldd	r25, Y+5	; 0x05
    1342:	a0 e0       	ldi	r26, 0x00	; 0
    1344:	0e 94 91 12 	call	0x2522	; 0x2522 <__cmpdi2_s8>
    1348:	b1 f1       	breq	.+108    	; 0x13b6 <__cvt_u+0x11e>
    134a:	e1 e0       	ldi	r30, 0x01	; 1
    134c:	2e 1a       	sub	r2, r30
    134e:	31 08       	sbc	r3, r1
    1350:	fc 85       	ldd	r31, Y+12	; 0x0c
    1352:	f9 87       	std	Y+9, r31	; 0x09
    1354:	af 2e       	mov	r10, r31
    1356:	b8 84       	ldd	r11, Y+8	; 0x08
    1358:	c9 88       	ldd	r12, Y+17	; 0x11
    135a:	dc 2c       	mov	r13, r12
    135c:	ec 2c       	mov	r14, r12
    135e:	fc 2c       	mov	r15, r12
    1360:	0c 2d       	mov	r16, r12
    1362:	1c 2d       	mov	r17, r12
    1364:	2a 89       	ldd	r18, Y+18	; 0x12
    1366:	3b 81       	ldd	r19, Y+3	; 0x03
    1368:	4c 81       	ldd	r20, Y+4	; 0x04
    136a:	57 2d       	mov	r21, r7
    136c:	66 2d       	mov	r22, r6
    136e:	75 2d       	mov	r23, r5
    1370:	84 2d       	mov	r24, r4
    1372:	9d 81       	ldd	r25, Y+5	; 0x05
    1374:	0e 94 69 12 	call	0x24d2	; 0x24d2 <__umoddi3>
    1378:	c9 01       	movw	r24, r18
    137a:	29 83       	std	Y+1, r18	; 0x01
    137c:	9a 83       	std	Y+2, r25	; 0x02
    137e:	ea 85       	ldd	r30, Y+10	; 0x0a
    1380:	fb 85       	ldd	r31, Y+11	; 0x0b
    1382:	e2 0d       	add	r30, r2
    1384:	f3 1d       	adc	r31, r3
    1386:	80 5d       	subi	r24, 0xD0	; 208
    1388:	80 83       	st	Z, r24
    138a:	81 e0       	ldi	r24, 0x01	; 1
    138c:	88 1a       	sub	r8, r24
    138e:	91 08       	sbc	r9, r1
    1390:	2a 89       	ldd	r18, Y+18	; 0x12
    1392:	3b 81       	ldd	r19, Y+3	; 0x03
    1394:	4c 81       	ldd	r20, Y+4	; 0x04
    1396:	57 2d       	mov	r21, r7
    1398:	66 2d       	mov	r22, r6
    139a:	75 2d       	mov	r23, r5
    139c:	84 2d       	mov	r24, r4
    139e:	9d 81       	ldd	r25, Y+5	; 0x05
    13a0:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <__udivdi3>
    13a4:	2a 8b       	std	Y+18, r18	; 0x12
    13a6:	3b 83       	std	Y+3, r19	; 0x03
    13a8:	4c 83       	std	Y+4, r20	; 0x04
    13aa:	75 2e       	mov	r7, r21
    13ac:	66 2e       	mov	r6, r22
    13ae:	57 2e       	mov	r5, r23
    13b0:	48 2e       	mov	r4, r24
    13b2:	9d 83       	std	Y+5, r25	; 0x05
    13b4:	ad cf       	rjmp	.-166    	; 0x1310 <__cvt_u+0x78>
    13b6:	8d 85       	ldd	r24, Y+13	; 0x0d
    13b8:	9e 85       	ldd	r25, Y+14	; 0x0e
    13ba:	88 0d       	add	r24, r8
    13bc:	99 1d       	adc	r25, r9
    13be:	18 16       	cp	r1, r24
    13c0:	19 06       	cpc	r1, r25
    13c2:	1c f2       	brlt	.-122    	; 0x134a <__cvt_u+0xb2>
    13c4:	18 14       	cp	r1, r8
    13c6:	19 04       	cpc	r1, r9
    13c8:	0c f0       	brlt	.+2      	; 0x13cc <__cvt_u+0x134>
    13ca:	a5 cf       	rjmp	.-182    	; 0x1316 <__cvt_u+0x7e>
    13cc:	ef 85       	ldd	r30, Y+15	; 0x0f
    13ce:	f8 89       	ldd	r31, Y+16	; 0x10
    13d0:	ef 2b       	or	r30, r31
    13d2:	09 f0       	breq	.+2      	; 0x13d6 <__cvt_u+0x13e>
    13d4:	ba cf       	rjmp	.-140    	; 0x134a <__cvt_u+0xb2>
    13d6:	9f cf       	rjmp	.-194    	; 0x1316 <__cvt_u+0x7e>
    13d8:	c1 01       	movw	r24, r2
    13da:	62 96       	adiw	r28, 0x12	; 18
    13dc:	e2 e1       	ldi	r30, 0x12	; 18
    13de:	0c 94 a3 11 	jmp	0x2346	; 0x2346 <__epilogue_restores__>

Disassembly of section .text.__fmt_u:

00001766 <__fmt_u>:
    1766:	a2 e0       	ldi	r26, 0x02	; 2
    1768:	b0 e0       	ldi	r27, 0x00	; 0
    176a:	e9 eb       	ldi	r30, 0xB9	; 185
    176c:	fb e0       	ldi	r31, 0x0B	; 11
    176e:	0c 94 6c 11 	jmp	0x22d8	; 0x22d8 <__prologue_saves__>
    1772:	3c 01       	movw	r6, r24
    1774:	4b 01       	movw	r8, r22
    1776:	fa 01       	movw	r30, r20
    1778:	db 01       	movw	r26, r22
    177a:	12 96       	adiw	r26, 0x02	; 2
    177c:	2d 91       	ld	r18, X+
    177e:	3c 91       	ld	r19, X
    1780:	13 97       	sbiw	r26, 0x03	; 3
    1782:	14 96       	adiw	r26, 0x04	; 4
    1784:	4d 90       	ld	r4, X+
    1786:	5c 90       	ld	r5, X
    1788:	15 97       	sbiw	r26, 0x05	; 5
    178a:	8d 91       	ld	r24, X+
    178c:	9c 91       	ld	r25, X
    178e:	11 97       	sbiw	r26, 0x01	; 1
    1790:	9a 83       	std	Y+2, r25	; 0x02
    1792:	89 83       	std	Y+1, r24	; 0x01
    1794:	16 96       	adiw	r26, 0x06	; 6
    1796:	2d 90       	ld	r2, X+
    1798:	3c 90       	ld	r3, X
    179a:	17 97       	sbiw	r26, 0x07	; 7
    179c:	37 fd       	sbrc	r19, 7
    179e:	03 c0       	rjmp	.+6      	; 0x17a6 <__fmt_u+0x40>
    17a0:	8d 7f       	andi	r24, 0xFD	; 253
    17a2:	9a 83       	std	Y+2, r25	; 0x02
    17a4:	89 83       	std	Y+1, r24	; 0x01
    17a6:	00 81       	ld	r16, Z
    17a8:	11 81       	ldd	r17, Z+1	; 0x01
    17aa:	22 81       	ldd	r18, Z+2	; 0x02
    17ac:	33 81       	ldd	r19, Z+3	; 0x03
    17ae:	44 81       	ldd	r20, Z+4	; 0x04
    17b0:	55 81       	ldd	r21, Z+5	; 0x05
    17b2:	66 81       	ldd	r22, Z+6	; 0x06
    17b4:	77 81       	ldd	r23, Z+7	; 0x07
    17b6:	fe 01       	movw	r30, r28
    17b8:	31 96       	adiw	r30, 0x01	; 1
    17ba:	5f 01       	movw	r10, r30
    17bc:	8a e0       	ldi	r24, 0x0A	; 10
    17be:	c8 2e       	mov	r12, r24
    17c0:	d1 2c       	mov	r13, r1
    17c2:	72 01       	movw	r14, r4
    17c4:	c4 01       	movw	r24, r8
    17c6:	0e 94 4c 09 	call	0x1298	; 0x1298 <__cvt_u>
    17ca:	e9 80       	ldd	r14, Y+1	; 0x01
    17cc:	fa 80       	ldd	r15, Y+2	; 0x02
    17ce:	d4 01       	movw	r26, r8
    17d0:	18 96       	adiw	r26, 0x08	; 8
    17d2:	2d 91       	ld	r18, X+
    17d4:	3c 91       	ld	r19, X
    17d6:	19 97       	sbiw	r26, 0x09	; 9
    17d8:	21 50       	subi	r18, 0x01	; 1
    17da:	31 09       	sbc	r19, r1
    17dc:	28 1b       	sub	r18, r24
    17de:	39 0b       	sbc	r19, r25
    17e0:	82 0d       	add	r24, r2
    17e2:	93 1d       	adc	r25, r3
    17e4:	ac 01       	movw	r20, r24
    17e6:	60 e8       	ldi	r22, 0x80	; 128
    17e8:	82 01       	movw	r16, r4
    17ea:	c3 01       	movw	r24, r6
    17ec:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__pad>
    17f0:	9c 01       	movw	r18, r24
    17f2:	f3 01       	movw	r30, r6
    17f4:	80 81       	ld	r24, Z
    17f6:	91 81       	ldd	r25, Z+1	; 0x01
    17f8:	90 ff       	sbrs	r25, 0
    17fa:	08 c0       	rjmp	.+16     	; 0x180c <__fmt_u+0xa6>
    17fc:	d4 01       	movw	r26, r8
    17fe:	12 96       	adiw	r26, 0x02	; 2
    1800:	8d 91       	ld	r24, X+
    1802:	9c 91       	ld	r25, X
    1804:	13 97       	sbiw	r26, 0x03	; 3
    1806:	82 17       	cp	r24, r18
    1808:	93 07       	cpc	r25, r19
    180a:	0c f4       	brge	.+2      	; 0x180e <__fmt_u+0xa8>
    180c:	c9 01       	movw	r24, r18
    180e:	22 96       	adiw	r28, 0x02	; 2
    1810:	e2 e1       	ldi	r30, 0x12	; 18
    1812:	0c 94 a3 11 	jmp	0x2346	; 0x2346 <__epilogue_restores__>

Disassembly of section .text.__fmt_x:

00000b90 <__fmt_x>:
 b90:	a4 e1       	ldi	r26, 0x14	; 20
 b92:	b0 e0       	ldi	r27, 0x00	; 0
 b94:	ee ec       	ldi	r30, 0xCE	; 206
 b96:	f5 e0       	ldi	r31, 0x05	; 5
 b98:	0c 94 6c 11 	jmp	0x22d8	; 0x22d8 <__prologue_saves__>
 b9c:	98 87       	std	Y+8, r25	; 0x08
 b9e:	8f 83       	std	Y+7, r24	; 0x07
 ba0:	7a 83       	std	Y+2, r23	; 0x02
 ba2:	69 83       	std	Y+1, r22	; 0x01
 ba4:	5c 8b       	std	Y+20, r21	; 0x14
 ba6:	4b 8b       	std	Y+19, r20	; 0x13
 ba8:	12 2f       	mov	r17, r18
 baa:	db 01       	movw	r26, r22
 bac:	12 96       	adiw	r26, 0x02	; 2
 bae:	ed 91       	ld	r30, X+
 bb0:	fc 91       	ld	r31, X
 bb2:	13 97       	sbiw	r26, 0x03	; 3
 bb4:	14 96       	adiw	r26, 0x04	; 4
 bb6:	2d 91       	ld	r18, X+
 bb8:	3c 91       	ld	r19, X
 bba:	15 97       	sbiw	r26, 0x05	; 5
 bbc:	3e 83       	std	Y+6, r19	; 0x06
 bbe:	2d 83       	std	Y+5, r18	; 0x05
 bc0:	ed 90       	ld	r14, X+
 bc2:	fc 90       	ld	r15, X
 bc4:	11 97       	sbiw	r26, 0x01	; 1
 bc6:	16 96       	adiw	r26, 0x06	; 6
 bc8:	2d 90       	ld	r2, X+
 bca:	3c 90       	ld	r3, X
 bcc:	17 97       	sbiw	r26, 0x07	; 7
 bce:	f7 fd       	sbrc	r31, 7
 bd0:	03 c0       	rjmp	.+6      	; 0xbd8 <__fmt_x+0x48>
 bd2:	e8 94       	clt
 bd4:	e1 f8       	bld	r14, 1
 bd6:	02 c0       	rjmp	.+4      	; 0xbdc <__fmt_x+0x4c>
 bd8:	e1 e0       	ldi	r30, 0x01	; 1
 bda:	f0 e0       	ldi	r31, 0x00	; 0
 bdc:	c7 01       	movw	r24, r14
 bde:	80 71       	andi	r24, 0x10	; 16
 be0:	99 27       	eor	r25, r25
 be2:	9a 87       	std	Y+10, r25	; 0x0a
 be4:	89 87       	std	Y+9, r24	; 0x09
 be6:	e4 fe       	sbrs	r14, 4
 be8:	1f c0       	rjmp	.+62     	; 0xc28 <__fmt_x+0x98>
 bea:	ab 89       	ldd	r26, Y+19	; 0x13
 bec:	bc 89       	ldd	r27, Y+20	; 0x14
 bee:	2c 91       	ld	r18, X
 bf0:	11 96       	adiw	r26, 0x01	; 1
 bf2:	3c 91       	ld	r19, X
 bf4:	11 97       	sbiw	r26, 0x01	; 1
 bf6:	12 96       	adiw	r26, 0x02	; 2
 bf8:	4c 91       	ld	r20, X
 bfa:	12 97       	sbiw	r26, 0x02	; 2
 bfc:	13 96       	adiw	r26, 0x03	; 3
 bfe:	5c 91       	ld	r21, X
 c00:	13 97       	sbiw	r26, 0x03	; 3
 c02:	14 96       	adiw	r26, 0x04	; 4
 c04:	6c 91       	ld	r22, X
 c06:	14 97       	sbiw	r26, 0x04	; 4
 c08:	15 96       	adiw	r26, 0x05	; 5
 c0a:	7c 91       	ld	r23, X
 c0c:	15 97       	sbiw	r26, 0x05	; 5
 c0e:	16 96       	adiw	r26, 0x06	; 6
 c10:	8c 91       	ld	r24, X
 c12:	16 97       	sbiw	r26, 0x06	; 6
 c14:	17 96       	adiw	r26, 0x07	; 7
 c16:	9c 91       	ld	r25, X
 c18:	a0 e0       	ldi	r26, 0x00	; 0
 c1a:	0e 94 91 12 	call	0x2522	; 0x2522 <__cmpdi2_s8>
 c1e:	21 f0       	breq	.+8      	; 0xc28 <__fmt_x+0x98>
 c20:	8d 81       	ldd	r24, Y+5	; 0x05
 c22:	9e 81       	ldd	r25, Y+6	; 0x06
 c24:	02 97       	sbiw	r24, 0x02	; 2
 c26:	02 c0       	rjmp	.+4      	; 0xc2c <__fmt_x+0x9c>
 c28:	8d 81       	ldd	r24, Y+5	; 0x05
 c2a:	9e 81       	ldd	r25, Y+6	; 0x06
 c2c:	97 01       	movw	r18, r14
 c2e:	28 70       	andi	r18, 0x08	; 8
 c30:	33 27       	eor	r19, r19
 c32:	3c 87       	std	Y+12, r19	; 0x0c
 c34:	2b 87       	std	Y+11, r18	; 0x0b
 c36:	e3 fc       	sbrc	r14, 3
 c38:	01 97       	sbiw	r24, 0x01	; 1
 c3a:	ab 89       	ldd	r26, Y+19	; 0x13
 c3c:	bc 89       	ldd	r27, Y+20	; 0x14
 c3e:	4c 90       	ld	r4, X
 c40:	11 96       	adiw	r26, 0x01	; 1
 c42:	5c 90       	ld	r5, X
 c44:	11 97       	sbiw	r26, 0x01	; 1
 c46:	12 96       	adiw	r26, 0x02	; 2
 c48:	6c 90       	ld	r6, X
 c4a:	12 97       	sbiw	r26, 0x02	; 2
 c4c:	13 96       	adiw	r26, 0x03	; 3
 c4e:	7c 90       	ld	r7, X
 c50:	13 97       	sbiw	r26, 0x03	; 3
 c52:	14 96       	adiw	r26, 0x04	; 4
 c54:	8c 90       	ld	r8, X
 c56:	14 97       	sbiw	r26, 0x04	; 4
 c58:	15 96       	adiw	r26, 0x05	; 5
 c5a:	9c 90       	ld	r9, X
 c5c:	15 97       	sbiw	r26, 0x05	; 5
 c5e:	16 96       	adiw	r26, 0x06	; 6
 c60:	ac 90       	ld	r10, X
 c62:	16 97       	sbiw	r26, 0x06	; 6
 c64:	17 96       	adiw	r26, 0x07	; 7
 c66:	bc 90       	ld	r11, X
 c68:	a9 81       	ldd	r26, Y+1	; 0x01
 c6a:	ba 81       	ldd	r27, Y+2	; 0x02
 c6c:	18 96       	adiw	r26, 0x08	; 8
 c6e:	cd 90       	ld	r12, X+
 c70:	dc 90       	ld	r13, X
 c72:	19 97       	sbiw	r26, 0x09	; 9
 c74:	b1 e0       	ldi	r27, 0x01	; 1
 c76:	cb 1a       	sub	r12, r27
 c78:	d1 08       	sbc	r13, r1
 c7a:	d1 01       	movw	r26, r2
 c7c:	ac 0d       	add	r26, r12
 c7e:	bd 1d       	adc	r27, r13
 c80:	1c 92       	st	X, r1
 c82:	9c 83       	std	Y+4, r25	; 0x04
 c84:	8b 83       	std	Y+3, r24	; 0x03
 c86:	9f 01       	movw	r18, r30
 c88:	28 1b       	sub	r18, r24
 c8a:	39 0b       	sbc	r19, r25
 c8c:	3e 87       	std	Y+14, r19	; 0x0e
 c8e:	2d 87       	std	Y+13, r18	; 0x0d
 c90:	c7 01       	movw	r24, r14
 c92:	82 70       	andi	r24, 0x02	; 2
 c94:	99 27       	eor	r25, r25
 c96:	98 8b       	std	Y+16, r25	; 0x10
 c98:	8f 87       	std	Y+15, r24	; 0x0f
 c9a:	81 2f       	mov	r24, r17
 c9c:	01 2e       	mov	r0, r17
 c9e:	00 0c       	add	r0, r0
 ca0:	99 0b       	sbc	r25, r25
 ca2:	dc 01       	movw	r26, r24
 ca4:	a1 54       	subi	r26, 0x41	; 65
 ca6:	b1 09       	sbc	r27, r1
 ca8:	ba 8b       	std	Y+18, r27	; 0x12
 caa:	a9 8b       	std	Y+17, r26	; 0x11
 cac:	32 e0       	ldi	r19, 0x02	; 2
 cae:	c3 16       	cp	r12, r19
 cb0:	d1 04       	cpc	r13, r1
 cb2:	34 f4       	brge	.+12     	; 0xcc0 <__fmt_x+0x130>
 cb4:	89 85       	ldd	r24, Y+9	; 0x09
 cb6:	9a 85       	ldd	r25, Y+10	; 0x0a
 cb8:	89 2b       	or	r24, r25
 cba:	09 f0       	breq	.+2      	; 0xcbe <__fmt_x+0x12e>
 cbc:	4c c0       	rjmp	.+152    	; 0xd56 <__fmt_x+0x1c6>
 cbe:	73 c0       	rjmp	.+230    	; 0xda6 <__fmt_x+0x216>
 cc0:	92 01       	movw	r18, r4
 cc2:	a3 01       	movw	r20, r6
 cc4:	b4 01       	movw	r22, r8
 cc6:	c5 01       	movw	r24, r10
 cc8:	a0 e0       	ldi	r26, 0x00	; 0
 cca:	0e 94 91 12 	call	0x2522	; 0x2522 <__cmpdi2_s8>
 cce:	81 f1       	breq	.+96     	; 0xd30 <__fmt_x+0x1a0>
 cd0:	b1 e0       	ldi	r27, 0x01	; 1
 cd2:	cb 1a       	sub	r12, r27
 cd4:	d1 08       	sbc	r13, r1
 cd6:	c2 01       	movw	r24, r4
 cd8:	8f 70       	andi	r24, 0x0F	; 15
 cda:	99 27       	eor	r25, r25
 cdc:	8a 30       	cpi	r24, 0x0A	; 10
 cde:	91 05       	cpc	r25, r1
 ce0:	14 f4       	brge	.+4      	; 0xce6 <__fmt_x+0x156>
 ce2:	c0 96       	adiw	r24, 0x30	; 48
 ce4:	02 c0       	rjmp	.+4      	; 0xcea <__fmt_x+0x15a>
 ce6:	89 5a       	subi	r24, 0xA9	; 169
 ce8:	9f 4f       	sbci	r25, 0xFF	; 255
 cea:	e9 89       	ldd	r30, Y+17	; 0x11
 cec:	fa 89       	ldd	r31, Y+18	; 0x12
 cee:	7a 97       	sbiw	r30, 0x1a	; 26
 cf0:	48 f4       	brcc	.+18     	; 0xd04 <__fmt_x+0x174>
 cf2:	9c 01       	movw	r18, r24
 cf4:	20 62       	ori	r18, 0x20	; 32
 cf6:	21 56       	subi	r18, 0x61	; 97
 cf8:	31 09       	sbc	r19, r1
 cfa:	2a 31       	cpi	r18, 0x1A	; 26
 cfc:	31 05       	cpc	r19, r1
 cfe:	10 f4       	brcc	.+4      	; 0xd04 <__fmt_x+0x174>
 d00:	0e 94 bc 12 	call	0x2578	; 0x2578 <toupper>
 d04:	f1 01       	movw	r30, r2
 d06:	ec 0d       	add	r30, r12
 d08:	fd 1d       	adc	r31, r13
 d0a:	80 83       	st	Z, r24
 d0c:	2b 81       	ldd	r18, Y+3	; 0x03
 d0e:	3c 81       	ldd	r19, Y+4	; 0x04
 d10:	21 50       	subi	r18, 0x01	; 1
 d12:	31 09       	sbc	r19, r1
 d14:	3c 83       	std	Y+4, r19	; 0x04
 d16:	2b 83       	std	Y+3, r18	; 0x03
 d18:	92 01       	movw	r18, r4
 d1a:	a3 01       	movw	r20, r6
 d1c:	b4 01       	movw	r22, r8
 d1e:	c5 01       	movw	r24, r10
 d20:	04 e0       	ldi	r16, 0x04	; 4
 d22:	0e 94 34 11 	call	0x2268	; 0x2268 <__lshrdi3>
 d26:	29 01       	movw	r4, r18
 d28:	3a 01       	movw	r6, r20
 d2a:	4b 01       	movw	r8, r22
 d2c:	5c 01       	movw	r10, r24
 d2e:	be cf       	rjmp	.-132    	; 0xcac <__fmt_x+0x11c>
 d30:	8d 85       	ldd	r24, Y+13	; 0x0d
 d32:	9e 85       	ldd	r25, Y+14	; 0x0e
 d34:	ab 81       	ldd	r26, Y+3	; 0x03
 d36:	bc 81       	ldd	r27, Y+4	; 0x04
 d38:	8a 0f       	add	r24, r26
 d3a:	9b 1f       	adc	r25, r27
 d3c:	18 16       	cp	r1, r24
 d3e:	19 06       	cpc	r1, r25
 d40:	3c f2       	brlt	.-114    	; 0xcd0 <__fmt_x+0x140>
 d42:	1a 16       	cp	r1, r26
 d44:	1b 06       	cpc	r1, r27
 d46:	0c f0       	brlt	.+2      	; 0xd4a <__fmt_x+0x1ba>
 d48:	b5 cf       	rjmp	.-150    	; 0xcb4 <__fmt_x+0x124>
 d4a:	ef 85       	ldd	r30, Y+15	; 0x0f
 d4c:	f8 89       	ldd	r31, Y+16	; 0x10
 d4e:	ef 2b       	or	r30, r31
 d50:	09 f0       	breq	.+2      	; 0xd54 <__fmt_x+0x1c4>
 d52:	be cf       	rjmp	.-132    	; 0xcd0 <__fmt_x+0x140>
 d54:	af cf       	rjmp	.-162    	; 0xcb4 <__fmt_x+0x124>
 d56:	ab 89       	ldd	r26, Y+19	; 0x13
 d58:	bc 89       	ldd	r27, Y+20	; 0x14
 d5a:	2c 91       	ld	r18, X
 d5c:	11 96       	adiw	r26, 0x01	; 1
 d5e:	3c 91       	ld	r19, X
 d60:	11 97       	sbiw	r26, 0x01	; 1
 d62:	12 96       	adiw	r26, 0x02	; 2
 d64:	4c 91       	ld	r20, X
 d66:	12 97       	sbiw	r26, 0x02	; 2
 d68:	13 96       	adiw	r26, 0x03	; 3
 d6a:	5c 91       	ld	r21, X
 d6c:	13 97       	sbiw	r26, 0x03	; 3
 d6e:	14 96       	adiw	r26, 0x04	; 4
 d70:	6c 91       	ld	r22, X
 d72:	14 97       	sbiw	r26, 0x04	; 4
 d74:	15 96       	adiw	r26, 0x05	; 5
 d76:	7c 91       	ld	r23, X
 d78:	15 97       	sbiw	r26, 0x05	; 5
 d7a:	16 96       	adiw	r26, 0x06	; 6
 d7c:	8c 91       	ld	r24, X
 d7e:	16 97       	sbiw	r26, 0x06	; 6
 d80:	17 96       	adiw	r26, 0x07	; 7
 d82:	9c 91       	ld	r25, X
 d84:	a0 e0       	ldi	r26, 0x00	; 0
 d86:	0e 94 91 12 	call	0x2522	; 0x2522 <__cmpdi2_s8>
 d8a:	69 f0       	breq	.+26     	; 0xda6 <__fmt_x+0x216>
 d8c:	f1 01       	movw	r30, r2
 d8e:	ec 0d       	add	r30, r12
 d90:	fd 1d       	adc	r31, r13
 d92:	31 97       	sbiw	r30, 0x01	; 1
 d94:	10 83       	st	Z, r17
 d96:	b2 e0       	ldi	r27, 0x02	; 2
 d98:	cb 1a       	sub	r12, r27
 d9a:	d1 08       	sbc	r13, r1
 d9c:	f1 01       	movw	r30, r2
 d9e:	ec 0d       	add	r30, r12
 da0:	fd 1d       	adc	r31, r13
 da2:	80 e3       	ldi	r24, 0x30	; 48
 da4:	80 83       	st	Z, r24
 da6:	eb 85       	ldd	r30, Y+11	; 0x0b
 da8:	fc 85       	ldd	r31, Y+12	; 0x0c
 daa:	ef 2b       	or	r30, r31
 dac:	41 f0       	breq	.+16     	; 0xdbe <__fmt_x+0x22e>
 dae:	f1 e0       	ldi	r31, 0x01	; 1
 db0:	cf 1a       	sub	r12, r31
 db2:	d1 08       	sbc	r13, r1
 db4:	f1 01       	movw	r30, r2
 db6:	ec 0d       	add	r30, r12
 db8:	fd 1d       	adc	r31, r13
 dba:	80 e2       	ldi	r24, 0x20	; 32
 dbc:	80 83       	st	Z, r24
 dbe:	a9 81       	ldd	r26, Y+1	; 0x01
 dc0:	ba 81       	ldd	r27, Y+2	; 0x02
 dc2:	18 96       	adiw	r26, 0x08	; 8
 dc4:	2d 91       	ld	r18, X+
 dc6:	3c 91       	ld	r19, X
 dc8:	19 97       	sbiw	r26, 0x09	; 9
 dca:	21 50       	subi	r18, 0x01	; 1
 dcc:	31 09       	sbc	r19, r1
 dce:	2c 19       	sub	r18, r12
 dd0:	3d 09       	sbc	r19, r13
 dd2:	c2 0c       	add	r12, r2
 dd4:	d3 1c       	adc	r13, r3
 dd6:	a6 01       	movw	r20, r12
 dd8:	60 e8       	ldi	r22, 0x80	; 128
 dda:	0d 81       	ldd	r16, Y+5	; 0x05
 ddc:	1e 81       	ldd	r17, Y+6	; 0x06
 dde:	8f 81       	ldd	r24, Y+7	; 0x07
 de0:	98 85       	ldd	r25, Y+8	; 0x08
 de2:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__pad>
 de6:	9c 01       	movw	r18, r24
 de8:	ef 81       	ldd	r30, Y+7	; 0x07
 dea:	f8 85       	ldd	r31, Y+8	; 0x08
 dec:	80 81       	ld	r24, Z
 dee:	91 81       	ldd	r25, Z+1	; 0x01
 df0:	90 ff       	sbrs	r25, 0
 df2:	09 c0       	rjmp	.+18     	; 0xe06 <__fmt_x+0x276>
 df4:	a9 81       	ldd	r26, Y+1	; 0x01
 df6:	ba 81       	ldd	r27, Y+2	; 0x02
 df8:	12 96       	adiw	r26, 0x02	; 2
 dfa:	8d 91       	ld	r24, X+
 dfc:	9c 91       	ld	r25, X
 dfe:	13 97       	sbiw	r26, 0x03	; 3
 e00:	82 17       	cp	r24, r18
 e02:	93 07       	cpc	r25, r19
 e04:	0c f4       	brge	.+2      	; 0xe08 <__fmt_x+0x278>
 e06:	c9 01       	movw	r24, r18
 e08:	64 96       	adiw	r28, 0x14	; 20
 e0a:	e2 e1       	ldi	r30, 0x12	; 18
 e0c:	0c 94 a3 11 	jmp	0x2346	; 0x2346 <__epilogue_restores__>

Disassembly of section .text.__pop_float:

000021e8 <__pop_float>:
    21e8:	fa 01       	movw	r30, r20
    21ea:	60 38       	cpi	r22, 0x80	; 128
    21ec:	71 05       	cpc	r23, r1
    21ee:	cc f0       	brlt	.+50     	; 0x2222 <__stack+0x23>
    21f0:	62 38       	cpi	r22, 0x82	; 130
    21f2:	71 05       	cpc	r23, r1
    21f4:	1c f0       	brlt	.+6      	; 0x21fc <__pop_float+0x14>
    21f6:	63 38       	cpi	r22, 0x83	; 131
    21f8:	71 05       	cpc	r23, r1
    21fa:	99 f4       	brne	.+38     	; 0x2222 <__stack+0x23>
    21fc:	a0 81       	ld	r26, Z
    21fe:	b1 81       	ldd	r27, Z+1	; 0x01
    2200:	9d 01       	movw	r18, r26
    2202:	2c 5f       	subi	r18, 0xFC	; 252
    2204:	3f 4f       	sbci	r19, 0xFF	; 255
    2206:	31 83       	std	Z+1, r19	; 0x01
    2208:	20 83       	st	Z, r18
    220a:	4d 91       	ld	r20, X+
    220c:	5d 91       	ld	r21, X+
    220e:	6d 91       	ld	r22, X+
    2210:	7c 91       	ld	r23, X
    2212:	fc 01       	movw	r30, r24
    2214:	40 83       	st	Z, r20
    2216:	51 83       	std	Z+1, r21	; 0x01
    2218:	62 83       	std	Z+2, r22	; 0x02
    221a:	73 83       	std	Z+3, r23	; 0x03
    221c:	81 e0       	ldi	r24, 0x01	; 1
    221e:	90 e0       	ldi	r25, 0x00	; 0
    2220:	08 95       	ret
    2222:	80 e0       	ldi	r24, 0x00	; 0
    2224:	90 e0       	ldi	r25, 0x00	; 0
    2226:	08 95       	ret

Disassembly of section .text.__pop_int:

00001126 <__pop_int>:
    1126:	0f 93       	push	r16
    1128:	1f 93       	push	r17
    112a:	cf 93       	push	r28
    112c:	df 93       	push	r29
    112e:	fc 01       	movw	r30, r24
    1130:	d9 01       	movw	r26, r18
    1132:	68 38       	cpi	r22, 0x88	; 136
    1134:	71 05       	cpc	r23, r1
    1136:	31 f1       	breq	.+76     	; 0x1184 <__pop_int+0x5e>
    1138:	94 f4       	brge	.+36     	; 0x115e <__pop_int+0x38>
    113a:	61 38       	cpi	r22, 0x81	; 129
    113c:	71 05       	cpc	r23, r1
    113e:	b1 f1       	breq	.+108    	; 0x11ac <__pop_int+0x86>
    1140:	2c f4       	brge	.+10     	; 0x114c <__pop_int+0x26>
    1142:	60 38       	cpi	r22, 0x80	; 128
    1144:	71 05       	cpc	r23, r1
    1146:	09 f4       	brne	.+2      	; 0x114a <__pop_int+0x24>
    1148:	78 c0       	rjmp	.+240    	; 0x123a <__pop_int+0x114>
    114a:	9f c0       	rjmp	.+318    	; 0x128a <__pop_int+0x164>
    114c:	62 38       	cpi	r22, 0x82	; 130
    114e:	71 05       	cpc	r23, r1
    1150:	09 f4       	brne	.+2      	; 0x1154 <__pop_int+0x2e>
    1152:	59 c0       	rjmp	.+178    	; 0x1206 <__pop_int+0xe0>
    1154:	64 38       	cpi	r22, 0x84	; 132
    1156:	71 05       	cpc	r23, r1
    1158:	09 f4       	brne	.+2      	; 0x115c <__pop_int+0x36>
    115a:	6f c0       	rjmp	.+222    	; 0x123a <__pop_int+0x114>
    115c:	96 c0       	rjmp	.+300    	; 0x128a <__pop_int+0x164>
    115e:	60 3a       	cpi	r22, 0xA0	; 160
    1160:	71 05       	cpc	r23, r1
    1162:	09 f4       	brne	.+2      	; 0x1166 <__pop_int+0x40>
    1164:	48 c0       	rjmp	.+144    	; 0x11f6 <__pop_int+0xd0>
    1166:	2c f4       	brge	.+10     	; 0x1172 <__pop_int+0x4c>
    1168:	60 39       	cpi	r22, 0x90	; 144
    116a:	71 05       	cpc	r23, r1
    116c:	09 f4       	brne	.+2      	; 0x1170 <__pop_int+0x4a>
    116e:	4b c0       	rjmp	.+150    	; 0x1206 <__pop_int+0xe0>
    1170:	8c c0       	rjmp	.+280    	; 0x128a <__pop_int+0x164>
    1172:	60 3c       	cpi	r22, 0xC0	; 192
    1174:	71 05       	cpc	r23, r1
    1176:	09 f4       	brne	.+2      	; 0x117a <__pop_int+0x54>
    1178:	76 c0       	rjmp	.+236    	; 0x1266 <__pop_int+0x140>
    117a:	60 3f       	cpi	r22, 0xF0	; 240
    117c:	71 05       	cpc	r23, r1
    117e:	09 f4       	brne	.+2      	; 0x1182 <__pop_int+0x5c>
    1180:	72 c0       	rjmp	.+228    	; 0x1266 <__pop_int+0x140>
    1182:	83 c0       	rjmp	.+262    	; 0x128a <__pop_int+0x164>
    1184:	cd 91       	ld	r28, X+
    1186:	dc 91       	ld	r29, X
    1188:	11 97       	sbiw	r26, 0x01	; 1
    118a:	ce 01       	movw	r24, r28
    118c:	02 96       	adiw	r24, 0x02	; 2
    118e:	8d 93       	st	X+, r24
    1190:	9c 93       	st	X, r25
    1192:	45 2b       	or	r20, r21
    1194:	39 f0       	breq	.+14     	; 0x11a4 <__pop_int+0x7e>
    1196:	98 81       	ld	r25, Y
    1198:	89 2f       	mov	r24, r25
    119a:	88 0f       	add	r24, r24
    119c:	88 0b       	sbc	r24, r24
    119e:	90 83       	st	Z, r25
    11a0:	81 83       	std	Z+1, r24	; 0x01
    11a2:	5b c0       	rjmp	.+182    	; 0x125a <__pop_int+0x134>
    11a4:	88 81       	ld	r24, Y
    11a6:	80 83       	st	Z, r24
    11a8:	11 82       	std	Z+1, r1	; 0x01
    11aa:	68 c0       	rjmp	.+208    	; 0x127c <__pop_int+0x156>
    11ac:	cd 91       	ld	r28, X+
    11ae:	dc 91       	ld	r29, X
    11b0:	11 97       	sbiw	r26, 0x01	; 1
    11b2:	ce 01       	movw	r24, r28
    11b4:	04 96       	adiw	r24, 0x04	; 4
    11b6:	8d 93       	st	X+, r24
    11b8:	9c 93       	st	X, r25
    11ba:	45 2b       	or	r20, r21
    11bc:	99 f0       	breq	.+38     	; 0x11e4 <__pop_int+0xbe>
    11be:	88 81       	ld	r24, Y
    11c0:	99 81       	ldd	r25, Y+1	; 0x01
    11c2:	aa 81       	ldd	r26, Y+2	; 0x02
    11c4:	bb 81       	ldd	r27, Y+3	; 0x03
    11c6:	ac 01       	movw	r20, r24
    11c8:	bd 01       	movw	r22, r26
    11ca:	77 0f       	add	r23, r23
    11cc:	44 0b       	sbc	r20, r20
    11ce:	54 2f       	mov	r21, r20
    11d0:	ba 01       	movw	r22, r20
    11d2:	80 83       	st	Z, r24
    11d4:	91 83       	std	Z+1, r25	; 0x01
    11d6:	a2 83       	std	Z+2, r26	; 0x02
    11d8:	b3 83       	std	Z+3, r27	; 0x03
    11da:	44 83       	std	Z+4, r20	; 0x04
    11dc:	45 83       	std	Z+5, r20	; 0x05
    11de:	46 83       	std	Z+6, r20	; 0x06
    11e0:	47 83       	std	Z+7, r20	; 0x07
    11e2:	28 c0       	rjmp	.+80     	; 0x1234 <__pop_int+0x10e>
    11e4:	08 81       	ld	r16, Y
    11e6:	19 81       	ldd	r17, Y+1	; 0x01
    11e8:	2a 81       	ldd	r18, Y+2	; 0x02
    11ea:	3b 81       	ldd	r19, Y+3	; 0x03
    11ec:	00 83       	st	Z, r16
    11ee:	11 83       	std	Z+1, r17	; 0x01
    11f0:	22 83       	std	Z+2, r18	; 0x02
    11f2:	33 83       	std	Z+3, r19	; 0x03
    11f4:	45 c0       	rjmp	.+138    	; 0x1280 <__pop_int+0x15a>
    11f6:	cd 91       	ld	r28, X+
    11f8:	dc 91       	ld	r29, X
    11fa:	11 97       	sbiw	r26, 0x01	; 1
    11fc:	ce 01       	movw	r24, r28
    11fe:	02 96       	adiw	r24, 0x02	; 2
    1200:	8d 93       	st	X+, r24
    1202:	9c 93       	st	X, r25
    1204:	23 c0       	rjmp	.+70     	; 0x124c <__pop_int+0x126>
    1206:	cd 91       	ld	r28, X+
    1208:	dc 91       	ld	r29, X
    120a:	11 97       	sbiw	r26, 0x01	; 1
    120c:	ce 01       	movw	r24, r28
    120e:	08 96       	adiw	r24, 0x08	; 8
    1210:	8d 93       	st	X+, r24
    1212:	9c 93       	st	X, r25
    1214:	78 81       	ld	r23, Y
    1216:	69 81       	ldd	r22, Y+1	; 0x01
    1218:	5a 81       	ldd	r21, Y+2	; 0x02
    121a:	4b 81       	ldd	r20, Y+3	; 0x03
    121c:	3c 81       	ldd	r19, Y+4	; 0x04
    121e:	2d 81       	ldd	r18, Y+5	; 0x05
    1220:	9e 81       	ldd	r25, Y+6	; 0x06
    1222:	8f 81       	ldd	r24, Y+7	; 0x07
    1224:	70 83       	st	Z, r23
    1226:	61 83       	std	Z+1, r22	; 0x01
    1228:	52 83       	std	Z+2, r21	; 0x02
    122a:	43 83       	std	Z+3, r20	; 0x03
    122c:	34 83       	std	Z+4, r19	; 0x04
    122e:	25 83       	std	Z+5, r18	; 0x05
    1230:	96 83       	std	Z+6, r25	; 0x06
    1232:	87 83       	std	Z+7, r24	; 0x07
    1234:	81 e0       	ldi	r24, 0x01	; 1
    1236:	90 e0       	ldi	r25, 0x00	; 0
    1238:	2a c0       	rjmp	.+84     	; 0x128e <__pop_int+0x168>
    123a:	cd 91       	ld	r28, X+
    123c:	dc 91       	ld	r29, X
    123e:	11 97       	sbiw	r26, 0x01	; 1
    1240:	ce 01       	movw	r24, r28
    1242:	02 96       	adiw	r24, 0x02	; 2
    1244:	8d 93       	st	X+, r24
    1246:	9c 93       	st	X, r25
    1248:	45 2b       	or	r20, r21
    124a:	a1 f0       	breq	.+40     	; 0x1274 <__pop_int+0x14e>
    124c:	99 81       	ldd	r25, Y+1	; 0x01
    124e:	28 81       	ld	r18, Y
    1250:	89 2f       	mov	r24, r25
    1252:	88 0f       	add	r24, r24
    1254:	88 0b       	sbc	r24, r24
    1256:	20 83       	st	Z, r18
    1258:	91 83       	std	Z+1, r25	; 0x01
    125a:	82 83       	std	Z+2, r24	; 0x02
    125c:	83 83       	std	Z+3, r24	; 0x03
    125e:	84 83       	std	Z+4, r24	; 0x04
    1260:	85 83       	std	Z+5, r24	; 0x05
    1262:	86 83       	std	Z+6, r24	; 0x06
    1264:	e6 cf       	rjmp	.-52     	; 0x1232 <__pop_int+0x10c>
    1266:	cd 91       	ld	r28, X+
    1268:	dc 91       	ld	r29, X
    126a:	11 97       	sbiw	r26, 0x01	; 1
    126c:	ce 01       	movw	r24, r28
    126e:	02 96       	adiw	r24, 0x02	; 2
    1270:	8d 93       	st	X+, r24
    1272:	9c 93       	st	X, r25
    1274:	08 81       	ld	r16, Y
    1276:	19 81       	ldd	r17, Y+1	; 0x01
    1278:	00 83       	st	Z, r16
    127a:	11 83       	std	Z+1, r17	; 0x01
    127c:	12 82       	std	Z+2, r1	; 0x02
    127e:	13 82       	std	Z+3, r1	; 0x03
    1280:	14 82       	std	Z+4, r1	; 0x04
    1282:	15 82       	std	Z+5, r1	; 0x05
    1284:	16 82       	std	Z+6, r1	; 0x06
    1286:	17 82       	std	Z+7, r1	; 0x07
    1288:	d5 cf       	rjmp	.-86     	; 0x1234 <__pop_int+0x10e>
    128a:	80 e0       	ldi	r24, 0x00	; 0
    128c:	90 e0       	ldi	r25, 0x00	; 0
    128e:	df 91       	pop	r29
    1290:	cf 91       	pop	r28
    1292:	1f 91       	pop	r17
    1294:	0f 91       	pop	r16
    1296:	08 95       	ret

Disassembly of section .text.__pop_ptr:

000014f0 <__pop_ptr>:
    14f0:	cf 93       	push	r28
    14f2:	df 93       	push	r29
    14f4:	dc 01       	movw	r26, r24
    14f6:	f9 01       	movw	r30, r18
    14f8:	64 38       	cpi	r22, 0x84	; 132
    14fa:	71 05       	cpc	r23, r1
    14fc:	d9 f1       	breq	.+118    	; 0x1574 <__pop_ptr+0x84>
    14fe:	64 f4       	brge	.+24     	; 0x1518 <__pop_ptr+0x28>
    1500:	61 38       	cpi	r22, 0x81	; 129
    1502:	71 05       	cpc	r23, r1
    1504:	21 f1       	breq	.+72     	; 0x154e <__pop_ptr+0x5e>
    1506:	62 38       	cpi	r22, 0x82	; 130
    1508:	71 05       	cpc	r23, r1
    150a:	09 f4       	brne	.+2      	; 0x150e <__pop_ptr+0x1e>
    150c:	40 c0       	rjmp	.+128    	; 0x158e <__pop_ptr+0x9e>
    150e:	60 38       	cpi	r22, 0x80	; 128
    1510:	71 05       	cpc	r23, r1
    1512:	09 f0       	breq	.+2      	; 0x1516 <__pop_ptr+0x26>
    1514:	54 c0       	rjmp	.+168    	; 0x15be <__pop_ptr+0xce>
    1516:	2e c0       	rjmp	.+92     	; 0x1574 <__pop_ptr+0x84>
    1518:	60 39       	cpi	r22, 0x90	; 144
    151a:	71 05       	cpc	r23, r1
    151c:	c1 f1       	breq	.+112    	; 0x158e <__pop_ptr+0x9e>
    151e:	84 f4       	brge	.+32     	; 0x1540 <__pop_ptr+0x50>
    1520:	68 38       	cpi	r22, 0x88	; 136
    1522:	71 05       	cpc	r23, r1
    1524:	09 f0       	breq	.+2      	; 0x1528 <__pop_ptr+0x38>
    1526:	4b c0       	rjmp	.+150    	; 0x15be <__pop_ptr+0xce>
    1528:	c0 81       	ld	r28, Z
    152a:	d1 81       	ldd	r29, Z+1	; 0x01
    152c:	ce 01       	movw	r24, r28
    152e:	02 96       	adiw	r24, 0x02	; 2
    1530:	91 83       	std	Z+1, r25	; 0x01
    1532:	80 83       	st	Z, r24
    1534:	e8 81       	ld	r30, Y
    1536:	f9 81       	ldd	r31, Y+1	; 0x01
    1538:	ed 93       	st	X+, r30
    153a:	fc 93       	st	X, r31
    153c:	40 83       	st	Z, r20
    153e:	3c c0       	rjmp	.+120    	; 0x15b8 <__pop_ptr+0xc8>
    1540:	60 3a       	cpi	r22, 0xA0	; 160
    1542:	71 05       	cpc	r23, r1
    1544:	b9 f0       	breq	.+46     	; 0x1574 <__pop_ptr+0x84>
    1546:	60 3c       	cpi	r22, 0xC0	; 192
    1548:	71 05       	cpc	r23, r1
    154a:	a1 f0       	breq	.+40     	; 0x1574 <__pop_ptr+0x84>
    154c:	38 c0       	rjmp	.+112    	; 0x15be <__pop_ptr+0xce>
    154e:	c0 81       	ld	r28, Z
    1550:	d1 81       	ldd	r29, Z+1	; 0x01
    1552:	ce 01       	movw	r24, r28
    1554:	02 96       	adiw	r24, 0x02	; 2
    1556:	91 83       	std	Z+1, r25	; 0x01
    1558:	80 83       	st	Z, r24
    155a:	e8 81       	ld	r30, Y
    155c:	f9 81       	ldd	r31, Y+1	; 0x01
    155e:	ed 93       	st	X+, r30
    1560:	fc 93       	st	X, r31
    1562:	05 2e       	mov	r0, r21
    1564:	00 0c       	add	r0, r0
    1566:	66 0b       	sbc	r22, r22
    1568:	77 0b       	sbc	r23, r23
    156a:	40 83       	st	Z, r20
    156c:	51 83       	std	Z+1, r21	; 0x01
    156e:	62 83       	std	Z+2, r22	; 0x02
    1570:	73 83       	std	Z+3, r23	; 0x03
    1572:	22 c0       	rjmp	.+68     	; 0x15b8 <__pop_ptr+0xc8>
    1574:	c0 81       	ld	r28, Z
    1576:	d1 81       	ldd	r29, Z+1	; 0x01
    1578:	ce 01       	movw	r24, r28
    157a:	02 96       	adiw	r24, 0x02	; 2
    157c:	91 83       	std	Z+1, r25	; 0x01
    157e:	80 83       	st	Z, r24
    1580:	e8 81       	ld	r30, Y
    1582:	f9 81       	ldd	r31, Y+1	; 0x01
    1584:	ed 93       	st	X+, r30
    1586:	fc 93       	st	X, r31
    1588:	51 83       	std	Z+1, r21	; 0x01
    158a:	40 83       	st	Z, r20
    158c:	15 c0       	rjmp	.+42     	; 0x15b8 <__pop_ptr+0xc8>
    158e:	c0 81       	ld	r28, Z
    1590:	d1 81       	ldd	r29, Z+1	; 0x01
    1592:	ce 01       	movw	r24, r28
    1594:	02 96       	adiw	r24, 0x02	; 2
    1596:	91 83       	std	Z+1, r25	; 0x01
    1598:	80 83       	st	Z, r24
    159a:	e8 81       	ld	r30, Y
    159c:	f9 81       	ldd	r31, Y+1	; 0x01
    159e:	ed 93       	st	X+, r30
    15a0:	fc 93       	st	X, r31
    15a2:	51 83       	std	Z+1, r21	; 0x01
    15a4:	40 83       	st	Z, r20
    15a6:	85 2f       	mov	r24, r21
    15a8:	88 0f       	add	r24, r24
    15aa:	88 0b       	sbc	r24, r24
    15ac:	82 83       	std	Z+2, r24	; 0x02
    15ae:	83 83       	std	Z+3, r24	; 0x03
    15b0:	84 83       	std	Z+4, r24	; 0x04
    15b2:	85 83       	std	Z+5, r24	; 0x05
    15b4:	86 83       	std	Z+6, r24	; 0x06
    15b6:	87 83       	std	Z+7, r24	; 0x07
    15b8:	81 e0       	ldi	r24, 0x01	; 1
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	02 c0       	rjmp	.+4      	; 0x15c2 <__pop_ptr+0xd2>
    15be:	80 e0       	ldi	r24, 0x00	; 0
    15c0:	90 e0       	ldi	r25, 0x00	; 0
    15c2:	df 91       	pop	r29
    15c4:	cf 91       	pop	r28
    15c6:	08 95       	ret

Disassembly of section .text.atoi:

00001ce2 <atoi>:
    1ce2:	cf 93       	push	r28
    1ce4:	9b 01       	movw	r18, r22
    1ce6:	48 2f       	mov	r20, r24
    1ce8:	f9 01       	movw	r30, r18
    1cea:	54 2f       	mov	r21, r20
    1cec:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
    1cf0:	60 32       	cpi	r22, 0x20	; 32
    1cf2:	b9 f1       	breq	.+110    	; 0x1d62 <atoi+0x80>
    1cf4:	86 2f       	mov	r24, r22
    1cf6:	06 2e       	mov	r0, r22
    1cf8:	00 0c       	add	r0, r0
    1cfa:	99 0b       	sbc	r25, r25
    1cfc:	09 97       	sbiw	r24, 0x09	; 9
    1cfe:	05 97       	sbiw	r24, 0x05	; 5
    1d00:	80 f1       	brcs	.+96     	; 0x1d62 <atoi+0x80>
    1d02:	6b 32       	cpi	r22, 0x2B	; 43
    1d04:	49 f5       	brne	.+82     	; 0x1d58 <atoi+0x76>
    1d06:	a0 e0       	ldi	r26, 0x00	; 0
    1d08:	b0 e0       	ldi	r27, 0x00	; 0
    1d0a:	2f 5f       	subi	r18, 0xFF	; 255
    1d0c:	3f 4f       	sbci	r19, 0xFF	; 255
    1d0e:	4f 4f       	sbci	r20, 0xFF	; 255
    1d10:	02 c0       	rjmp	.+4      	; 0x1d16 <atoi+0x34>
    1d12:	a0 e0       	ldi	r26, 0x00	; 0
    1d14:	b0 e0       	ldi	r27, 0x00	; 0
    1d16:	80 e0       	ldi	r24, 0x00	; 0
    1d18:	90 e0       	ldi	r25, 0x00	; 0
    1d1a:	ca e0       	ldi	r28, 0x0A	; 10
    1d1c:	f9 01       	movw	r30, r18
    1d1e:	54 2f       	mov	r21, r20
    1d20:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
    1d24:	06 2e       	mov	r0, r22
    1d26:	00 0c       	add	r0, r0
    1d28:	77 0b       	sbc	r23, r23
    1d2a:	60 53       	subi	r22, 0x30	; 48
    1d2c:	71 09       	sbc	r23, r1
    1d2e:	6a 30       	cpi	r22, 0x0A	; 10
    1d30:	71 05       	cpc	r23, r1
    1d32:	60 f4       	brcc	.+24     	; 0x1d4c <atoi+0x6a>
    1d34:	c8 9f       	mul	r28, r24
    1d36:	f0 01       	movw	r30, r0
    1d38:	c9 9f       	mul	r28, r25
    1d3a:	f0 0d       	add	r31, r0
    1d3c:	11 24       	eor	r1, r1
    1d3e:	2f 5f       	subi	r18, 0xFF	; 255
    1d40:	3f 4f       	sbci	r19, 0xFF	; 255
    1d42:	4f 4f       	sbci	r20, 0xFF	; 255
    1d44:	cf 01       	movw	r24, r30
    1d46:	86 1b       	sub	r24, r22
    1d48:	97 0b       	sbc	r25, r23
    1d4a:	e8 cf       	rjmp	.-48     	; 0x1d1c <atoi+0x3a>
    1d4c:	ab 2b       	or	r26, r27
    1d4e:	69 f4       	brne	.+26     	; 0x1d6a <atoi+0x88>
    1d50:	91 95       	neg	r25
    1d52:	81 95       	neg	r24
    1d54:	91 09       	sbc	r25, r1
    1d56:	09 c0       	rjmp	.+18     	; 0x1d6a <atoi+0x88>
    1d58:	6d 32       	cpi	r22, 0x2D	; 45
    1d5a:	d9 f6       	brne	.-74     	; 0x1d12 <atoi+0x30>
    1d5c:	a1 e0       	ldi	r26, 0x01	; 1
    1d5e:	b0 e0       	ldi	r27, 0x00	; 0
    1d60:	d4 cf       	rjmp	.-88     	; 0x1d0a <atoi+0x28>
    1d62:	2f 5f       	subi	r18, 0xFF	; 255
    1d64:	3f 4f       	sbci	r19, 0xFF	; 255
    1d66:	4f 4f       	sbci	r20, 0xFF	; 255
    1d68:	bf cf       	rjmp	.-130    	; 0x1ce8 <atoi+0x6>
    1d6a:	cf 91       	pop	r28
    1d6c:	08 95       	ret

Disassembly of section .text.memset:

00002566 <memset>:
    2566:	fc 01       	movw	r30, r24
    2568:	48 0f       	add	r20, r24
    256a:	59 1f       	adc	r21, r25
    256c:	e4 17       	cp	r30, r20
    256e:	f5 07       	cpc	r31, r21
    2570:	11 f0       	breq	.+4      	; 0x2576 <memset+0x10>
    2572:	61 93       	st	Z+, r22
    2574:	fb cf       	rjmp	.-10     	; 0x256c <memset+0x6>
    2576:	08 95       	ret

Disassembly of section .text.strcmp:

00002122 <strcmp>:
    2122:	cf 92       	push	r12
    2124:	df 92       	push	r13
    2126:	ef 92       	push	r14
    2128:	6b 01       	movw	r12, r22
    212a:	e8 2e       	mov	r14, r24
    212c:	f6 01       	movw	r30, r12
    212e:	5e 2d       	mov	r21, r14
    2130:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
    2134:	86 2f       	mov	r24, r22
    2136:	f9 01       	movw	r30, r18
    2138:	54 2f       	mov	r21, r20
    213a:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
    213e:	86 13       	cpse	r24, r22
    2140:	0b c0       	rjmp	.+22     	; 0x2158 <strcmp+0x36>
    2142:	88 23       	and	r24, r24
    2144:	41 f0       	breq	.+16     	; 0x2156 <strcmp+0x34>
    2146:	8f ef       	ldi	r24, 0xFF	; 255
    2148:	c8 1a       	sub	r12, r24
    214a:	d8 0a       	sbc	r13, r24
    214c:	e8 0a       	sbc	r14, r24
    214e:	2f 5f       	subi	r18, 0xFF	; 255
    2150:	3f 4f       	sbci	r19, 0xFF	; 255
    2152:	4f 4f       	sbci	r20, 0xFF	; 255
    2154:	eb cf       	rjmp	.-42     	; 0x212c <strcmp+0xa>
    2156:	68 2f       	mov	r22, r24
    2158:	90 e0       	ldi	r25, 0x00	; 0
    215a:	86 1b       	sub	r24, r22
    215c:	91 09       	sbc	r25, r1
    215e:	ef 90       	pop	r14
    2160:	df 90       	pop	r13
    2162:	cf 90       	pop	r12
    2164:	08 95       	ret

Disassembly of section .text.strlen:

0000246c <strlen>:
    246c:	9b 01       	movw	r18, r22
    246e:	48 2f       	mov	r20, r24
    2470:	a8 2f       	mov	r26, r24
    2472:	cb 01       	movw	r24, r22
    2474:	fc 01       	movw	r30, r24
    2476:	5a 2f       	mov	r21, r26
    2478:	0e 94 e9 12 	call	0x25d2	; 0x25d2 <__xload_1>
    247c:	66 23       	and	r22, r22
    247e:	19 f0       	breq	.+6      	; 0x2486 <strlen+0x1a>
    2480:	01 96       	adiw	r24, 0x01	; 1
    2482:	a1 1d       	adc	r26, r1
    2484:	f7 cf       	rjmp	.-18     	; 0x2474 <strlen+0x8>
    2486:	64 2f       	mov	r22, r20
    2488:	a9 01       	movw	r20, r18
    248a:	84 1b       	sub	r24, r20
    248c:	95 0b       	sbc	r25, r21
    248e:	08 95       	ret

Disassembly of section .text.tolower:

0000258a <tolower>:
    258a:	9c 01       	movw	r18, r24
    258c:	21 54       	subi	r18, 0x41	; 65
    258e:	31 09       	sbc	r19, r1
    2590:	2a 31       	cpi	r18, 0x1A	; 26
    2592:	31 05       	cpc	r19, r1
    2594:	08 f4       	brcc	.+2      	; 0x2598 <tolower+0xe>
    2596:	80 62       	ori	r24, 0x20	; 32
    2598:	08 95       	ret

Disassembly of section .text.toupper:

00002578 <toupper>:
    2578:	9c 01       	movw	r18, r24
    257a:	21 56       	subi	r18, 0x61	; 97
    257c:	31 09       	sbc	r19, r1
    257e:	2a 31       	cpi	r18, 0x1A	; 26
    2580:	31 05       	cpc	r19, r1
    2582:	10 f4       	brcc	.+4      	; 0x2588 <toupper+0x10>
    2584:	8f 75       	andi	r24, 0x5F	; 95
    2586:	99 27       	eor	r25, r25
    2588:	08 95       	ret

Disassembly of section .text._Exit:

000025ea <_Exit>:
    25ea:	0e 94 b1 00 	call	0x162	; 0x162 <_exit>

Disassembly of section .text.__vsprintf:

0000250a <__vsprintf>:
    250a:	0f 93       	push	r16
    250c:	1f 93       	push	r17
    250e:	89 01       	movw	r16, r18
    2510:	9a 01       	movw	r18, r20
    2512:	46 2f       	mov	r20, r22
    2514:	6f ef       	ldi	r22, 0xFF	; 255
    2516:	7f e7       	ldi	r23, 0x7F	; 127
    2518:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <__vsnprintf>
    251c:	1f 91       	pop	r17
    251e:	0f 91       	pop	r16
    2520:	08 95       	ret

Disassembly of section .text.__vsnprintf:

000018ba <__vsnprintf>:
    18ba:	6f 92       	push	r6
    18bc:	7f 92       	push	r7
    18be:	8f 92       	push	r8
    18c0:	ef 92       	push	r14
    18c2:	ff 92       	push	r15
    18c4:	0f 93       	push	r16
    18c6:	1f 93       	push	r17
    18c8:	cf 93       	push	r28
    18ca:	df 93       	push	r29
    18cc:	cd b7       	in	r28, 0x3d	; 61
    18ce:	de b7       	in	r29, 0x3e	; 62
    18d0:	61 97       	sbiw	r28, 0x11	; 17
    18d2:	0f b6       	in	r0, 0x3f	; 63
    18d4:	f8 94       	cli
    18d6:	de bf       	out	0x3e, r29	; 62
    18d8:	0f be       	out	0x3f, r0	; 63
    18da:	cd bf       	out	0x3d, r28	; 61
    18dc:	fe 01       	movw	r30, r28
    18de:	31 96       	adiw	r30, 0x01	; 1
    18e0:	51 e1       	ldi	r21, 0x11	; 17
    18e2:	df 01       	movw	r26, r30
    18e4:	1d 92       	st	X+, r1
    18e6:	5a 95       	dec	r21
    18e8:	e9 f7       	brne	.-6      	; 0x18e4 <__vsnprintf+0x2a>
    18ea:	a2 e0       	ldi	r26, 0x02	; 2
    18ec:	b1 e0       	ldi	r27, 0x01	; 1
    18ee:	ba 83       	std	Y+2, r27	; 0x02
    18f0:	a9 83       	std	Y+1, r26	; 0x01
    18f2:	9c 83       	std	Y+4, r25	; 0x04
    18f4:	8b 83       	std	Y+3, r24	; 0x03
    18f6:	77 ff       	sbrs	r23, 7
    18f8:	09 c0       	rjmp	.+18     	; 0x190c <__vsnprintf+0x52>
    18fa:	8f e4       	ldi	r24, 0x4F	; 79
    18fc:	90 e0       	ldi	r25, 0x00	; 0
    18fe:	90 93 29 04 	sts	0x0429, r25	; 0x800429 <__errno_val+0x1>
    1902:	80 93 28 04 	sts	0x0428, r24	; 0x800428 <__errno_val>
    1906:	8f ef       	ldi	r24, 0xFF	; 255
    1908:	9f ef       	ldi	r25, 0xFF	; 255
    190a:	19 c0       	rjmp	.+50     	; 0x193e <__vsnprintf+0x84>
    190c:	39 01       	movw	r6, r18
    190e:	84 2e       	mov	r8, r20
    1910:	7c 01       	movw	r14, r24
    1912:	61 50       	subi	r22, 0x01	; 1
    1914:	71 09       	sbc	r23, r1
    1916:	7f 83       	std	Y+7, r23	; 0x07
    1918:	6e 83       	std	Y+6, r22	; 0x06
    191a:	98 01       	movw	r18, r16
    191c:	68 2d       	mov	r22, r8
    191e:	a3 01       	movw	r20, r6
    1920:	cf 01       	movw	r24, r30
    1922:	0e 94 be 11 	call	0x237c	; 0x237c <__vfprintf>
    1926:	48 85       	ldd	r20, Y+8	; 0x08
    1928:	59 85       	ldd	r21, Y+9	; 0x09
    192a:	2e 81       	ldd	r18, Y+6	; 0x06
    192c:	3f 81       	ldd	r19, Y+7	; 0x07
    192e:	42 17       	cp	r20, r18
    1930:	53 07       	cpc	r21, r19
    1932:	08 f4       	brcc	.+2      	; 0x1936 <__vsnprintf+0x7c>
    1934:	9a 01       	movw	r18, r20
    1936:	f7 01       	movw	r30, r14
    1938:	e2 0f       	add	r30, r18
    193a:	f3 1f       	adc	r31, r19
    193c:	10 82       	st	Z, r1
    193e:	61 96       	adiw	r28, 0x11	; 17
    1940:	0f b6       	in	r0, 0x3f	; 63
    1942:	f8 94       	cli
    1944:	de bf       	out	0x3e, r29	; 62
    1946:	0f be       	out	0x3f, r0	; 63
    1948:	cd bf       	out	0x3d, r28	; 61
    194a:	df 91       	pop	r29
    194c:	cf 91       	pop	r28
    194e:	1f 91       	pop	r17
    1950:	0f 91       	pop	r16
    1952:	ff 90       	pop	r15
    1954:	ef 90       	pop	r14
    1956:	8f 90       	pop	r8
    1958:	7f 90       	pop	r7
    195a:	6f 90       	pop	r6
    195c:	08 95       	ret

Disassembly of section .text.__vfprintf:

0000237c <__vfprintf>:
    237c:	a2 e0       	ldi	r26, 0x02	; 2
    237e:	b0 e0       	ldi	r27, 0x00	; 0
    2380:	e4 ec       	ldi	r30, 0xC4	; 196
    2382:	f1 e1       	ldi	r31, 0x11	; 17
    2384:	0c 94 7a 11 	jmp	0x22f4	; 0x22f4 <__prologue_saves__+0x1c>
    2388:	8c 01       	movw	r16, r24
    238a:	3a 83       	std	Y+2, r19	; 0x02
    238c:	29 83       	std	Y+1, r18	; 0x01
    238e:	9e 01       	movw	r18, r28
    2390:	2f 5f       	subi	r18, 0xFF	; 255
    2392:	3f 4f       	sbci	r19, 0xFF	; 255
    2394:	0e 94 af 01 	call	0x35e	; 0x35e <__printf_core>
    2398:	f8 01       	movw	r30, r16
    239a:	20 81       	ld	r18, Z
    239c:	24 ff       	sbrs	r18, 4
    239e:	02 c0       	rjmp	.+4      	; 0x23a4 <__vfprintf+0x28>
    23a0:	8f ef       	ldi	r24, 0xFF	; 255
    23a2:	9f ef       	ldi	r25, 0xFF	; 255
    23a4:	22 96       	adiw	r28, 0x02	; 2
    23a6:	e4 e0       	ldi	r30, 0x04	; 4
    23a8:	0c 94 b1 11 	jmp	0x2362	; 0x2362 <__epilogue_restores__+0x1c>

Disassembly of section .text.libgcc.div:

000024d2 <__umoddi3>:
    24d2:	68 94       	set
    24d4:	01 c0       	rjmp	.+2      	; 0x24d8 <__udivdi3_umoddi3>

000024d6 <__udivdi3>:
    24d6:	e8 94       	clt

000024d8 <__udivdi3_umoddi3>:
    24d8:	8f 92       	push	r8
    24da:	9f 92       	push	r9
    24dc:	cf 93       	push	r28
    24de:	df 93       	push	r29
    24e0:	0e 94 af 0c 	call	0x195e	; 0x195e <__udivmod64>
    24e4:	df 91       	pop	r29
    24e6:	cf 91       	pop	r28
    24e8:	9f 90       	pop	r9
    24ea:	8f 90       	pop	r8
    24ec:	08 95       	ret

Disassembly of section .text.libgcc.div:

0000195e <__udivmod64>:
    195e:	88 24       	eor	r8, r8
    1960:	99 24       	eor	r9, r9
    1962:	f4 01       	movw	r30, r8
    1964:	e4 01       	movw	r28, r8
    1966:	b0 e4       	ldi	r27, 0x40	; 64
    1968:	9f 93       	push	r25
    196a:	aa 27       	eor	r26, r26
    196c:	9a 15       	cp	r25, r10
    196e:	8b 04       	cpc	r8, r11
    1970:	9c 04       	cpc	r9, r12
    1972:	ed 05       	cpc	r30, r13
    1974:	fe 05       	cpc	r31, r14
    1976:	cf 05       	cpc	r28, r15
    1978:	d0 07       	cpc	r29, r16
    197a:	a1 07       	cpc	r26, r17
    197c:	98 f4       	brcc	.+38     	; 0x19a4 <__udivmod64+0x46>
    197e:	ad 2f       	mov	r26, r29
    1980:	dc 2f       	mov	r29, r28
    1982:	cf 2f       	mov	r28, r31
    1984:	fe 2f       	mov	r31, r30
    1986:	e9 2d       	mov	r30, r9
    1988:	98 2c       	mov	r9, r8
    198a:	89 2e       	mov	r8, r25
    198c:	98 2f       	mov	r25, r24
    198e:	87 2f       	mov	r24, r23
    1990:	76 2f       	mov	r23, r22
    1992:	65 2f       	mov	r22, r21
    1994:	54 2f       	mov	r21, r20
    1996:	43 2f       	mov	r20, r19
    1998:	32 2f       	mov	r19, r18
    199a:	22 27       	eor	r18, r18
    199c:	b8 50       	subi	r27, 0x08	; 8
    199e:	31 f7       	brne	.-52     	; 0x196c <__udivmod64+0xe>
    19a0:	bf 91       	pop	r27
    19a2:	27 c0       	rjmp	.+78     	; 0x19f2 <__udivmod64+0x94>
    19a4:	1b 2e       	mov	r1, r27
    19a6:	bf 91       	pop	r27
    19a8:	bb 27       	eor	r27, r27
    19aa:	22 0f       	add	r18, r18
    19ac:	33 1f       	adc	r19, r19
    19ae:	44 1f       	adc	r20, r20
    19b0:	55 1f       	adc	r21, r21
    19b2:	66 1f       	adc	r22, r22
    19b4:	77 1f       	adc	r23, r23
    19b6:	88 1f       	adc	r24, r24
    19b8:	99 1f       	adc	r25, r25
    19ba:	88 1c       	adc	r8, r8
    19bc:	99 1c       	adc	r9, r9
    19be:	ee 1f       	adc	r30, r30
    19c0:	ff 1f       	adc	r31, r31
    19c2:	cc 1f       	adc	r28, r28
    19c4:	dd 1f       	adc	r29, r29
    19c6:	aa 1f       	adc	r26, r26
    19c8:	bb 1f       	adc	r27, r27
    19ca:	8a 14       	cp	r8, r10
    19cc:	9b 04       	cpc	r9, r11
    19ce:	ec 05       	cpc	r30, r12
    19d0:	fd 05       	cpc	r31, r13
    19d2:	ce 05       	cpc	r28, r14
    19d4:	df 05       	cpc	r29, r15
    19d6:	a0 07       	cpc	r26, r16
    19d8:	b1 07       	cpc	r27, r17
    19da:	48 f0       	brcs	.+18     	; 0x19ee <__udivmod64+0x90>
    19dc:	8a 18       	sub	r8, r10
    19de:	9b 08       	sbc	r9, r11
    19e0:	ec 09       	sbc	r30, r12
    19e2:	fd 09       	sbc	r31, r13
    19e4:	ce 09       	sbc	r28, r14
    19e6:	df 09       	sbc	r29, r15
    19e8:	a0 0b       	sbc	r26, r16
    19ea:	b1 0b       	sbc	r27, r17
    19ec:	21 60       	ori	r18, 0x01	; 1
    19ee:	1a 94       	dec	r1
    19f0:	e1 f6       	brne	.-72     	; 0x19aa <__udivmod64+0x4c>
    19f2:	2e f4       	brtc	.+10     	; 0x19fe <__udivmod64+0xa0>
    19f4:	94 01       	movw	r18, r8
    19f6:	af 01       	movw	r20, r30
    19f8:	be 01       	movw	r22, r28
    19fa:	cd 01       	movw	r24, r26
    19fc:	00 0c       	add	r0, r0
    19fe:	08 95       	ret

Disassembly of section .text.libgcc:

000024b2 <__negdi2>:
    24b2:	60 95       	com	r22
    24b4:	70 95       	com	r23
    24b6:	80 95       	com	r24
    24b8:	90 95       	com	r25
    24ba:	30 95       	com	r19
    24bc:	40 95       	com	r20
    24be:	50 95       	com	r21
    24c0:	21 95       	neg	r18
    24c2:	3f 4f       	sbci	r19, 0xFF	; 255
    24c4:	4f 4f       	sbci	r20, 0xFF	; 255
    24c6:	5f 4f       	sbci	r21, 0xFF	; 255
    24c8:	6f 4f       	sbci	r22, 0xFF	; 255
    24ca:	7f 4f       	sbci	r23, 0xFF	; 255
    24cc:	8f 4f       	sbci	r24, 0xFF	; 255
    24ce:	9f 4f       	sbci	r25, 0xFF	; 255
    24d0:	08 95       	ret

Disassembly of section .text.libgcc.prologue:

000022d8 <__prologue_saves__>:
    22d8:	2f 92       	push	r2
    22da:	3f 92       	push	r3
    22dc:	4f 92       	push	r4
    22de:	5f 92       	push	r5
    22e0:	6f 92       	push	r6
    22e2:	7f 92       	push	r7
    22e4:	8f 92       	push	r8
    22e6:	9f 92       	push	r9
    22e8:	af 92       	push	r10
    22ea:	bf 92       	push	r11
    22ec:	cf 92       	push	r12
    22ee:	df 92       	push	r13
    22f0:	ef 92       	push	r14
    22f2:	ff 92       	push	r15
    22f4:	0f 93       	push	r16
    22f6:	1f 93       	push	r17
    22f8:	cf 93       	push	r28
    22fa:	df 93       	push	r29
    22fc:	cd b7       	in	r28, 0x3d	; 61
    22fe:	de b7       	in	r29, 0x3e	; 62
    2300:	ca 1b       	sub	r28, r26
    2302:	db 0b       	sbc	r29, r27
    2304:	0f b6       	in	r0, 0x3f	; 63
    2306:	f8 94       	cli
    2308:	de bf       	out	0x3e, r29	; 62
    230a:	0f be       	out	0x3f, r0	; 63
    230c:	cd bf       	out	0x3d, r28	; 61
    230e:	19 94       	eijmp

Disassembly of section .text.libgcc.prologue:

00002346 <__epilogue_restores__>:
    2346:	2a 88       	ldd	r2, Y+18	; 0x12
    2348:	39 88       	ldd	r3, Y+17	; 0x11
    234a:	48 88       	ldd	r4, Y+16	; 0x10
    234c:	5f 84       	ldd	r5, Y+15	; 0x0f
    234e:	6e 84       	ldd	r6, Y+14	; 0x0e
    2350:	7d 84       	ldd	r7, Y+13	; 0x0d
    2352:	8c 84       	ldd	r8, Y+12	; 0x0c
    2354:	9b 84       	ldd	r9, Y+11	; 0x0b
    2356:	aa 84       	ldd	r10, Y+10	; 0x0a
    2358:	b9 84       	ldd	r11, Y+9	; 0x09
    235a:	c8 84       	ldd	r12, Y+8	; 0x08
    235c:	df 80       	ldd	r13, Y+7	; 0x07
    235e:	ee 80       	ldd	r14, Y+6	; 0x06
    2360:	fd 80       	ldd	r15, Y+5	; 0x05
    2362:	0c 81       	ldd	r16, Y+4	; 0x04
    2364:	1b 81       	ldd	r17, Y+3	; 0x03
    2366:	aa 81       	ldd	r26, Y+2	; 0x02
    2368:	b9 81       	ldd	r27, Y+1	; 0x01
    236a:	ce 0f       	add	r28, r30
    236c:	d1 1d       	adc	r29, r1
    236e:	0f b6       	in	r0, 0x3f	; 63
    2370:	f8 94       	cli
    2372:	de bf       	out	0x3e, r29	; 62
    2374:	0f be       	out	0x3f, r0	; 63
    2376:	cd bf       	out	0x3d, r28	; 61
    2378:	ed 01       	movw	r28, r26
    237a:	08 95       	ret

Disassembly of section .text.libgcc:

000024ee <__movmemx_qi>:
    24ee:	99 27       	eor	r25, r25

000024f0 <__movmemx_hi>:
    24f0:	77 fd       	sbrc	r23, 7
    24f2:	06 c0       	rjmp	.+12     	; 0x2500 <__movmemx_hi+0x10>
    24f4:	7b bf       	out	0x3b, r23	; 59
    24f6:	07 90       	elpm	r0, Z+
    24f8:	0d 92       	st	X+, r0
    24fa:	01 97       	sbiw	r24, 0x01	; 1
    24fc:	e1 f7       	brne	.-8      	; 0x24f6 <__movmemx_hi+0x6>
    24fe:	08 95       	ret
    2500:	01 90       	ld	r0, Z+
    2502:	0d 92       	st	X+, r0
    2504:	01 97       	sbiw	r24, 0x01	; 1
    2506:	e1 f7       	brne	.-8      	; 0x2500 <__movmemx_hi+0x10>
    2508:	08 95       	ret

Disassembly of section .text.libgcc.builtins:

00002264 <__ashrdi3>:
    2264:	97 fb       	bst	r25, 7
    2266:	10 f8       	bld	r1, 0

00002268 <__lshrdi3>:
    2268:	16 94       	lsr	r1
    226a:	00 08       	sbc	r0, r0
    226c:	0f 93       	push	r16
    226e:	08 30       	cpi	r16, 0x08	; 8
    2270:	98 f0       	brcs	.+38     	; 0x2298 <__lshrdi3+0x30>
    2272:	08 50       	subi	r16, 0x08	; 8
    2274:	23 2f       	mov	r18, r19
    2276:	34 2f       	mov	r19, r20
    2278:	45 2f       	mov	r20, r21
    227a:	56 2f       	mov	r21, r22
    227c:	67 2f       	mov	r22, r23
    227e:	78 2f       	mov	r23, r24
    2280:	89 2f       	mov	r24, r25
    2282:	90 2d       	mov	r25, r0
    2284:	f4 cf       	rjmp	.-24     	; 0x226e <__lshrdi3+0x6>
    2286:	05 94       	asr	r0
    2288:	97 95       	ror	r25
    228a:	87 95       	ror	r24
    228c:	77 95       	ror	r23
    228e:	67 95       	ror	r22
    2290:	57 95       	ror	r21
    2292:	47 95       	ror	r20
    2294:	37 95       	ror	r19
    2296:	27 95       	ror	r18
    2298:	0a 95       	dec	r16
    229a:	aa f7       	brpl	.-22     	; 0x2286 <__lshrdi3+0x1e>
    229c:	0f 91       	pop	r16
    229e:	08 95       	ret

Disassembly of section .text.libgcc:

00002522 <__cmpdi2_s8>:
    2522:	00 24       	eor	r0, r0
    2524:	a7 fd       	sbrc	r26, 7
    2526:	00 94       	com	r0
    2528:	2a 17       	cp	r18, r26
    252a:	30 05       	cpc	r19, r0
    252c:	40 05       	cpc	r20, r0
    252e:	50 05       	cpc	r21, r0
    2530:	60 05       	cpc	r22, r0
    2532:	70 05       	cpc	r23, r0
    2534:	80 05       	cpc	r24, r0
    2536:	90 05       	cpc	r25, r0
    2538:	08 95       	ret
