{"da_to_off":{"head":{"vars":["sc","off_artifact_label","off_artifact_rel_label","off_tech_label","off_tech_id","off_tactic_rel_label","off_tactic_label","off_artifact","off_artifact_rel","off_tech","off_tactic_rel","off_tactic"]},"results":{"bindings":[]}},"da_to_def":{"head":{"vars":["def_tactic_label","def_tactic_rel_label","def_tech_parent_is_toplevel","def_tech_parent_label","def_tech_label","def_artifact_rel_label","def_artifact_label","sc","def_tactic","def_tactic_rel","def_tech","def_artifact_rel","def_artifact"]},"results":{"bindings":[]}},"da_graph":{"@context":{"d3f":"http://d3fend.mitre.org/ontologies/d3fend.owl#","rdfs":"http://www.w3.org/2000/01/rdf-schema#","label":"rdfs:label","id":"@id","type":"@type","value":"@value"},"@graph":[]},"description":{"@context":{"owl":"http://www.w3.org/2002/07/owl#","rdfs":"http://www.w3.org/2000/01/rdf-schema#","dc11":"http://purl.org/dc/elements/1.1/","d3f":"http://d3fend.mitre.org/ontologies/d3fend.owl#","skos":"http://www.w3.org/2004/02/skos/core#","id":"@id","value":"@value","type":"@type"},"@graph":[{"id":"d3f:ExecutableFile"},{"id":"d3f:Firmware"},{"id":"d3f:Microcode","type":["owl:NamedIndividual","owl:Class"],"d3f:contains":{"id":"d3f:ExecutableFile"},"rdfs:comment":"Microcode is a computer hardware technique that interposes a layer of organization between the CPU hardware and the programmer-visible instruction set architecture of the computer. As such, the microcode is a layer of hardware-level instructions that implement higher-level machine code instructions or internal state machine sequencing in many digital processing elements.","rdfs:isDefinedBy":{"id":"https://dbpedia.org/page/Microcode"},"rdfs:label":"Microcode","rdfs:subClassOf":{"id":"d3f:Firmware"}},{"id":"https://dbpedia.org/page/Microcode"}]}}