
BSZ070N08LS5




MOSFET
OptiMOSª5 Power-Transistor, 80 V
Features
• Ideal for high frequency switching and sync. rec.
• Optimized technology for DC/DC converters
• Excellent gate charge x RDS(on) product (FOM)
• Very low on-resistance RDS(on)
• N-channel, logic level
• 100% avalanche tested
• Pb-free plating; RoHS compliant
• Qualified according to JEDEC¹⁾ for target applications
• Halogen-free according to IEC61249-2-21
• Higher solder joint reliability with enlarged source interconnection


Table 1  Key Performance Parameters



TSDSON-8 FL
(enlarged source interconnection)
















S 1           8 D

S 2           7 D

Parameter
VDS
RDS(on),max ID
Qoss QG(0V..4.5V)
Value
80
7.0
40
29
14
Unit
V
mΩ A
nC nC
S 3           6 D

G 4           5 D






Type / Ordering Code    Package                Marking      Related Links
BSZ070N08LS5       PG-TSDSON-8 FL           070N08L             -

























¹⁾ J-STD20 and JESD22
Final Data Sheet                        1
Rev. 2.2, 2016-08-18

OptiMOSª5 Power-Transistor, 80 V
BSZ070N08LS5                           
Table of Contents
Description                                                        1
Maximum ratings                                                    3
Thermal characteristics                                                 3
Electrical characteristics                                                4
Electrical characteristics diagrams                                           6
Package Outlines                                                   10
Revision History                                                    11
Trademarks                                                       11
Disclaimer                                                       11
















































Final Data Sheet















































2                    Rev. 2.2, 2016-08-18


OptiMOSª5 Power-Transistor, 80 V
BSZ070N08LS5                           


1  Maximum ratings
at TA=25 °C, unless otherwise specified


Table 2  Maximum ratings
Parameter


Continuous drain current

Pulsed drain current²⁾
Avalanche energy, single pulse³⁾ Gate source voltage
Power dissipation
Operating and storage temperature


Symbol


ID


ID,pulse EAS VGS
Ptot

Tj, Tstg



Min.
-
-
-
-
-
-20
-
-55

Values Typ.
-
-
-
-
-
-
-
-



Max.
40
40
13
160
104
20
69
150


Unit
A A
mJ V W
°C


Note / Test Condition

TC=25 °C
TC=100 °C
TA=25 °C, RthJA=60 K/W¹⁾
TC=25 °C
ID=20 A, RGS=25 Ω
-
TC=25 °C
IEC climatic category; DIN IEC 68-1: 55/150/56


2  Thermal characteristics

Table 3  Thermal characteristics
Values

Parameter

Thermal resistance, junction - case, bottom
Device on PCB, minimal footprint
Symbol
RthJC RthJA
Min.
-

-
Typ.
1.1

-
Max.
1.8

62
Unit
K/W K/W
Note / Test Condition

-

-

Device on PCB,
6 cm² cooling area¹⁾

RthJA

-    -    60

K/W -























¹⁾ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm² (one layer, 70 µm thick) copper area for drain connection. PCB is vertical in still air.
²⁾ See Diagram 3 for more detailed information
³⁾ See Diagram 13 for more detailed information

Final Data Sheet
3                    Rev. 2.2, 2016-08-18


OptiMOSª5 Power-Transistor, 80 V
BSZ070N08LS5                           

3  Electrical characteristics


Table 4  Static characteristics
Parameter

Drain-source breakdown voltage Gate threshold voltage
Zero gate voltage drain current Gate-source leakage current Drain-source on-state resistance
Gate resistance¹⁾ Transconductance


Symbol

V(BR)DSS VGS(th)
IDSS IGSS RDS(on)
RG
gfs



Min.
80
1.1
-
-
-
-
-
- 26

Values Typ.
-
1.7
0.1
10
1
7.4
5.9
1.3
52



Max.
-
2.3
1
100
100
9.4
7.0
2
-


Unit

V V
µA nA mΩ
Ω
S


Note / Test Condition

VGS=0 V, ID=1 mA
VDS=VGS, ID=36 µA
VDS=80 V, VGS=0 V, Tj=25 °C
VDS=80 V, VGS=0 V, Tj=125 °C
VGS=20 V, VDS=0 V
VGS=4.5 V, ID=10 A
VGS=10 V, ID=20 A
-
|VDS|>2|ID|RDS(on)max, ID=20 A

Table 5  Dynamic characteristics
Values

Parameter

Input capacitance¹⁾ Output capacitance¹⁾
Reverse transfer capacitance¹⁾ Turn-on delay time
Rise time

Turn-off delay time Fall time
Symbol

Ciss Coss Crss
td(on) tr td(off) tf
Min.
-
-
-
-

-

-

-
Typ.
1800
280
12
6.1

4.8

24.6

5.8
Max.
2340
364
21
-

-

-

-
Unit

pF pF pF
ns ns ns ns
Note / Test Condition

VGS=0 V, VDS=40 V, f=1 MHz VGS=0 V, VDS=40 V, f=1 MHz VGS=0 V, VDS=40 V, f=1 MHz
VDD=40 V, VGS=10 V, ID=20 A,
RG,ext=3 Ω
VDD=40 V, VGS=10 V, ID=20 A,
RG,ext=3 Ω
VDD=40 V, VGS=10 V, ID=20 A,
RG,ext=3 Ω
VDD=40 V, VGS=10 V, ID=20 A,
RG,ext=3 Ω
Table 6  Gate charge characteristics²⁾
Values

Parameter

Gate to source charge Gate to drain charge¹⁾ Switching charge Gate charge total¹⁾ Gate plateau voltage
Gate charge total, sync. FET Output charge¹⁾
Symbol

Qgs Qgd Qsw Qg Vplateau Qg(sync) Qoss
Min.
-
-
-
-
-
-
-
Typ.
5
5
6.9
14.1
2.9
25
29
Max.
- 7
- 18
-
- 39
Unit

nC nC nC nC V
nC nC
Note / Test Condition

VDD=40 V, ID=20 A, VGS=0 to 4.5 V VDD=40 V, ID=20 A, VGS=0 to 4.5 V VDD=40 V, ID=20 A, VGS=0 to 4.5 V VDD=40 V, ID=20 A, VGS=0 to 4.5 V VDD=40 V, ID=20 A, VGS=0 to 4.5 V VDS=0.1 V, VGS=0 to 10 V
VDD=40 V, VGS=0 V






¹⁾ Defined by design. Not subject to production test
²⁾ See ″Gate charge waveforms″ for parameter definition
Final Data Sheet                        4
Rev. 2.2, 2016-08-18

OptiMOSª5 Power-Transistor, 80 V
BSZ070N08LS5                           


Table 7  Reverse diode
Parameter

Diode continous forward current Diode pulse current
Diode forward voltage Reverse recovery time¹⁾ Reverse recovery charge¹⁾



Symbol

IS
IS,pulse VSD
trr Qrr




Min.
-
-
-
-
-


Values Typ.
-
- 0.85
32
27




Max.
40
160
1.2
64
54



Unit

A A V
ns nC



Note / Test Condition

TC=25 °C
TC=25 °C
VGS=0 V, IF=20 A, Tj=25 °C VR=40 V, IF=20 A, diF/dt=100 A/µs VR=40 V, IF=20 A, diF/dt=100 A/µs



















































¹⁾ Defined by design. Not subject to production test
Final Data Sheet                        5
Rev. 2.2, 2016-08-18

OptiMOSª5 Power-Transistor, 80 V
BSZ070N08LS5                           
4  Electrical characteristics diagrams

Diagram 1: Power dissipation
80
Diagram 2: Drain current
50
40
60
30
40
20
20
10





0
0    25   50   75   100   125   150   175
TC [°C]




0
0    25   50   75   100   125   150   175
TC [°C]
Ptot=f(TC)                             ID=f(TC); VGS≥10 V





Diagram 3: Safe operating area
10³
Diagram 4: Max. transient thermal impedance
10¹





10²


10 µs
1 µs




10⁰




0.5




10¹





10⁰
100 µs

DC   1 ms

10 ms










10-1
0.2
0.1
0.05
0.02
0.01single pulse




10-1

10⁻¹        10⁰        10¹        10²
VDS [V]
10-2

10⁻⁵    10⁻⁴    10⁻³    10⁻²    10⁻¹    10⁰
tp [s]
ID=f(VDS); TC=25 °C; D=0; parameter: tp                 ZthJC=f(tp); parameter: D=tp/T


Final Data Sheet
6                    Rev. 2.2, 2016-08-18


OptiMOSª5 Power-Transistor, 80 V
BSZ070N08LS5                           



Diagram 5: Typ. output characteristics
160
10 V
Diagram 6: Typ. drain-source on resistance
15





120





80
6 V
4.5 V
12


4 V
9





4 V

4.5 V
5 V 5.5 V
6 V

3.5 V
6                                         
10 V


40
3
3 V



0
0      1      2      3      4      5
VDS [V]
0
0     20     40     60     80     100
ID [A]
ID=f(VDS); Tj=25 °C; parameter: VGS                    RDS(on)=f(ID); Tj=25 °C; parameter: VGS





Diagram 7: Typ. transfer characteristics
160
Diagram 8: Typ. forward transconductance
120



100

120

80



80                                   60



40

40



150 °C


0
20

25 °C
0

0       2       4       6       8
VGS [V]
ID=f(VGS); |VDS|>2|ID|RDS(on)max; parameter: Tj
0     20     40     60     80     100
ID [A]
gfs=f(ID); Tj=25 °C





Final Data Sheet
7                    Rev. 2.2, 2016-08-18


OptiMOSª5 Power-Transistor, 80 V
BSZ070N08LS5                           



Diagram 9: Drain-source on-state resistance
15
Diagram 10: Typ. gate threshold voltage
2.5




12                                  2.0

360 µA


9
max
1.5

36 µA


typ
6

1.0




3                                  0.5



0
-60    -20    20    60    100   140   180
Tj [°C]
RDS(on)=f(Tj); ID=20 A; VGS=10 V
0.0
-60    -20    20    60    100   140   180
Tj [°C]
VGS(th)=f(Tj); VGS=VDS; parameter: ID





Diagram 11: Typ. capacitances
10⁴
Diagram 12: Forward characteristics of reverse diode
10³





Ciss
25 °C
150 °C
25 °C, max
150 °C, max


10³

Coss
10²






102                                         10¹

Crss




10¹

0       20      40      60      80
VDS [V]
10⁰
0.0     0.5     1.0     1.5     2.0     2.5
VSD [V]
C=f(VDS); VGS=0 V; f=1 MHz                    IF=f(VSD); parameter: Tj





Final Data Sheet




8                    Rev. 2.2, 2016-08-18


OptiMOSª5 Power-Transistor, 80 V
BSZ070N08LS5                           



Diagram 13: Avalanche characteristics
10²
Diagram 14: Typ. gate charge
10




8
40 V


6


10¹



125 °C


100 °C
25 °C


16 V     64 V
4




2



10⁰

100          10¹        10²        10³
tAV [µs]
0
0     5    10    15    20    25    30
Qgate [nC]
IAS=f(tAV); RGS=25 Ω; parameter: Tj(start)                  VGS=f(Qgate); ID=20 A pulsed; parameter: VDD





Diagram 15: Drain-source breakdown voltage
90
Gate charge waveforms





85





80





75





70
-60    -20    20    60    100   140   180
Tj [°C]
VBR(DSS)=f(Tj); ID=1 mA





Final Data Sheet
9                    Rev. 2.2, 2016-08-18


OptiMOSª5 Power-Transistor, 80 V
BSZ070N08LS5                           

5  Package Outlines















































Figure 1  Outline PG-TSDSON-8 FL, dimensions in mm/inches




Final Data Sheet
10                    Rev. 2.2, 2016-08-18


OptiMOSª5 Power-Transistor, 80 V
BSZ070N08LS5                           


Revision History
BSZ070N08LS5
Revision: 2016-08-18, Rev. 2.2
Previous Revision

Revision 2.0
2.1
2.2
Date
2016-03-23
2016-04-21
2016-08-18
Subjects (major changes since last revision) Release of final version
Update "Gate threshold voltage" Update Qsw


Trademarks of Infineon Technologies AG
AURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSET™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.
Trademarks updated August 2015

Other Trademarks
All referenced product or service names and trademarks are the property of their respective owners.




We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by
Infineon Technologies AG 81726 München, Germany
© 2016 Infineon Technologies AG All Rights Reserved.
Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.
Information
For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.
The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.










Final Data Sheet
11                    Rev. 2.2, 2016-08-18

Mouser Electronics

Authorized Distributor


Click to View Pricing, Inventory, Delivery & Lifecycle Information:


Infineon:
BSZ070N08LS5ATMA1
