<module HW_revision="n/a" XML_version="1.0" acronym="" description="" name="MSS_CTRL_MSS_CTRL">
	<register acronym="MSS_CTRL_PID" description="" id="MSS_CTRL_PID" offset="0x0" width="32">
		<bitfield begin="31" description="Not Defined" end="16" id="PID_MSB16" range="31 - 16"
			resetval="0x24960" rwaccess="RO" width="16"></bitfield>
		<bitfield begin="15" description="Not Defined" end="11" id="PID_MISC" range="15 - 11"
			resetval="0x0" rwaccess="RO" width="5"></bitfield>
		<bitfield begin="10" description="Not Defined" end="8" id="PID_MAJOR" range="10 - 8"
			resetval="0x2" rwaccess="RO" width="3"></bitfield>
		<bitfield begin="7" description="Not Defined" end="6" id="PID_CUSTOM" range="7 - 6"
			resetval="0x0" rwaccess="RO" width="2"></bitfield>
		<bitfield begin="5" description="Not Defined" end="0" id="PID_MINOR" range="5 - 0"
			resetval="0x20" rwaccess="RO" width="6"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CONTROL" description="" id="MSS_CTRL_R5SS0_CONTROL"
		offset="0x20" width="32">
		<bitfield begin="26"
			description="writing '111'  enables a single cycle wait state with respect to CR5A_clk for rom access.This needs to be set when R5 clock is at 400MHZ and Interconnect-clk is at 200MHZ. (because it is a timing issue in this scenario)"
			end="24" id="ROM_WAIT_STATE" range="26 - 24" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="18"
			description="Write pulse bit field:writing 3'b111 will trigger the reset FSM. Reset FSM ensures reset to R5SS and inturn ensures the latching of lock_step and also mem_swap bit"
			end="16" id="RESET_FSM_TRIGGER" range="18 - 16" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="10"
			description="writing 3'b111 ensures switch happens only after R5SS reset. Orelse it will be a immediate switch."
			end="8" id="LOCK_STEP_SWITCH_WAIT" range="10 - 8" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="writing 3'b000 ensures R5 to be in Dual-Core mode. Note: The change happens after the R5SS reset assertion if R5_CONTROL_lock_step_switch_wait is set. Or else the switiching to Dual-core happens on the fly."
			end="0" id="LOCK_STEP" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_HALT" description="" id="MSS_CTRL_R5SS0_CORE0_HALT"
		offset="0x24" width="8">
		<bitfield begin="2"
			description="writing '000'  will unhalt CR5A. This register should be written only once."
			end="0" id="HALT" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_HALT" description="" id="MSS_CTRL_R5SS0_CORE1_HALT"
		offset="0x28" width="8">
		<bitfield begin="2"
			description="writing '000'  will unhalt for CR5B.  This register should be written only once."
			end="0" id="HALT" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_STATUS_REG" description="" id="MSS_CTRL_R5SS0_STATUS_REG"
		offset="0x2C" width="16">
		<bitfield begin="8"
			description="Reading 1: confirms R5SS is in lockstep mode. Reading 0: confirms R5SS is in Dual-core mode."
			end="8" id="LOCK_STEP" range="8" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0" description="reading 1: confirms ROM is Eclipsed from with RAM for R5."
			end="0" id="MEMSWAP" range="0" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_STAT" description="" id="MSS_CTRL_R5SS0_CORE0_STAT"
		offset="0x30" width="8">
		<bitfield begin="4" description="WFE Status" end="4" id="WFE_STAT" range="4" resetval="0x0"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0" description="WFI Status" end="0" id="WFI_STAT" range="0" resetval="0x0"
			rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_STAT" description="" id="MSS_CTRL_R5SS0_CORE1_STAT"
		offset="0x34" width="8">
		<bitfield begin="4" description="WFE Status" end="4" id="WFE_STAT" range="4" resetval="0x0"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0" description="WFI Status" end="0" id="WFI_STAT" range="0" resetval="0x0"
			rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_FORCE_WFI" description="" id="MSS_CTRL_R5SS0_FORCE_WFI"
		offset="0x38" width="8">
		<bitfield begin="2" description="writing 3'b111 will force the wfi signals of R5SS to 1"
			end="0" id="CR5_WFI_OVERIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CONTROL" description="" id="MSS_CTRL_R5SS1_CONTROL"
		offset="0x40" width="24">
		<bitfield begin="18"
			description="Write pulse bit field:writing 3'b111 will trigger the reset FSM. Reset FSM ensures reset to R5SS and inturn ensures the latching of lock_step and also mem_swap bit"
			end="16" id="RESET_FSM_TRIGGER" range="18 - 16" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="10"
			description="writing 3'b111 ensures switch happens only after R5SS reset. Orelse it will be a immediate switch."
			end="8" id="LOCK_STEP_SWITCH_WAIT" range="10 - 8" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="writing 3'b000 ensures R5 to be in Dual-Core mode. Note: The change happens after the R5SS reset assertion if R5_CONTROL_lock_step_switch_wait is set. Or else the switiching to Dual-core happens on the fly."
			end="0" id="LOCK_STEP" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_HALT" description="" id="MSS_CTRL_R5SS1_CORE0_HALT"
		offset="0x44" width="8">
		<bitfield begin="2"
			description="writing '000'  will unhalt CR5A. This register should be written only once."
			end="0" id="HALT" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_HALT" description="" id="MSS_CTRL_R5SS1_CORE1_HALT"
		offset="0x48" width="8">
		<bitfield begin="2"
			description="writing '000'  will unhalt for CR5B.  This register should be written only once."
			end="0" id="HALT" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_STATUS_REG" description="" id="MSS_CTRL_R5SS1_STATUS_REG"
		offset="0x4C" width="16">
		<bitfield begin="8"
			description="Reading 1: confirms R5SS is in lockstep mode. Reading 0: confirms R5SS is in Dual-core mode."
			end="8" id="LOCK_STEP" range="8" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_STAT" description="" id="MSS_CTRL_R5SS1_CORE0_STAT"
		offset="0x50" width="8">
		<bitfield begin="4" description="WFE Status" end="4" id="WFE_STAT" range="4" resetval="0x0"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0" description="WFI Status" end="0" id="WFI_STAT" range="0" resetval="0x0"
			rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_STAT" description="" id="MSS_CTRL_R5SS1_CORE1_STAT"
		offset="0x54" width="8">
		<bitfield begin="4" description="WFE Status" end="4" id="WFE_STAT" range="4" resetval="0x0"
			rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0" description="WFI Status" end="0" id="WFI_STAT" range="0" resetval="0x0"
			rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_FORCE_WFI" description="" id="MSS_CTRL_R5SS1_FORCE_WFI"
		offset="0x58" width="8">
		<bitfield begin="2" description="writing 3'b111 will force the wfi signals of R5SS to 1"
			end="0" id="CR5_WFI_OVERIDE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_ROM_ECLIPSE" description="" id="MSS_CTRL_R5SS0_ROM_ECLIPSE"
		offset="0x80" width="16">
		<bitfield begin="10"
			description="writing 3'b111 ensures ROM-Eclipsing happens only after R5SS reset. Orelse it will be a immediate change."
			end="8" id="MEMSWAP_WAIT" range="10 - 8" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="writing '111' ensures eclipsing of CR5A_ROM immediately if memswap_wait is not set. If memswap_wait is set then ROM is eclipsed after R5SS reset assertion."
			end="0" id="MEMSWAP" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_TEINIT" description="" id="MSS_CTRL_R5SS0_TEINIT"
		offset="0x90" width="32">
		<bitfield begin="0" description="Exception handling state at reset. 0-ARM 1-Thumb" end="0"
			id="TEINIT" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_TEINIT" description="" id="MSS_CTRL_R5SS1_TEINIT"
		offset="0x94" width="32">
		<bitfield begin="0" description="Exception handling state at reset. 0-ARM 1-Thumb" end="0"
			id="TEINIT" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_AHB_EN" description="" id="MSS_CTRL_R5SS0_AHB_EN"
		offset="0x98" width="24">
		<bitfield begin="18"
			description="Ti internal Register. Modifying this register is not recommendedSignal decides whehter ahb interface is enabled or not."
			end="16" id="CPU1_AHB_INIT" range="18 - 16" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="Ti internal Register. Modifying this register is not recommendedSignal decides whehter ahb interface is enabled or not."
			end="0" id="CPU0_AHB_INIT" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_AHB_EN" description="" id="MSS_CTRL_R5SS1_AHB_EN"
		offset="0x9C" width="24">
		<bitfield begin="18"
			description="Ti internal Register. Modifying this register is not recommendedSignal decides whehter ahb interface is enabled or not."
			end="16" id="CPU1_AHB_INIT" range="18 - 16" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="Ti internal Register. Modifying this register is not recommendedSignal decides whehter ahb interface is enabled or not."
			end="0" id="CPU0_AHB_INIT" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AHB_BASE" description=""
		id="MSS_CTRL_R5SS0_CORE0_AHB_BASE" offset="0xA0" width="24">
		<bitfield begin="19"
			description="Ti internal Register. Modifying this register is not recommendedDecides the base address of ahb region"
			end="0" id="AHB_BASE" range="19 - 0" resetval="0x327680" rwaccess="RW" width="20"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AHB_BASE" description=""
		id="MSS_CTRL_R5SS1_CORE0_AHB_BASE" offset="0xA4" width="24">
		<bitfield begin="19"
			description="Ti internal Register. Modifying this register is not recommendedDecides the base address of ahb region"
			end="0" id="AHB_BASE" range="19 - 0" resetval="0x327680" rwaccess="RW" width="20"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AHB_SIZE" description=""
		id="MSS_CTRL_R5SS0_CORE0_AHB_SIZE" offset="0xA8" width="8">
		<bitfield begin="4"
			description="Ti internal Register. Modifying this register is not recommendedCode for selecting size for ahb.b00011    4KBb00100    8KBb00101    16KBb00110    32KBb00111    64KBb01000    128KBb01001    256KBb01010    512KBb01011    1MBb01100    2MBb01101    4MBb01110    8MBb01111    16MBb10000    32MBb10001    64MBb10010    128MBb10011    256MBb10100    512MBb10101    1GBb10110    2GBb10111    4GB"
			end="0" id="AHB_SIZE" range="4 - 0" resetval="0x19" rwaccess="RW" width="5"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AHB_SIZE" description=""
		id="MSS_CTRL_R5SS1_CORE0_AHB_SIZE" offset="0xAC" width="8">
		<bitfield begin="4"
			description="Ti internal Register. Modifying this register is not recommendedCode for selecting size for ahb.b00011    4KBb00100    8KBb00101    16KBb00110    32KBb00111    64KBb01000    128KBb01001    256KBb01010    512KBb01011    1MBb01100    2MBb01101    4MBb01110    8MBb01111    16MBb10000    32MBb10001    64MBb10010    128MBb10011    256MBb10100    512MBb10101    1GBb10110    2GBb10111    4GB"
			end="0" id="AHB_SIZE" range="4 - 0" resetval="0x19" rwaccess="RW" width="5"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AHB_BASE" description=""
		id="MSS_CTRL_R5SS0_CORE1_AHB_BASE" offset="0xB0" width="24">
		<bitfield begin="19"
			description="Ti internal Register. Modifying this register is not recommendedDecides the base address of ahb region"
			end="0" id="AHB_BASE" range="19 - 0" resetval="0x327680" rwaccess="RW" width="20"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AHB_BASE" description=""
		id="MSS_CTRL_R5SS1_CORE1_AHB_BASE" offset="0xB4" width="24">
		<bitfield begin="19"
			description="Ti internal Register. Modifying this register is not recommendedDecides the base address of ahb region"
			end="0" id="AHB_BASE" range="19 - 0" resetval="0x327680" rwaccess="RW" width="20"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AHB_SIZE" description=""
		id="MSS_CTRL_R5SS0_CORE1_AHB_SIZE" offset="0xB8" width="8">
		<bitfield begin="4"
			description="Ti internal Register. Modifying this register is not recommendedCode for selecting size for ahb.b00011    4KBb00100    8KBb00101    16KBb00110    32KBb00111    64KBb01000    128KBb01001    256KBb01010    512KBb01011    1MBb01100    2MBb01101    4MBb01110    8MBb01111    16MBb10000    32MBb10001    64MBb10010    128MBb10011    256MBb10100    512MBb10101    1GBb10110    2GBb10111    4GB"
			end="0" id="AHB_SIZE" range="4 - 0" resetval="0x19" rwaccess="RW" width="5"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AHB_SIZE" description=""
		id="MSS_CTRL_R5SS1_CORE1_AHB_SIZE" offset="0xBC" width="8">
		<bitfield begin="4"
			description="Ti internal Register. Modifying this register is not recommendedCode for selecting size for ahb.b00011    4KBb00100    8KBb00101    16KBb00110    32KBb00111    64KBb01000    128KBb01001    256KBb01010    512KBb01011    1MBb01100    2MBb01101    4MBb01110    8MBb01111    16MBb10000    32MBb10001    64MBb10010    128MBb10011    256MBb10100    512MBb10101    1GBb10110    2GBb10111    4GB"
			end="0" id="AHB_SIZE" range="4 - 0" resetval="0x19" rwaccess="RW" width="5"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_TCM_EXT_ERR_EN" description=""
		id="MSS_CTRL_R5SS0_TCM_EXT_ERR_EN" offset="0xC0" width="24">
		<bitfield begin="18"
			description="Ti internal Register. Modifying this register is not recommendedTCMs external error enable. Tie each bit high to enable the external error signal for each TCM at reset"
			end="16" id="CPU1_TCM" range="18 - 16" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="Ti internal Register. Modifying this register is not recommendedTCMs external error enable. Tie each bit high to enable the external error signal for each TCM at reset"
			end="0" id="CPU0_TCM" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_TCM_EXT_ERR_EN" description=""
		id="MSS_CTRL_R5SS1_TCM_EXT_ERR_EN" offset="0xC4" width="24">
		<bitfield begin="18"
			description="Ti internal Register. Modifying this register is not recommendedTCMs external error enable. Tie each bit high to enable the external error signal for each TCM at reset"
			end="16" id="CPU1_TCM" range="18 - 16" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="Ti internal Register. Modifying this register is not recommendedTCMs external error enable. Tie each bit high to enable the external error signal for each TCM at reset"
			end="0" id="CPU0_TCM" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_TCM_ERR_EN" description="" id="MSS_CTRL_R5SS0_TCM_ERR_EN"
		offset="0xC8" width="24">
		<bitfield begin="18"
			description="Ti internal Register. Modifying this register is not recommendedTCMs ECC check enable. Tie each bit high to enable ECC checking on appropraite TCM"
			end="16" id="CPU1_TCM" range="18 - 16" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="Ti internal Register. Modifying this register is not recommendedTCMs ECC check enable. Tie each bit high to enable ECC checking on appropraite TCM"
			end="0" id="CPU0_TCM" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_TCM_ERR_EN" description="" id="MSS_CTRL_R5SS1_TCM_ERR_EN"
		offset="0xCC" width="24">
		<bitfield begin="18"
			description="Ti internal Register. Modifying this register is not recommendedTCMs ECC check enable. Tie each bit high to enable ECC checking on appropraite TCM"
			end="16" id="CPU1_TCM" range="18 - 16" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="Ti internal Register. Modifying this register is not recommendedTCMs ECC check enable. Tie each bit high to enable ECC checking on appropraite TCM"
			end="0" id="CPU0_TCM" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_INIT_TCM" description="" id="MSS_CTRL_R5SS0_INIT_TCM"
		offset="0xD0" width="24">
		<bitfield begin="22"
			description="Ti internal Register. Modifying this register is not recommendedWhen HIGH ATCM base address at reset is 0x0 when LOW BTCM base address at reset is 0x0"
			end="20" id="LOCKZRAM_CPU1" range="22 - 20" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="18"
			description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables BTCM interface out of reset"
			end="16" id="TCMB_CPU1" range="18 - 16" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="14"
			description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables ATCM interface out of reset"
			end="12" id="TCMA_CPU1" range="14 - 12" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="10"
			description="Ti internal Register. Modifying this register is not recommendedWhen HIGH ATCM base address at reset is 0x0 when LOW BTCM base address at reset is 0x0"
			end="8" id="LOCKZRAM_CPU0" range="10 - 8" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="6"
			description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables BTCM interface out of reset"
			end="4" id="TCMB_CPU0" range="6 - 4" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables ATCM interface out of reset"
			end="0" id="TCMA_CPU0" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_INIT_TCM" description="" id="MSS_CTRL_R5SS1_INIT_TCM"
		offset="0xD4" width="24">
		<bitfield begin="22"
			description="Ti internal Register. Modifying this register is not recommendedWhen HIGH ATCM base address at reset is 0x0 when LOW BTCM base address at reset is 0x0"
			end="20" id="LOCKZRAM_CPU1" range="22 - 20" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="18"
			description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables BTCM interface out of reset"
			end="16" id="TCMB_CPU1" range="18 - 16" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="14"
			description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables ATCM interface out of reset"
			end="12" id="TCMA_CPU1" range="14 - 12" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="10"
			description="Ti internal Register. Modifying this register is not recommendedWhen HIGH ATCM base address at reset is 0x0 when LOW BTCM base address at reset is 0x0"
			end="8" id="LOCKZRAM_CPU0" range="10 - 8" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="6"
			description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables BTCM interface out of reset"
			end="4" id="TCMB_CPU0" range="6 - 4" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables ATCM interface out of reset"
			end="0" id="TCMA_CPU0" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_TCM_ECC_WRENZ_EN" description=""
		id="MSS_CTRL_R5SS0_TCM_ECC_WRENZ_EN" offset="0xD8" width="24">
		<bitfield begin="22"
			description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5B.Writing '111' unblocks the writes to ECC-bits of TCMB1-RAM of CR5B"
			end="20" id="CPU1_TCMB1_WRENZ_EN" range="22 - 20" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="18"
			description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5B.Writing '111' unblocks the writes to ECC-bits of TCMB0-RAM of CR5B"
			end="16" id="CPU1_TCMB0_WRENZ_EN" range="18 - 16" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="14"
			description="writing '000'  blocks the writes to ECC-bits of TCMA-RAM of CR5B.Writing '111' unblocks the writes to ECC-bits of TCMA-RAM of CR5B"
			end="12" id="CPU1_TCMA_WRENZ_EN" range="14 - 12" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="10"
			description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5A.Writing '111' unblocks the writes to ECC-bits of TCMB1-RAM of CR5A"
			end="8" id="CPU0_TCMB1_WRENZ_EN" range="10 - 8" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="6"
			description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5A.Writing '111' unblocks the writes to ECC-bits of TCMB0-RAM of CR5A"
			end="4" id="CPU0_TCMB0_WRENZ_EN" range="6 - 4" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="writing '000'  blocks the writes to ECC-bits of TCMA-RAM of CR5A.Writing '111' unblocks the writes to ECC-bits of TCMA-RAM of CR5A"
			end="0" id="CPU0_TCMA_WRENZ_EN" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_TCM_ECC_WRENZ_EN" description=""
		id="MSS_CTRL_R5SS1_TCM_ECC_WRENZ_EN" offset="0xDC" width="24">
		<bitfield begin="22"
			description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5B.Writing '111' unblocks the writes to ECC-bits of TCMB1-RAM of CR5B"
			end="20" id="CPU1_TCMB1_WRENZ_EN" range="22 - 20" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="18"
			description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5B.Writing '111' unblocks the writes to ECC-bits of TCMB0-RAM of CR5B"
			end="16" id="CPU1_TCMB0_WRENZ_EN" range="18 - 16" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="14"
			description="writing '000'  blocks the writes to ECC-bits of TCMA-RAM of CR5B.Writing '111' unblocks the writes to ECC-bits of TCMA-RAM of CR5B"
			end="12" id="CPU1_TCMA_WRENZ_EN" range="14 - 12" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="10"
			description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5A.Writing '111' unblocks the writes to ECC-bits of TCMB1-RAM of CR5A"
			end="8" id="CPU0_TCMB1_WRENZ_EN" range="10 - 8" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="6"
			description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5A.Writing '111' unblocks the writes to ECC-bits of TCMB0-RAM of CR5A"
			end="4" id="CPU0_TCMB0_WRENZ_EN" range="6 - 4" resetval="0x7" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="writing '000'  blocks the writes to ECC-bits of TCMA-RAM of CR5A.Writing '111' unblocks the writes to ECC-bits of TCMA-RAM of CR5A"
			end="0" id="CPU0_TCMA_WRENZ_EN" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_BOOT_INFO_REG0" description="" id="MSS_CTRL_BOOT_INFO_REG0"
		offset="0x100" width="32">
		<bitfield begin="31" description="Reserved Register for Software use" end="0" id="CONFIG"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_BOOT_INFO_REG1" description="" id="MSS_CTRL_BOOT_INFO_REG1"
		offset="0x104" width="32">
		<bitfield begin="31" description="Reserved Register for Software use" end="0" id="CONFIG"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_BOOT_INFO_REG2" description="" id="MSS_CTRL_BOOT_INFO_REG2"
		offset="0x108" width="32">
		<bitfield begin="31" description="Reserved Register for Software use" end="0" id="CONFIG"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_BOOT_INFO_REG3" description="" id="MSS_CTRL_BOOT_INFO_REG3"
		offset="0x10C" width="32">
		<bitfield begin="31" description="Reserved Register for Software use" end="0" id="CONFIG"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_BOOT_INFO_REG4" description="" id="MSS_CTRL_BOOT_INFO_REG4"
		offset="0x110" width="32">
		<bitfield begin="31" description="Reserved Register for Software use" end="0" id="CONFIG"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_BOOT_INFO_REG5" description="" id="MSS_CTRL_BOOT_INFO_REG5"
		offset="0x114" width="32">
		<bitfield begin="31" description="Reserved Register for Software use" end="0" id="CONFIG"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_BOOT_INFO_REG6" description="" id="MSS_CTRL_BOOT_INFO_REG6"
		offset="0x118" width="32">
		<bitfield begin="31" description="Reserved Register for Software use" end="0" id="CONFIG"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_BOOT_INFO_REG7" description="" id="MSS_CTRL_BOOT_INFO_REG7"
		offset="0x11C" width="32">
		<bitfield begin="31" description="Reserved Register for Software use" end="0" id="CONFIG"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_ATCM_MEM_INIT" description=""
		id="MSS_CTRL_R5SS0_ATCM_MEM_INIT" offset="0x200" width="32">
		<bitfield begin="0"
			description="Write_pulse bit field:Writing 1'b1 will start initializing the ATCM banks of CR5A/B. Value in each row is initialized to 0x0C_0000_0000"
			end="0" id="MEM_INIT" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_ATCM_MEM_INIT_DONE" description=""
		id="MSS_CTRL_R5SS0_ATCM_MEM_INIT_DONE" offset="0x204" width="32">
		<bitfield begin="0"
			description="This field will be high once initialization of ATCM banks is finished. Writing '1' would clear the bit."
			end="0" id="MEM_INIT_DONE" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_ATCM_MEM_INIT_STATUS" description=""
		id="MSS_CTRL_R5SS0_ATCM_MEM_INIT_STATUS" offset="0x208" width="32">
		<bitfield begin="0"
			description="1'b0: No initialization is happening for ATCM banks of CR5A/B1'b1: Initialization is in progress for ATCM banks of CR5A/B"
			end="0" id="MEM_STATUS" range="0" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_BTCM_MEM_INIT" description=""
		id="MSS_CTRL_R5SS0_BTCM_MEM_INIT" offset="0x210" width="32">
		<bitfield begin="0"
			description="Write_pulse bit field:Writing 1'b1 will start initializing the B0/1TCM banks of CR5A/B"
			end="0" id="MEM_INIT" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_BTCM_MEM_INIT_DONE" description=""
		id="MSS_CTRL_R5SS0_BTCM_MEM_INIT_DONE" offset="0x214" width="32">
		<bitfield begin="0"
			description="This field will be high once initialization of B0/1TCM banks is finished. Writing '1' would clear the bit."
			end="0" id="MEM_INIT_DONE" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_BTCM_MEM_INIT_STATUS" description=""
		id="MSS_CTRL_R5SS0_BTCM_MEM_INIT_STATUS" offset="0x218" width="32">
		<bitfield begin="0"
			description="1'b0: No initialization is happening for B0/1TCM banks of CR5A/B1'b1: Initialization is in progress for B0/1TCM banks of CR5A/B"
			end="0" id="MEM_STATUS" range="0" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_ATCM_MEM_INIT" description=""
		id="MSS_CTRL_R5SS1_ATCM_MEM_INIT" offset="0x220" width="32">
		<bitfield begin="0"
			description="Write_pulse bit field:Writing 1'b1 will start initializing the ATCM banks of CR5A/B. Value in each row is initialized to 0x0C_0000_0000"
			end="0" id="MEM_INIT" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_ATCM_MEM_INIT_DONE" description=""
		id="MSS_CTRL_R5SS1_ATCM_MEM_INIT_DONE" offset="0x224" width="32">
		<bitfield begin="0"
			description="This field will be high once initialization of ATCM banks is finished. Writing '1' would clear the bit."
			end="0" id="MEM_INIT_DONE" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_ATCM_MEM_INIT_STATUS" description=""
		id="MSS_CTRL_R5SS1_ATCM_MEM_INIT_STATUS" offset="0x228" width="32">
		<bitfield begin="0"
			description="1'b0: No initialization is happening for ATCM banks of CR5A/B1'b1: Initialization is in progress for ATCM banks of CR5A/B"
			end="0" id="MEM_STATUS" range="0" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_BTCM_MEM_INIT" description=""
		id="MSS_CTRL_R5SS1_BTCM_MEM_INIT" offset="0x230" width="32">
		<bitfield begin="0"
			description="Write_pulse bit field:Writing 1'b1 will start initializing the B0/1TCM banks of CR5A/B"
			end="0" id="MEM_INIT" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_BTCM_MEM_INIT_DONE" description=""
		id="MSS_CTRL_R5SS1_BTCM_MEM_INIT_DONE" offset="0x234" width="32">
		<bitfield begin="0"
			description="This field will be high once initialization of B0/1TCM banks is finished. Writing '1' would clear the bit."
			end="0" id="MEM_INIT_DONE" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_BTCM_MEM_INIT_STATUS" description=""
		id="MSS_CTRL_R5SS1_BTCM_MEM_INIT_STATUS" offset="0x238" width="32">
		<bitfield begin="0"
			description="1'b0: No initialization is happening for B0/1TCM banks of CR5A/B1'b1: Initialization is in progress for B0/1TCM banks of CR5A/B"
			end="0" id="MEM_STATUS" range="0" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2IOCRAM_MEM_INIT" description="" id="MSS_CTRL_L2IOCRAM_MEM_INIT"
		offset="0x240" width="8">
		<bitfield begin="3"
			description="Write_pulse bit field:Writing 1'b1 will start initializing the L2 Bank3. Value in each row is initialized to 0x0"
			end="3" id="PARTITION3" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Write_pulse bit field:Writing 1'b1 will start initializing the L2 Bank2. Value in each row is initialized to 0x0"
			end="2" id="PARTITION2" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Write_pulse bit field:Writing 1'b1 will start initializing the L2 Bank1. Value in each row is initialized to 0x0"
			end="1" id="PARTITION1" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Write_pulse bit field:Writing 1'b1 will start initializing the L2 Bank0. Value in each row is initialized to 0x0"
			end="0" id="PARTITION0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_MEM_INIT_DONE" description=""
		id="MSS_CTRL_L2OCRAM_MEM_INIT_DONE" offset="0x244" width="8">
		<bitfield begin="3"
			description="This field will be high once intialization of L2 bank3 is finished. Writing '1' would clear the bit"
			end="3" id="PARTITION3" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="This field will be high once intialization of L2 bank2 is finished. Writing '1' would clear the bit"
			end="2" id="PARTITION2" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="This field will be high once intialization of L2 bank1 is finished. Writing '1' would clear the bit"
			end="1" id="PARTITION1" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This field will be high once intialization of L2 bank0 is finished. Writing '1' would clear the bit"
			end="0" id="PARTITION0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_MEM_INIT_STATUS" description=""
		id="MSS_CTRL_L2OCRAM_MEM_INIT_STATUS" offset="0x248" width="8">
		<bitfield begin="3"
			description="1'b0: No initialization is happening for L2 bank31'b1: Initialization is in progress for L2 bank3"
			end="3" id="PARTITION3" range="3" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: No initialization is happening for L2 bank2 1'b1: Initialization is in progress for L2 bank2"
			end="2" id="PARTITION2" range="2" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: No initialization is happening for L2 bank11'b1: Initialization is in progress for L2 bank1"
			end="1" id="PARTITION1" range="1" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: No initialization is happening for L2 bank0 1'b1: Initialization is in progress for L2 bank0"
			end="0" id="PARTITION0" range="0" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MAILBOXRAM_MEM_INIT" description=""
		id="MSS_CTRL_MAILBOXRAM_MEM_INIT" offset="0x250" width="32">
		<bitfield begin="0"
			description="Write_pulse bit field:Writing 1'b1 will start initializing the MSS_MBOX. Value in each row is initialized to 0x0"
			end="0" id="MEM0_INIT" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MAILBOXRAM_MEM_INIT_DONE" description=""
		id="MSS_CTRL_MAILBOXRAM_MEM_INIT_DONE" offset="0x254" width="32">
		<bitfield begin="0"
			description="This field will be high once intialization of MSS_MBOX is finished. Writing '1' would clear the bit"
			end="0" id="MEM0_DONE" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MAILBOXRAM_MEM_INIT_STATUS" description=""
		id="MSS_CTRL_MAILBOXRAM_MEM_INIT_STATUS" offset="0x258" width="32">
		<bitfield begin="0"
			description="1'b0: No initialization is happening for MSS_MBOX 1'b1: Initialization is in progress for MSS_MBOX"
			end="0" id="MEM0_STATUS" range="0" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPCC_MEM_INIT" description="" id="MSS_CTRL_TPCC_MEM_INIT"
		offset="0x260" width="32">
		<bitfield begin="0"
			description="Write_pulse bit field:Writing 1'b1 will start initializing the MSS_TPCCA"
			end="0" id="TPCC_A_MEMINIT_START" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPCC_MEM_INIT_DONE" description="" id="MSS_CTRL_TPCC_MEM_INIT_DONE"
		offset="0x264" width="32">
		<bitfield begin="0"
			description="This field will be high once intialization of MSS_TPCCA is finished. Writing '1' would clear the bit"
			end="0" id="TPCC_A_MEMINIT_DONE" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPCC_MEMINIT_STATUS" description=""
		id="MSS_CTRL_TPCC_MEMINIT_STATUS" offset="0x268" width="32">
		<bitfield begin="0"
			description="1'b0: No initialization is happening for MSS_TPCCA1'b1: Initialization is in progress for MSS_TPCCB"
			end="0" id="TPCC_A_MEMINIT_STATUS" range="0" resetval="0x0" rwaccess="RO" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_TOP_PBIST_KEY_RST" description="" id="MSS_CTRL_TOP_PBIST_KEY_RST"
		offset="0x300" width="8">
		<bitfield begin="7"
			description="MSS PBIST controller will be brought out of reset when value is 0xA"
			end="4" id="PBIST_ST_RST" range="7 - 4" resetval="0x0" rwaccess="RW" width="4"></bitfield>
		<bitfield begin="3" description="Top PBIST Selftest Key. Valid value is 0x5" end="0"
			id="PBIST_ST_KEY" range="3 - 0" resetval="0x0" rwaccess="RW" width="4"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TOP_PBIST_REG0" description="" id="MSS_CTRL_TOP_PBIST_REG0"
		offset="0x304" width="32">
		<bitfield begin="31" description="Not Defined" end="0" id="PBIST_REG" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TOP_PBIST_REG1" description="" id="MSS_CTRL_TOP_PBIST_REG1"
		offset="0x308" width="32">
		<bitfield begin="31" description="Not Defined" end="0" id="PBIST_REG" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TOP_PBIST_REG2" description="" id="MSS_CTRL_TOP_PBIST_REG2"
		offset="0x30C" width="32">
		<bitfield begin="31" description="Not Defined" end="0" id="PBIST_REG" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CTI_TRIG_SEL" description="" id="MSS_CTRL_R5SS0_CTI_TRIG_SEL"
		offset="0x400" width="16">
		<bitfield begin="15"
			description="Used for selecting the trigger source for 1st trigger of MSS_R5SS" end="8"
			id="TRIG1" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="7"
			description="Used for selecting the trigger source for 0th trigger of MSS_R5SS" end="0"
			id="TRIG0" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CTI_TRIG_SEL" description="" id="MSS_CTRL_R5SS1_CTI_TRIG_SEL"
		offset="0x404" width="16">
		<bitfield begin="15"
			description="Used for selecting the trigger source for 1st trigger of MSS_R5SS" end="8"
			id="TRIG1" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="7"
			description="Used for selecting the trigger source for 0th trigger of MSS_R5SS" end="0"
			id="TRIG0" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_DBGSS_CTI_TRIG_SEL" description="" id="MSS_CTRL_DBGSS_CTI_TRIG_SEL"
		offset="0x408" width="32">
		<bitfield begin="31"
			description="Used for selecting the trigger source for 3rd trigger  of ONE_MCU_CTI"
			end="24" id="TRIG3" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Used for selecting the trigger source for 2nd trigger of ONE_MCU_CTI"
			end="16" id="TRIG2" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Used for selecting the trigger source for 1st trigger  of ONE_MCU_CTI"
			end="8" id="TRIG1" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="7"
			description="Used for selecting the trigger source for 0th trigger  of ONE_MCU_CTI"
			end="0" id="TRIG0" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_DEBUGSS_CSETB_FLUSH" description=""
		id="MSS_CTRL_DEBUGSS_CSETB_FLUSH" offset="0x40C" width="16">
		<bitfield begin="10"
			description="When HIGH indicates that the ETB RAM has overflowed or wrapped around to address zero"
			end="10" id="CSETB_FULL" range="10" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="9"
			description="When HIGH, indicates that trace acquisition is complete by ETB, that is, the trigger counter is at zero"
			end="9" id="CSETB_ACQ_COMPLETE" range="9" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="8" description="Return acknowledgement to CSETBFLUSHIN" end="8"
			id="CSETB_FLUSHINACK" range="8" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0"
			description="External control used to assert the ATB signal AFVALIDS and drain any historical FIFO information on the bus"
			end="0" id="CSETB_FLUSHIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_DEBUGSS_STM_NSGUAREN" description=""
		id="MSS_CTRL_DEBUGSS_STM_NSGUAREN" offset="0x410" width="16">
		<bitfield begin="10"
			description="Non secure guarenteed access control0:Access does not stall the CPU. Trace not guarenteed1: Access may stall. Trace guarenteed"
			end="10" id="ENABLE" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCAN0_HALTEN" description="" id="MSS_CTRL_MCAN0_HALTEN"
		offset="0x420" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCAN1_HALTEN" description="" id="MSS_CTRL_MCAN1_HALTEN"
		offset="0x424" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCAN2_HALTEN" description="" id="MSS_CTRL_MCAN2_HALTEN"
		offset="0x428" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCAN3_HALTEN" description="" id="MSS_CTRL_MCAN3_HALTEN"
		offset="0x42C" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_LIN0_HALTEN" description="" id="MSS_CTRL_LIN0_HALTEN" offset="0x430"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_LIN1_HALTEN" description="" id="MSS_CTRL_LIN1_HALTEN" offset="0x434"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_LIN2_HALTEN" description="" id="MSS_CTRL_LIN2_HALTEN" offset="0x438"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_LIN3_HALTEN" description="" id="MSS_CTRL_LIN3_HALTEN" offset="0x43C"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_LIN4_HALTEN" description="" id="MSS_CTRL_LIN4_HALTEN" offset="0x440"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_I2C0_HALTEN" description="" id="MSS_CTRL_I2C0_HALTEN" offset="0x444"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_I2C1_HALTEN" description="" id="MSS_CTRL_I2C1_HALTEN" offset="0x448"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_I2C2_HALTEN" description="" id="MSS_CTRL_I2C2_HALTEN" offset="0x44C"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_I2C3_HALTEN" description="" id="MSS_CTRL_I2C3_HALTEN" offset="0x450"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_RTI0_HALTEN" description="" id="MSS_CTRL_RTI0_HALTEN" offset="0x454"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_RTI1_HALTEN" description="" id="MSS_CTRL_RTI1_HALTEN" offset="0x458"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_RTI2_HALTEN" description="" id="MSS_CTRL_RTI2_HALTEN" offset="0x45C"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_RTI3_HALTEN" description="" id="MSS_CTRL_RTI3_HALTEN" offset="0x460"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_CPSW_HALTEN" description="" id="MSS_CTRL_CPSW_HALTEN" offset="0x474"
		width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCRC0_HALTEN" description="" id="MSS_CTRL_MCRC0_HALTEN"
		offset="0x478" width="8">
		<bitfield begin="3"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="3" id="CR5B1_HALTEN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="2" id="CR5A1_HALTEN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="1" id="CR5B0_HALTEN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt"
			end="0" id="CR5A0_HALTEN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC_DBS_CONFIG" description="" id="MSS_CTRL_TPTC_DBS_CONFIG"
		offset="0x800" width="8">
		<bitfield begin="5" description="Default burst size tieoff value for TPTC_A1" end="4"
			id="TPTC_A1" range="5 - 4" resetval="0x1" rwaccess="RW" width="2"></bitfield>
		<bitfield begin="1" description="Default burst size tieoff value for TPTC_A0" end="0"
			id="TPTC_A0" range="1 - 0" resetval="0x1" rwaccess="RW" width="2"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC_BOUNDARY_CFG" description="" id="MSS_CTRL_TPTC_BOUNDARY_CFG"
		offset="0x804" width="16">
		<bitfield begin="13"
			description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of MSS_TPTC_A1Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB"
			end="8" id="TPTC_A1_SIZE" range="13 - 8" resetval="0x19" rwaccess="RW" width="6"></bitfield>
		<bitfield begin="5"
			description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of MSS_TPTC_A0Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB"
			end="0" id="TPTC_A0_SIZE" range="5 - 0" resetval="0x19" rwaccess="RW" width="6"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC_XID_REORDER_CFG" description=""
		id="MSS_CTRL_TPTC_XID_REORDER_CFG" offset="0x808" width="16">
		<bitfield begin="8"
			description="writing 1'b1 will disable the CID-RID-SID reodering feature for MSS_TPTC_A1"
			end="8" id="TPTC_A1_DISABLE" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="writing 1'b1 will disable the CID-RID-SID reodering feature for MSS_TPTC_A0"
			end="0" id="TPTC_A0_DISABLE" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_CPSW_CONTROL" description="" id="MSS_CTRL_CPSW_CONTROL"
		offset="0x810" width="32">
		<bitfield begin="24"
			description="Internal delay mode for port 2. Only for TX0 : ID mode is disabled1 : ID mode is enabled"
			end="24" id="RGMII2_ID_MODE" range="24" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22"
			description="To select the rmii_ref_clk loopback mux output either from PAD or from MSS_RCM.   Write 0 to get clock will be from IO pad(pad loopback). Write 1 to get clock from internal loopback."
			end="22" id="RMII2_REF_CLK_SEL" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="RMII_REF_CLK IO Output enable control0: Output enable1: Output Disable"
			end="20" id="RMII2_REF_CLK_OE_N" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18"
			description="Port 2 Interface 000 = MII001 = RMII010 = RGMII011 - 111 = Not Supported"
			end="16" id="PORT2_MODE_SEL" range="18 - 16" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="8"
			description="Internal delay mode for port 1. Only for TX0 : ID mode is disabled1 : ID mode is enabled"
			end="8" id="RGMII1_ID_MODE" range="8" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="To select the rmii_ref_clk loopback mux output either from PAD or from MSS_RCM.   Write 0 to get clock will be from IO pad(pad loopback). Write 1 to get clock from internal source"
			end="6" id="RMII1_REF_CLK_SEL" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="RMII_REF_CLK IO Output enable control0: Output enable1: Output Disable"
			end="4" id="RMII1_REF_CLK_OE_N" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Port 1 Interface 000 = MII001 = RMII010 = RGMII011 - 111 = Not Supported"
			end="0" id="PORT1_MODE_SEL" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_QSPI_CONFIG" description="" id="MSS_CTRL_QSPI_CONFIG" offset="0x814"
		width="8">
		<bitfield begin="2"
			description="Write 3'b111 to external clock as QSPI baud clock source     needed for DFT IO char."
			end="0" id="EXT_CLK" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_IDLE_CONTROL" description="" id="MSS_CTRL_ICSSM_IDLE_CONTROL"
		offset="0x818" width="32">
		<bitfield begin="0"
			description="Writing 1'b0 will enable local auto-clock gating (lower power) at IP level with increase in access/functional latency. Following IPs are controlled with this signalICSSM"
			end="0" id="NOGATE" range="0" resetval="0x1" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PRU0_GPI_SEL" description="" id="MSS_CTRL_ICSSM_PRU0_GPI_SEL"
		offset="0x81C" width="32">
		<bitfield begin="29" description="GPI or PWMXBar select for ICSM Port00: GPI1: PWMXBAR"
			end="0" id="SEL" range="29 - 0" resetval="0x0" rwaccess="RW" width="30"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PRU1_GPI_SEL" description="" id="MSS_CTRL_ICSSM_PRU1_GPI_SEL"
		offset="0x820" width="32">
		<bitfield begin="29" description="GPI or PWMXBar select for ICSM Port00: GPI1: PWMXBAR"
			end="0" id="SEL" range="29 - 0" resetval="0x0" rwaccess="RW" width="30"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PRU0_GPIO_OUT_CTRL" description=""
		id="MSS_CTRL_ICSSM_PRU0_GPIO_OUT_CTRL" offset="0x824" width="32">
		<bitfield begin="29"
			description="GPO output disable for ICSSM Port 0 IO. Disable output for using the pin  as input. Each Bit maps to the corresponding bit in the IO0: Output Enable1: Output Disable"
			end="0" id="OUTDISABLE" range="29 - 0" resetval="0x0" rwaccess="RW" width="30"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PRU1_GPIO_OUT_CTRL" description=""
		id="MSS_CTRL_ICSSM_PRU1_GPIO_OUT_CTRL" offset="0x828" width="32">
		<bitfield begin="29"
			description="GPO output disable for ICSSM Port 1 IO. Disable output for using the pin  as input. Each Bit maps to the corresponding bit in the IO0: Output Enable1: Output Disable"
			end="0" id="OUTDISABLE" range="29 - 0" resetval="0x0" rwaccess="RW" width="30"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_GPMC_CONTROL" description="" id="MSS_CTRL_GPMC_CONTROL"
		offset="0x82C" width="16">
		<bitfield begin="12"
			description="GPMC_CLK_LB oe_n1: GPMC_dev_clk is driven to pad0: GPMC_dev_clk is not driven to pad"
			end="12" id="CLK_LB_OE_N" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="GPMC_CLKOUT oe_n1: GPMC_dev_clk mux output is driven to pad0: GPMC_dev_clk mux output is not driven to pad"
			end="8" id="CLK_OE_N" range="8" resetval="0x1" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="GPMC_CLK_LB sel0: GPMC_CLK_LB pad clock1: GPMC_CLK pad clock" end="4"
			id="CLK_LB_SEL" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="GPMC_CLKOUT sel0: GPMC_func_clock1: GPMC_dev clock" end="0"
			id="CLKOUT_SEL" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPCC0_INTAGG_MASK" description="" id="MSS_CTRL_TPCC0_INTAGG_MASK"
		offset="0x830" width="24">
		<bitfield begin="17"
			description="Mask Interrupt from TPTC A1 to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="17" id="TPTC_A1" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Mask Interrupt from TPTC A0 to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="16" id="TPTC_A0" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="8" id="TPCC_A_INT7" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="7" id="TPCC_A_INT6" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="6" id="TPCC_A_INT5" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="5" id="TPCC_A_INT4" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="4" id="TPCC_A_INT3" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="3" id="TPCC_A_INT2" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="TPCC_A_INT1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt from TPCC A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="TPCC_A_INT0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="TPCC_A_INTG" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPCC0_INTAGG_STATUS" description=""
		id="MSS_CTRL_TPCC0_INTAGG_STATUS" offset="0x834" width="24">
		<bitfield begin="17"
			description="Status of Interrupt from TPTC A1. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt."
			end="17" id="TPTC_A1" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Status of Interrupt from TPTC A0. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt."
			end="16" id="TPTC_A0" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt."
			end="8" id="TPCC_A_INT7" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt."
			end="7" id="TPCC_A_INT6" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt."
			end="6" id="TPCC_A_INT5" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt."
			end="5" id="TPCC_A_INT4" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt."
			end="4" id="TPCC_A_INT3" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt."
			end="3" id="TPCC_A_INT2" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt."
			end="2" id="TPCC_A_INT1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from TPCC A Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt."
			end="1" id="TPCC_A_INT0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt."
			end="0" id="TPCC_A_INTG" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPCC0_INTAGG_STATUS_RAW" description=""
		id="MSS_CTRL_TPCC0_INTAGG_STATUS_RAW" offset="0x838" width="24">
		<bitfield begin="17"
			description="Raw Status of Interrupt from TPTC A1. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_INTAGG_MASK"
			end="17" id="TPTC_A1" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Raw Status of Interrupt from TPTC A0. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_INTAGG_MASK"
			end="16" id="TPTC_A0" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK"
			end="8" id="TPCC_A_INT7" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK"
			end="7" id="TPCC_A_INT6" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK"
			end="6" id="TPCC_A_INT5" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK"
			end="5" id="TPCC_A_INT4" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK"
			end="4" id="TPCC_A_INT3" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK"
			end="3" id="TPCC_A_INT2" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK"
			end="2" id="TPCC_A_INT1" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from TPCC A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_INTAGG_MASK"
			end="1" id="TPCC_A_INT0" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK"
			end="0" id="TPCC_A_INTG" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HW_SPARE_RW0" description="" id="MSS_CTRL_HW_SPARE_RW0"
		offset="0xFD0" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RW0"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HW_SPARE_RW1" description="" id="MSS_CTRL_HW_SPARE_RW1"
		offset="0xFD4" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RW1"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HW_SPARE_RW2" description="" id="MSS_CTRL_HW_SPARE_RW2"
		offset="0xFD8" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RW2"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HW_SPARE_RW3" description="" id="MSS_CTRL_HW_SPARE_RW3"
		offset="0xFDC" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RW3"
			range="31 - 0" resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HW_SPARE_RO0" description="" id="MSS_CTRL_HW_SPARE_RO0"
		offset="0xFE0" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RO0"
			range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HW_SPARE_RO1" description="" id="MSS_CTRL_HW_SPARE_RO1"
		offset="0xFE4" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RO1"
			range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HW_SPARE_RO2" description="" id="MSS_CTRL_HW_SPARE_RO2"
		offset="0xFE8" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RO2"
			range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HW_SPARE_RO3" description="" id="MSS_CTRL_HW_SPARE_RO3"
		offset="0xFEC" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_RO3"
			range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HW_SPARE_REC" description="" id="MSS_CTRL_HW_SPARE_REC"
		offset="0xFF0" width="32">
		<bitfield begin="31" description="Reserved for HW R&#38;D" end="31" id="HW_SPARE_REC31"
			range="31" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="30" description="Reserved for HW R&#38;D" end="30" id="HW_SPARE_REC30"
			range="30" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="29" description="Reserved for HW R&#38;D" end="29" id="HW_SPARE_REC29"
			range="29" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="28" description="Reserved for HW R&#38;D" end="28" id="HW_SPARE_REC28"
			range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="27" description="Reserved for HW R&#38;D" end="27" id="HW_SPARE_REC27"
			range="27" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="26" description="Reserved for HW R&#38;D" end="26" id="HW_SPARE_REC26"
			range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25" description="Reserved for HW R&#38;D" end="25" id="HW_SPARE_REC25"
			range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24" description="Reserved for HW R&#38;D" end="24" id="HW_SPARE_REC24"
			range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23" description="Reserved for HW R&#38;D" end="23" id="HW_SPARE_REC23"
			range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22" description="Reserved for HW R&#38;D" end="22" id="HW_SPARE_REC22"
			range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21" description="Reserved for HW R&#38;D" end="21" id="HW_SPARE_REC21"
			range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20" description="Reserved for HW R&#38;D" end="20" id="HW_SPARE_REC20"
			range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19" description="Reserved for HW R&#38;D" end="19" id="HW_SPARE_REC19"
			range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18" description="Reserved for HW R&#38;D" end="18" id="HW_SPARE_REC18"
			range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17" description="Reserved for HW R&#38;D" end="17" id="HW_SPARE_REC17"
			range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16" description="Reserved for HW R&#38;D" end="16" id="HW_SPARE_REC16"
			range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15" description="Reserved for HW R&#38;D" end="15" id="HW_SPARE_REC15"
			range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14" description="Reserved for HW R&#38;D" end="14" id="HW_SPARE_REC14"
			range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13" description="Reserved for HW R&#38;D" end="13" id="HW_SPARE_REC13"
			range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12" description="Reserved for HW R&#38;D" end="12" id="HW_SPARE_REC12"
			range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11" description="Reserved for HW R&#38;D" end="11" id="HW_SPARE_REC11"
			range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10" description="Reserved for HW R&#38;D" end="10" id="HW_SPARE_REC10"
			range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9" description="Reserved for HW R&#38;D" end="9" id="HW_SPARE_REC9"
			range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8" description="Reserved for HW R&#38;D" end="8" id="HW_SPARE_REC8"
			range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7" description="Reserved for HW R&#38;D" end="7" id="HW_SPARE_REC7"
			range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6" description="Reserved for HW R&#38;D" end="6" id="HW_SPARE_REC6"
			range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5" description="Reserved for HW R&#38;D" end="5" id="HW_SPARE_REC5"
			range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Reserved for HW R&#38;D" end="4" id="HW_SPARE_REC4"
			range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Reserved for HW R&#38;D" end="3" id="HW_SPARE_REC3"
			range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Reserved for HW R&#38;D" end="2" id="HW_SPARE_REC2"
			range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Reserved for HW R&#38;D" end="1" id="HW_SPARE_REC1"
			range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Reserved for HW R&#38;D" end="0" id="HW_SPARE_REC0"
			range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_LOCK0_KICK0" description="" id="MSS_CTRL_LOCK0_KICK0"
		offset="0x1008" width="32">
		<bitfield begin="31" description="- KICK0 component" end="0" id="LOCK0_KICK0" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_LOCK0_KICK1" description="" id="MSS_CTRL_LOCK0_KICK1"
		offset="0x100C" width="32">
		<bitfield begin="31" description="- KICK1 component" end="0" id="LOCK0_KICK1" range="31 - 0"
			resetval="0x0" rwaccess="RW" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_INTR_RAW_STATUS" description="" id="MSS_CTRL_INTR_RAW_STATUS"
		offset="0x1010" width="8">
		<bitfield begin="3"
			description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect."
			end="3" id="PROXY_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect."
			end="2" id="KICK_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect."
			end="1" id="ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect."
			end="0" id="PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_INTR_ENABLED_STATUS_CLEAR" description=""
		id="MSS_CTRL_INTR_ENABLED_STATUS_CLEAR" offset="0x1014" width="8">
		<bitfield begin="3"
			description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect."
			end="3" id="ENABLED_PROXY_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect."
			end="2" id="ENABLED_KICK_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect."
			end="1" id="ENABLED_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect."
			end="0" id="ENABLED_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_INTR_ENABLE" description="" id="MSS_CTRL_INTR_ENABLE"
		offset="0x1018" width="8">
		<bitfield begin="3"
			description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect."
			end="3" id="PROXY_ERR_EN" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect."
			end="2" id="KICK_ERR_EN" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect."
			end="1" id="ADDR_ERR_EN" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect."
			end="0" id="PROT_ERR_EN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_INTR_ENABLE_CLEAR" description="" id="MSS_CTRL_INTR_ENABLE_CLEAR"
		offset="0x101C" width="8">
		<bitfield begin="3"
			description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect."
			end="3" id="PROXY_ERR_EN_CLR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect."
			end="2" id="KICK_ERR_EN_CLR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect."
			end="1" id="ADDR_ERR_EN_CLR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect."
			end="0" id="PROT_ERR_EN_CLR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_EOI" description="" id="MSS_CTRL_EOI" offset="0x1020" width="8">
		<bitfield begin="7"
			description="EOI vector value. Write this with interrupt distribution value in the chip."
			end="0" id="EOI_VECTOR" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_FAULT_ADDRESS" description="" id="MSS_CTRL_FAULT_ADDRESS"
		offset="0x1024" width="32">
		<bitfield begin="31" description="Fault Address." end="0" id="FAULT_ADDR" range="31 - 0"
			resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_FAULT_TYPE_STATUS" description="" id="MSS_CTRL_FAULT_TYPE_STATUS"
		offset="0x1028" width="8">
		<bitfield begin="6" description="Non-secure access." end="6" id="FAULT_NS" range="6"
			resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="5"
			description="Fault Type  10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1   01_0000 = Supervisor write fault  - priv = 1 dir = 0  00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1  00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1  00_0010 = User write fault - priv = 0 dir = 0  00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1  00_0000 = No fault"
			end="0" id="FAULT_TYPE" range="5 - 0" resetval="0x0" rwaccess="RO" width="6"></bitfield>
	</register>
	<register acronym="MSS_CTRL_FAULT_ATTR_STATUS" description="" id="MSS_CTRL_FAULT_ATTR_STATUS"
		offset="0x102C" width="32">
		<bitfield begin="31" description="XID." end="20" id="FAULT_XID" range="31 - 20"
			resetval="0x0" rwaccess="RO" width="12"></bitfield>
		<bitfield begin="19" description="Route ID." end="8" id="FAULT_ROUTEID" range="19 - 8"
			resetval="0x0" rwaccess="RO" width="12"></bitfield>
		<bitfield begin="7" description="Privilege ID." end="0" id="FAULT_PRIVID" range="7 - 0"
			resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_FAULT_CLEAR" description="" id="MSS_CTRL_FAULT_CLEAR"
		offset="0x1030" width="32">
		<bitfield begin="0"
			description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect."
			end="0" id="FAULT_CLR" range="0" resetval="0x0" rwaccess="WO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_MBOX_WRITE_DONE" description=""
		id="MSS_CTRL_R5SS0_CORE0_MBOX_WRITE_DONE" offset="0x4000" width="32">
		<bitfield begin="28"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 7"
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 6"
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 5"
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 4"
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 3"
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 2"
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 1"
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 0"
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_MBOX_READ_REQ" description=""
		id="MSS_CTRL_R5SS0_CORE0_MBOX_READ_REQ" offset="0x4004" width="32">
		<bitfield begin="28"
			description="This is request from  processor 7 to mss_cr5a. Requesting it to read from mailbox."
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="This is request from  processor 6 to mss_cr5a. Requesting it to read from mailbox."
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="This is request from  processor 5 to mss_cr5a. Requesting it to read from mailbox."
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="This is request from  processor 4 to mss_cr5a. Requesting it to read from mailbox."
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="This is request from  processor 3 to mss_cr5a. Requesting it to read from mailbox."
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="This is request from  processor 2 to mss_cr5a. Requesting it to read from mailbox."
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="This is request from  processor 1 to mss_cr5a. Requesting it to read from mailbox."
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This is request from  processor 0 to mss_cr5a. Requesting it to read from mailbox."
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE_ACK" description=""
		id="MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE_ACK" offset="0x4008" width="8">
		<bitfield begin="7"
			description="Write pulse bit field:For bits 0 to 7:Wrting1'b1 : Generates pulse interrupt to corresponding proc from MSS_CR5"
			end="0" id="PROC" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE" description=""
		id="MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE" offset="0x400C" width="32">
		<bitfield begin="28"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 7"
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 6"
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 5"
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 4"
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 3"
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 2"
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 1"
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 0"
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_SW_INT" description="" id="MSS_CTRL_R5SS0_CORE0_SW_INT"
		offset="0x4010" width="32">
		<bitfield begin="0"
			description="Write_pulse bit field:writing 1'b1 to each bit will trigger MSS_SW_INT respectively to CR5A/B."
			end="0" id="PULSE" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK" description=""
		id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK" offset="0x4020" width="24">
		<bitfield begin="17"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="17" id="MPU_HSM_ADDR_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="16" id="MPU_CR5B1_AHB_ADDR_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="15" id="MPU_CR5A1_AHB_ADDR_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="14" id="MPU_CR5B0_AHB_ADDR_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="13" id="MPU_CR5A0_AHB_ADDR_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="12" id="MPU_SCRM2SCRP1_ADDR_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="11" id="MPU_SCRM2SCRP0_ADDR_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="10" id="MPU_QSPI_ADDR_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="9" id="MPU_MBOX_ADDR_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="8" id="MPU_DTHE_A_ADDR_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="7" id="MPU_CR5B1_AXIS_ADDR_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="6" id="MPU_CR5A1_AXIS_ADDR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="MPU_CR5B0_AXIS_ADDR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="MPU_CR5A0_AXIS_ADDR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="MPU_L2_BANK_D_ADDR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="MPU_L2_BANK_C_ADDR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="MPU_L2_BANK_B_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="MPU_L2_BANK_A_ADDR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS" description=""
		id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS" offset="0x4024" width="24">
		<bitfield begin="17"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="17" id="MPU_HSM_ADDR_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="16" id="MPU_CR5B1_AHB_ADDR_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="15" id="MPU_CR5A1_AHB_ADDR_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="14" id="MPU_CR5B0_AHB_ADDR_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="13" id="MPU_CR5A0_AHB_ADDR_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="12" id="MPU_SCRM2SCRP1_ADDR_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="11" id="MPU_SCRM2SCRP0_ADDR_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="10" id="MPU_QSPI_ADDR_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="9" id="MPU_MBOX_ADDR_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="8" id="MPU_DTHE_A_ADDR_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="7" id="MPU_CR5B1_AXIS_ADDR_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="6" id="MPU_CR5A1_AXIS_ADDR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="MPU_CR5B0_AXIS_ADDR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="MPU_CR5A0_AXIS_ADDR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="MPU_L2_BANK_D_ADDR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="MPU_L2_BANK_C_ADDR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="MPU_L2_BANK_B_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="MPU_L2_BANK_A_ADDR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW" description=""
		id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW" offset="0x4028" width="24">
		<bitfield begin="17"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="17" id="MPU_HSM_ADDR_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="16" id="MPU_CR5B1_AHB_ADDR_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="15" id="MPU_CR5A1_AHB_ADDR_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="14" id="MPU_CR5B0_AHB_ADDR_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="13" id="MPU_CR5A0_AHB_ADDR_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="12" id="MPU_SCRM2SCRP1_ADDR_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="11" id="MPU_SCRM2SCRP0_ADDR_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="10" id="MPU_QSPI_ADDR_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="9" id="MPU_MBOX_ADDR_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="8" id="MPU_DTHE_A_ADDR_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="7" id="MPU_CR5B1_AXIS_ADDR_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="6" id="MPU_CR5A1_AXIS_ADDR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="5" id="MPU_CR5B0_AXIS_ADDR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="4" id="MPU_CR5A0_AXIS_ADDR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="3" id="MPU_L2_BANK_D_ADDR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="2" id="MPU_L2_BANK_C_ADDR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="1" id="MPU_L2_BANK_B_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="0" id="MPU_L2_BANK_A_ADDR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU0_MASK" description=""
		id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU0_MASK" offset="0x4030" width="24">
		<bitfield begin="17"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="17" id="MPU_HSM_PROT_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="16" id="MPU_CR5B1_AHB_PROT_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="15" id="MPU_CR5A1_AHB_PROT_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="14" id="MPU_CR5B0_AHB_PROT_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="13" id="MPU_CR5A0_AHB_PROT_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="12" id="MPU_SCRM2SCRP1_PROT_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="11" id="MPU_SCRM2SCRP0_PROT_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="10" id="MPU_QSPI_PROT_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="9" id="MPU_MBOX_PROT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="8" id="MPU_DTHE_A_PROT_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="7" id="MPU_CR5B1_AXIS_PROT_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="6" id="MPU_CR5A1_AXIS_PROT_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="MPU_CR5B0_AXIS_PROT_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="MPU_CR5A0_AXIS_PROT_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="MPU_L2_BANK_D_PROT_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="MPU_L2_BANK_C_PROT_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="MPU_L2_BANK_B_PROT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="MPU_L2_BANK_A_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS" description=""
		id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS" offset="0x4034" width="24">
		<bitfield begin="17"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="17" id="MPU_HSM_PROT_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="16" id="MPU_CR5B1_AHB_PROT_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="15" id="MPU_CR5A1_AHB_PROT_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="14" id="MPU_CR5B0_AHB_PROT_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="13" id="MPU_CR5A0_AHB_PROT_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="12" id="MPU_SCRM2SCRP1_PROT_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="11" id="MPU_SCRM2SCRP0_PROT_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="10" id="MPU_QSPI_PROT_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="9" id="MPU_MBOX_PROT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="8" id="MPU_DTHE_A_PROT_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="7" id="MPU_CR5B1_AXIS_PROT_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="6" id="MPU_CR5A1_AXIS_PROT_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="MPU_CR5B0_AXIS_PROT_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="MPU_CR5A0_AXIS_PROT_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="MPU_L2_BANK_D_PROT_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="MPU_L2_BANK_C_PROT_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="MPU_L2_BANK_B_PROT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="MPU_L2_BANK_A_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_RAW" description=""
		id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_RAW" offset="0x4038" width="24">
		<bitfield begin="17"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="17" id="MPU_HSM_PROT_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="16" id="MPU_CR5B1_AHB_PROT_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="15" id="MPU_CR5A1_AHB_PROT_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="14" id="MPU_CR5B0_AHB_PROT_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="13" id="MPU_CR5A0_AHB_PROT_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="12" id="MPU_SCRM2SCRP1_PROT_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="11" id="MPU_SCRM2SCRP0_PROT_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="10" id="MPU_QSPI_PROT_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="9" id="MPU_MBOX_PROT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="8" id="MPU_DTHE_A_PROT_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="7" id="MPU_CR5B1_AXIS_PROT_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="6" id="MPU_CR5A1_AXIS_PROT_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="5" id="MPU_CR5B0_AXIS_PROT_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="4" id="MPU_CR5A0_AXIS_PROT_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="3" id="MPU_L2_BANK_D_PROT_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="2" id="MPU_L2_BANK_C_PROT_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="1" id="MPU_L2_BANK_B_PROT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="0" id="MPU_L2_BANK_A_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_MBOX_WRITE_DONE" description=""
		id="MSS_CTRL_R5SS0_CORE1_MBOX_WRITE_DONE" offset="0x8000" width="32">
		<bitfield begin="28"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 7"
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 6"
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 5"
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 4"
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 3"
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 2"
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 1"
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 0"
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_MBOX_READ_REQ" description=""
		id="MSS_CTRL_R5SS0_CORE1_MBOX_READ_REQ" offset="0x8004" width="32">
		<bitfield begin="28"
			description="This is request from  processor 7 to mss_CR5B. Requesting it to read from mailbox."
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="This is request from  processor 6 to mss_CR5B. Requesting it to read from mailbox."
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="This is request from  processor 5 to mss_CR5B. Requesting it to read from mailbox."
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="This is request from  processor 4 to mss_CR5B. Requesting it to read from mailbox."
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="This is request from  processor 3 to mss_CR5B. Requesting it to read from mailbox."
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="This is request from  processor 2 to mss_CR5B. Requesting it to read from mailbox."
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="This is request from  processor 1 to mss_CR5B. Requesting it to read from mailbox."
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This is request from  processor 0 to mss_CR5B. Requesting it to read from mailbox."
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE_ACK" description=""
		id="MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE_ACK" offset="0x8008" width="8">
		<bitfield begin="7"
			description="Write pulse bit field:For bits 0 to 7:Wrting1'b1 : Generates pulse interrupt to corresponding proc from MSS_CR5"
			end="0" id="PROC" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE" description=""
		id="MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE" offset="0x800C" width="32">
		<bitfield begin="28"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 7"
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 6"
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 5"
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 4"
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 3"
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 2"
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 1"
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 0"
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_SW_INT" description="" id="MSS_CTRL_R5SS0_CORE1_SW_INT"
		offset="0x8010" width="32">
		<bitfield begin="0"
			description="Write_pulse bit field:writing 1'b1 to each bit will trigger MSS_SW_INT respectively to CR5A/B."
			end="0" id="PULSE" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK" description=""
		id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK" offset="0x8020" width="24">
		<bitfield begin="17"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="17" id="MPU_HSM_ADDR_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="16" id="MPU_CR5B1_AHB_ADDR_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="15" id="MPU_CR5A1_AHB_ADDR_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="14" id="MPU_CR5B0_AHB_ADDR_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="13" id="MPU_CR5A0_AHB_ADDR_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="12" id="MPU_SCRM2SCRP1_ADDR_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="11" id="MPU_SCRM2SCRP0_ADDR_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="10" id="MPU_QSPI_ADDR_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="9" id="MPU_MBOX_ADDR_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="8" id="MPU_DTHE_A_ADDR_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="7" id="MPU_CR5B1_AXIS_ADDR_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="6" id="MPU_CR5A1_AXIS_ADDR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="MPU_CR5B0_AXIS_ADDR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="MPU_CR5A0_AXIS_ADDR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="MPU_L2_BANK_D_ADDR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="MPU_L2_BANK_C_ADDR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="MPU_L2_BANK_B_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="MPU_L2_BANK_A_ADDR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS" description=""
		id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS" offset="0x8024" width="24">
		<bitfield begin="17"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="17" id="MPU_HSM_ADDR_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="16" id="MPU_CR5B1_AHB_ADDR_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="15" id="MPU_CR5A1_AHB_ADDR_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="14" id="MPU_CR5B0_AHB_ADDR_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="13" id="MPU_CR5A0_AHB_ADDR_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="12" id="MPU_SCRM2SCRP1_ADDR_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="11" id="MPU_SCRM2SCRP0_ADDR_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="10" id="MPU_QSPI_ADDR_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="9" id="MPU_MBOX_ADDR_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="8" id="MPU_DTHE_A_ADDR_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="7" id="MPU_CR5B1_AXIS_ADDR_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="6" id="MPU_CR5A1_AXIS_ADDR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="MPU_CR5B0_AXIS_ADDR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="MPU_CR5A0_AXIS_ADDR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="MPU_L2_BANK_D_ADDR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="MPU_L2_BANK_C_ADDR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="MPU_L2_BANK_B_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="MPU_L2_BANK_A_ADDR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW" description=""
		id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW" offset="0x8028" width="24">
		<bitfield begin="17"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="17" id="MPU_HSM_ADDR_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="16" id="MPU_CR5B1_AHB_ADDR_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="15" id="MPU_CR5A1_AHB_ADDR_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="14" id="MPU_CR5B0_AHB_ADDR_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="13" id="MPU_CR5A0_AHB_ADDR_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="12" id="MPU_SCRM2SCRP1_ADDR_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="11" id="MPU_SCRM2SCRP0_ADDR_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="10" id="MPU_QSPI_ADDR_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="9" id="MPU_MBOX_ADDR_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="8" id="MPU_DTHE_A_ADDR_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="7" id="MPU_CR5B1_AXIS_ADDR_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="6" id="MPU_CR5A1_AXIS_ADDR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="5" id="MPU_CR5B0_AXIS_ADDR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="4" id="MPU_CR5A0_AXIS_ADDR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="3" id="MPU_L2_BANK_D_ADDR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="2" id="MPU_L2_BANK_C_ADDR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="1" id="MPU_L2_BANK_B_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="0" id="MPU_L2_BANK_A_ADDR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU1_MASK" description=""
		id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU1_MASK" offset="0x8030" width="24">
		<bitfield begin="17"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="17" id="MPU_HSM_PROT_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="16" id="MPU_CR5B1_AHB_PROT_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="15" id="MPU_CR5A1_AHB_PROT_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="14" id="MPU_CR5B0_AHB_PROT_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="13" id="MPU_CR5A0_AHB_PROT_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="12" id="MPU_SCRM2SCRP1_PROT_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="11" id="MPU_SCRM2SCRP0_PROT_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="10" id="MPU_QSPI_PROT_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="9" id="MPU_MBOX_PROT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="8" id="MPU_DTHE_A_PROT_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="7" id="MPU_CR5B1_AXIS_PROT_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="6" id="MPU_CR5A1_AXIS_PROT_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="MPU_CR5B0_AXIS_PROT_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="MPU_CR5A0_AXIS_PROT_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="MPU_L2_BANK_D_PROT_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="MPU_L2_BANK_C_PROT_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="MPU_L2_BANK_B_PROT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="MPU_L2_BANK_A_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS" description=""
		id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS" offset="0x8034" width="24">
		<bitfield begin="17"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="17" id="MPU_HSM_PROT_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="16" id="MPU_CR5B1_AHB_PROT_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="15" id="MPU_CR5A1_AHB_PROT_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="14" id="MPU_CR5B0_AHB_PROT_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="13" id="MPU_CR5A0_AHB_PROT_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="12" id="MPU_SCRM2SCRP1_PROT_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="11" id="MPU_SCRM2SCRP0_PROT_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="10" id="MPU_QSPI_PROT_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="9" id="MPU_MBOX_PROT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="8" id="MPU_DTHE_A_PROT_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="7" id="MPU_CR5B1_AXIS_PROT_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="6" id="MPU_CR5A1_AXIS_PROT_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="MPU_CR5B0_AXIS_PROT_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="MPU_CR5A0_AXIS_PROT_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="MPU_L2_BANK_D_PROT_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="MPU_L2_BANK_C_PROT_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="MPU_L2_BANK_B_PROT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="MPU_L2_BANK_A_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_RAW" description=""
		id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_RAW" offset="0x8038" width="24">
		<bitfield begin="17"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="17" id="MPU_HSM_PROT_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="16" id="MPU_CR5B1_AHB_PROT_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="15" id="MPU_CR5A1_AHB_PROT_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="14" id="MPU_CR5B0_AHB_PROT_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="13" id="MPU_CR5A0_AHB_PROT_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="12" id="MPU_SCRM2SCRP1_PROT_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="11" id="MPU_SCRM2SCRP0_PROT_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="10" id="MPU_QSPI_PROT_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="9" id="MPU_MBOX_PROT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="8" id="MPU_DTHE_A_PROT_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="7" id="MPU_CR5B1_AXIS_PROT_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="6" id="MPU_CR5A1_AXIS_PROT_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="5" id="MPU_CR5B0_AXIS_PROT_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="4" id="MPU_CR5A0_AXIS_PROT_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="3" id="MPU_L2_BANK_D_PROT_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="2" id="MPU_L2_BANK_C_PROT_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="1" id="MPU_L2_BANK_B_PROT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="0" id="MPU_L2_BANK_A_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_MBOX_WRITE_DONE" description=""
		id="MSS_CTRL_R5SS1_CORE0_MBOX_WRITE_DONE" offset="0xC000" width="32">
		<bitfield begin="28"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 7"
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 6"
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 5"
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 4"
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 3"
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 2"
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 1"
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 0"
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_MBOX_READ_REQ" description=""
		id="MSS_CTRL_R5SS1_CORE0_MBOX_READ_REQ" offset="0xC004" width="32">
		<bitfield begin="28"
			description="This is request from  processor 7 to mss_cr5a. Requesting it to read from mailbox."
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="This is request from  processor 6 to mss_cr5a. Requesting it to read from mailbox."
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="This is request from  processor 5 to mss_cr5a. Requesting it to read from mailbox."
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="This is request from  processor 4 to mss_cr5a. Requesting it to read from mailbox."
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="This is request from  processor 3 to mss_cr5a. Requesting it to read from mailbox."
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="This is request from  processor 2 to mss_cr5a. Requesting it to read from mailbox."
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="This is request from  processor 1 to mss_cr5a. Requesting it to read from mailbox."
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This is request from  processor 0 to mss_cr5a. Requesting it to read from mailbox."
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_MBOX_READ_DONE_ACK" description=""
		id="MSS_CTRL_R5SS1_CORE0_MBOX_READ_DONE_ACK" offset="0xC008" width="8">
		<bitfield begin="7"
			description="Write pulse bit field:For bits 0 to 7:Wrting1'b1 : Generates pulse interrupt to corresponding proc from MSS_CR5"
			end="0" id="PROC" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_MBOX_READ_DONE" description=""
		id="MSS_CTRL_R5SS1_CORE0_MBOX_READ_DONE" offset="0xC00C" width="32">
		<bitfield begin="28"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 7"
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 6"
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 5"
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 4"
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 3"
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 2"
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 1"
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This register should be written once finishing reading from CR5A's mailbox written by proc 0"
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_SW_INT" description="" id="MSS_CTRL_R5SS1_CORE0_SW_INT"
		offset="0xC010" width="32">
		<bitfield begin="0"
			description="Write_pulse bit field:writing 1'b1 to each bit will trigger MSS_SW_INT respectively to CR5A/B."
			end="0" id="PULSE" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU0_MASK" description=""
		id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU0_MASK" offset="0xC020" width="24">
		<bitfield begin="17"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="17" id="MPU_HSM_ADDR_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="16" id="MPU_CR5B1_AHB_ADDR_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="15" id="MPU_CR5A1_AHB_ADDR_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="14" id="MPU_CR5B0_AHB_ADDR_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="13" id="MPU_CR5A0_AHB_ADDR_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="12" id="MPU_SCRM2SCRP1_ADDR_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="11" id="MPU_SCRM2SCRP0_ADDR_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="10" id="MPU_QSPI_ADDR_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="9" id="MPU_MBOX_ADDR_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="8" id="MPU_DTHE_A_ADDR_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="7" id="MPU_CR5B1_AXIS_ADDR_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="6" id="MPU_CR5A1_AXIS_ADDR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="MPU_CR5B0_AXIS_ADDR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="MPU_CR5A0_AXIS_ADDR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="MPU_L2_BANK_D_ADDR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="MPU_L2_BANK_C_ADDR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="MPU_L2_BANK_B_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="MPU_L2_BANK_A_ADDR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU0_STATUS" description=""
		id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU0_STATUS" offset="0xC024" width="24">
		<bitfield begin="17"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="17" id="MPU_HSM_ADDR_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="16" id="MPU_CR5B1_AHB_ADDR_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="15" id="MPU_CR5A1_AHB_ADDR_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="14" id="MPU_CR5B0_AHB_ADDR_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="13" id="MPU_CR5A0_AHB_ADDR_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="12" id="MPU_SCRM2SCRP1_ADDR_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="11" id="MPU_SCRM2SCRP0_ADDR_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="10" id="MPU_QSPI_ADDR_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="9" id="MPU_MBOX_ADDR_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="8" id="MPU_DTHE_A_ADDR_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="7" id="MPU_CR5B1_AXIS_ADDR_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="6" id="MPU_CR5A1_AXIS_ADDR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="MPU_CR5B0_AXIS_ADDR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="MPU_CR5A0_AXIS_ADDR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="MPU_L2_BANK_D_ADDR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="MPU_L2_BANK_C_ADDR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="MPU_L2_BANK_B_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="MPU_L2_BANK_A_ADDR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU0_STATUS_RAW" description=""
		id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU0_STATUS_RAW" offset="0xC028" width="24">
		<bitfield begin="17"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="17" id="MPU_HSM_ADDR_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="16" id="MPU_CR5B1_AHB_ADDR_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="15" id="MPU_CR5A1_AHB_ADDR_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="14" id="MPU_CR5B0_AHB_ADDR_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="13" id="MPU_CR5A0_AHB_ADDR_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="12" id="MPU_SCRM2SCRP1_ADDR_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="11" id="MPU_SCRM2SCRP0_ADDR_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="10" id="MPU_QSPI_ADDR_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="9" id="MPU_MBOX_ADDR_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="8" id="MPU_DTHE_A_ADDR_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="7" id="MPU_CR5B1_AXIS_ADDR_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="6" id="MPU_CR5A1_AXIS_ADDR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="5" id="MPU_CR5B0_AXIS_ADDR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="4" id="MPU_CR5A0_AXIS_ADDR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="3" id="MPU_L2_BANK_D_ADDR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="2" id="MPU_L2_BANK_C_ADDR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="1" id="MPU_L2_BANK_B_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="0" id="MPU_L2_BANK_A_ADDR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU0_MASK" description=""
		id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU0_MASK" offset="0xC030" width="24">
		<bitfield begin="17"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="17" id="MPU_HSM_PROT_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="16" id="MPU_CR5B1_AHB_PROT_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="15" id="MPU_CR5A1_AHB_PROT_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="14" id="MPU_CR5B0_AHB_PROT_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="13" id="MPU_CR5A0_AHB_PROT_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="12" id="MPU_SCRM2SCRP1_PROT_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="11" id="MPU_SCRM2SCRP0_PROT_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="10" id="MPU_QSPI_PROT_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="9" id="MPU_MBOX_PROT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="8" id="MPU_DTHE_A_PROT_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="7" id="MPU_CR5B1_AXIS_PROT_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="6" id="MPU_CR5A1_AXIS_PROT_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="MPU_CR5B0_AXIS_PROT_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="MPU_CR5A0_AXIS_PROT_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="MPU_L2_BANK_D_PROT_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="MPU_L2_BANK_C_PROT_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="MPU_L2_BANK_B_PROT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="MPU_L2_BANK_A_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU0_STATUS" description=""
		id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU0_STATUS" offset="0xC034" width="24">
		<bitfield begin="17"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="17" id="MPU_HSM_PROT_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="16" id="MPU_CR5B1_AHB_PROT_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="15" id="MPU_CR5A1_AHB_PROT_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="14" id="MPU_CR5B0_AHB_PROT_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="13" id="MPU_CR5A0_AHB_PROT_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="12" id="MPU_SCRM2SCRP1_PROT_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="11" id="MPU_SCRM2SCRP0_PROT_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="10" id="MPU_QSPI_PROT_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="9" id="MPU_MBOX_PROT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="8" id="MPU_DTHE_A_PROT_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="7" id="MPU_CR5B1_AXIS_PROT_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="6" id="MPU_CR5A1_AXIS_PROT_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="MPU_CR5B0_AXIS_PROT_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="MPU_CR5A0_AXIS_PROT_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="MPU_L2_BANK_D_PROT_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="MPU_L2_BANK_C_PROT_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="MPU_L2_BANK_B_PROT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="MPU_L2_BANK_A_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU0_STATUS_RAW" description=""
		id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU0_STATUS_RAW" offset="0xC038" width="24">
		<bitfield begin="17"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="17" id="MPU_HSM_PROT_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="16" id="MPU_CR5B1_AHB_PROT_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="15" id="MPU_CR5A1_AHB_PROT_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="14" id="MPU_CR5B0_AHB_PROT_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="13" id="MPU_CR5A0_AHB_PROT_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="12" id="MPU_SCRM2SCRP1_PROT_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="11" id="MPU_SCRM2SCRP0_PROT_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="10" id="MPU_QSPI_PROT_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="9" id="MPU_MBOX_PROT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="8" id="MPU_DTHE_A_PROT_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="7" id="MPU_CR5B1_AXIS_PROT_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="6" id="MPU_CR5A1_AXIS_PROT_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="5" id="MPU_CR5B0_AXIS_PROT_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="4" id="MPU_CR5A0_AXIS_PROT_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="3" id="MPU_L2_BANK_D_PROT_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="2" id="MPU_L2_BANK_C_PROT_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="1" id="MPU_L2_BANK_B_PROT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="0" id="MPU_L2_BANK_A_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_MBOX_WRITE_DONE" description=""
		id="MSS_CTRL_R5SS1_CORE1_MBOX_WRITE_DONE" offset="0x10000" width="32">
		<bitfield begin="28"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 7"
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 6"
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 5"
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 4"
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 3"
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 2"
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 1"
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 0"
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_MBOX_READ_REQ" description=""
		id="MSS_CTRL_R5SS1_CORE1_MBOX_READ_REQ" offset="0x10004" width="32">
		<bitfield begin="28"
			description="This is request from  processor 7 to mss_CR5B. Requesting it to read from mailbox."
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="This is request from  processor 6 to mss_CR5B. Requesting it to read from mailbox."
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="This is request from  processor 5 to mss_CR5B. Requesting it to read from mailbox."
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="This is request from  processor 4 to mss_CR5B. Requesting it to read from mailbox."
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="This is request from  processor 3 to mss_CR5B. Requesting it to read from mailbox."
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="This is request from  processor 2 to mss_CR5B. Requesting it to read from mailbox."
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="This is request from  processor 1 to mss_CR5B. Requesting it to read from mailbox."
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This is request from  processor 0 to mss_CR5B. Requesting it to read from mailbox."
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_MBOX_READ_DONE_ACK" description=""
		id="MSS_CTRL_R5SS1_CORE1_MBOX_READ_DONE_ACK" offset="0x10008" width="8">
		<bitfield begin="7"
			description="Write pulse bit field:For bits 0 to 7:Wrting1'b1 : Generates pulse interrupt to corresponding proc from MSS_CR5"
			end="0" id="PROC" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_MBOX_READ_DONE" description=""
		id="MSS_CTRL_R5SS1_CORE1_MBOX_READ_DONE" offset="0x1000C" width="32">
		<bitfield begin="28"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 7"
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 6"
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 5"
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 4"
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 3"
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 2"
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 1"
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This register should be written once finishing reading from CR5B's mailbox written by proc 0"
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_SW_INT" description="" id="MSS_CTRL_R5SS1_CORE1_SW_INT"
		offset="0x10010" width="32">
		<bitfield begin="0"
			description="Write_pulse bit field:writing 1'b1 to each bit will trigger MSS_SW_INT respectively to CR5A/B."
			end="0" id="PULSE" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU1_MASK" description=""
		id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU1_MASK" offset="0x10020" width="24">
		<bitfield begin="17"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="17" id="MPU_HSM_ADDR_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="16" id="MPU_CR5B1_AHB_ADDR_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="15" id="MPU_CR5A1_AHB_ADDR_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="14" id="MPU_CR5B0_AHB_ADDR_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="13" id="MPU_CR5A0_AHB_ADDR_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="12" id="MPU_SCRM2SCRP1_ADDR_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="11" id="MPU_SCRM2SCRP0_ADDR_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="10" id="MPU_QSPI_ADDR_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="9" id="MPU_MBOX_ADDR_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="8" id="MPU_DTHE_A_ADDR_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="7" id="MPU_CR5B1_AXIS_ADDR_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="6" id="MPU_CR5A1_AXIS_ADDR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="MPU_CR5B0_AXIS_ADDR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="MPU_CR5A0_AXIS_ADDR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="MPU_L2_BANK_D_ADDR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="MPU_L2_BANK_C_ADDR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="MPU_L2_BANK_B_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="MPU_L2_BANK_A_ADDR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU1_STATUS" description=""
		id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU1_STATUS" offset="0x10024" width="24">
		<bitfield begin="17"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="17" id="MPU_HSM_ADDR_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="16" id="MPU_CR5B1_AHB_ADDR_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="15" id="MPU_CR5A1_AHB_ADDR_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="14" id="MPU_CR5B0_AHB_ADDR_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="13" id="MPU_CR5A0_AHB_ADDR_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="12" id="MPU_SCRM2SCRP1_ADDR_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="11" id="MPU_SCRM2SCRP0_ADDR_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="10" id="MPU_QSPI_ADDR_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="9" id="MPU_MBOX_ADDR_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="8" id="MPU_DTHE_A_ADDR_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="7" id="MPU_CR5B1_AXIS_ADDR_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="6" id="MPU_CR5A1_AXIS_ADDR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="MPU_CR5B0_AXIS_ADDR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="MPU_CR5A0_AXIS_ADDR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="MPU_L2_BANK_D_ADDR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="MPU_L2_BANK_C_ADDR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="MPU_L2_BANK_B_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="MPU_L2_BANK_A_ADDR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU1_STATUS_RAW" description=""
		id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU1_STATUS_RAW" offset="0x10028" width="24">
		<bitfield begin="17"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="17" id="MPU_HSM_ADDR_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="16" id="MPU_CR5B1_AHB_ADDR_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="15" id="MPU_CR5A1_AHB_ADDR_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="14" id="MPU_CR5B0_AHB_ADDR_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="13" id="MPU_CR5A0_AHB_ADDR_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="12" id="MPU_SCRM2SCRP1_ADDR_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="11" id="MPU_SCRM2SCRP0_ADDR_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="10" id="MPU_QSPI_ADDR_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="9" id="MPU_MBOX_ADDR_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="8" id="MPU_DTHE_A_ADDR_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="7" id="MPU_CR5B1_AXIS_ADDR_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="6" id="MPU_CR5A1_AXIS_ADDR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="5" id="MPU_CR5B0_AXIS_ADDR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="4" id="MPU_CR5A0_AXIS_ADDR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="3" id="MPU_L2_BANK_D_ADDR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="2" id="MPU_L2_BANK_C_ADDR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="1" id="MPU_L2_BANK_B_ADDR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK"
			end="0" id="MPU_L2_BANK_A_ADDR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU1_MASK" description=""
		id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU1_MASK" offset="0x10030" width="24">
		<bitfield begin="17"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="17" id="MPU_HSM_PROT_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="16" id="MPU_CR5B1_AHB_PROT_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="15" id="MPU_CR5A1_AHB_PROT_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="14" id="MPU_CR5B0_AHB_PROT_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="13" id="MPU_CR5A0_AHB_PROT_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="12" id="MPU_SCRM2SCRP1_PROT_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="11" id="MPU_SCRM2SCRP0_PROT_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="10" id="MPU_QSPI_PROT_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="9" id="MPU_MBOX_PROT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="8" id="MPU_DTHE_A_PROT_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="7" id="MPU_CR5B1_AXIS_PROT_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="6" id="MPU_CR5A1_AXIS_PROT_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="MPU_CR5B0_AXIS_PROT_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="MPU_CR5A0_AXIS_PROT_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="MPU_L2_BANK_D_PROT_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="MPU_L2_BANK_C_PROT_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="MPU_L2_BANK_B_PROT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="MPU_L2_BANK_A_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU1_STATUS" description=""
		id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU1_STATUS" offset="0x10034" width="24">
		<bitfield begin="17"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="17" id="MPU_HSM_PROT_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="16" id="MPU_CR5B1_AHB_PROT_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="15" id="MPU_CR5A1_AHB_PROT_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="14" id="MPU_CR5B0_AHB_PROT_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="13" id="MPU_CR5A0_AHB_PROT_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="12" id="MPU_SCRM2SCRP1_PROT_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="11" id="MPU_SCRM2SCRP0_PROT_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="10" id="MPU_QSPI_PROT_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="9" id="MPU_MBOX_PROT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="8" id="MPU_DTHE_A_PROT_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="7" id="MPU_CR5B1_AXIS_PROT_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="6" id="MPU_CR5A1_AXIS_PROT_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="MPU_CR5B0_AXIS_PROT_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="MPU_CR5A0_AXIS_PROT_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="MPU_L2_BANK_D_PROT_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="MPU_L2_BANK_C_PROT_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="MPU_L2_BANK_B_PROT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="MPU_L2_BANK_A_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU1_STATUS_RAW" description=""
		id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU1_STATUS_RAW" offset="0x10038" width="24">
		<bitfield begin="17"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="17" id="MPU_HSM_PROT_ERR" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="16" id="MPU_CR5B1_AHB_PROT_ERR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="15" id="MPU_CR5A1_AHB_PROT_ERR" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="14" id="MPU_CR5B0_AHB_PROT_ERR" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="13" id="MPU_CR5A0_AHB_PROT_ERR" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="12" id="MPU_SCRM2SCRP1_PROT_ERR" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="11" id="MPU_SCRM2SCRP0_PROT_ERR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="10" id="MPU_QSPI_PROT_ERR" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="9" id="MPU_MBOX_PROT_ERR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="8" id="MPU_DTHE_A_PROT_ERR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="7" id="MPU_CR5B1_AXIS_PROT_ERR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="6" id="MPU_CR5A1_AXIS_PROT_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="5" id="MPU_CR5B0_AXIS_PROT_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="4" id="MPU_CR5A0_AXIS_PROT_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="3" id="MPU_L2_BANK_D_PROT_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="2" id="MPU_L2_BANK_C_PROT_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="1" id="MPU_L2_BANK_B_PROT_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK"
			end="0" id="MPU_L2_BANK_A_PROT_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PRU0_MBOX_WRITE_DONE" description=""
		id="MSS_CTRL_ICSSM_PRU0_MBOX_WRITE_DONE" offset="0x14000" width="32">
		<bitfield begin="28"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 7"
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 6"
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 5"
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 4"
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 3"
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 2"
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 1"
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 0"
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PRU0_MBOX_READ_REQ" description=""
		id="MSS_CTRL_ICSSM_PRU0_MBOX_READ_REQ" offset="0x14004" width="32">
		<bitfield begin="28"
			description="This is request from  processor 7 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="This is request from  processor 6 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="This is request from  processor 5 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="This is request from  processor 4 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="This is request from  processor 3 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="This is request from  processor 2 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="This is request from  processor 1 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This is request from  processor 0 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PRU0_MBOX_READ_DONE_ACK" description=""
		id="MSS_CTRL_ICSSM_PRU0_MBOX_READ_DONE_ACK" offset="0x14008" width="8">
		<bitfield begin="7"
			description="Write pulse bit field:For bits 0 to 7:Wrting1'b1 : Generates pulse interrupt to corresponding proc from ICSSM_PRU0.For bits 8 to 15:Wrting1'b1 : Generates pulse interrupt to corresponding proc from ICSSM_PRU1."
			end="0" id="PROC" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PRU0_MBOX_READ_DONE" description=""
		id="MSS_CTRL_ICSSM_PRU0_MBOX_READ_DONE" offset="0x1400C" width="32">
		<bitfield begin="28"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 7"
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 6"
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 5"
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 4"
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 3"
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 2"
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 1"
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 0"
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PRU1_MBOX_WRITE_DONE" description=""
		id="MSS_CTRL_ICSSM_PRU1_MBOX_WRITE_DONE" offset="0x14010" width="32">
		<bitfield begin="28"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 7"
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 6"
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 5"
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 4"
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 3"
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 2"
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 1"
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 0"
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PRU1_MBOX_READ_REQ" description=""
		id="MSS_CTRL_ICSSM_PRU1_MBOX_READ_REQ" offset="0x14014" width="32">
		<bitfield begin="28"
			description="This is request from  processor 7 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="This is request from  processor 6 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="This is request from  processor 5 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="This is request from  processor 4 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="This is request from  processor 3 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="This is request from  processor 2 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="This is request from  processor 1 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This is request from  processor 0 to corresponding ICSSM_PRU. Requesting it to read from mailbox."
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PRU1_MBOX_READ_DONE_ACK" description=""
		id="MSS_CTRL_ICSSM_PRU1_MBOX_READ_DONE_ACK" offset="0x14018" width="8">
		<bitfield begin="7"
			description="Write pulse bit field:For bits 0 to 7:Wrting1'b1 : Generates pulse interrupt to corresponding proc from ICSSM_PRU0.For bits 8 to 15:Wrting1'b1 : Generates pulse interrupt to corresponding proc from ICSSM_PRU1."
			end="0" id="PROC" range="7 - 0" resetval="0x0" rwaccess="RW" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PRU1_MBOX_READ_DONE" description=""
		id="MSS_CTRL_ICSSM_PRU1_MBOX_READ_DONE" offset="0x1401C" width="32">
		<bitfield begin="28"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 7"
			end="28" id="PROC_7" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 6"
			end="24" id="PROC_6" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 5"
			end="20" id="PROC_5" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 4"
			end="16" id="PROC_4" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 3"
			end="12" id="PROC_3" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 2"
			end="8" id="PROC_2" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 1"
			end="4" id="PROC_1" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 0"
			end="0" id="PROC_0" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPCC0_ERRAGG_MASK" description="" id="MSS_CTRL_TPCC0_ERRAGG_MASK"
		offset="0x18000" width="32">
		<bitfield begin="26"
			description="Mask Error from MSS_TPTC_A1 to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="26" id="TPTC_A1_READ_ACCESS_ERROR" range="26" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="25"
			description="Mask Error from MSS_TPTC_A0 to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="25" id="TPTC_A0_READ_ACCESS_ERROR" range="25" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="24"
			description="Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="24" id="TPCC_A_READ_ACCESS_ERROR" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18"
			description="Mask Error from MSS_TPTC_A1 to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="18" id="TPTC_A1_WRITE_ACCESS_ERROR" range="18" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="17"
			description="Mask Error from MSS_TPTC_A0 to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="17" id="TPTC_A0_WRITE_ACCESS_ERROR" range="17" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="16"
			description="Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="16" id="TPCC_A_WRITE_ACCESS_ERROR" range="16" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="TPCC_A_PAR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MSS_TPTC_A1 to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="TPTC_A1_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MSS_TPTC_A0 to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="TPTC_A0_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="TPCC_A_MPINT" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="TPCC_A_ERRINT" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPCC0_ERRAGG_STATUS" description=""
		id="MSS_CTRL_TPCC0_ERRAGG_STATUS" offset="0x18004" width="32">
		<bitfield begin="26"
			description="Status of Error from MSS_TPTC_A1. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="26" id="TPTC_A1_READ_ACCESS_ERROR" range="26" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="25"
			description="Status of Error from MSS_TPTC_A0. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="25" id="TPTC_A0_READ_ACCESS_ERROR" range="25" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="24"
			description="Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="24" id="TPCC_A_READ_ACCESS_ERROR" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18"
			description="Status of Error from MSS_TPTC_A1. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="18" id="TPTC_A1_WRITE_ACCESS_ERROR" range="18" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="17"
			description="Status of Error from MSS_TPTC_A0. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="17" id="TPTC_A0_WRITE_ACCESS_ERROR" range="17" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="16"
			description="Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="16" id="TPCC_A_WRITE_ACCESS_ERROR" range="16" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="TPCC_A_PAR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MSS_TPTC_A1. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="TPTC_A1_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MSS_TPTC_A0. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="TPTC_A0_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="TPCC_A_MPINT" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="TPCC_A_ERRINT" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPCC0_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_TPCC0_ERRAGG_STATUS_RAW" offset="0x18008" width="32">
		<bitfield begin="26"
			description="Raw Status of Error from MSS_TPTC_A1. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK"
			end="26" id="TPTC_A1_READ_ACCESS_ERROR" range="26" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="25"
			description="Raw Status of Error from MSS_TPTC_A0. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK"
			end="25" id="TPTC_A0_READ_ACCESS_ERROR" range="25" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="24"
			description="Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK"
			end="24" id="TPCC_A_READ_ACCESS_ERROR" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18"
			description="Raw Status of Error from MSS_TPTC_A1. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK"
			end="18" id="TPTC_A1_WRITE_ACCESS_ERROR" range="18" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="17"
			description="Raw Status of Error from MSS_TPTC_A0. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK"
			end="17" id="TPTC_A0_WRITE_ACCESS_ERROR" range="17" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="16"
			description="Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK"
			end="16" id="TPCC_A_WRITE_ACCESS_ERROR" range="16" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK"
			end="4" id="TPCC_A_PAR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MSS_TPTC_A1. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK"
			end="3" id="TPTC_A1_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MSS_TPTC_A0. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK"
			end="2" id="TPTC_A0_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK"
			end="1" id="TPCC_A_MPINT" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK"
			end="0" id="TPCC_A_ERRINT" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MMR_ACCESS_ERRAGG_MASK0" description=""
		id="MSS_CTRL_MMR_ACCESS_ERRAGG_MASK0" offset="0x18010" width="16">
		<bitfield begin="11"
			description="Mask Interrupt from HSM_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="11" id="HSM_CTRL_WR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Mask Interrupt from HSM_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="10" id="HSM_CTRL_RD" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Mask Interrupt from HSM_SOC_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="9" id="HSM_SOC_CTRL_WR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Mask Interrupt from HSM_SOC_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="8" id="HSM_SOC_CTRL_RD" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Mask Interrupt from TOP_RCM to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="7" id="TOP_RCM_WR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Interrupt from TOP_RCM to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="6" id="TOP_RCM_RD" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Interrupt from TOP_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="5" id="TOP_CTRL_WR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Interrupt from TOP_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="4" id="TOP_CTRL_RD" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Interrupt from MSS_RCM to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="3" id="MSS_RCM_WR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Interrupt from MSS_RCM to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="MSS_RCM_RD" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt from MSS_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="MSS_CTRL_WR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt from MSS_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="MSS_CTRL_RD" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS0" description=""
		id="MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS0" offset="0x18014" width="16">
		<bitfield begin="11"
			description="Status of Interrupt from HSM_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt."
			end="11" id="HSM_CTRL_WR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Status of Interrupt from HSM_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt."
			end="10" id="HSM_CTRL_RD" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Status of Interrupt from HSM_SOC_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt."
			end="9" id="HSM_SOC_CTRL_WR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Status of Interrupt from HSM_SOC_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt."
			end="8" id="HSM_SOC_CTRL_RD" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Status of Interrupt from TOP_RCMSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt."
			end="7" id="TOP_RCM_WR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Interrupt from TOP_RCMSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt."
			end="6" id="TOP_RCM_RD" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Interrupt from TOP_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt."
			end="5" id="TOP_CTRL_WR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Interrupt from TOP_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt."
			end="4" id="TOP_CTRL_RD" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Interrupt from MSS_RCMSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt."
			end="3" id="MSS_RCM_WR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Interrupt from MSS_RCMSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt."
			end="2" id="MSS_RCM_RD" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from MSS_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt."
			end="1" id="MSS_CTRL_WR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from MSS_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt."
			end="0" id="MSS_CTRL_RD" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS_RAW0" description=""
		id="MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS_RAW0" offset="0x18018" width="16">
		<bitfield begin="11"
			description="Raw Status of Interrupt from HSM_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0"
			end="11" id="HSM_CTRL_WR" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Raw Status of Interrupt from HSM_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0"
			end="10" id="HSM_CTRL_RD" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Raw Status of Interrupt from HSM_SOC_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0"
			end="9" id="HSM_SOC_CTRL_WR" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Raw Status of Interrupt from HSM_SOC_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0"
			end="8" id="HSM_SOC_CTRL_RD" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Raw Status of Interrupt from TOP_RCM. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0"
			end="7" id="TOP_RCM_WR" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Interrupt from TOP_RCM. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0"
			end="6" id="TOP_RCM_RD" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Interrupt from TOP_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0"
			end="5" id="TOP_CTRL_WR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Interrupt from TOP_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0"
			end="4" id="TOP_CTRL_RD" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Interrupt from MSS_RCM. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0"
			end="3" id="MSS_RCM_WR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Interrupt from MSS_RCM. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0"
			end="2" id="MSS_RCM_RD" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from MSS_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0"
			end="1" id="MSS_CTRL_WR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from MSS_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0"
			end="0" id="MSS_CTRL_RD" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU0_ECC_CORR_ERRAGG_MASK" description=""
		id="MSS_CTRL_R5SS0_CPU0_ECC_CORR_ERRAGG_MASK" offset="0x18080" width="8">
		<bitfield begin="6"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="6" id="R5SS0_CPU0_IDATA_CORR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="5" id="R5SS0_CPU0_ITAG_CORR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="4" id="R5SS0_CPU0_DDATA_CORR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="3" id="R5SS0_CPU0_DTAG_CORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="R5SS0_CPU0_B0TCM_CORR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="R5SS0_CPU0_B1TCM_CORR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="R5SS0_CPU0_ATCM_CORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS" description=""
		id="MSS_CTRL_R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS" offset="0x18084" width="8">
		<bitfield begin="6"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="6" id="R5SS0_CPU0_IDATA_CORR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="5" id="R5SS0_CPU0_ITAG_CORR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS0_CPU0_DDATA_CORR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS0_CPU0_DTAG_CORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS0_CPU0_B0TCM_CORR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS0_CPU0_B1TCM_CORR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS0_CPU0_ATCM_CORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW" offset="0x18088" width="8">
		<bitfield begin="6"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="6" id="R5SS0_CPU0_IDATA_CORR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="5" id="R5SS0_CPU0_ITAG_CORR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS0_CPU0_DDATA_CORR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS0_CPU0_DTAG_CORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS0_CPU0_B0TCM_CORR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS0_CPU0_B1TCM_CORR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS0_CPU0_ATCM_CORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK" description=""
		id="MSS_CTRL_R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK" offset="0x18090" width="8">
		<bitfield begin="4"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="4" id="R5SS0_CPU0_DDATA_UNCORR_ERR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="3" id="R5SS0_CPU0_DTAG_UNCORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="R5SS0_CPU0_B0TCM_UNCORR_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="R5SS0_CPU0_B1TCM_UNCORR_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="R5SS0_CPU0_ATCM_UNCORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS" description=""
		id="MSS_CTRL_R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS" offset="0x18094" width="8">
		<bitfield begin="4"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS0_CPU0_DDATA_UNCORR_ERR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS0_CPU0_DTAG_UNCORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS0_CPU0_B0TCM_UNCORR_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS0_CPU0_B1TCM_UNCORR_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS0_CPU0_ATCM_UNCORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW" offset="0x18098" width="8">
		<bitfield begin="4"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS0_CPU0_DDATA_UNCORR_ERR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS0_CPU0_DTAG_UNCORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS0_CPU0_B0TCM_UNCORR_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS0_CPU0_B1TCM_UNCORR_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS0_CPU0_ATCM_UNCORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU1_ECC_CORR_ERRAGG_MASK" description=""
		id="MSS_CTRL_R5SS0_CPU1_ECC_CORR_ERRAGG_MASK" offset="0x180A0" width="8">
		<bitfield begin="6"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="6" id="R5SS0_CPU1_IDATA_CORR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="5" id="R5SS0_CPU1_ITAG_CORR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="4" id="R5SS0_CPU1_DDATA_CORR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="3" id="R5SS0_CPU1_DTAG_CORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="R5SS0_CPU1_B0TCM_CORR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="R5SS0_CPU1_B1TCM_CORR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="R5SS0_CPU1_ATCM_CORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS" description=""
		id="MSS_CTRL_R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS" offset="0x180A4" width="8">
		<bitfield begin="6"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="6" id="R5SS0_CPU1_IDATA_CORR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="5" id="R5SS0_CPU1_ITAG_CORR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS0_CPU1_DDATA_CORR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS0_CPU1_DTAG_CORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS0_CPU1_B0TCM_CORR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS0_CPU1_B1TCM_CORR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS0_CPU1_ATCM_CORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW" offset="0x180A8" width="8">
		<bitfield begin="6"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="6" id="R5SS0_CPU1_IDATA_CORR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="5" id="R5SS0_CPU1_ITAG_CORR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS0_CPU1_DDATA_CORR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS0_CPU1_DTAG_CORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS0_CPU1_B0TCM_CORR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS0_CPU1_B1TCM_CORR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS0_CPU1_ATCM_CORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK" description=""
		id="MSS_CTRL_R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK" offset="0x180B0" width="8">
		<bitfield begin="4"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="4" id="R5SS0_CPU1_DDATA_UNCORR_ERR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="3" id="R5SS0_CPU1_DTAG_UNCORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="R5SS0_CPU1_B0TCM_UNCORR_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="R5SS0_CPU1_B1TCM_UNCORR_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="R5SS0_CPU1_ATCM_UNCORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS" description=""
		id="MSS_CTRL_R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS" offset="0x180B4" width="8">
		<bitfield begin="4"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS0_CPU1_DDATA_UNCORR_ERR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS0_CPU1_DTAG_UNCORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS0_CPU1_B0TCM_UNCORR_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS0_CPU1_B1TCM_UNCORR_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS0_CPU1_ATCM_UNCORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW" offset="0x180B8" width="8">
		<bitfield begin="4"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS0_CPU1_DDATA_UNCORR_ERR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS0_CPU1_DTAG_UNCORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS0_CPU1_B0TCM_UNCORR_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS0_CPU1_B1TCM_UNCORR_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS0_CPU1_ATCM_UNCORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU0_ECC_CORR_ERRAGG_MASK" description=""
		id="MSS_CTRL_R5SS1_CPU0_ECC_CORR_ERRAGG_MASK" offset="0x180C0" width="8">
		<bitfield begin="6"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="6" id="R5SS1_CPU0_IDATA_CORR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="5" id="R5SS1_CPU0_ITAG_CORR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="4" id="R5SS1_CPU0_DDATA_CORR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="3" id="R5SS1_CPU0_DTAG_CORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="R5SS1_CPU0_B0TCM_CORR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="R5SS1_CPU0_B1TCM_CORR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="R5SS1_CPU0_ATCM_CORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU0_ECC_CORR_ERRAGG_STATUS" description=""
		id="MSS_CTRL_R5SS1_CPU0_ECC_CORR_ERRAGG_STATUS" offset="0x180C4" width="8">
		<bitfield begin="6"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="6" id="R5SS1_CPU0_IDATA_CORR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="5" id="R5SS1_CPU0_ITAG_CORR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS1_CPU0_DDATA_CORR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS1_CPU0_DTAG_CORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS1_CPU0_B0TCM_CORR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS1_CPU0_B1TCM_CORR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS1_CPU0_ATCM_CORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU0_ECC_CORR_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_R5SS1_CPU0_ECC_CORR_ERRAGG_STATUS_RAW" offset="0x180C8" width="8">
		<bitfield begin="6"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="6" id="R5SS1_CPU0_IDATA_CORR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="5" id="R5SS1_CPU0_ITAG_CORR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS1_CPU0_DDATA_CORR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS1_CPU0_DTAG_CORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS1_CPU0_B0TCM_CORR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS1_CPU0_B1TCM_CORR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS1_CPU0_ATCM_CORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU0_ECC_UNCORR_ERRAGG_MASK" description=""
		id="MSS_CTRL_R5SS1_CPU0_ECC_UNCORR_ERRAGG_MASK" offset="0x180D0" width="8">
		<bitfield begin="4"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="4" id="R5SS1_CPU0_DDATA_UNCORR_ERR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="3" id="R5SS1_CPU0_DTAG_UNCORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="R5SS1_CPU0_B0TCM_UNCORR_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="R5SS1_CPU0_B1TCM_UNCORR_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="R5SS1_CPU0_ATCM_UNCORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU0_ECC_UNCORR_ERRAGG_STATUS" description=""
		id="MSS_CTRL_R5SS1_CPU0_ECC_UNCORR_ERRAGG_STATUS" offset="0x180D4" width="8">
		<bitfield begin="4"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS1_CPU0_DDATA_UNCORR_ERR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS1_CPU0_DTAG_UNCORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS1_CPU0_B0TCM_UNCORR_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS1_CPU0_B1TCM_UNCORR_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS1_CPU0_ATCM_UNCORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_R5SS1_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW" offset="0x180D8" width="8">
		<bitfield begin="4"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS1_CPU0_DDATA_UNCORR_ERR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS1_CPU0_DTAG_UNCORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS1_CPU0_B0TCM_UNCORR_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS1_CPU0_B1TCM_UNCORR_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS1_CPU0_ATCM_UNCORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU1_ECC_CORR_ERRAGG_MASK" description=""
		id="MSS_CTRL_R5SS1_CPU1_ECC_CORR_ERRAGG_MASK" offset="0x180E0" width="8">
		<bitfield begin="6"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="6" id="R5SS1_CPU1_IDATA_CORR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="5" id="R5SS1_CPU1_ITAG_CORR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="4" id="R5SS1_CPU1_DDATA_CORR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="3" id="R5SS1_CPU1_DTAG_CORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="R5SS1_CPU1_B0TCM_CORR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="R5SS1_CPU1_B1TCM_CORR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="R5SS1_CPU1_ATCM_CORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU1_ECC_CORR_ERRAGG_STATUS" description=""
		id="MSS_CTRL_R5SS1_CPU1_ECC_CORR_ERRAGG_STATUS" offset="0x180E4" width="8">
		<bitfield begin="6"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="6" id="R5SS1_CPU1_IDATA_CORR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="5" id="R5SS1_CPU1_ITAG_CORR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS1_CPU1_DDATA_CORR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS1_CPU1_DTAG_CORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS1_CPU1_B0TCM_CORR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS1_CPU1_B1TCM_CORR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS1_CPU1_ATCM_CORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU1_ECC_CORR_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_R5SS1_CPU1_ECC_CORR_ERRAGG_STATUS_RAW" offset="0x180E8" width="8">
		<bitfield begin="6"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="6" id="R5SS1_CPU1_IDATA_CORR_ERR" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="5" id="R5SS1_CPU1_ITAG_CORR_ERR" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS1_CPU1_DDATA_CORR_ERR" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS1_CPU1_DTAG_CORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS1_CPU1_B0TCM_CORR_ERR" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS1_CPU1_B1TCM_CORR_ERR" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS1_CPU1_ATCM_CORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU1_ECC_UNCORR_ERRAGG_MASK" description=""
		id="MSS_CTRL_R5SS1_CPU1_ECC_UNCORR_ERRAGG_MASK" offset="0x180F0" width="8">
		<bitfield begin="4"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="4" id="R5SS1_CPU1_DDATA_UNCORR_ERR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="3" id="R5SS1_CPU1_DTAG_UNCORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="R5SS1_CPU1_B0TCM_UNCORR_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="R5SS1_CPU1_B1TCM_UNCORR_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="R5SS1_CPU1_ATCM_UNCORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU1_ECC_UNCORR_ERRAGG_STATUS" description=""
		id="MSS_CTRL_R5SS1_CPU1_ECC_UNCORR_ERRAGG_STATUS" offset="0x180F4" width="8">
		<bitfield begin="4"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS1_CPU1_DDATA_UNCORR_ERR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS1_CPU1_DTAG_UNCORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS1_CPU1_B0TCM_UNCORR_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS1_CPU1_B1TCM_UNCORR_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS1_CPU1_ATCM_UNCORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_R5SS1_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW" offset="0x180F8" width="8">
		<bitfield begin="4"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="4" id="R5SS1_CPU1_DDATA_UNCORR_ERR" range="4" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="3" id="R5SS1_CPU1_DTAG_UNCORR_ERR" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS1_CPU1_B0TCM_UNCORR_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS1_CPU1_B1TCM_UNCORR_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS1_CPU1_ATCM_UNCORR_ERR" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_MASK" description=""
		id="MSS_CTRL_R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_MASK" offset="0x18100" width="8">
		<bitfield begin="2"
			description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="R5SS0_CPU0_B1TCM0_PARITY_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="R5SS0_CPU0_B0TCM0_PARITY_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="R5SS0_CPU0_ATCM0_PARITY_ERR" range="0" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS" description=""
		id="MSS_CTRL_R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS" offset="0x18104" width="8">
		<bitfield begin="2"
			description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS0_CPU0_B1TCM0_PARITY_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS0_CPU0_B0TCM0_PARITY_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS0_CPU0_ATCM0_PARITY_ERR" range="0" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" offset="0x18108" width="8">
		<bitfield begin="2"
			description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS0_CPU0_B1TCM0_PARITY_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS0_CPU0_B0TCM0_PARITY_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS0_CPU0_ATCM0_PARITY_ERR" range="0" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_MASK" description=""
		id="MSS_CTRL_R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_MASK" offset="0x18110" width="8">
		<bitfield begin="2"
			description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="R5SS0_CPU1_B1TCM1_PARITY_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="R5SS0_CPU1_B1TCM0_PARITY_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="R5SS0_CPU1_ATCM1_PARITY_ERR" range="0" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS" description=""
		id="MSS_CTRL_R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS" offset="0x18114" width="8">
		<bitfield begin="2"
			description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS0_CPU1_B1TCM1_PARITY_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS0_CPU1_B0TCM1_PARITY_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS0_CPU1_ATCM1_PARITY_ERR" range="0" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" offset="0x18118" width="8">
		<bitfield begin="2"
			description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS0_CPU1_B1TCM1_PARITY_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS0_CPU1_B0TCM1_PARITY_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS0_CPU1_ATCM1_PARITY_ERR" range="0" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_TCM_ADDRPARITY_CLR" description=""
		id="MSS_CTRL_R5SS0_TCM_ADDRPARITY_CLR" offset="0x18120" width="24">
		<bitfield begin="22"
			description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B1TCM of CR5B"
			end="20" id="B1TCM1_ERRADDR_CLR" range="22 - 20" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="18"
			description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B1TCM of CR5A"
			end="16" id="B1TCM0_ERRADDR_CLR" range="18 - 16" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="14"
			description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B0TCM of CR5B"
			end="12" id="B0CM1_ERRADDR_CLR" range="14 - 12" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="10"
			description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B0TCM of CR5A"
			end="8" id="B0TCM0_ERRADDR_CLR" range="10 - 8" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="6"
			description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for ATCM of CR5B"
			end="4" id="ATCM1_ERRADDR_CLR" range="6 - 4" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="Pulse bit-field writing 3'b111 clears  the Address latched after parity error for ATCM of CR5A"
			end="0" id="ATCM0_ERRADDR_CLR" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_ADDRPARITY_ERR_ATCM" description=""
		id="MSS_CTRL_R5SS0_CORE0_ADDRPARITY_ERR_ATCM" offset="0x18124" width="24">
		<bitfield begin="19"
			description="Address lathched when parity error is occurred for ATCM of CR5A" end="0"
			id="ADDR" range="19 - 0" resetval="0x0" rwaccess="RO" width="20"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_ADDRPARITY_ERR_ATCM" description=""
		id="MSS_CTRL_R5SS0_CORE1_ADDRPARITY_ERR_ATCM" offset="0x18128" width="24">
		<bitfield begin="19"
			description="Address lathched when parity error is occurred for ATCM of CR5B" end="0"
			id="ADDR" range="19 - 0" resetval="0x0" rwaccess="RO" width="20"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B0TCM" description=""
		id="MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B0TCM" offset="0x1812C" width="24">
		<bitfield begin="19"
			description="Address lathched when parity error is occurred for B0TCM of CR5A" end="0"
			id="ADDR" range="19 - 0" resetval="0x0" rwaccess="RO" width="20"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B0TCM" description=""
		id="MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B0TCM" offset="0x18130" width="24">
		<bitfield begin="19"
			description="Address lathched when parity error is occurred for B0TCM of CR5B" end="0"
			id="ADDR" range="19 - 0" resetval="0x0" rwaccess="RO" width="20"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B1TCM" description=""
		id="MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B1TCM" offset="0x18134" width="24">
		<bitfield begin="19"
			description="Address lathched when parity error is occurred for B1TCM of CR5A" end="0"
			id="ADDR" range="19 - 0" resetval="0x0" rwaccess="RO" width="20"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B1TCM" description=""
		id="MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B1TCM" offset="0x18138" width="24">
		<bitfield begin="19"
			description="Address lathched when parity error is occurred for B1TCM of CR5B" end="0"
			id="ADDR" range="19 - 0" resetval="0x0" rwaccess="RO" width="20"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_TCM_ADDRPARITY_ERRFORCE" description=""
		id="MSS_CTRL_R5SS0_TCM_ADDRPARITY_ERRFORCE" offset="0x1813C" width="24">
		<bitfield begin="22"
			description="Write pulse bit field:writing 3'b111 forces  a parity error for B1TCM of CR5B"
			end="20" id="B1TCM1" range="22 - 20" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="18"
			description="Write pulse bit field:writing 3'b111 forces  a parity error for B1TCM of CR5A"
			end="16" id="B1TCM0" range="18 - 16" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="14"
			description="Write pulse bit field:writing 3'b111 forces  a parity error for B0TCM of CR5B"
			end="12" id="B0TCM1" range="14 - 12" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="10"
			description="Write pulse bit field:writing 3'b111 forces  a parity error for B0TCM of CR5A"
			end="8" id="B0TCM0" range="10 - 8" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="6"
			description="Write pulse bit field:writing 3'b111 forces  a parity error for ATCM of CR5B"
			end="4" id="ATCM1" range="6 - 4" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="Write pulse bit field:writing 3'b111 forces  a parity error for ATCM of CR5A"
			end="0" id="ATCM0" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU0_TCM_ADDRPARITY_ERRAGG_MASK" description=""
		id="MSS_CTRL_R5SS1_CPU0_TCM_ADDRPARITY_ERRAGG_MASK" offset="0x18140" width="8">
		<bitfield begin="2"
			description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="R5SS1_CPU0_B1TCM0_PARITY_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="R5SS1_CPU0_B0TCM0_PARITY_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="R5SS1_CPU0_ATCM0_PARITY_ERR" range="0" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS" description=""
		id="MSS_CTRL_R5SS1_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS" offset="0x18144" width="8">
		<bitfield begin="2"
			description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS1_CPU0_B1TCM0_PARITY_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS1_CPU0_B0TCM0_PARITY_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS1_CPU0_ATCM0_PARITY_ERR" range="0" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_R5SS1_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" offset="0x18148" width="8">
		<bitfield begin="2"
			description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS1_CPU0_B1TCM0_PARITY_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS1_CPU0_B0TCM0_PARITY_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS1_CPU0_ATCM0_PARITY_ERR" range="0" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU1_TCM_ADDRPARITY_ERRAGG_MASK" description=""
		id="MSS_CTRL_R5SS1_CPU1_TCM_ADDRPARITY_ERRAGG_MASK" offset="0x18150" width="8">
		<bitfield begin="2"
			description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="2" id="R5SS1_CPU1_B1TCM1_PARITY_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="1" id="R5SS1_CPU1_B0TCM1_PARITY_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked"
			end="0" id="R5SS1_CPU1_ATCM1_PARITY_ERR" range="0" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS" description=""
		id="MSS_CTRL_R5SS1_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS" offset="0x18154" width="8">
		<bitfield begin="2"
			description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS1_CPU1_B1TCM1_PARITY_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS1_CPU1_B0TCM1_PARITY_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS1_CPU1_ATCM1_PARITY_ERR" range="0" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_R5SS1_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" offset="0x18158" width="8">
		<bitfield begin="2"
			description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="2" id="R5SS1_CPU1_B1TCM1_PARITY_ERR" range="2" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="1" id="R5SS1_CPU1_B0TCM1_PARITY_ERR" range="1" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt."
			end="0" id="R5SS1_CPU1_ATCM1_PARITY_ERR" range="0" resetval="0x0" rwaccess="RW"
			width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_TCM_ADDRPARITY_CLR" description=""
		id="MSS_CTRL_R5SS1_TCM_ADDRPARITY_CLR" offset="0x18160" width="24">
		<bitfield begin="22"
			description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B1TCM of CR5B"
			end="20" id="B1TCM1_ERRADDR_CLR" range="22 - 20" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="18"
			description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B1TCM of CR5A"
			end="16" id="B1TCM0_ERRADDR_CLR" range="18 - 16" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="14"
			description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B0TCM of CR5B"
			end="12" id="B0CM1_ERRADDR_CLR" range="14 - 12" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="10"
			description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B0TCM of CR5A"
			end="8" id="B0TCM0_ERRADDR_CLR" range="10 - 8" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="6"
			description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for ATCM of CR5B"
			end="4" id="ATCM1_ERRADDR_CLR" range="6 - 4" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="Pulse bit-field writing 3'b111 clears  the Address latched after parity error for ATCM of CR5A"
			end="0" id="ATCM0_ERRADDR_CLR" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_ADDRPARITY_ERR_ATCM" description=""
		id="MSS_CTRL_R5SS1_CORE0_ADDRPARITY_ERR_ATCM" offset="0x18164" width="24">
		<bitfield begin="19"
			description="Address lathched when parity error is occurred for ATCM of CR5A" end="0"
			id="ADDR" range="19 - 0" resetval="0x0" rwaccess="RO" width="20"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_ADDRPARITY_ERR_ATCM" description=""
		id="MSS_CTRL_R5SS1_CORE1_ADDRPARITY_ERR_ATCM" offset="0x18168" width="24">
		<bitfield begin="19"
			description="Address lathched when parity error is occurred for ATCM of CR5B" end="0"
			id="ADDR" range="19 - 0" resetval="0x0" rwaccess="RO" width="20"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_ERR_ADDRPARITY_B0TCM" description=""
		id="MSS_CTRL_R5SS1_CORE0_ERR_ADDRPARITY_B0TCM" offset="0x1816C" width="24">
		<bitfield begin="19"
			description="Address lathched when parity error is occurred for B0TCM of CR5A" end="0"
			id="ADDR" range="19 - 0" resetval="0x0" rwaccess="RO" width="20"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_ERR_ADDRPARITY_B0TCM" description=""
		id="MSS_CTRL_R5SS1_CORE1_ERR_ADDRPARITY_B0TCM" offset="0x18170" width="24">
		<bitfield begin="19"
			description="Address lathched when parity error is occurred for B0TCM of CR5B" end="0"
			id="ADDR" range="19 - 0" resetval="0x0" rwaccess="RO" width="20"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_ERR_ADDRPARITY_B1TCM" description=""
		id="MSS_CTRL_R5SS1_CORE0_ERR_ADDRPARITY_B1TCM" offset="0x18174" width="24">
		<bitfield begin="19"
			description="Address lathched when parity error is occurred for B1TCM of CR5A" end="0"
			id="ADDR" range="19 - 0" resetval="0x0" rwaccess="RO" width="20"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_ERR_ADDRPARITY_B1TCM" description=""
		id="MSS_CTRL_R5SS1_CORE1_ERR_ADDRPARITY_B1TCM" offset="0x18178" width="24">
		<bitfield begin="19"
			description="Address lathched when parity error is occurred for B1TCM of CR5B" end="0"
			id="ADDR" range="19 - 0" resetval="0x0" rwaccess="RO" width="20"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_TCM_ADDRPARITY_ERRFORCE" description=""
		id="MSS_CTRL_R5SS1_TCM_ADDRPARITY_ERRFORCE" offset="0x1817C" width="24">
		<bitfield begin="22"
			description="Write pulse bit field:writing 3'b111 forces  a parity error for B1TCM of CR5B"
			end="20" id="B1TCM1" range="22 - 20" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="18"
			description="Write pulse bit field:writing 3'b111 forces  a parity error for B1TCM of CR5A"
			end="16" id="B1TCM0" range="18 - 16" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="14"
			description="Write pulse bit field:writing 3'b111 forces  a parity error for B0TCM of CR5B"
			end="12" id="B0TCM1" range="14 - 12" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="10"
			description="Write pulse bit field:writing 3'b111 forces  a parity error for B0TCM of CR5A"
			end="8" id="B0TCM0" range="10 - 8" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="6"
			description="Write pulse bit field:writing 3'b111 forces  a parity error for ATCM of CR5B"
			end="4" id="ATCM1" range="6 - 4" resetval="0x0" rwaccess="RW" width="3"></bitfield>
		<bitfield begin="2"
			description="Write pulse bit field:writing 3'b111 forces  a parity error for ATCM of CR5A"
			end="0" id="ATCM0" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPCC0_PARITY_CTRL" description="" id="MSS_CTRL_TPCC0_PARITY_CTRL"
		offset="0x18180" width="32">
		<bitfield begin="16"
			description="Write pulse bit field:parity clear bit. Writing 1'b1 will clear the tpcc_a_parity_addr"
			end="16" id="TPCC_A_PARITY_ERR_CLR" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="parity test enable for tpcc a" end="4"
			id="TPCC_A_PARITY_TESTEN" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="writing 1'b1 enables parity for TPCC_A" end="0"
			id="TPCC_A_PARITY_EN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPCC0_PARITY_STATUS" description=""
		id="MSS_CTRL_TPCC0_PARITY_STATUS" offset="0x18184" width="16">
		<bitfield begin="8" description="address where parity error happened for tpcca" end="0"
			id="TPCC_A_PARITY_ADDR" range="8 - 0" resetval="0x0" rwaccess="RO" width="9"></bitfield>
	</register>
	<register acronym="MSS_CTRL_BUS_SAFETY_CTRL" description="" id="MSS_CTRL_BUS_SAFETY_CTRL"
		offset="0x18200" width="8">
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_CTRL" offset="0x18220" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_FI" offset="0x18224" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR" offset="0x18228" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1822C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x18230" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x18234" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_CTRL" offset="0x18240" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_FI" offset="0x18244" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR" offset="0x18248" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1824C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x18250" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x18254" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_CTRL" offset="0x18260" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_FI" offset="0x18264" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR" offset="0x18268" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1826C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x18270" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x18274" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_CTRL" offset="0x18280" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_FI" offset="0x18284" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR" offset="0x18288" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1828C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x18290" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x18294" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_CTRL" offset="0x182A0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_FI" offset="0x182A4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR" offset="0x182A8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x182AC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x182B0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x182B4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x182B8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_CTRL" offset="0x182C0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_FI" offset="0x182C4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR" offset="0x182C8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x182CC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x182D0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x182D4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x182D8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_CTRL" offset="0x182E0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_FI" offset="0x182E4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR" offset="0x182E8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x182EC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x182F0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x182F4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x182F8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_CTRL" offset="0x18300" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_FI" offset="0x18304" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR" offset="0x18308" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1830C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x18310" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18314" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x18318" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_CTRL" offset="0x18320" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_FI" offset="0x18324" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR" offset="0x18328" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1832C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_CMD" offset="0x18330" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18334" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_READ" offset="0x18338" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1833C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_CTRL" offset="0x18340" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_FI" offset="0x18344" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR" offset="0x18348" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1834C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_CMD" offset="0x18350" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18354" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_READ" offset="0x18358" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1835C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_CTRL" offset="0x18360" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_FI" offset="0x18364" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR" offset="0x18368" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1836C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_CMD" offset="0x18370" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18374" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_READ" offset="0x18378" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1837C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_CTRL" offset="0x18380" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_FI" offset="0x18384" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR" offset="0x18388" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1838C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_CMD" offset="0x18390" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18394" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_READ" offset="0x18398" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1839C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_RD_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_TPTC00_RD_BUS_SAFETY_CTRL" offset="0x183A0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_RD_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_TPTC00_RD_BUS_SAFETY_FI" offset="0x183A4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR" offset="0x183A8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x183AC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x183B0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x183B4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_RD_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_TPTC01_RD_BUS_SAFETY_CTRL" offset="0x183C0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_RD_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_TPTC01_RD_BUS_SAFETY_FI" offset="0x183C4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR" offset="0x183C8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x183CC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x183D0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x183D4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_CTRL" offset="0x183E0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_FI" offset="0x183E4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR" offset="0x183E8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x183EC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x183F0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x183F4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x183F8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_CTRL" offset="0x18400" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_FI" offset="0x18404" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR" offset="0x18408" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1840C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x18410" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18414" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x18418" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_CTRL" offset="0x18420" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_FI" offset="0x18424" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR" offset="0x18428" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1842C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x18430" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x18434" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_CTRL" offset="0x18440" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_FI" offset="0x18444" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR" offset="0x18448" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1844C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x18450" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x18454" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_CTRL" offset="0x18460" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_FI" offset="0x18464" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR" offset="0x18468" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1846C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x18470" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18474" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x18478" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_CTRL" offset="0x18480" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_FI" offset="0x18484" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR" offset="0x18488" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1848C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x18490" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18494" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x18498" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_QSPI0_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_QSPI0_BUS_SAFETY_CTRL" offset="0x184A0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_QSPI0_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_QSPI0_BUS_SAFETY_FI" offset="0x184A4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_QSPI0_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_QSPI0_BUS_SAFETY_ERR" offset="0x184A8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x184AC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_CMD" offset="0x184B0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x184B4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_READ" offset="0x184B8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x184BC" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_CTRL" offset="0x184C0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_FI" offset="0x184C4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR" offset="0x184C8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_DATA0" offset="0x184CC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_CMD" offset="0x184D0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_WRITE" offset="0x184D4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_READ" offset="0x184D8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x184DC" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_CTRL" offset="0x184E0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_FI" offset="0x184E4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR" offset="0x184E8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_DATA0" offset="0x184EC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_CMD" offset="0x184F0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_WRITE" offset="0x184F4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_READ" offset="0x184F8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x184FC" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_CTRL" offset="0x18500" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_FI" offset="0x18504" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR" offset="0x18508" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1850C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_CMD" offset="0x18510" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18514" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_READ" offset="0x18518" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1851C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_CTRL" offset="0x18520" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_FI" offset="0x18524" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR" offset="0x18528" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1852C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_CMD" offset="0x18530" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18534" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_READ" offset="0x18538" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1853C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCRC0_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_MCRC0_BUS_SAFETY_CTRL" offset="0x18540" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCRC0_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_MCRC0_BUS_SAFETY_FI" offset="0x18544" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCRC0_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_MCRC0_BUS_SAFETY_ERR" offset="0x18548" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1854C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_CMD" offset="0x18550" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18554" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_READ" offset="0x18558" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1855C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_CTRL" offset="0x18560" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_FI" offset="0x18564" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR" offset="0x18568" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1856C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_CMD" offset="0x18570" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18574" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_READ" offset="0x18578" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1857C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_CTRL" offset="0x18580" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_FI" offset="0x18584" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR" offset="0x18588" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1858C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_CMD" offset="0x18590" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18594" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_READ" offset="0x18598" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1859C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_M_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_HSM_M_BUS_SAFETY_CTRL" offset="0x185A0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_M_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_HSM_M_BUS_SAFETY_FI" offset="0x185A4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_M_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_HSM_M_BUS_SAFETY_ERR" offset="0x185A8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_DATA0" offset="0x185AC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_CMD" offset="0x185B0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_WRITE" offset="0x185B4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_READ" offset="0x185B8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x185BC" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_S_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_HSM_S_BUS_SAFETY_CTRL" offset="0x185C0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_S_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_HSM_S_BUS_SAFETY_FI" offset="0x185C4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_S_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_HSM_S_BUS_SAFETY_ERR" offset="0x185C8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0x185CC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_CMD" offset="0x185D0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0x185D4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_READ" offset="0x185D8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x185DC" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_ICSSM_S_BUS_SAFETY_CTRL" offset="0x185E0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_ICSSM_S_BUS_SAFETY_FI" offset="0x185E4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR" offset="0x185E8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0x185EC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_CMD" offset="0x185F0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0x185F4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_READ" offset="0x185F8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x185FC" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_DAP_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_DAP_BUS_SAFETY_CTRL" offset="0x18600" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_DAP_BUS_SAFETY_FI" description="" id="MSS_CTRL_DAP_BUS_SAFETY_FI"
		offset="0x18604" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_DAP_BUS_SAFETY_ERR" description="" id="MSS_CTRL_DAP_BUS_SAFETY_ERR"
		offset="0x18608" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1860C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_CMD" offset="0x18610" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18614" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_READ" offset="0x18618" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1861C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_CTRL" offset="0x18620" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_FI" offset="0x18624" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR" offset="0x18628" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1862C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_CMD" offset="0x18630" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18634" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_READ" offset="0x18638" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1863C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_CTRL" offset="0x18640" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_FI" offset="0x18644" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR" offset="0x18648" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1864C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_CMD" offset="0x18650" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18654" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_READ" offset="0x18658" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1865C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_CTRL" offset="0x18660" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_FI" offset="0x18664" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR" offset="0x18668" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1866C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_CMD" offset="0x18670" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18674" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_READ" offset="0x18678" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1867C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_CTRL" offset="0x18680" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_FI" offset="0x18684" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR" offset="0x18688" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1868C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_CMD" offset="0x18690" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18694" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_READ" offset="0x18698" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1869C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_CTRL" offset="0x186A0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_FI" offset="0x186A4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR" offset="0x186A8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_DATA0" offset="0x186AC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_CMD" offset="0x186B0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_WRITE" offset="0x186B4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_READ" offset="0x186B8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x186BC" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_STM_STIM_BUS_SAFETY_CTRL" offset="0x186C0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_STM_STIM_BUS_SAFETY_FI" offset="0x186C4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR" offset="0x186C8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_DATA0" offset="0x186CC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_CMD" offset="0x186D0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_WRITE" offset="0x186D4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_READ" offset="0x186D8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x186DC" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MMC0_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_MMC0_BUS_SAFETY_CTRL" offset="0x186E0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MMC0_BUS_SAFETY_FI" description="" id="MSS_CTRL_MMC0_BUS_SAFETY_FI"
		offset="0x186E4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MMC0_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_MMC0_BUS_SAFETY_ERR" offset="0x186E8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x186EC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_CMD" offset="0x186F0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x186F4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_READ" offset="0x186F8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x186FC" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_GPMC0_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_GPMC0_BUS_SAFETY_CTRL" offset="0x18700" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_GPMC0_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_GPMC0_BUS_SAFETY_FI" offset="0x18704" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_GPMC0_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_GPMC0_BUS_SAFETY_ERR" offset="0x18708" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1870C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_CMD" offset="0x18710" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18714" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_READ" offset="0x18718" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1871C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_CTRL" offset="0x18720" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_FI" offset="0x18724" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR" offset="0x18728" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1872C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_CMD" offset="0x18730" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18734" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_READ" offset="0x18738" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1873C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_CTRL" offset="0x18740" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_FI" offset="0x18744" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR" offset="0x18748" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1874C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_CMD" offset="0x18750" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18754" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_READ" offset="0x18758" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1875C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_CTRL" offset="0x18760" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_FI" offset="0x18764" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR" offset="0x18768" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1876C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_CMD" offset="0x18770" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18774" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_READ" offset="0x18778" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1877C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_CTRL" offset="0x18780" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_FI" offset="0x18784" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR" offset="0x18788" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1878C" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_CMD" offset="0x18790" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18794" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_READ" offset="0x18798" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1879C" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_CTRL" offset="0x187A0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_FI" offset="0x187A4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR" offset="0x187A8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_DATA0" offset="0x187AC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_CMD" offset="0x187B0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITE" offset="0x187B4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_READ" offset="0x187B8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x187BC" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_CTRL" description=""
		id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_CTRL" offset="0x187C0" width="24">
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="TYPE" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="8" description="Refer to AM602 Substem Microarch document for more details"
			end="8" id="ERR_CLEAR" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="ENABLE" range="2 - 0" resetval="0x7" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_FI" description=""
		id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_FI" offset="0x187C4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="SAFE" range="31 - 24" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="MAIN" range="23 - 16" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="DATA" range="15 - 8" resetval="0x0" rwaccess="RW" width="8"></bitfield>
		<bitfield begin="5" description="Refer to AM602 Substem Microarch document for more details"
			end="5" id="DED" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4" description="Refer to AM602 Substem Microarch document for more details"
			end="4" id="SEC" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3" description="Refer to AM602 Substem Microarch document for more details"
			end="3" id="GLOBAL_SAFE_REQ" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2" description="Refer to AM602 Substem Microarch document for more details"
			end="2" id="GLOBAL_MAIN_REQ" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1" description="Refer to AM602 Substem Microarch document for more details"
			end="1" id="GLOBAL_SAFE" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="GLOBAL_MAIN" range="0" resetval="0x0" rwaccess="RW" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR" description=""
		id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR" offset="0x187C8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="24"
			id="DED" range="31 - 24" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="23"
			description="Refer to AM602 Substem Microarch document for more details" end="16"
			id="SEC" range="23 - 16" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8"
			id="COMP_CHECK" range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="COMP_ERR" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_DATA0" description=""
		id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_DATA0" offset="0x187CC" width="16">
		<bitfield begin="15"
			description="Refer to AM602 Substem Microarch document for more details" end="8" id="D1"
			range="15 - 8" resetval="0x0" rwaccess="RO" width="8"></bitfield>
		<bitfield begin="7" description="Refer to AM602 Substem Microarch document for more details"
			end="0" id="D0" range="7 - 0" resetval="0x0" rwaccess="RO" width="8"></bitfield>
	</register>
	<register acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_CMD" description=""
		id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_CMD" offset="0x187D0" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_WRITE" description=""
		id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_WRITE" offset="0x187D4" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_READ" description=""
		id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_READ" offset="0x187D8" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_WRITERESP" description=""
		id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x187DC" width="32">
		<bitfield begin="31"
			description="Refer to AM602 Substem Microarch document for more details" end="0"
			id="STAT" range="31 - 0" resetval="0x0" rwaccess="RO" width="32"></bitfield>
	</register>
	<register acronym="MSS_CTRL_NERROR_MASK" description="" id="MSS_CTRL_NERROR_MASK"
		offset="0x18820" width="8">
		<bitfield begin="2"
			description="writing 3'b111 will mask the Nerror propagation to padWriting 3'b000 will unmask the Nerror propagation to pad"
			end="0" id="MASK" range="2 - 0" resetval="0x0" rwaccess="RW" width="3"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_BUS_SAFETY_SEC_ERR_STAT0" description=""
		id="MSS_CTRL_MSS_BUS_SAFETY_SEC_ERR_STAT0" offset="0x18824" width="32">
		<bitfield begin="30"
			description="Bus safety single-bit-error of Node mentioned in the field" end="30"
			id="ICSSM_SLAVE" range="30" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="29"
			description="Bus safety single-bit-error of Node mentioned in the field" end="29"
			id="ICSSM_PDSP1" range="29" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="28"
			description="Bus safety single-bit-error of Node mentioned in the field" end="28"
			id="ICSSM_PDSP0" range="28" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="27"
			description="Bus safety single-bit-error of Node mentioned in the field" end="27"
			id="MSS_MBOX" range="27" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="26"
			description="Bus safety single-bit-error of Node mentioned in the field" end="26"
			id="L2RAM3" range="26" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="25"
			description="Bus safety single-bit-error of Node mentioned in the field" end="25"
			id="L2RAM2" range="25" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="24"
			description="Bus safety single-bit-error of Node mentioned in the field" end="24"
			id="L2RAM1" range="24" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="23"
			description="Bus safety single-bit-error of Node mentioned in the field" end="23"
			id="L2RAM0" range="23" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="22"
			description="Bus safety single-bit-error of Node mentioned in the field" end="22"
			id="SCRM2SCRP_1" range="22" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="21"
			description="Bus safety single-bit-error of Node mentioned in the field" end="21"
			id="SCRM2SCRP_0" range="21" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="20"
			description="Bus safety single-bit-error of Node mentioned in the field" end="20"
			id="DTHE" range="20" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="19"
			description="Bus safety single-bit-error of Node mentioned in the field" end="19"
			id="HSM_S" range="19" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="18"
			description="Bus safety single-bit-error of Node mentioned in the field" end="18"
			id="MCRC" range="18" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="17"
			description="Bus safety single-bit-error of Node mentioned in the field" end="17"
			id="QSPI" range="17" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="16"
			description="Bus safety single-bit-error of Node mentioned in the field" end="16"
			id="HSM_TPTC_A1_WR" range="16" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="15"
			description="Bus safety single-bit-error of Node mentioned in the field" end="15"
			id="HSM_TPTC_A1_RD" range="15" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="14"
			description="Bus safety single-bit-error of Node mentioned in the field" end="14"
			id="HSM_TPTC_A0_WR" range="14" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="13"
			description="Bus safety single-bit-error of Node mentioned in the field" end="13"
			id="HSM_TPTC_A0_RD" range="13" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="12"
			description="Bus safety single-bit-error of Node mentioned in the field" end="12"
			id="MSS_TPTC_A1_WR" range="12" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="11"
			description="Bus safety single-bit-error of Node mentioned in the field" end="11"
			id="MSS_TPTC_A0_WR" range="11" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="10"
			description="Bus safety single-bit-error of Node mentioned in the field" end="10"
			id="MSS_TPTC_A1_RD" range="10" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="9" description="Bus safety single-bit-error of Node mentioned in the field"
			end="9" id="MSS_TPTC_A0_RD" range="9" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="8" description="Bus safety single-bit-error of Node mentioned in the field"
			end="8" id="CPSW" range="8" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="7" description="Bus safety single-bit-error of Node mentioned in the field"
			end="7" id="HSM" range="7" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="6" description="Bus safety single-bit-error of Node mentioned in the field"
			end="6" id="DAP" range="6" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="5" description="Bus safety single-bit-error of Node mentioned in the field"
			end="5" id="CR5B_SLV" range="5" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="4" description="Bus safety single-bit-error of Node mentioned in the field"
			end="4" id="CR5A_SLV" range="4" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="3" description="Bus safety single-bit-error of Node mentioned in the field"
			end="3" id="CR5B_WR" range="3" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="2" description="Bus safety single-bit-error of Node mentioned in the field"
			end="2" id="CR5A_WR" range="2" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="1" description="Bus safety single-bit-error of Node mentioned in the field"
			end="1" id="CR5B_RD" range="1" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0" description="Bus safety single-bit-error of Node mentioned in the field"
			end="0" id="CR5A_RD" range="0" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_BUS_SAFETY_SEC_ERR_STAT1" description=""
		id="MSS_CTRL_MSS_BUS_SAFETY_SEC_ERR_STAT1" offset="0x18828" width="32">
		<bitfield begin="26"
			description="Bus safety single-bit-error of Node mentioned in the field" end="26"
			id="CR5A1_WR" range="26" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="25"
			description="Bus safety single-bit-error of Node mentioned in the field" end="25"
			id="CR5B1_RD" range="25" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="24"
			description="Bus safety single-bit-error of Node mentioned in the field" end="24"
			id="CR5A1_RD" range="24" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="5" description="Bus safety single-bit-error of Node mentioned in the field"
			end="5" id="GPMC" range="5" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="4" description="Bus safety single-bit-error of Node mentioned in the field"
			end="4" id="MMC" range="4" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="3" description="Bus safety single-bit-error of Node mentioned in the field"
			end="3" id="STM_STIM" range="3" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="2" description="Bus safety single-bit-error of Node mentioned in the field"
			end="2" id="CR5B1_SLV" range="2" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="1" description="Bus safety single-bit-error of Node mentioned in the field"
			end="1" id="CR5A1_SLV" range="1" resetval="0x0" rwaccess="RO" width="1"></bitfield>
		<bitfield begin="0" description="Bus safety single-bit-error of Node mentioned in the field"
			end="0" id="CR5B1_WR" range="0" resetval="0x0" rwaccess="RO" width="1"></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_MASK0" description=""
		id="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_MASK0" offset="0x18834" width="32">
		<bitfield begin="31"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="31" id="DTHE_VBUSM_ERRH" range="31" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="30"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="30" id="MCRC_VBUSM_ERRH" range="30" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="29"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="29" id="QSPI_VBUSM_ERRH" range="29" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="28"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="28" id="ICSSM_PDSP1_VBUSM_ERRH" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="27"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="27" id="ICSSM_PDSP0_VBUSM_ERRH" range="27" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="26"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="26" id="HSM_TPTC1_WR_VBUSM_ERRH" range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="25" id="HSM_TPTC1_RD_VBUSM_ERRH" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="24" id="HSM_TPTC0_WR_VBUSM_ERRH" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="23" id="HSM_TPTC0_RD_VBUSM_ERRH" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="22" id="TPTC1_WR_VBUSM_ERRH" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="21" id="TPTC0_WR_VBUSM_ERRH" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="20" id="TPTC1_RD_VBUSM_ERRH" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="19" id="TPTC0_RD_VBUSM_ERRH" range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="18" id="L2RAM3_VBUSM_ERRH" range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="17" id="L2RAM2_VBUSM_ERRH" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="16" id="L2RAM1_VBUSM_ERRH" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="15" id="L2RAM0_VBUSM_ERRH" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="14" id="CPSW_VBUSM_ERRH" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="13" id="HSM_VBUSM_ERRH" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="12" id="DAP_VBUSM_ERRH" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="11" id="CR5B1_SLV_VBUSM_ERRH" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="10" id="CR5A1_SLV_VBUSM_ERRH" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="9" id="CR5B1_WR_VBUSM_ERRH" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="8" id="CR5A1_WR_VBUSM_ERRH" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="7" id="CR5B1_RD_VBUSM_ERRH" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="6" id="CR5A1_RD_VBUSM_ERRH" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="CR5B0_SLV_VBUSM_ERRH" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="CR5A0_SLV_VBUSM_ERRH" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="CR5B0_WR_VBUSM_ERRH" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="CR5A0_WR_VBUSM_ERRH" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="CR5B0_RD_VBUSM_ERRH" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="CR5A0_RD_VBUSM_ERRH" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS0" description=""
		id="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS0" offset="0x18838" width="32">
		<bitfield begin="31"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="31" id="DTHE_VBUSM_ERRH" range="31" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="30"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="30" id="MCRC_VBUSM_ERRH" range="30" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="29"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="29" id="QSPI_VBUSM_ERRH" range="29" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="28"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="28" id="ICSSM_PDSP1_VBUSM_ERRH" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="27"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="27" id="ICSSM_PDSP0_VBUSM_ERRH" range="27" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="26"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="26" id="HSM_TPTC1_WR_VBUSM_ERRH" range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="25" id="HSM_TPTC1_RD_VBUSM_ERRH" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="24" id="HSM_TPTC0_WR_VBUSM_ERRH" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="23" id="HSM_TPTC0_RD_VBUSM_ERRH" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="22" id="TPTC1_WR_VBUSM_ERRH" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="21" id="TPTC0_WR_VBUSM_ERRH" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="20" id="TPTC1_RD_VBUSM_ERRH" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="19" id="TPTC0_RD_VBUSM_ERRH" range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="18" id="L2RAM3_VBUSM_ERRH" range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="17" id="L2RAM2_VBUSM_ERRH" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="16" id="L2RAM1_VBUSM_ERRH" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="15" id="L2RAM0_VBUSM_ERRH" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="14" id="CPSW_VBUSM_ERRH" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="13" id="HSM_VBUSM_ERRH" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="12" id="DAP_VBUSM_ERRH" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="11" id="CR5B1_SLV_VBUSM_ERRH" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="10" id="CR5A1_SLV_VBUSM_ERRH" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="9" id="CR5B1_WR_VBUSM_ERRH" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="8" id="CR5A1_WR_VBUSM_ERRH" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="7" id="CR5B1_RD_VBUSM_ERRH" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="6" id="CR5A1_RD_VBUSM_ERRH" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="CR5B0_SLV_VBUSM_ERRH" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="CR5A0_SLV_VBUSM_ERRH" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="CR5B0_WR_VBUSM_ERRH" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="CR5A0_WR_VBUSM_ERRH" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="CR5B0_RD_VBUSM_ERRH" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="CR5A0_RD_VBUSM_ERRH" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS_RAW0" description=""
		id="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS_RAW0" offset="0x1883C" width="32">
		<bitfield begin="31"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="31" id="DTHE_VBUSM_ERRH" range="31" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="30"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="30" id="MCRC_VBUSM_ERRH" range="30" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="29"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="29" id="QSPI_VBUSM_ERRH" range="29" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="28"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="28" id="ICSSM_PDSP1_VBUSM_ERRH" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="27"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="27" id="ICSSM_PDSP0_VBUSM_ERRH" range="27" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="26"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="26" id="HSM_TPTC1_WR_VBUSM_ERRH" range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="25" id="HSM_TPTC1_RD_VBUSM_ERRH" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="24" id="HSM_TPTC0_WR_VBUSM_ERRH" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="23" id="HSM_TPTC0_RD_VBUSM_ERRH" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="22" id="TPTC1_WR_VBUSM_ERRH" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="21" id="TPTC0_WR_VBUSM_ERRH" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="20" id="TPTC1_RD_VBUSM_ERRH" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="19" id="TPTC0_RD_VBUSM_ERRH" range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="18" id="L2RAM3_VBUSM_ERRH" range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="17" id="L2RAM2_VBUSM_ERRH" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="16" id="L2RAM1_VBUSM_ERRH" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="15" id="L2RAM0_VBUSM_ERRH" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="14" id="CPSW_VBUSM_ERRH" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="13" id="HSM_VBUSM_ERRH" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="12" id="DAP_VBUSM_ERRH" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="11" id="CR5B1_SLV_VBUSM_ERRH" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="10" id="CR5A1_SLV_VBUSM_ERRH" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="9" id="CR5B1_WR_VBUSM_ERRH" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="8" id="CR5A1_WR_VBUSM_ERRH" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="7" id="CR5B1_RD_VBUSM_ERRH" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="6" id="CR5A1_RD_VBUSM_ERRH" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="5" id="CR5B0_SLV_VBUSM_ERRH" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="4" id="CR5A0_SLV_VBUSM_ERRH" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="3" id="CR5B0_WR_VBUSM_ERRH" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="2" id="CR5A0_WR_VBUSM_ERRH" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="1" id="CR5B0_RD_VBUSM_ERRH" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK"
			end="0" id="CR5A0_RD_VBUSM_ERRH" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_MASK1" description=""
		id="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_MASK1" offset="0x18844" width="8">
		<bitfield begin="7"
			description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="7" id="GPMC_VBUSM_ERRH" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="6" id="MMC_VBUSM_ERRH" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="STM_STIM_VBUSM_ERRH" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="MSS_MBOX_VBUSM_ERRH" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="ICSSMSLAVE_VBUSM_ERRH" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="HSM_S_VBUSM_ERRH" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="SCRM2SCRP_1_VBUSM_ERRH" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="SCRM2SCRP_0_VBUSM_ERRH" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS1" description=""
		id="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS1" offset="0x18848" width="8">
		<bitfield begin="7"
			description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="7" id="GPMC_VBUSM_ERRH" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="6" id="MMC_VBUSM_ERRH" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="STM_STIM_VBUSM_ERRH" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="MSS_MBOX_VBUSM_ERRH" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="ICSSMSLAVE_VBUSM_ERRH" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="HSM_S_VBUSM_ERRH" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="SCRM2SCRP_1_VBUSM_ERRH" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="SCRM2SCRP_0_VBUSM_ERRH" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS_RAW1" description=""
		id="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS_RAW1" offset="0x1884C" width="8">
		<bitfield begin="7"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK"
			end="7" id="GPMC_VBUSM_ERRH" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK"
			end="6" id="MMC_VBUSM_ERRH" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK"
			end="5" id="STM_STIM_VBUSM_ERRH" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK"
			end="4" id="MSS_MBOX_VBUSM_ERRH" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK"
			end="3" id="ICSSMSLAVE_VBUSM_ERRH" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK"
			end="2" id="HSM_S_VBUSM_ERRH" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK"
			end="1" id="SCRM2SCRP_1_VBUSM_ERRH" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK"
			end="0" id="SCRM2SCRP_0_VBUSM_ERRH" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_MASK0" description=""
		id="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_MASK0" offset="0x18854" width="32">
		<bitfield begin="31"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="31" id="DTHE_VBUSM_ERRL" range="31" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="30"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="30" id="MCRC_VBUSM_ERRL" range="30" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="29"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="29" id="QSPI_VBUSM_ERRL" range="29" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="28"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="28" id="ICSSM_PDSP1_VBUSM_ERRL" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="27"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="27" id="ICSSM_PDSP0_VBUSM_ERRL" range="27" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="26"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="26" id="HSM_TPTC1_WR_VBUSM_ERRL" range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="25" id="HSM_TPTC1_RD_VBUSM_ERRL" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="24" id="HSM_TPTC0_WR_VBUSM_ERRL" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="23" id="HSM_TPTC0_RD_VBUSM_ERRL" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="22" id="TPTC1_WR_VBUSM_ERRL" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="21" id="TPTC0_WR_VBUSM_ERRL" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="20" id="TPTC1_RD_VBUSM_ERRL" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="19" id="TPTC0_RD_VBUSM_ERRL" range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="18" id="L2RAM3_VBUSM_ERRL" range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="17" id="L2RAM2_VBUSM_ERRL" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="16" id="L2RAM1_VBUSM_ERRL" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="15" id="L2RAM0_VBUSM_ERRL" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="14" id="CPSW_VBUSM_ERRL" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="13" id="HSM_VBUSM_ERRL" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="12" id="DAP_VBUSM_ERRL" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="11" id="CR5B1_SLV_VBUSM_ERRL" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="10" id="CR5A1_SLV_VBUSM_ERRL" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="9" id="CR5B1_WR_VBUSM_ERRL" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="8" id="CR5A1_WR_VBUSM_ERRL" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="7" id="CR5B1_RD_VBUSM_ERRL" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="6" id="CR5A1_RD_VBUSM_ERRL" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="CR5B0_SLV_VBUSM_ERRL" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="CR5A0_SLV_VBUSM_ERRL" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="CR5B0_WR_VBUSM_ERRL" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="CR5A0_WR_VBUSM_ERRL" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="CR5B0_RD_VBUSM_ERRL" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="CR5A0_RD_VBUSM_ERRL" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS0" description=""
		id="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS0" offset="0x18858" width="32">
		<bitfield begin="31"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="31" id="DTHE_VBUSM_ERRL" range="31" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="30"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="30" id="MCRC_VBUSM_ERRL" range="30" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="29"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="29" id="QSPI_VBUSM_ERRL" range="29" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="28"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="28" id="ICSSM_PDSP1_VBUSM_ERRL" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="27"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="27" id="ICSSM_PDSP0_VBUSM_ERRL" range="27" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="26"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="26" id="HSM_TPTC1_WR_VBUSM_ERRL" range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="25" id="HSM_TPTC1_RD_VBUSM_ERRL" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="24" id="HSM_TPTC0_WR_VBUSM_ERRL" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="23" id="HSM_TPTC0_RD_VBUSM_ERRL" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="22" id="TPTC1_WR_VBUSM_ERRL" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="21" id="TPTC0_WR_VBUSM_ERRL" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="20" id="TPTC1_RD_VBUSM_ERRL" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="19" id="TPTC0_RD_VBUSM_ERRL" range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="18" id="L2RAM3_VBUSM_ERRL" range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="17" id="L2RAM2_VBUSM_ERRL" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="16" id="L2RAM1_VBUSM_ERRL" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="15" id="L2RAM0_VBUSM_ERRL" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="14" id="CPSW_VBUSM_ERRL" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="13" id="HSM_VBUSM_ERRL" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="12" id="DAP_VBUSM_ERRL" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="11" id="CR5B1_SLV_VBUSM_ERRL" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="10" id="CR5A1_SLV_VBUSM_ERRL" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="9" id="CR5B1_WR_VBUSM_ERRL" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="8" id="CR5A1_WR_VBUSM_ERRL" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="7" id="CR5B1_RD_VBUSM_ERRL" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="6" id="CR5A1_RD_VBUSM_ERRL" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="CR5B0_SLV_VBUSM_ERRL" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="CR5A0_SLV_VBUSM_ERRL" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="CR5B0_WR_VBUSM_ERRL" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="CR5A0_WR_VBUSM_ERRL" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="CR5B0_RD_VBUSM_ERRL" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="CR5A0_RD_VBUSM_ERRL" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS_RAW0" description=""
		id="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS_RAW0" offset="0x1885C" width="32">
		<bitfield begin="31"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="31" id="DTHE_VBUSM_ERRL" range="31" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="30"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="30" id="MCRC_VBUSM_ERRL" range="30" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="29"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="29" id="QSPI_VBUSM_ERRL" range="29" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="28"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="28" id="ICSSM_PDSP1_VBUSM_ERRL" range="28" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="27"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="27" id="ICSSM_PDSP0_VBUSM_ERRL" range="27" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="26"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="26" id="HSM_TPTC1_WR_VBUSM_ERRL" range="26" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="25"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="25" id="HSM_TPTC1_RD_VBUSM_ERRL" range="25" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="24"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="24" id="HSM_TPTC0_WR_VBUSM_ERRL" range="24" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="23"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="23" id="HSM_TPTC0_RD_VBUSM_ERRL" range="23" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="22"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="22" id="TPTC1_WR_VBUSM_ERRL" range="22" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="21"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="21" id="TPTC0_WR_VBUSM_ERRL" range="21" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="20"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="20" id="TPTC1_RD_VBUSM_ERRL" range="20" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="19"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="19" id="TPTC0_RD_VBUSM_ERRL" range="19" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="18"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="18" id="L2RAM3_VBUSM_ERRL" range="18" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="17"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="17" id="L2RAM2_VBUSM_ERRL" range="17" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="16"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="16" id="L2RAM1_VBUSM_ERRL" range="16" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="15"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="15" id="L2RAM0_VBUSM_ERRL" range="15" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="14"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="14" id="CPSW_VBUSM_ERRL" range="14" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="13"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="13" id="HSM_VBUSM_ERRL" range="13" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="12"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="12" id="DAP_VBUSM_ERRL" range="12" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="11"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="11" id="CR5B1_SLV_VBUSM_ERRL" range="11" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="10"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="10" id="CR5A1_SLV_VBUSM_ERRL" range="10" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="9"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="9" id="CR5B1_WR_VBUSM_ERRL" range="9" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="8"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="8" id="CR5A1_WR_VBUSM_ERRL" range="8" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="7"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="7" id="CR5B1_RD_VBUSM_ERRL" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="6" id="CR5A1_RD_VBUSM_ERRL" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="5" id="CR5B0_SLV_VBUSM_ERRL" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="4" id="CR5A0_SLV_VBUSM_ERRL" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="3" id="CR5B0_WR_VBUSM_ERRL" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="2" id="CR5A0_WR_VBUSM_ERRL" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="1" id="CR5B0_RD_VBUSM_ERRL" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK"
			end="0" id="CR5A0_RD_VBUSM_ERRL" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_MASK1" description=""
		id="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_MASK1" offset="0x18864" width="8">
		<bitfield begin="7"
			description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="7" id="GPMC_VBUSM_ERRL" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="6" id="MMC_VBUSM_ERRL" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="STM_STIM_VBUSM_ERRL" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="MSS_MBOX_VBUSM_ERRL" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="ICSSMSLAVE_VBUSM_ERRL" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="HSM_S_VBUSM_ERRL" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="SCRM2SCRP_1_VBUSM_ERRL" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="SCRM2SCRP_0_VBUSM_ERRL" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS1" description=""
		id="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS1" offset="0x18868" width="8">
		<bitfield begin="7"
			description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="7" id="GPMC_VBUSM_ERRL" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="6" id="MMC_VBUSM_ERRL" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="STM_STIM_VBUSM_ERRL" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="MSS_MBOX_VBUSM_ERRL" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="ICSSMSLAVE_VBUSM_ERRL" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="HSM_S_VBUSM_ERRL" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="SCRM2SCRP_1_VBUSM_ERRL" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="SCRM2SCRP_0_VBUSM_ERRL" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS_RAW1" description=""
		id="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS_RAW1" offset="0x1886C" width="8">
		<bitfield begin="7"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK"
			end="7" id="GPMC_VBUSM_ERRL" range="7" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="6"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK"
			end="6" id="MMC_VBUSM_ERRL" range="6" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="5"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK"
			end="5" id="STM_STIM_VBUSM_ERRL" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK"
			end="4" id="MSS_MBOX_VBUSM_ERRL" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK"
			end="3" id="ICSSMSLAVE_VBUSM_ERRL" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK"
			end="2" id="HSM_S_VBUSM_ERRL" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK"
			end="1" id="SCRM2SCRP_1_VBUSM_ERRL" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK"
			end="0" id="SCRM2SCRP_0_VBUSM_ERRL" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_MASK" description=""
		id="MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_MASK" offset="0x18874" width="8">
		<bitfield begin="5"
			description="Mask Error from MSS_VBUSP_SAFETY_H_ERRAGG to aggregated Error MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="5" id="PERI_VBUSP_VBUSP_ERRH" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Mask Error from MSS_VBUSP_SAFETY_H_ERRAGG to aggregated Error MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="4" id="MAIN_VBUSP_VBUSP_ERRH" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Mask Error from MSS_VBUSP_SAFETY_H_ERRAGG to aggregated Error MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="3" id="CR5B1_AHB_VBUSP_ERRH" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Mask Error from MSS_VBUSP_SAFETY_H_ERRAGG to aggregated Error MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="2" id="CR5A1_AHB_VBUSP_ERRH" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Mask Error from MSS_VBUSP_SAFETY_H_ERRAGG to aggregated Error MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="1" id="CR5B0_AHB_VBUSP_ERRH" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Mask Error from MSS_VBUSP_SAFETY_H_ERRAGG to aggregated Error MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked"
			end="0" id="CR5A0_AHB_VBUSP_ERRH" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_STATUS" description=""
		id="MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_STATUS" offset="0x18878" width="8">
		<bitfield begin="5"
			description="Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="5" id="PERI_VBUSP_VBUSP_ERRH" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="4" id="MAIN_VBUSP_VBUSP_ERRH" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="3" id="CR5B1_AHB_VBUSP_ERRH" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="2" id="CR5A1_AHB_VBUSP_ERRH" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="1" id="CR5B0_AHB_VBUSP_ERRH" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error."
			end="0" id="CR5A0_AHB_VBUSP_ERRH" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
	<register acronym="MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_STATUS_RAW" description=""
		id="MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_STATUS_RAW" offset="0x1887C" width="8">
		<bitfield begin="5"
			description="Raw Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASK"
			end="5" id="PERI_VBUSP_VBUSP_ERRH" range="5" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="4"
			description="Raw Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASK"
			end="4" id="MAIN_VBUSP_VBUSP_ERRH" range="4" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="3"
			description="Raw Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASK"
			end="3" id="CR5B1_AHB_VBUSP_ERRH" range="3" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="2"
			description="Raw Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASK"
			end="2" id="CR5A1_AHB_VBUSP_ERRH" range="2" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="1"
			description="Raw Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASK"
			end="1" id="CR5B0_AHB_VBUSP_ERRH" range="1" resetval="0x0" rwaccess="RW" width="1"></bitfield>
		<bitfield begin="0"
			description="Raw Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASK"
			end="0" id="CR5A0_AHB_VBUSP_ERRH" range="0" resetval="0x0" rwaccess="RW" width="1"
		></bitfield>
	</register>
</module>
