// Seed: 621274617
module module_0 ();
  logic [-1 : -1] id_1;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd41,
    parameter id_8 = 32'd48
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire _id_8;
  output wire id_7;
  output wire id_6;
  output supply0 id_5;
  input wire _id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
  assign id_7 = id_4;
  parameter id_13 = 1;
  module_0 modCall_1 ();
  logic [~  id_4 : id_8  ===  -1 'b0] id_14;
  ;
endmodule
