// Seed: 1647378290
module module_0;
  wire id_1;
  wire id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    output tri id_5
);
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    output logic id_2,
    input wand id_3
);
  always_latch id_2 <= 1;
  module_0();
endmodule
module module_3;
  always_latch begin
    id_1 <= #1  ~1;
  end
  module_0();
endmodule
