sv work ../../../../../rtl/verilog/core/cache/riscv_dcache_core.sv
sv work ../../../../../rtl/verilog/core/cache/riscv_icache_core.sv
sv work ../../../../../rtl/verilog/core/fetch/riscv_if.sv
sv work ../../../../../rtl/verilog/core/memory/riscv_dmem_ctrl.sv
sv work ../../../../../rtl/verilog/core/memory/riscv_imem_ctrl.sv
sv work ../../../../../rtl/verilog/core/memory/riscv_mux.sv
sv work ../../../../../rtl/verilog/core/riscv_core.sv
sv work ../../../../../rtl/verilog/core/riscv_rf.sv

sv work ../../../../../rtl/verilog/pu/riscv_pu_wb.sv
