121. Printing statistics.

=== cache_controller ===

   Number of wires:               5383
   Number of wire bits:           8984
   Number of public wires:         174
   Number of public wire bits:    3601
   Number of ports:                 14
   Number of port bits:            328
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8817
     $_ANDNOT_                    1083
     $_AND_                        116
     $_DFFE_PP_                   2928
     $_DFF_PP0_                      5
     $_DFF_PP1_                      1
     $_DFF_P_                      183
     $_MUX_                       2993
     $_NAND_                       500
     $_NOR_                         18
     $_NOT_                         19
     $_ORNOT_                      162
     $_OR_                         759
     $_XOR_                         50

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_DFF_PP0_ is unknown!
   Area for cell type $_DFF_PP1_ is unknown!

