
Web_MMS_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019248  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001710  080193d0  080193d0  000293d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801aae0  0801aae0  00030458  2**0
                  CONTENTS
  4 .ARM          00000008  0801aae0  0801aae0  0002aae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801aae8  0801aae8  00030458  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801aae8  0801aae8  0002aae8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801aaec  0801aaec  0002aaec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000458  20000000  0801aaf0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007ea8  20000458  0801af48  00030458  2**2
                  ALLOC
 10 ._user_heap_stack 00000800  20008300  0801af48  00038300  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030458  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004048d  00000000  00000000  00030481  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000840e  00000000  00000000  0007090e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000027a0  00000000  00000000  00078d20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002408  00000000  00000000  0007b4c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000349ea  00000000  00000000  0007d8c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00030492  00000000  00000000  000b22b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f605e  00000000  00000000  000e2744  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001d87a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b5c8  00000000  00000000  001d8820  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000458 	.word	0x20000458
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080193b8 	.word	0x080193b8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000045c 	.word	0x2000045c
 80001c4:	080193b8 	.word	0x080193b8

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_frsub>:
 8000be0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000be4:	e002      	b.n	8000bec <__addsf3>
 8000be6:	bf00      	nop

08000be8 <__aeabi_fsub>:
 8000be8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bec <__addsf3>:
 8000bec:	0042      	lsls	r2, r0, #1
 8000bee:	bf1f      	itttt	ne
 8000bf0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bf4:	ea92 0f03 	teqne	r2, r3
 8000bf8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bfc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c00:	d06a      	beq.n	8000cd8 <__addsf3+0xec>
 8000c02:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c06:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c0a:	bfc1      	itttt	gt
 8000c0c:	18d2      	addgt	r2, r2, r3
 8000c0e:	4041      	eorgt	r1, r0
 8000c10:	4048      	eorgt	r0, r1
 8000c12:	4041      	eorgt	r1, r0
 8000c14:	bfb8      	it	lt
 8000c16:	425b      	neglt	r3, r3
 8000c18:	2b19      	cmp	r3, #25
 8000c1a:	bf88      	it	hi
 8000c1c:	4770      	bxhi	lr
 8000c1e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c22:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c26:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c2a:	bf18      	it	ne
 8000c2c:	4240      	negne	r0, r0
 8000c2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c32:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c36:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c3a:	bf18      	it	ne
 8000c3c:	4249      	negne	r1, r1
 8000c3e:	ea92 0f03 	teq	r2, r3
 8000c42:	d03f      	beq.n	8000cc4 <__addsf3+0xd8>
 8000c44:	f1a2 0201 	sub.w	r2, r2, #1
 8000c48:	fa41 fc03 	asr.w	ip, r1, r3
 8000c4c:	eb10 000c 	adds.w	r0, r0, ip
 8000c50:	f1c3 0320 	rsb	r3, r3, #32
 8000c54:	fa01 f103 	lsl.w	r1, r1, r3
 8000c58:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5c:	d502      	bpl.n	8000c64 <__addsf3+0x78>
 8000c5e:	4249      	negs	r1, r1
 8000c60:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c64:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c68:	d313      	bcc.n	8000c92 <__addsf3+0xa6>
 8000c6a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c6e:	d306      	bcc.n	8000c7e <__addsf3+0x92>
 8000c70:	0840      	lsrs	r0, r0, #1
 8000c72:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c76:	f102 0201 	add.w	r2, r2, #1
 8000c7a:	2afe      	cmp	r2, #254	; 0xfe
 8000c7c:	d251      	bcs.n	8000d22 <__addsf3+0x136>
 8000c7e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c82:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c86:	bf08      	it	eq
 8000c88:	f020 0001 	biceq.w	r0, r0, #1
 8000c8c:	ea40 0003 	orr.w	r0, r0, r3
 8000c90:	4770      	bx	lr
 8000c92:	0049      	lsls	r1, r1, #1
 8000c94:	eb40 0000 	adc.w	r0, r0, r0
 8000c98:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c9c:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca0:	d1ed      	bne.n	8000c7e <__addsf3+0x92>
 8000ca2:	fab0 fc80 	clz	ip, r0
 8000ca6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000caa:	ebb2 020c 	subs.w	r2, r2, ip
 8000cae:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cb2:	bfaa      	itet	ge
 8000cb4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cb8:	4252      	neglt	r2, r2
 8000cba:	4318      	orrge	r0, r3
 8000cbc:	bfbc      	itt	lt
 8000cbe:	40d0      	lsrlt	r0, r2
 8000cc0:	4318      	orrlt	r0, r3
 8000cc2:	4770      	bx	lr
 8000cc4:	f092 0f00 	teq	r2, #0
 8000cc8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ccc:	bf06      	itte	eq
 8000cce:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cd2:	3201      	addeq	r2, #1
 8000cd4:	3b01      	subne	r3, #1
 8000cd6:	e7b5      	b.n	8000c44 <__addsf3+0x58>
 8000cd8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cdc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ce0:	bf18      	it	ne
 8000ce2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce6:	d021      	beq.n	8000d2c <__addsf3+0x140>
 8000ce8:	ea92 0f03 	teq	r2, r3
 8000cec:	d004      	beq.n	8000cf8 <__addsf3+0x10c>
 8000cee:	f092 0f00 	teq	r2, #0
 8000cf2:	bf08      	it	eq
 8000cf4:	4608      	moveq	r0, r1
 8000cf6:	4770      	bx	lr
 8000cf8:	ea90 0f01 	teq	r0, r1
 8000cfc:	bf1c      	itt	ne
 8000cfe:	2000      	movne	r0, #0
 8000d00:	4770      	bxne	lr
 8000d02:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d06:	d104      	bne.n	8000d12 <__addsf3+0x126>
 8000d08:	0040      	lsls	r0, r0, #1
 8000d0a:	bf28      	it	cs
 8000d0c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d10:	4770      	bx	lr
 8000d12:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d16:	bf3c      	itt	cc
 8000d18:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d1c:	4770      	bxcc	lr
 8000d1e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d22:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d26:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d2a:	4770      	bx	lr
 8000d2c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d30:	bf16      	itet	ne
 8000d32:	4608      	movne	r0, r1
 8000d34:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d38:	4601      	movne	r1, r0
 8000d3a:	0242      	lsls	r2, r0, #9
 8000d3c:	bf06      	itte	eq
 8000d3e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d42:	ea90 0f01 	teqeq	r0, r1
 8000d46:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d4a:	4770      	bx	lr

08000d4c <__aeabi_ui2f>:
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	e004      	b.n	8000d5c <__aeabi_i2f+0x8>
 8000d52:	bf00      	nop

08000d54 <__aeabi_i2f>:
 8000d54:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d58:	bf48      	it	mi
 8000d5a:	4240      	negmi	r0, r0
 8000d5c:	ea5f 0c00 	movs.w	ip, r0
 8000d60:	bf08      	it	eq
 8000d62:	4770      	bxeq	lr
 8000d64:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d68:	4601      	mov	r1, r0
 8000d6a:	f04f 0000 	mov.w	r0, #0
 8000d6e:	e01c      	b.n	8000daa <__aeabi_l2f+0x2a>

08000d70 <__aeabi_ul2f>:
 8000d70:	ea50 0201 	orrs.w	r2, r0, r1
 8000d74:	bf08      	it	eq
 8000d76:	4770      	bxeq	lr
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	e00a      	b.n	8000d94 <__aeabi_l2f+0x14>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_l2f>:
 8000d80:	ea50 0201 	orrs.w	r2, r0, r1
 8000d84:	bf08      	it	eq
 8000d86:	4770      	bxeq	lr
 8000d88:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d8c:	d502      	bpl.n	8000d94 <__aeabi_l2f+0x14>
 8000d8e:	4240      	negs	r0, r0
 8000d90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d94:	ea5f 0c01 	movs.w	ip, r1
 8000d98:	bf02      	ittt	eq
 8000d9a:	4684      	moveq	ip, r0
 8000d9c:	4601      	moveq	r1, r0
 8000d9e:	2000      	moveq	r0, #0
 8000da0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000da4:	bf08      	it	eq
 8000da6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000daa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dae:	fabc f28c 	clz	r2, ip
 8000db2:	3a08      	subs	r2, #8
 8000db4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000db8:	db10      	blt.n	8000ddc <__aeabi_l2f+0x5c>
 8000dba:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dbe:	4463      	add	r3, ip
 8000dc0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dc4:	f1c2 0220 	rsb	r2, r2, #32
 8000dc8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000dd0:	eb43 0002 	adc.w	r0, r3, r2
 8000dd4:	bf08      	it	eq
 8000dd6:	f020 0001 	biceq.w	r0, r0, #1
 8000dda:	4770      	bx	lr
 8000ddc:	f102 0220 	add.w	r2, r2, #32
 8000de0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dec:	fa21 f202 	lsr.w	r2, r1, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dfa:	4770      	bx	lr

08000dfc <__aeabi_fmul>:
 8000dfc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e00:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e04:	bf1e      	ittt	ne
 8000e06:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e0a:	ea92 0f0c 	teqne	r2, ip
 8000e0e:	ea93 0f0c 	teqne	r3, ip
 8000e12:	d06f      	beq.n	8000ef4 <__aeabi_fmul+0xf8>
 8000e14:	441a      	add	r2, r3
 8000e16:	ea80 0c01 	eor.w	ip, r0, r1
 8000e1a:	0240      	lsls	r0, r0, #9
 8000e1c:	bf18      	it	ne
 8000e1e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e22:	d01e      	beq.n	8000e62 <__aeabi_fmul+0x66>
 8000e24:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e28:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e2c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e30:	fba0 3101 	umull	r3, r1, r0, r1
 8000e34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e38:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e3c:	bf3e      	ittt	cc
 8000e3e:	0049      	lslcc	r1, r1, #1
 8000e40:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e44:	005b      	lslcc	r3, r3, #1
 8000e46:	ea40 0001 	orr.w	r0, r0, r1
 8000e4a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e4e:	2afd      	cmp	r2, #253	; 0xfd
 8000e50:	d81d      	bhi.n	8000e8e <__aeabi_fmul+0x92>
 8000e52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e56:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e5a:	bf08      	it	eq
 8000e5c:	f020 0001 	biceq.w	r0, r0, #1
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e6a:	bf08      	it	eq
 8000e6c:	0249      	lsleq	r1, r1, #9
 8000e6e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e72:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e76:	3a7f      	subs	r2, #127	; 0x7f
 8000e78:	bfc2      	ittt	gt
 8000e7a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e7e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e82:	4770      	bxgt	lr
 8000e84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e88:	f04f 0300 	mov.w	r3, #0
 8000e8c:	3a01      	subs	r2, #1
 8000e8e:	dc5d      	bgt.n	8000f4c <__aeabi_fmul+0x150>
 8000e90:	f112 0f19 	cmn.w	r2, #25
 8000e94:	bfdc      	itt	le
 8000e96:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e9a:	4770      	bxle	lr
 8000e9c:	f1c2 0200 	rsb	r2, r2, #0
 8000ea0:	0041      	lsls	r1, r0, #1
 8000ea2:	fa21 f102 	lsr.w	r1, r1, r2
 8000ea6:	f1c2 0220 	rsb	r2, r2, #32
 8000eaa:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eae:	ea5f 0031 	movs.w	r0, r1, rrx
 8000eb2:	f140 0000 	adc.w	r0, r0, #0
 8000eb6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eba:	bf08      	it	eq
 8000ebc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ec0:	4770      	bx	lr
 8000ec2:	f092 0f00 	teq	r2, #0
 8000ec6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eca:	bf02      	ittt	eq
 8000ecc:	0040      	lsleq	r0, r0, #1
 8000ece:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed2:	3a01      	subeq	r2, #1
 8000ed4:	d0f9      	beq.n	8000eca <__aeabi_fmul+0xce>
 8000ed6:	ea40 000c 	orr.w	r0, r0, ip
 8000eda:	f093 0f00 	teq	r3, #0
 8000ede:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0049      	lsleq	r1, r1, #1
 8000ee6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eea:	3b01      	subeq	r3, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fmul+0xe6>
 8000eee:	ea41 010c 	orr.w	r1, r1, ip
 8000ef2:	e78f      	b.n	8000e14 <__aeabi_fmul+0x18>
 8000ef4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ef8:	ea92 0f0c 	teq	r2, ip
 8000efc:	bf18      	it	ne
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d00a      	beq.n	8000f1a <__aeabi_fmul+0x11e>
 8000f04:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f08:	bf18      	it	ne
 8000f0a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f0e:	d1d8      	bne.n	8000ec2 <__aeabi_fmul+0xc6>
 8000f10:	ea80 0001 	eor.w	r0, r0, r1
 8000f14:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f18:	4770      	bx	lr
 8000f1a:	f090 0f00 	teq	r0, #0
 8000f1e:	bf17      	itett	ne
 8000f20:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f24:	4608      	moveq	r0, r1
 8000f26:	f091 0f00 	teqne	r1, #0
 8000f2a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f2e:	d014      	beq.n	8000f5a <__aeabi_fmul+0x15e>
 8000f30:	ea92 0f0c 	teq	r2, ip
 8000f34:	d101      	bne.n	8000f3a <__aeabi_fmul+0x13e>
 8000f36:	0242      	lsls	r2, r0, #9
 8000f38:	d10f      	bne.n	8000f5a <__aeabi_fmul+0x15e>
 8000f3a:	ea93 0f0c 	teq	r3, ip
 8000f3e:	d103      	bne.n	8000f48 <__aeabi_fmul+0x14c>
 8000f40:	024b      	lsls	r3, r1, #9
 8000f42:	bf18      	it	ne
 8000f44:	4608      	movne	r0, r1
 8000f46:	d108      	bne.n	8000f5a <__aeabi_fmul+0x15e>
 8000f48:	ea80 0001 	eor.w	r0, r0, r1
 8000f4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f58:	4770      	bx	lr
 8000f5a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f5e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f62:	4770      	bx	lr

08000f64 <__aeabi_fdiv>:
 8000f64:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f6c:	bf1e      	ittt	ne
 8000f6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f72:	ea92 0f0c 	teqne	r2, ip
 8000f76:	ea93 0f0c 	teqne	r3, ip
 8000f7a:	d069      	beq.n	8001050 <__aeabi_fdiv+0xec>
 8000f7c:	eba2 0203 	sub.w	r2, r2, r3
 8000f80:	ea80 0c01 	eor.w	ip, r0, r1
 8000f84:	0249      	lsls	r1, r1, #9
 8000f86:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f8a:	d037      	beq.n	8000ffc <__aeabi_fdiv+0x98>
 8000f8c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f90:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f94:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f98:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f9c:	428b      	cmp	r3, r1
 8000f9e:	bf38      	it	cc
 8000fa0:	005b      	lslcc	r3, r3, #1
 8000fa2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fa6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000faa:	428b      	cmp	r3, r1
 8000fac:	bf24      	itt	cs
 8000fae:	1a5b      	subcs	r3, r3, r1
 8000fb0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fb4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fb8:	bf24      	itt	cs
 8000fba:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fbe:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fc2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fc6:	bf24      	itt	cs
 8000fc8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fcc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fd0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fd4:	bf24      	itt	cs
 8000fd6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fda:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fde:	011b      	lsls	r3, r3, #4
 8000fe0:	bf18      	it	ne
 8000fe2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fe6:	d1e0      	bne.n	8000faa <__aeabi_fdiv+0x46>
 8000fe8:	2afd      	cmp	r2, #253	; 0xfd
 8000fea:	f63f af50 	bhi.w	8000e8e <__aeabi_fmul+0x92>
 8000fee:	428b      	cmp	r3, r1
 8000ff0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ff4:	bf08      	it	eq
 8000ff6:	f020 0001 	biceq.w	r0, r0, #1
 8000ffa:	4770      	bx	lr
 8000ffc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001000:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001004:	327f      	adds	r2, #127	; 0x7f
 8001006:	bfc2      	ittt	gt
 8001008:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800100c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001010:	4770      	bxgt	lr
 8001012:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001016:	f04f 0300 	mov.w	r3, #0
 800101a:	3a01      	subs	r2, #1
 800101c:	e737      	b.n	8000e8e <__aeabi_fmul+0x92>
 800101e:	f092 0f00 	teq	r2, #0
 8001022:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001026:	bf02      	ittt	eq
 8001028:	0040      	lsleq	r0, r0, #1
 800102a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800102e:	3a01      	subeq	r2, #1
 8001030:	d0f9      	beq.n	8001026 <__aeabi_fdiv+0xc2>
 8001032:	ea40 000c 	orr.w	r0, r0, ip
 8001036:	f093 0f00 	teq	r3, #0
 800103a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800103e:	bf02      	ittt	eq
 8001040:	0049      	lsleq	r1, r1, #1
 8001042:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001046:	3b01      	subeq	r3, #1
 8001048:	d0f9      	beq.n	800103e <__aeabi_fdiv+0xda>
 800104a:	ea41 010c 	orr.w	r1, r1, ip
 800104e:	e795      	b.n	8000f7c <__aeabi_fdiv+0x18>
 8001050:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001054:	ea92 0f0c 	teq	r2, ip
 8001058:	d108      	bne.n	800106c <__aeabi_fdiv+0x108>
 800105a:	0242      	lsls	r2, r0, #9
 800105c:	f47f af7d 	bne.w	8000f5a <__aeabi_fmul+0x15e>
 8001060:	ea93 0f0c 	teq	r3, ip
 8001064:	f47f af70 	bne.w	8000f48 <__aeabi_fmul+0x14c>
 8001068:	4608      	mov	r0, r1
 800106a:	e776      	b.n	8000f5a <__aeabi_fmul+0x15e>
 800106c:	ea93 0f0c 	teq	r3, ip
 8001070:	d104      	bne.n	800107c <__aeabi_fdiv+0x118>
 8001072:	024b      	lsls	r3, r1, #9
 8001074:	f43f af4c 	beq.w	8000f10 <__aeabi_fmul+0x114>
 8001078:	4608      	mov	r0, r1
 800107a:	e76e      	b.n	8000f5a <__aeabi_fmul+0x15e>
 800107c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001080:	bf18      	it	ne
 8001082:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001086:	d1ca      	bne.n	800101e <__aeabi_fdiv+0xba>
 8001088:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800108c:	f47f af5c 	bne.w	8000f48 <__aeabi_fmul+0x14c>
 8001090:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001094:	f47f af3c 	bne.w	8000f10 <__aeabi_fmul+0x114>
 8001098:	e75f      	b.n	8000f5a <__aeabi_fmul+0x15e>
 800109a:	bf00      	nop

0800109c <__aeabi_f2iz>:
 800109c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010a0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010a4:	d30f      	bcc.n	80010c6 <__aeabi_f2iz+0x2a>
 80010a6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010aa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ae:	d90d      	bls.n	80010cc <__aeabi_f2iz+0x30>
 80010b0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010b4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010b8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010bc:	fa23 f002 	lsr.w	r0, r3, r2
 80010c0:	bf18      	it	ne
 80010c2:	4240      	negne	r0, r0
 80010c4:	4770      	bx	lr
 80010c6:	f04f 0000 	mov.w	r0, #0
 80010ca:	4770      	bx	lr
 80010cc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010d0:	d101      	bne.n	80010d6 <__aeabi_f2iz+0x3a>
 80010d2:	0242      	lsls	r2, r0, #9
 80010d4:	d105      	bne.n	80010e2 <__aeabi_f2iz+0x46>
 80010d6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010da:	bf08      	it	eq
 80010dc:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010e0:	4770      	bx	lr
 80010e2:	f04f 0000 	mov.w	r0, #0
 80010e6:	4770      	bx	lr

080010e8 <__aeabi_uldivmod>:
 80010e8:	b953      	cbnz	r3, 8001100 <__aeabi_uldivmod+0x18>
 80010ea:	b94a      	cbnz	r2, 8001100 <__aeabi_uldivmod+0x18>
 80010ec:	2900      	cmp	r1, #0
 80010ee:	bf08      	it	eq
 80010f0:	2800      	cmpeq	r0, #0
 80010f2:	bf1c      	itt	ne
 80010f4:	f04f 31ff 	movne.w	r1, #4294967295
 80010f8:	f04f 30ff 	movne.w	r0, #4294967295
 80010fc:	f000 b974 	b.w	80013e8 <__aeabi_idiv0>
 8001100:	f1ad 0c08 	sub.w	ip, sp, #8
 8001104:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001108:	f000 f806 	bl	8001118 <__udivmoddi4>
 800110c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001110:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001114:	b004      	add	sp, #16
 8001116:	4770      	bx	lr

08001118 <__udivmoddi4>:
 8001118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800111c:	468c      	mov	ip, r1
 800111e:	4604      	mov	r4, r0
 8001120:	9e08      	ldr	r6, [sp, #32]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d14b      	bne.n	80011be <__udivmoddi4+0xa6>
 8001126:	428a      	cmp	r2, r1
 8001128:	4615      	mov	r5, r2
 800112a:	d967      	bls.n	80011fc <__udivmoddi4+0xe4>
 800112c:	fab2 f282 	clz	r2, r2
 8001130:	b14a      	cbz	r2, 8001146 <__udivmoddi4+0x2e>
 8001132:	f1c2 0720 	rsb	r7, r2, #32
 8001136:	fa01 f302 	lsl.w	r3, r1, r2
 800113a:	fa20 f707 	lsr.w	r7, r0, r7
 800113e:	4095      	lsls	r5, r2
 8001140:	ea47 0c03 	orr.w	ip, r7, r3
 8001144:	4094      	lsls	r4, r2
 8001146:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800114a:	fbbc f7fe 	udiv	r7, ip, lr
 800114e:	fa1f f885 	uxth.w	r8, r5
 8001152:	fb0e c317 	mls	r3, lr, r7, ip
 8001156:	fb07 f908 	mul.w	r9, r7, r8
 800115a:	0c21      	lsrs	r1, r4, #16
 800115c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8001160:	4599      	cmp	r9, r3
 8001162:	d909      	bls.n	8001178 <__udivmoddi4+0x60>
 8001164:	18eb      	adds	r3, r5, r3
 8001166:	f107 31ff 	add.w	r1, r7, #4294967295
 800116a:	f080 811c 	bcs.w	80013a6 <__udivmoddi4+0x28e>
 800116e:	4599      	cmp	r9, r3
 8001170:	f240 8119 	bls.w	80013a6 <__udivmoddi4+0x28e>
 8001174:	3f02      	subs	r7, #2
 8001176:	442b      	add	r3, r5
 8001178:	eba3 0309 	sub.w	r3, r3, r9
 800117c:	fbb3 f0fe 	udiv	r0, r3, lr
 8001180:	fb0e 3310 	mls	r3, lr, r0, r3
 8001184:	fb00 f108 	mul.w	r1, r0, r8
 8001188:	b2a4      	uxth	r4, r4
 800118a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800118e:	42a1      	cmp	r1, r4
 8001190:	d909      	bls.n	80011a6 <__udivmoddi4+0x8e>
 8001192:	192c      	adds	r4, r5, r4
 8001194:	f100 33ff 	add.w	r3, r0, #4294967295
 8001198:	f080 8107 	bcs.w	80013aa <__udivmoddi4+0x292>
 800119c:	42a1      	cmp	r1, r4
 800119e:	f240 8104 	bls.w	80013aa <__udivmoddi4+0x292>
 80011a2:	3802      	subs	r0, #2
 80011a4:	442c      	add	r4, r5
 80011a6:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80011aa:	2700      	movs	r7, #0
 80011ac:	1a64      	subs	r4, r4, r1
 80011ae:	b11e      	cbz	r6, 80011b8 <__udivmoddi4+0xa0>
 80011b0:	2300      	movs	r3, #0
 80011b2:	40d4      	lsrs	r4, r2
 80011b4:	e9c6 4300 	strd	r4, r3, [r6]
 80011b8:	4639      	mov	r1, r7
 80011ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011be:	428b      	cmp	r3, r1
 80011c0:	d909      	bls.n	80011d6 <__udivmoddi4+0xbe>
 80011c2:	2e00      	cmp	r6, #0
 80011c4:	f000 80ec 	beq.w	80013a0 <__udivmoddi4+0x288>
 80011c8:	2700      	movs	r7, #0
 80011ca:	e9c6 0100 	strd	r0, r1, [r6]
 80011ce:	4638      	mov	r0, r7
 80011d0:	4639      	mov	r1, r7
 80011d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011d6:	fab3 f783 	clz	r7, r3
 80011da:	2f00      	cmp	r7, #0
 80011dc:	d148      	bne.n	8001270 <__udivmoddi4+0x158>
 80011de:	428b      	cmp	r3, r1
 80011e0:	d302      	bcc.n	80011e8 <__udivmoddi4+0xd0>
 80011e2:	4282      	cmp	r2, r0
 80011e4:	f200 80fb 	bhi.w	80013de <__udivmoddi4+0x2c6>
 80011e8:	1a84      	subs	r4, r0, r2
 80011ea:	eb61 0303 	sbc.w	r3, r1, r3
 80011ee:	2001      	movs	r0, #1
 80011f0:	469c      	mov	ip, r3
 80011f2:	2e00      	cmp	r6, #0
 80011f4:	d0e0      	beq.n	80011b8 <__udivmoddi4+0xa0>
 80011f6:	e9c6 4c00 	strd	r4, ip, [r6]
 80011fa:	e7dd      	b.n	80011b8 <__udivmoddi4+0xa0>
 80011fc:	b902      	cbnz	r2, 8001200 <__udivmoddi4+0xe8>
 80011fe:	deff      	udf	#255	; 0xff
 8001200:	fab2 f282 	clz	r2, r2
 8001204:	2a00      	cmp	r2, #0
 8001206:	f040 808f 	bne.w	8001328 <__udivmoddi4+0x210>
 800120a:	2701      	movs	r7, #1
 800120c:	1b49      	subs	r1, r1, r5
 800120e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8001212:	fa1f f985 	uxth.w	r9, r5
 8001216:	fbb1 fef8 	udiv	lr, r1, r8
 800121a:	fb08 111e 	mls	r1, r8, lr, r1
 800121e:	fb09 f00e 	mul.w	r0, r9, lr
 8001222:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8001226:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 800122a:	4298      	cmp	r0, r3
 800122c:	d907      	bls.n	800123e <__udivmoddi4+0x126>
 800122e:	18eb      	adds	r3, r5, r3
 8001230:	f10e 31ff 	add.w	r1, lr, #4294967295
 8001234:	d202      	bcs.n	800123c <__udivmoddi4+0x124>
 8001236:	4298      	cmp	r0, r3
 8001238:	f200 80cd 	bhi.w	80013d6 <__udivmoddi4+0x2be>
 800123c:	468e      	mov	lr, r1
 800123e:	1a1b      	subs	r3, r3, r0
 8001240:	fbb3 f0f8 	udiv	r0, r3, r8
 8001244:	fb08 3310 	mls	r3, r8, r0, r3
 8001248:	fb09 f900 	mul.w	r9, r9, r0
 800124c:	b2a4      	uxth	r4, r4
 800124e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001252:	45a1      	cmp	r9, r4
 8001254:	d907      	bls.n	8001266 <__udivmoddi4+0x14e>
 8001256:	192c      	adds	r4, r5, r4
 8001258:	f100 33ff 	add.w	r3, r0, #4294967295
 800125c:	d202      	bcs.n	8001264 <__udivmoddi4+0x14c>
 800125e:	45a1      	cmp	r9, r4
 8001260:	f200 80b6 	bhi.w	80013d0 <__udivmoddi4+0x2b8>
 8001264:	4618      	mov	r0, r3
 8001266:	eba4 0409 	sub.w	r4, r4, r9
 800126a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800126e:	e79e      	b.n	80011ae <__udivmoddi4+0x96>
 8001270:	f1c7 0520 	rsb	r5, r7, #32
 8001274:	40bb      	lsls	r3, r7
 8001276:	fa22 fc05 	lsr.w	ip, r2, r5
 800127a:	ea4c 0c03 	orr.w	ip, ip, r3
 800127e:	fa21 f405 	lsr.w	r4, r1, r5
 8001282:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001286:	fbb4 f9fe 	udiv	r9, r4, lr
 800128a:	fa1f f88c 	uxth.w	r8, ip
 800128e:	fb0e 4419 	mls	r4, lr, r9, r4
 8001292:	fa20 f305 	lsr.w	r3, r0, r5
 8001296:	40b9      	lsls	r1, r7
 8001298:	fb09 fa08 	mul.w	sl, r9, r8
 800129c:	4319      	orrs	r1, r3
 800129e:	0c0b      	lsrs	r3, r1, #16
 80012a0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80012a4:	45a2      	cmp	sl, r4
 80012a6:	fa02 f207 	lsl.w	r2, r2, r7
 80012aa:	fa00 f307 	lsl.w	r3, r0, r7
 80012ae:	d90b      	bls.n	80012c8 <__udivmoddi4+0x1b0>
 80012b0:	eb1c 0404 	adds.w	r4, ip, r4
 80012b4:	f109 30ff 	add.w	r0, r9, #4294967295
 80012b8:	f080 8088 	bcs.w	80013cc <__udivmoddi4+0x2b4>
 80012bc:	45a2      	cmp	sl, r4
 80012be:	f240 8085 	bls.w	80013cc <__udivmoddi4+0x2b4>
 80012c2:	f1a9 0902 	sub.w	r9, r9, #2
 80012c6:	4464      	add	r4, ip
 80012c8:	eba4 040a 	sub.w	r4, r4, sl
 80012cc:	fbb4 f0fe 	udiv	r0, r4, lr
 80012d0:	fb0e 4410 	mls	r4, lr, r0, r4
 80012d4:	fb00 fa08 	mul.w	sl, r0, r8
 80012d8:	b289      	uxth	r1, r1
 80012da:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80012de:	45a2      	cmp	sl, r4
 80012e0:	d908      	bls.n	80012f4 <__udivmoddi4+0x1dc>
 80012e2:	eb1c 0404 	adds.w	r4, ip, r4
 80012e6:	f100 31ff 	add.w	r1, r0, #4294967295
 80012ea:	d26b      	bcs.n	80013c4 <__udivmoddi4+0x2ac>
 80012ec:	45a2      	cmp	sl, r4
 80012ee:	d969      	bls.n	80013c4 <__udivmoddi4+0x2ac>
 80012f0:	3802      	subs	r0, #2
 80012f2:	4464      	add	r4, ip
 80012f4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80012f8:	fba0 8902 	umull	r8, r9, r0, r2
 80012fc:	eba4 040a 	sub.w	r4, r4, sl
 8001300:	454c      	cmp	r4, r9
 8001302:	4641      	mov	r1, r8
 8001304:	46ce      	mov	lr, r9
 8001306:	d354      	bcc.n	80013b2 <__udivmoddi4+0x29a>
 8001308:	d051      	beq.n	80013ae <__udivmoddi4+0x296>
 800130a:	2e00      	cmp	r6, #0
 800130c:	d069      	beq.n	80013e2 <__udivmoddi4+0x2ca>
 800130e:	1a5a      	subs	r2, r3, r1
 8001310:	eb64 040e 	sbc.w	r4, r4, lr
 8001314:	fa04 f505 	lsl.w	r5, r4, r5
 8001318:	fa22 f307 	lsr.w	r3, r2, r7
 800131c:	40fc      	lsrs	r4, r7
 800131e:	431d      	orrs	r5, r3
 8001320:	e9c6 5400 	strd	r5, r4, [r6]
 8001324:	2700      	movs	r7, #0
 8001326:	e747      	b.n	80011b8 <__udivmoddi4+0xa0>
 8001328:	4095      	lsls	r5, r2
 800132a:	f1c2 0320 	rsb	r3, r2, #32
 800132e:	fa21 f003 	lsr.w	r0, r1, r3
 8001332:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8001336:	fbb0 f7f8 	udiv	r7, r0, r8
 800133a:	fa1f f985 	uxth.w	r9, r5
 800133e:	fb08 0017 	mls	r0, r8, r7, r0
 8001342:	fa24 f303 	lsr.w	r3, r4, r3
 8001346:	4091      	lsls	r1, r2
 8001348:	fb07 fc09 	mul.w	ip, r7, r9
 800134c:	430b      	orrs	r3, r1
 800134e:	0c19      	lsrs	r1, r3, #16
 8001350:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001354:	458c      	cmp	ip, r1
 8001356:	fa04 f402 	lsl.w	r4, r4, r2
 800135a:	d907      	bls.n	800136c <__udivmoddi4+0x254>
 800135c:	1869      	adds	r1, r5, r1
 800135e:	f107 30ff 	add.w	r0, r7, #4294967295
 8001362:	d231      	bcs.n	80013c8 <__udivmoddi4+0x2b0>
 8001364:	458c      	cmp	ip, r1
 8001366:	d92f      	bls.n	80013c8 <__udivmoddi4+0x2b0>
 8001368:	3f02      	subs	r7, #2
 800136a:	4429      	add	r1, r5
 800136c:	eba1 010c 	sub.w	r1, r1, ip
 8001370:	fbb1 f0f8 	udiv	r0, r1, r8
 8001374:	fb08 1c10 	mls	ip, r8, r0, r1
 8001378:	fb00 fe09 	mul.w	lr, r0, r9
 800137c:	b299      	uxth	r1, r3
 800137e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001382:	458e      	cmp	lr, r1
 8001384:	d907      	bls.n	8001396 <__udivmoddi4+0x27e>
 8001386:	1869      	adds	r1, r5, r1
 8001388:	f100 33ff 	add.w	r3, r0, #4294967295
 800138c:	d218      	bcs.n	80013c0 <__udivmoddi4+0x2a8>
 800138e:	458e      	cmp	lr, r1
 8001390:	d916      	bls.n	80013c0 <__udivmoddi4+0x2a8>
 8001392:	3802      	subs	r0, #2
 8001394:	4429      	add	r1, r5
 8001396:	eba1 010e 	sub.w	r1, r1, lr
 800139a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800139e:	e73a      	b.n	8001216 <__udivmoddi4+0xfe>
 80013a0:	4637      	mov	r7, r6
 80013a2:	4630      	mov	r0, r6
 80013a4:	e708      	b.n	80011b8 <__udivmoddi4+0xa0>
 80013a6:	460f      	mov	r7, r1
 80013a8:	e6e6      	b.n	8001178 <__udivmoddi4+0x60>
 80013aa:	4618      	mov	r0, r3
 80013ac:	e6fb      	b.n	80011a6 <__udivmoddi4+0x8e>
 80013ae:	4543      	cmp	r3, r8
 80013b0:	d2ab      	bcs.n	800130a <__udivmoddi4+0x1f2>
 80013b2:	ebb8 0102 	subs.w	r1, r8, r2
 80013b6:	eb69 020c 	sbc.w	r2, r9, ip
 80013ba:	3801      	subs	r0, #1
 80013bc:	4696      	mov	lr, r2
 80013be:	e7a4      	b.n	800130a <__udivmoddi4+0x1f2>
 80013c0:	4618      	mov	r0, r3
 80013c2:	e7e8      	b.n	8001396 <__udivmoddi4+0x27e>
 80013c4:	4608      	mov	r0, r1
 80013c6:	e795      	b.n	80012f4 <__udivmoddi4+0x1dc>
 80013c8:	4607      	mov	r7, r0
 80013ca:	e7cf      	b.n	800136c <__udivmoddi4+0x254>
 80013cc:	4681      	mov	r9, r0
 80013ce:	e77b      	b.n	80012c8 <__udivmoddi4+0x1b0>
 80013d0:	3802      	subs	r0, #2
 80013d2:	442c      	add	r4, r5
 80013d4:	e747      	b.n	8001266 <__udivmoddi4+0x14e>
 80013d6:	f1ae 0e02 	sub.w	lr, lr, #2
 80013da:	442b      	add	r3, r5
 80013dc:	e72f      	b.n	800123e <__udivmoddi4+0x126>
 80013de:	4638      	mov	r0, r7
 80013e0:	e707      	b.n	80011f2 <__udivmoddi4+0xda>
 80013e2:	4637      	mov	r7, r6
 80013e4:	e6e8      	b.n	80011b8 <__udivmoddi4+0xa0>
 80013e6:	bf00      	nop

080013e8 <__aeabi_idiv0>:
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop

080013ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013f0:	4b04      	ldr	r3, [pc, #16]	; (8001404 <__NVIC_GetPriorityGrouping+0x18>)
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	0a1b      	lsrs	r3, r3, #8
 80013f6:	f003 0307 	and.w	r3, r3, #7
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	e000ed00 	.word	0xe000ed00

08001408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001416:	2b00      	cmp	r3, #0
 8001418:	db0b      	blt.n	8001432 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	f003 021f 	and.w	r2, r3, #31
 8001420:	4906      	ldr	r1, [pc, #24]	; (800143c <__NVIC_EnableIRQ+0x34>)
 8001422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001426:	095b      	lsrs	r3, r3, #5
 8001428:	2001      	movs	r0, #1
 800142a:	fa00 f202 	lsl.w	r2, r0, r2
 800142e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr
 800143c:	e000e100 	.word	0xe000e100

08001440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	6039      	str	r1, [r7, #0]
 800144a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800144c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001450:	2b00      	cmp	r3, #0
 8001452:	db0a      	blt.n	800146a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	b2da      	uxtb	r2, r3
 8001458:	490c      	ldr	r1, [pc, #48]	; (800148c <__NVIC_SetPriority+0x4c>)
 800145a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145e:	0112      	lsls	r2, r2, #4
 8001460:	b2d2      	uxtb	r2, r2
 8001462:	440b      	add	r3, r1
 8001464:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001468:	e00a      	b.n	8001480 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	b2da      	uxtb	r2, r3
 800146e:	4908      	ldr	r1, [pc, #32]	; (8001490 <__NVIC_SetPriority+0x50>)
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	f003 030f 	and.w	r3, r3, #15
 8001476:	3b04      	subs	r3, #4
 8001478:	0112      	lsls	r2, r2, #4
 800147a:	b2d2      	uxtb	r2, r2
 800147c:	440b      	add	r3, r1
 800147e:	761a      	strb	r2, [r3, #24]
}
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	bc80      	pop	{r7}
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	e000e100 	.word	0xe000e100
 8001490:	e000ed00 	.word	0xe000ed00

08001494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001494:	b480      	push	{r7}
 8001496:	b089      	sub	sp, #36	; 0x24
 8001498:	af00      	add	r7, sp, #0
 800149a:	60f8      	str	r0, [r7, #12]
 800149c:	60b9      	str	r1, [r7, #8]
 800149e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f003 0307 	and.w	r3, r3, #7
 80014a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	f1c3 0307 	rsb	r3, r3, #7
 80014ae:	2b04      	cmp	r3, #4
 80014b0:	bf28      	it	cs
 80014b2:	2304      	movcs	r3, #4
 80014b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	3304      	adds	r3, #4
 80014ba:	2b06      	cmp	r3, #6
 80014bc:	d902      	bls.n	80014c4 <NVIC_EncodePriority+0x30>
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	3b03      	subs	r3, #3
 80014c2:	e000      	b.n	80014c6 <NVIC_EncodePriority+0x32>
 80014c4:	2300      	movs	r3, #0
 80014c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c8:	f04f 32ff 	mov.w	r2, #4294967295
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	43da      	mvns	r2, r3
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	401a      	ands	r2, r3
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014dc:	f04f 31ff 	mov.w	r1, #4294967295
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	fa01 f303 	lsl.w	r3, r1, r3
 80014e6:	43d9      	mvns	r1, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014ec:	4313      	orrs	r3, r2
         );
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3724      	adds	r7, #36	; 0x24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr

080014f8 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	601a      	str	r2, [r3, #0]
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	bc80      	pop	{r7}
 8001514:	4770      	bx	lr

08001516 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001516:	b480      	push	{r7}
 8001518:	b083      	sub	sp, #12
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
 800151e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001528:	f023 0307 	bic.w	r3, r3, #7
 800152c:	683a      	ldr	r2, [r7, #0]
 800152e:	431a      	orrs	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	609a      	str	r2, [r3, #8]
}
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr

0800153e <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 800153e:	b480      	push	{r7}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
 8001546:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	431a      	orrs	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	605a      	str	r2, [r3, #4]
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr

08001562 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001562:	b480      	push	{r7}
 8001564:	b083      	sub	sp, #12
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	609a      	str	r2, [r3, #8]
}
 8001576:	bf00      	nop
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr

08001580 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	f043 0201 	orr.w	r2, r3, #1
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	60da      	str	r2, [r3, #12]
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr
	...

080015a0 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80015a8:	4b08      	ldr	r3, [pc, #32]	; (80015cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80015aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015ac:	4907      	ldr	r1, [pc, #28]	; (80015cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80015b4:	4b05      	ldr	r3, [pc, #20]	; (80015cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80015b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4013      	ands	r3, r2
 80015bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015be:	68fb      	ldr	r3, [r7, #12]
}
 80015c0:	bf00      	nop
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bc80      	pop	{r7}
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	40023800 	.word	0x40023800

080015d0 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin & STROBE0_Pin) // 0x400
 80015da:	88fb      	ldrh	r3, [r7, #6]
 80015dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d008      	beq.n	80015f6 <HAL_GPIO_EXTI_Callback+0x26>
	{
		//HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
		stbchk0 = 1;
 80015e4:	4b32      	ldr	r3, [pc, #200]	; (80016b0 <HAL_GPIO_EXTI_Callback+0xe0>)
 80015e6:	2201      	movs	r2, #1
 80015e8:	701a      	strb	r2, [r3, #0]
		stb0++;
 80015ea:	4b32      	ldr	r3, [pc, #200]	; (80016b4 <HAL_GPIO_EXTI_Callback+0xe4>)
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	3301      	adds	r3, #1
 80015f0:	b29a      	uxth	r2, r3
 80015f2:	4b30      	ldr	r3, [pc, #192]	; (80016b4 <HAL_GPIO_EXTI_Callback+0xe4>)
 80015f4:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE1_Pin) // 0x800
 80015f6:	88fb      	ldrh	r3, [r7, #6]
 80015f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d00c      	beq.n	800161a <HAL_GPIO_EXTI_Callback+0x4a>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001600:	2180      	movs	r1, #128	; 0x80
 8001602:	482d      	ldr	r0, [pc, #180]	; (80016b8 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001604:	f005 ff4b 	bl	800749e <HAL_GPIO_TogglePin>
		stbchk1 = 1;
 8001608:	4b2c      	ldr	r3, [pc, #176]	; (80016bc <HAL_GPIO_EXTI_Callback+0xec>)
 800160a:	2201      	movs	r2, #1
 800160c:	701a      	strb	r2, [r3, #0]
		stb1++;
 800160e:	4b2c      	ldr	r3, [pc, #176]	; (80016c0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001610:	881b      	ldrh	r3, [r3, #0]
 8001612:	3301      	adds	r3, #1
 8001614:	b29a      	uxth	r2, r3
 8001616:	4b2a      	ldr	r3, [pc, #168]	; (80016c0 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001618:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE2_Pin) // 0x1000
 800161a:	88fb      	ldrh	r3, [r7, #6]
 800161c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d00d      	beq.n	8001640 <HAL_GPIO_EXTI_Callback+0x70>
	{
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001624:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001628:	4823      	ldr	r0, [pc, #140]	; (80016b8 <HAL_GPIO_EXTI_Callback+0xe8>)
 800162a:	f005 ff38 	bl	800749e <HAL_GPIO_TogglePin>
		stbchk2 = 1;
 800162e:	4b25      	ldr	r3, [pc, #148]	; (80016c4 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001630:	2201      	movs	r2, #1
 8001632:	701a      	strb	r2, [r3, #0]
		stb2++;
 8001634:	4b24      	ldr	r3, [pc, #144]	; (80016c8 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001636:	881b      	ldrh	r3, [r3, #0]
 8001638:	3301      	adds	r3, #1
 800163a:	b29a      	uxth	r2, r3
 800163c:	4b22      	ldr	r3, [pc, #136]	; (80016c8 <HAL_GPIO_EXTI_Callback+0xf8>)
 800163e:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE3_Pin) // 0x2000
 8001640:	88fb      	ldrh	r3, [r7, #6]
 8001642:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d008      	beq.n	800165c <HAL_GPIO_EXTI_Callback+0x8c>
	{
		stbchk3 = 1;
 800164a:	4b20      	ldr	r3, [pc, #128]	; (80016cc <HAL_GPIO_EXTI_Callback+0xfc>)
 800164c:	2201      	movs	r2, #1
 800164e:	701a      	strb	r2, [r3, #0]
		stb3++;
 8001650:	4b1f      	ldr	r3, [pc, #124]	; (80016d0 <HAL_GPIO_EXTI_Callback+0x100>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	3301      	adds	r3, #1
 8001656:	b29a      	uxth	r2, r3
 8001658:	4b1d      	ldr	r3, [pc, #116]	; (80016d0 <HAL_GPIO_EXTI_Callback+0x100>)
 800165a:	801a      	strh	r2, [r3, #0]
	 {
	 stb_all++;
	 HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
	 }
	 */
	if (stbchk0 == 1 && stbchk1 == 1 && stbchk2 == 1 && stbchk3 == 1)
 800165c:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <HAL_GPIO_EXTI_Callback+0xe0>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d121      	bne.n	80016a8 <HAL_GPIO_EXTI_Callback+0xd8>
 8001664:	4b15      	ldr	r3, [pc, #84]	; (80016bc <HAL_GPIO_EXTI_Callback+0xec>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	2b01      	cmp	r3, #1
 800166a:	d11d      	bne.n	80016a8 <HAL_GPIO_EXTI_Callback+0xd8>
 800166c:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <HAL_GPIO_EXTI_Callback+0xf4>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d119      	bne.n	80016a8 <HAL_GPIO_EXTI_Callback+0xd8>
 8001674:	4b15      	ldr	r3, [pc, #84]	; (80016cc <HAL_GPIO_EXTI_Callback+0xfc>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d115      	bne.n	80016a8 <HAL_GPIO_EXTI_Callback+0xd8>
	{
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800167c:	2101      	movs	r1, #1
 800167e:	480e      	ldr	r0, [pc, #56]	; (80016b8 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001680:	f005 ff0d 	bl	800749e <HAL_GPIO_TogglePin>
		//HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, SET);
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
 8001684:	2201      	movs	r2, #1
 8001686:	f44f 7100 	mov.w	r1, #512	; 0x200
 800168a:	4812      	ldr	r0, [pc, #72]	; (80016d4 <HAL_GPIO_EXTI_Callback+0x104>)
 800168c:	f005 feef 	bl	800746e <HAL_GPIO_WritePin>
		stbchk0 = 0;
 8001690:	4b07      	ldr	r3, [pc, #28]	; (80016b0 <HAL_GPIO_EXTI_Callback+0xe0>)
 8001692:	2200      	movs	r2, #0
 8001694:	701a      	strb	r2, [r3, #0]
		stbchk1 = 0;
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <HAL_GPIO_EXTI_Callback+0xec>)
 8001698:	2200      	movs	r2, #0
 800169a:	701a      	strb	r2, [r3, #0]
		stbchk2 = 0;
 800169c:	4b09      	ldr	r3, [pc, #36]	; (80016c4 <HAL_GPIO_EXTI_Callback+0xf4>)
 800169e:	2200      	movs	r2, #0
 80016a0:	701a      	strb	r2, [r3, #0]
		stbchk3 = 0;
 80016a2:	4b0a      	ldr	r3, [pc, #40]	; (80016cc <HAL_GPIO_EXTI_Callback+0xfc>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	701a      	strb	r2, [r3, #0]
	}
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000f84 	.word	0x20000f84
 80016b4:	20000d54 	.word	0x20000d54
 80016b8:	40020400 	.word	0x40020400
 80016bc:	20000a30 	.word	0x20000a30
 80016c0:	20000922 	.word	0x20000922
 80016c4:	20001120 	.word	0x20001120
 80016c8:	20000878 	.word	0x20000878
 80016cc:	20000920 	.word	0x20000920
 80016d0:	20000f86 	.word	0x20000f86
 80016d4:	40021000 	.word	0x40021000

080016d8 <CAN_Transmit>:

void CAN_Transmit(int data)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 80016e0:	4809      	ldr	r0, [pc, #36]	; (8001708 <CAN_Transmit+0x30>)
 80016e2:	f002 ff2b 	bl	800453c <HAL_CAN_GetTxMailboxesFreeLevel>
 80016e6:	4602      	mov	r2, r0
 80016e8:	4b08      	ldr	r3, [pc, #32]	; (800170c <CAN_Transmit+0x34>)
 80016ea:	601a      	str	r2, [r3, #0]
	 for (int i = 0; i < 8; i++)
	 {
	 TxData[i] = i + 1;
	 }
	 */
	TxData[0] = data;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	b2da      	uxtb	r2, r3
 80016f0:	4b07      	ldr	r3, [pc, #28]	; (8001710 <CAN_Transmit+0x38>)
 80016f2:	701a      	strb	r2, [r3, #0]
	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailBox);
 80016f4:	4b05      	ldr	r3, [pc, #20]	; (800170c <CAN_Transmit+0x34>)
 80016f6:	4a06      	ldr	r2, [pc, #24]	; (8001710 <CAN_Transmit+0x38>)
 80016f8:	4906      	ldr	r1, [pc, #24]	; (8001714 <CAN_Transmit+0x3c>)
 80016fa:	4803      	ldr	r0, [pc, #12]	; (8001708 <CAN_Transmit+0x30>)
 80016fc:	f002 fe44 	bl	8004388 <HAL_CAN_AddTxMessage>
}
 8001700:	bf00      	nop
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20001054 	.word	0x20001054
 800170c:	200008bc 	.word	0x200008bc
 8001710:	20000cc4 	.word	0x20000cc4
 8001714:	2000107c 	.word	0x2000107c

08001718 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]

	RxHeader.StdId = 0;         //clear
 8001720:	4b12      	ldr	r3, [pc, #72]	; (800176c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
	HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &RxHeader, &RxData[0]);
 8001726:	4b12      	ldr	r3, [pc, #72]	; (8001770 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001728:	4a10      	ldr	r2, [pc, #64]	; (800176c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 800172a:	2100      	movs	r1, #0
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f002 ff39 	bl	80045a4 <HAL_CAN_GetRxMessage>
	if (RxData[0] == 0x01)
 8001732:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d103      	bne.n	8001742 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
	{
		//xFlag = 'a';
		CDC_Transmit_FS((uint8_t*) "USB2 Activated\r\n", 16);
 800173a:	2110      	movs	r1, #16
 800173c:	480d      	ldr	r0, [pc, #52]	; (8001774 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 800173e:	f013 f9ad 	bl	8014a9c <CDC_Transmit_FS>
		//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
	}
	if (RxData[0] == 0x02)
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	2b02      	cmp	r3, #2
 8001748:	d103      	bne.n	8001752 <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
	{
		//xFlag = 'b';
		CDC_Transmit_FS((uint8_t*) "USB3 Activated\r\n", 16);
 800174a:	2110      	movs	r1, #16
 800174c:	480a      	ldr	r0, [pc, #40]	; (8001778 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 800174e:	f013 f9a5 	bl	8014a9c <CDC_Transmit_FS>
		//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
	}
	//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);

	if ((RxHeader.StdId == 0x111) && (RxHeader.IDE == CAN_ID_STD)
 8001752:	4b06      	ldr	r3, [pc, #24]	; (800176c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f240 1211 	movw	r2, #273	; 0x111
 800175a:	4293      	cmp	r3, r2
 800175c:	d102      	bne.n	8001764 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
 800175e:	4b03      	ldr	r3, [pc, #12]	; (800176c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	2b00      	cmp	r3, #0
			&& (RxHeader.DLC != 0))
	{
		//HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
	}
}
 8001764:	bf00      	nop
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	200010f4 	.word	0x200010f4
 8001770:	2000100c 	.word	0x2000100c
 8001774:	080193d0 	.word	0x080193d0
 8001778:	080193e4 	.word	0x080193e4

0800177c <Camera_Configuration>:

void Camera_Configuration(uint8_t camera, uint16_t value)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	460a      	mov	r2, r1
 8001786:	71fb      	strb	r3, [r7, #7]
 8001788:	4613      	mov	r3, r2
 800178a:	80bb      	strh	r3, [r7, #4]
	// SPI 1. CS pin reset >> SPI Transmit >> CS pin set
	switch (camera)
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	2b03      	cmp	r3, #3
 8001790:	d85a      	bhi.n	8001848 <Camera_Configuration+0xcc>
 8001792:	a201      	add	r2, pc, #4	; (adr r2, 8001798 <Camera_Configuration+0x1c>)
 8001794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001798:	080017a9 	.word	0x080017a9
 800179c:	080017d1 	.word	0x080017d1
 80017a0:	080017f9 	.word	0x080017f9
 80017a4:	08001821 	.word	0x08001821
	{
	case 0:
		HAL_GPIO_WritePin(CS0_GPIO_Port, CS0_Pin, RESET);
 80017a8:	2200      	movs	r2, #0
 80017aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017ae:	4829      	ldr	r0, [pc, #164]	; (8001854 <Camera_Configuration+0xd8>)
 80017b0:	f005 fe5d 	bl	800746e <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 80017b4:	1d39      	adds	r1, r7, #4
 80017b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ba:	2202      	movs	r2, #2
 80017bc:	4826      	ldr	r0, [pc, #152]	; (8001858 <Camera_Configuration+0xdc>)
 80017be:	f008 ffc3 	bl	800a748 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS0_GPIO_Port, CS0_Pin, SET);
 80017c2:	2201      	movs	r2, #1
 80017c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017c8:	4822      	ldr	r0, [pc, #136]	; (8001854 <Camera_Configuration+0xd8>)
 80017ca:	f005 fe50 	bl	800746e <HAL_GPIO_WritePin>
		break;
 80017ce:	e03c      	b.n	800184a <Camera_Configuration+0xce>
	case 1:
		HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017d6:	481f      	ldr	r0, [pc, #124]	; (8001854 <Camera_Configuration+0xd8>)
 80017d8:	f005 fe49 	bl	800746e <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 80017dc:	1d39      	adds	r1, r7, #4
 80017de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017e2:	2202      	movs	r2, #2
 80017e4:	481c      	ldr	r0, [pc, #112]	; (8001858 <Camera_Configuration+0xdc>)
 80017e6:	f008 ffaf 	bl	800a748 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, SET);
 80017ea:	2201      	movs	r2, #1
 80017ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017f0:	4818      	ldr	r0, [pc, #96]	; (8001854 <Camera_Configuration+0xd8>)
 80017f2:	f005 fe3c 	bl	800746e <HAL_GPIO_WritePin>
		break;
 80017f6:	e028      	b.n	800184a <Camera_Configuration+0xce>
	case 2:
		HAL_GPIO_WritePin(CS2_GPIO_Port, CS2_Pin, RESET);
 80017f8:	2200      	movs	r2, #0
 80017fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017fe:	4815      	ldr	r0, [pc, #84]	; (8001854 <Camera_Configuration+0xd8>)
 8001800:	f005 fe35 	bl	800746e <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 8001804:	1d39      	adds	r1, r7, #4
 8001806:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800180a:	2202      	movs	r2, #2
 800180c:	4812      	ldr	r0, [pc, #72]	; (8001858 <Camera_Configuration+0xdc>)
 800180e:	f008 ff9b 	bl	800a748 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS2_GPIO_Port, CS2_Pin, SET);
 8001812:	2201      	movs	r2, #1
 8001814:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001818:	480e      	ldr	r0, [pc, #56]	; (8001854 <Camera_Configuration+0xd8>)
 800181a:	f005 fe28 	bl	800746e <HAL_GPIO_WritePin>
		break;
 800181e:	e014      	b.n	800184a <Camera_Configuration+0xce>
	case 3:
		HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, RESET);
 8001820:	2200      	movs	r2, #0
 8001822:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001826:	480b      	ldr	r0, [pc, #44]	; (8001854 <Camera_Configuration+0xd8>)
 8001828:	f005 fe21 	bl	800746e <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &value, 2, 1000);
 800182c:	1d39      	adds	r1, r7, #4
 800182e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001832:	2202      	movs	r2, #2
 8001834:	4808      	ldr	r0, [pc, #32]	; (8001858 <Camera_Configuration+0xdc>)
 8001836:	f008 ff87 	bl	800a748 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, SET);
 800183a:	2201      	movs	r2, #1
 800183c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001840:	4804      	ldr	r0, [pc, #16]	; (8001854 <Camera_Configuration+0xd8>)
 8001842:	f005 fe14 	bl	800746e <HAL_GPIO_WritePin>
		break;
 8001846:	e000      	b.n	800184a <Camera_Configuration+0xce>
	default:
		break;
 8001848:	bf00      	nop
	}
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40021800 	.word	0x40021800
 8001858:	200007e0 	.word	0x200007e0

0800185c <UDP_INPUT>:

void UDP_INPUT()
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
	if (udp_data == 'i')
 8001860:	4b13      	ldr	r3, [pc, #76]	; (80018b0 <UDP_INPUT+0x54>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b69      	cmp	r3, #105	; 0x69
 8001866:	d10a      	bne.n	800187e <UDP_INPUT+0x22>
	{
		udp_data = 0;
 8001868:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <UDP_INPUT+0x54>)
 800186a:	2200      	movs	r2, #0
 800186c:	701a      	strb	r2, [r3, #0]
		udpIntput = 1;
 800186e:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <UDP_INPUT+0x58>)
 8001870:	2201      	movs	r2, #1
 8001872:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS((uint8_t*) "INPUT MODE Activated\r\n", 22);
 8001874:	2116      	movs	r1, #22
 8001876:	4810      	ldr	r0, [pc, #64]	; (80018b8 <UDP_INPUT+0x5c>)
 8001878:	f013 f910 	bl	8014a9c <CDC_Transmit_FS>
 800187c:	e009      	b.n	8001892 <UDP_INPUT+0x36>
	}
	else if (udp_data == 's')
 800187e:	4b0c      	ldr	r3, [pc, #48]	; (80018b0 <UDP_INPUT+0x54>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b73      	cmp	r3, #115	; 0x73
 8001884:	d105      	bne.n	8001892 <UDP_INPUT+0x36>
	{
		udp_data = 0;
 8001886:	4b0a      	ldr	r3, [pc, #40]	; (80018b0 <UDP_INPUT+0x54>)
 8001888:	2200      	movs	r2, #0
 800188a:	701a      	strb	r2, [r3, #0]
		udpIntput = 0;
 800188c:	4b09      	ldr	r3, [pc, #36]	; (80018b4 <UDP_INPUT+0x58>)
 800188e:	2200      	movs	r2, #0
 8001890:	701a      	strb	r2, [r3, #0]
	}
	if (udp_flag)
 8001892:	4b0a      	ldr	r3, [pc, #40]	; (80018bc <UDP_INPUT+0x60>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d008      	beq.n	80018ac <UDP_INPUT+0x50>
	{
		encoderTargetCount = atoi(&udp_data);
 800189a:	4805      	ldr	r0, [pc, #20]	; (80018b0 <UDP_INPUT+0x54>)
 800189c:	f013 fd41 	bl	8015322 <atoi>
 80018a0:	4602      	mov	r2, r0
 80018a2:	4b07      	ldr	r3, [pc, #28]	; (80018c0 <UDP_INPUT+0x64>)
 80018a4:	601a      	str	r2, [r3, #0]
		udp_flag = 0;
 80018a6:	4b05      	ldr	r3, [pc, #20]	; (80018bc <UDP_INPUT+0x60>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	701a      	strb	r2, [r3, #0]
	}
}
 80018ac:	bf00      	nop
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20001122 	.word	0x20001122
 80018b4:	2000047b 	.word	0x2000047b
 80018b8:	080193f8 	.word	0x080193f8
 80018bc:	20001121 	.word	0x20001121
 80018c0:	20000004 	.word	0x20000004

080018c4 <ADC_Print>:
{
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
}

void ADC_Print()
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, adcValue, 4);
 80018ca:	2204      	movs	r2, #4
 80018cc:	491d      	ldr	r1, [pc, #116]	; (8001944 <ADC_Print+0x80>)
 80018ce:	481e      	ldr	r0, [pc, #120]	; (8001948 <ADC_Print+0x84>)
 80018d0:	f001 ff4c 	bl	800376c <HAL_ADC_Start_DMA>
	for (int i = 0; i < 4; i++)
 80018d4:	2300      	movs	r3, #0
 80018d6:	607b      	str	r3, [r7, #4]
 80018d8:	e008      	b.n	80018ec <ADC_Print+0x28>
	{
		HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 1000);
 80018da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018de:	2100      	movs	r1, #0
 80018e0:	481a      	ldr	r0, [pc, #104]	; (800194c <ADC_Print+0x88>)
 80018e2:	f003 fc58 	bl	8005196 <HAL_DMA_PollForTransfer>
	for (int i = 0; i < 4; i++)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	3301      	adds	r3, #1
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2b03      	cmp	r3, #3
 80018f0:	ddf3      	ble.n	80018da <ADC_Print+0x16>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 80018f2:	4815      	ldr	r0, [pc, #84]	; (8001948 <ADC_Print+0x84>)
 80018f4:	f002 f80c 	bl	8003910 <HAL_ADC_Stop_DMA>
	switch (setcdsvalue)
 80018f8:	4b15      	ldr	r3, [pc, #84]	; (8001950 <ADC_Print+0x8c>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	3b01      	subs	r3, #1
 80018fe:	2b03      	cmp	r3, #3
 8001900:	d80a      	bhi.n	8001918 <ADC_Print+0x54>
 8001902:	a201      	add	r2, pc, #4	; (adr r2, 8001908 <ADC_Print+0x44>)
 8001904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001908:	0800192b 	.word	0x0800192b
 800190c:	0800192b 	.word	0x0800192b
 8001910:	0800192b 	.word	0x0800192b
 8001914:	0800192b 	.word	0x0800192b
	case 4:
		break;
		sprintf(buf, "#%04d%04d%04d%04d\r\n", adcValue[0], adcValue[1],
				adcValue[2], adcValue[3]);
	default:
		sprintf(buf, "#%04d%04d\r\n", adcValue[0], adcValue[1]);
 8001918:	4b0a      	ldr	r3, [pc, #40]	; (8001944 <ADC_Print+0x80>)
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	4b09      	ldr	r3, [pc, #36]	; (8001944 <ADC_Print+0x80>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	490c      	ldr	r1, [pc, #48]	; (8001954 <ADC_Print+0x90>)
 8001922:	480d      	ldr	r0, [pc, #52]	; (8001958 <ADC_Print+0x94>)
 8001924:	f014 fa76 	bl	8015e14 <siprintf>
		break;
 8001928:	e000      	b.n	800192c <ADC_Print+0x68>
		break;
 800192a:	bf00      	nop
	}
//sprintf(buf, "ADC = %04d   %04d   %04d   %04d\r\n", adcValue[0],
//	adcValue[1], adcValue[2], adcValue[3]);
	CDC_Transmit_FS(buf, strlen(buf));
 800192c:	480a      	ldr	r0, [pc, #40]	; (8001958 <ADC_Print+0x94>)
 800192e:	f7fe fc4b 	bl	80001c8 <strlen>
 8001932:	4603      	mov	r3, r0
 8001934:	4619      	mov	r1, r3
 8001936:	4808      	ldr	r0, [pc, #32]	; (8001958 <ADC_Print+0x94>)
 8001938:	f013 f8b0 	bl	8014a9c <CDC_Transmit_FS>
}
 800193c:	bf00      	nop
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20001110 	.word	0x20001110
 8001948:	20000924 	.word	0x20000924
 800194c:	200009d0 	.word	0x200009d0
 8001950:	20000921 	.word	0x20000921
 8001954:	08019410 	.word	0x08019410
 8001958:	20000f88 	.word	0x20000f88
 800195c:	00000000 	.word	0x00000000

08001960 <diameter>:

float diameter(float radius)
{
 8001960:	b590      	push	{r4, r7, lr}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
	return (2 * 3.1415 * radius);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f7fe fd99 	bl	80004a0 <__aeabi_f2d>
 800196e:	a308      	add	r3, pc, #32	; (adr r3, 8001990 <diameter+0x30>)
 8001970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001974:	f7fe fdec 	bl	8000550 <__aeabi_dmul>
 8001978:	4603      	mov	r3, r0
 800197a:	460c      	mov	r4, r1
 800197c:	4618      	mov	r0, r3
 800197e:	4621      	mov	r1, r4
 8001980:	f7ff f8de 	bl	8000b40 <__aeabi_d2f>
 8001984:	4603      	mov	r3, r0
}
 8001986:	4618      	mov	r0, r3
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	bd90      	pop	{r4, r7, pc}
 800198e:	bf00      	nop
 8001990:	c083126f 	.word	0xc083126f
 8001994:	401921ca 	.word	0x401921ca

08001998 <rotationForShoot>:

float rotationForShoot(float targetDistance, float wheelDiameter)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
	return (targetDistance / wheelDiameter);
 80019a2:	6839      	ldr	r1, [r7, #0]
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff fadd 	bl	8000f64 <__aeabi_fdiv>
 80019aa:	4603      	mov	r3, r0
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <targetPulseCount>:

int targetPulseCount(float rotationCount, int encoderPulseCnt)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
			/ DIVISOR));
 80019be:	6838      	ldr	r0, [r7, #0]
 80019c0:	f7ff f9c8 	bl	8000d54 <__aeabi_i2f>
 80019c4:	4603      	mov	r3, r0
 80019c6:	6879      	ldr	r1, [r7, #4]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff fa17 	bl	8000dfc <__aeabi_fmul>
 80019ce:	4603      	mov	r3, r0
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff fb63 	bl	800109c <__aeabi_f2iz>
 80019d6:	4603      	mov	r3, r0
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <SaveWheelParam>:

void SaveWheelParam(WheelParam *wP)
{
 80019e0:	b5b0      	push	{r4, r5, r7, lr}
 80019e2:	b08a      	sub	sp, #40	; 0x28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef FlashStatus = HAL_OK;
 80019e8:	2300      	movs	r3, #0
 80019ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	HAL_FLASH_Unlock();
 80019ee:	f005 f905 	bl	8006bfc <HAL_FLASH_Unlock>
	{
		FLASH_EraseInitTypeDef fler;
		uint32_t perr;
		fler.TypeErase = FLASH_TYPEERASE_SECTORS;
 80019f2:	2300      	movs	r3, #0
 80019f4:	613b      	str	r3, [r7, #16]
		fler.Banks = FLASH_BANK_1;
 80019f6:	2301      	movs	r3, #1
 80019f8:	617b      	str	r3, [r7, #20]
		fler.Sector = FLASH_SECTOR_11;
 80019fa:	230b      	movs	r3, #11
 80019fc:	61bb      	str	r3, [r7, #24]
		fler.NbSectors = 1;
 80019fe:	2301      	movs	r3, #1
 8001a00:	61fb      	str	r3, [r7, #28]

		HAL_FLASHEx_Erase(&fler, &perr);
 8001a02:	f107 020c 	add.w	r2, r7, #12
 8001a06:	f107 0310 	add.w	r3, r7, #16
 8001a0a:	4611      	mov	r1, r2
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f005 fa51 	bl	8006eb4 <HAL_FLASHEx_Erase>
		register uint32_t *_targetAddr = (uint32_t*) (wP);
 8001a12:	687d      	ldr	r5, [r7, #4]
		for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 8001a14:	2300      	movs	r3, #0
 8001a16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a1a:	e01d      	b.n	8001a58 <SaveWheelParam+0x78>
				sizeof(uint32_t))
		{
			//FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
			//BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);

			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 8001a1c:	bf00      	nop
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]) != HAL_OK)
 8001a1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a22:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8001a26:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 8001a2a:	4619      	mov	r1, r3
			BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]) != HAL_OK)
 8001a2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a30:	089b      	lsrs	r3, r3, #2
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	442b      	add	r3, r5
 8001a38:	681b      	ldr	r3, [r3, #0]
			while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 8001a3a:	f04f 0400 	mov.w	r4, #0
 8001a3e:	461a      	mov	r2, r3
 8001a40:	4623      	mov	r3, r4
 8001a42:	2002      	movs	r0, #2
 8001a44:	f005 f886 	bl	8006b54 <HAL_FLASH_Program>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1e7      	bne.n	8001a1e <SaveWheelParam+0x3e>
		for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 8001a4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a52:	3304      	adds	r3, #4
 8001a54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a5c:	2b1a      	cmp	r3, #26
 8001a5e:	d9dd      	bls.n	8001a1c <SaveWheelParam+0x3c>
				;

		}
	}
	HAL_FLASH_Lock();
 8001a60:	f005 f8ee 	bl	8006c40 <HAL_FLASH_Lock>
}
 8001a64:	bf00      	nop
 8001a66:	3728      	adds	r7, #40	; 0x28
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bdb0      	pop	{r4, r5, r7, pc}

08001a6c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a6e:	b095      	sub	sp, #84	; 0x54
 8001a70:	af0c      	add	r7, sp, #48	; 0x30
	/* USER CODE BEGIN 1 */
//char buf[150];
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 8001a72:	4bb9      	ldr	r3, [pc, #740]	; (8001d58 <main+0x2ec>)
 8001a74:	f107 040c 	add.w	r4, r7, #12
 8001a78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a7a:	c407      	stmia	r4!, {r0, r1, r2}
 8001a7c:	7023      	strb	r3, [r4, #0]

	stb0 = 0;
 8001a7e:	4bb7      	ldr	r3, [pc, #732]	; (8001d5c <main+0x2f0>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	801a      	strh	r2, [r3, #0]
	stb1 = 0;
 8001a84:	4bb6      	ldr	r3, [pc, #728]	; (8001d60 <main+0x2f4>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	801a      	strh	r2, [r3, #0]
	stb2 = 0;
 8001a8a:	4bb6      	ldr	r3, [pc, #728]	; (8001d64 <main+0x2f8>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	801a      	strh	r2, [r3, #0]
	stb3 = 0;
 8001a90:	4bb5      	ldr	r3, [pc, #724]	; (8001d68 <main+0x2fc>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	801a      	strh	r2, [r3, #0]
	stb_all = 0;
 8001a96:	4bb5      	ldr	r3, [pc, #724]	; (8001d6c <main+0x300>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	801a      	strh	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001a9c:	f001 fc52 	bl	8003344 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001aa0:	f000 f9be 	bl	8001e20 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001aa4:	f000 fc8a 	bl	80023bc <MX_GPIO_Init>
	MX_DMA_Init();
 8001aa8:	f000 fc2a 	bl	8002300 <MX_DMA_Init>
	MX_USART3_UART_Init();
 8001aac:	f000 fbfe 	bl	80022ac <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 8001ab0:	f012 fc9e 	bl	80143f0 <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 8001ab4:	f000 fb38 	bl	8002128 <MX_TIM3_Init>
	MX_ADC1_Init();
 8001ab8:	f000 f9fa 	bl	8001eb0 <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 8001abc:	f000 fade 	bl	800207c <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 8001ac0:	f000 fb72 	bl	80021a8 <MX_TIM8_Init>
	MX_FATFS_Init();
 8001ac4:	f00b ffe6 	bl	800da94 <MX_FATFS_Init>
	MX_LWIP_Init();
 8001ac8:	f00c f8ba 	bl	800dc40 <MX_LWIP_Init>
	MX_SPI2_Init();
 8001acc:	f000 faf6 	bl	80020bc <MX_SPI2_Init>
	MX_CAN1_Init();
 8001ad0:	f000 fa68 	bl	8001fa4 <MX_CAN1_Init>
	MX_USART2_UART_Init();
 8001ad4:	f000 fbc0 	bl	8002258 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 8001ad8:	48a5      	ldr	r0, [pc, #660]	; (8001d70 <main+0x304>)
 8001ada:	f7ff fd51 	bl	8001580 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1); // DMI TIMER
 8001ade:	2100      	movs	r1, #0
 8001ae0:	48a4      	ldr	r0, [pc, #656]	; (8001d74 <main+0x308>)
 8001ae2:	f009 f99c 	bl	800ae1e <HAL_TIM_Encoder_Start>
	udp_echoserver_init(); // UDP
 8001ae6:	f001 fbad 	bl	8003244 <udp_echoserver_init>

	HAL_CAN_Start(&hcan1); // CANBUS
 8001aea:	48a3      	ldr	r0, [pc, #652]	; (8001d78 <main+0x30c>)
 8001aec:	f002 fc08 	bl	8004300 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001af0:	2102      	movs	r1, #2
 8001af2:	48a1      	ldr	r0, [pc, #644]	; (8001d78 <main+0x30c>)
 8001af4:	f002 fe67 	bl	80047c6 <HAL_CAN_ActivateNotification>
	for (int i = 0; i < 4; i += 1)
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]
 8001afc:	e013      	b.n	8001b26 <main+0xba>
	{
		Camera_Configuration(i, wP.cv[i]);
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	f107 0120 	add.w	r1, r7, #32
 8001b0a:	440b      	add	r3, r1
 8001b0c:	f833 3c0f 	ldrh.w	r3, [r3, #-15]
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	4619      	mov	r1, r3
 8001b14:	4610      	mov	r0, r2
 8001b16:	f7ff fe31 	bl	800177c <Camera_Configuration>
		HAL_Delay(10);
 8001b1a:	200a      	movs	r0, #10
 8001b1c:	f001 fc80 	bl	8003420 <HAL_Delay>
	for (int i = 0; i < 4; i += 1)
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	3301      	adds	r3, #1
 8001b24:	61fb      	str	r3, [r7, #28]
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	2b03      	cmp	r3, #3
 8001b2a:	dde8      	ble.n	8001afe <main+0x92>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	UFlag = 0;
 8001b2c:	4b93      	ldr	r3, [pc, #588]	; (8001d7c <main+0x310>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 8001b32:	4b93      	ldr	r3, [pc, #588]	; (8001d80 <main+0x314>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	701a      	strb	r2, [r3, #0]
	encoderTargetCount = targetPulseCount(
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff ff10 	bl	8001960 <diameter>
 8001b40:	4603      	mov	r3, r0
 8001b42:	4619      	mov	r1, r3
 8001b44:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001b48:	f7ff ff26 	bl	8001998 <rotationForShoot>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7ff ff2e 	bl	80019b4 <targetPulseCount>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	4b8a      	ldr	r3, [pc, #552]	; (8001d84 <main+0x318>)
 8001b5c:	601a      	str	r2, [r3, #0]
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		// WebMMS S Version
		MX_LWIP_Process();
 8001b5e:	f00c f9a1 	bl	800dea4 <MX_LWIP_Process>
		UDP_INPUT();
 8001b62:	f7ff fe7b 	bl	800185c <UDP_INPUT>
		//Camera_Configuration(cameraSelect, cameraValue);
		switch (UFlag)
 8001b66:	4b85      	ldr	r3, [pc, #532]	; (8001d7c <main+0x310>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	2b08      	cmp	r3, #8
 8001b6e:	f200 8125 	bhi.w	8001dbc <main+0x350>
 8001b72:	a201      	add	r2, pc, #4	; (adr r2, 8001b78 <main+0x10c>)
 8001b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b78:	08001b9d 	.word	0x08001b9d
 8001b7c:	08001c23 	.word	0x08001c23
 8001b80:	08001dbd 	.word	0x08001dbd
 8001b84:	08001dbd 	.word	0x08001dbd
 8001b88:	08001c7f 	.word	0x08001c7f
 8001b8c:	08001cab 	.word	0x08001cab
 8001b90:	08001cfd 	.word	0x08001cfd
 8001b94:	08001d17 	.word	0x08001d17
 8001b98:	08001d37 	.word	0x08001d37
					"Trigger Distance= %0.2f\r\n"
					"Target pulse count= %d\r\n\r\n"
					"Chip 0 ~ 3 Value= %d %d %d %d\r\n\r\n"
					"USB Select= %d.0 (default : 2.0)\r\n"
					"Auto triggering= %s\r\n", ENCODER_PULSE_COUNT,
					wP.wheelRadius, TARGET_DISTANCE, encoderTargetCount,
 8001b9c:	68fb      	ldr	r3, [r7, #12]
			sprintf(UTxbuf, "EncoderPulseCnt= %lu\r\n"
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe fc7e 	bl	80004a0 <__aeabi_f2d>
 8001ba4:	460a      	mov	r2, r1
 8001ba6:	4601      	mov	r1, r0
 8001ba8:	4b76      	ldr	r3, [pc, #472]	; (8001d84 <main+0x318>)
 8001baa:	681b      	ldr	r3, [r3, #0]
					wP.cv[0], wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 8001bac:	f8b7 0011 	ldrh.w	r0, [r7, #17]
 8001bb0:	b280      	uxth	r0, r0
			sprintf(UTxbuf, "EncoderPulseCnt= %lu\r\n"
 8001bb2:	4605      	mov	r5, r0
					wP.cv[0], wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 8001bb4:	f8b7 0013 	ldrh.w	r0, [r7, #19]
 8001bb8:	b280      	uxth	r0, r0
			sprintf(UTxbuf, "EncoderPulseCnt= %lu\r\n"
 8001bba:	4606      	mov	r6, r0
					wP.cv[0], wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 8001bbc:	f8b7 0015 	ldrh.w	r0, [r7, #21]
 8001bc0:	b280      	uxth	r0, r0
			sprintf(UTxbuf, "EncoderPulseCnt= %lu\r\n"
 8001bc2:	6078      	str	r0, [r7, #4]
					wP.cv[0], wP.cv[1], wP.cv[2], wP.cv[3], usbselect,
 8001bc4:	f8b7 0017 	ldrh.w	r0, [r7, #23]
 8001bc8:	b280      	uxth	r0, r0
			sprintf(UTxbuf, "EncoderPulseCnt= %lu\r\n"
 8001bca:	6038      	str	r0, [r7, #0]
 8001bcc:	486e      	ldr	r0, [pc, #440]	; (8001d88 <main+0x31c>)
 8001bce:	6800      	ldr	r0, [r0, #0]
					(bFlag == true) ?
 8001bd0:	4c6b      	ldr	r4, [pc, #428]	; (8001d80 <main+0x314>)
 8001bd2:	7824      	ldrb	r4, [r4, #0]
			sprintf(UTxbuf, "EncoderPulseCnt= %lu\r\n"
 8001bd4:	2c00      	cmp	r4, #0
 8001bd6:	d001      	beq.n	8001bdc <main+0x170>
 8001bd8:	4c6c      	ldr	r4, [pc, #432]	; (8001d8c <main+0x320>)
 8001bda:	e000      	b.n	8001bde <main+0x172>
 8001bdc:	4c6c      	ldr	r4, [pc, #432]	; (8001d90 <main+0x324>)
 8001bde:	940a      	str	r4, [sp, #40]	; 0x28
 8001be0:	9009      	str	r0, [sp, #36]	; 0x24
 8001be2:	6838      	ldr	r0, [r7, #0]
 8001be4:	9008      	str	r0, [sp, #32]
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	9007      	str	r0, [sp, #28]
 8001bea:	9606      	str	r6, [sp, #24]
 8001bec:	9505      	str	r5, [sp, #20]
 8001bee:	9304      	str	r3, [sp, #16]
 8001bf0:	f04f 0300 	mov.w	r3, #0
 8001bf4:	4c67      	ldr	r4, [pc, #412]	; (8001d94 <main+0x328>)
 8001bf6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8001bfa:	e9cd 1200 	strd	r1, r2, [sp]
 8001bfe:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001c02:	4965      	ldr	r1, [pc, #404]	; (8001d98 <main+0x32c>)
 8001c04:	4865      	ldr	r0, [pc, #404]	; (8001d9c <main+0x330>)
 8001c06:	f014 f905 	bl	8015e14 <siprintf>
							("Started\r\n\r\n") : ("Disabled\r\n\r\n"));
			CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 8001c0a:	4864      	ldr	r0, [pc, #400]	; (8001d9c <main+0x330>)
 8001c0c:	f7fe fadc 	bl	80001c8 <strlen>
 8001c10:	4603      	mov	r3, r0
 8001c12:	4619      	mov	r1, r3
 8001c14:	4861      	ldr	r0, [pc, #388]	; (8001d9c <main+0x330>)
 8001c16:	f012 ff41 	bl	8014a9c <CDC_Transmit_FS>
			UFlag = 0;
 8001c1a:	4b58      	ldr	r3, [pc, #352]	; (8001d7c <main+0x310>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	701a      	strb	r2, [r3, #0]
			break;
 8001c20:	e0cf      	b.n	8001dc2 <main+0x356>
		case 2:	//set wheel param
			CDC_Transmit_FS("Input wheel radius.. > ", 23);
 8001c22:	2117      	movs	r1, #23
 8001c24:	485e      	ldr	r0, [pc, #376]	; (8001da0 <main+0x334>)
 8001c26:	f012 ff39 	bl	8014a9c <CDC_Transmit_FS>
			while (!EnterFlag)
 8001c2a:	bf00      	nop
 8001c2c:	4b5d      	ldr	r3, [pc, #372]	; (8001da4 <main+0x338>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d0fb      	beq.n	8001c2c <main+0x1c0>
				;
			EnterFlag = 0;
 8001c34:	4b5b      	ldr	r3, [pc, #364]	; (8001da4 <main+0x338>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	701a      	strb	r2, [r3, #0]
			wP.wheelRadius = atof(URxbuf);
 8001c3a:	485b      	ldr	r0, [pc, #364]	; (8001da8 <main+0x33c>)
 8001c3c:	f013 fb6e 	bl	801531c <atof>
 8001c40:	4603      	mov	r3, r0
 8001c42:	460c      	mov	r4, r1
 8001c44:	4618      	mov	r0, r3
 8001c46:	4621      	mov	r1, r4
 8001c48:	f7fe ff7a 	bl	8000b40 <__aeabi_d2f>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	60fb      	str	r3, [r7, #12]
			encoderTargetCount = targetPulseCount(
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff fe84 	bl	8001960 <diameter>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001c60:	f7ff fe9a 	bl	8001998 <rotationForShoot>
 8001c64:	4603      	mov	r3, r0
 8001c66:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff fea2 	bl	80019b4 <targetPulseCount>
 8001c70:	4602      	mov	r2, r0
 8001c72:	4b44      	ldr	r3, [pc, #272]	; (8001d84 <main+0x318>)
 8001c74:	601a      	str	r2, [r3, #0]
					rotationForShoot(TARGET_DISTANCE, diameter(wP.wheelRadius)),
					ENCODER_PULSE_COUNT);
			UFlag = 0;
 8001c76:	4b41      	ldr	r3, [pc, #260]	; (8001d7c <main+0x310>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	701a      	strb	r2, [r3, #0]
			break;
 8001c7c:	e0a1      	b.n	8001dc2 <main+0x356>
			 diameter(wP.wheelRadius)), wP.encoderPulseCount);
			 UFlag = 0;
			 break;
			 */
		case 5:
			CDC_Transmit_FS("Camera Configuration Select > ", 30);
 8001c7e:	211e      	movs	r1, #30
 8001c80:	484a      	ldr	r0, [pc, #296]	; (8001dac <main+0x340>)
 8001c82:	f012 ff0b 	bl	8014a9c <CDC_Transmit_FS>
			while (!EnterFlag)
 8001c86:	bf00      	nop
 8001c88:	4b46      	ldr	r3, [pc, #280]	; (8001da4 <main+0x338>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d0fb      	beq.n	8001c88 <main+0x21c>
				;
			wP.cs = atoi(URxbuf);
 8001c90:	4845      	ldr	r0, [pc, #276]	; (8001da8 <main+0x33c>)
 8001c92:	f013 fb46 	bl	8015322 <atoi>
 8001c96:	4603      	mov	r3, r0
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	743b      	strb	r3, [r7, #16]
			EnterFlag = 0;
 8001c9c:	4b41      	ldr	r3, [pc, #260]	; (8001da4 <main+0x338>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	701a      	strb	r2, [r3, #0]
			UFlag = 0;
 8001ca2:	4b36      	ldr	r3, [pc, #216]	; (8001d7c <main+0x310>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	701a      	strb	r2, [r3, #0]
			break;
 8001ca8:	e08b      	b.n	8001dc2 <main+0x356>
		case 6:
			CDC_Transmit_FS("Camera Configuration Select > ", 30);
 8001caa:	211e      	movs	r1, #30
 8001cac:	483f      	ldr	r0, [pc, #252]	; (8001dac <main+0x340>)
 8001cae:	f012 fef5 	bl	8014a9c <CDC_Transmit_FS>
			while (!EnterFlag)
 8001cb2:	bf00      	nop
 8001cb4:	4b3b      	ldr	r3, [pc, #236]	; (8001da4 <main+0x338>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d0fb      	beq.n	8001cb4 <main+0x248>
				;
			wP.cv[wP.cs] = atoi(URxbuf);
 8001cbc:	483a      	ldr	r0, [pc, #232]	; (8001da8 <main+0x33c>)
 8001cbe:	f013 fb30 	bl	8015322 <atoi>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	7c3b      	ldrb	r3, [r7, #16]
 8001cc6:	b292      	uxth	r2, r2
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	f107 0120 	add.w	r1, r7, #32
 8001cce:	440b      	add	r3, r1
 8001cd0:	f823 2c0f 	strh.w	r2, [r3, #-15]
			Camera_Configuration(wP.cs, wP.cv[wP.cs]);
 8001cd4:	7c3a      	ldrb	r2, [r7, #16]
 8001cd6:	7c3b      	ldrb	r3, [r7, #16]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	f107 0120 	add.w	r1, r7, #32
 8001cde:	440b      	add	r3, r1
 8001ce0:	f833 3c0f 	ldrh.w	r3, [r3, #-15]
 8001ce4:	b29b      	uxth	r3, r3
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4610      	mov	r0, r2
 8001cea:	f7ff fd47 	bl	800177c <Camera_Configuration>
			EnterFlag = 0;
 8001cee:	4b2d      	ldr	r3, [pc, #180]	; (8001da4 <main+0x338>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	701a      	strb	r2, [r3, #0]
			UFlag = 0;
 8001cf4:	4b21      	ldr	r3, [pc, #132]	; (8001d7c <main+0x310>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	701a      	strb	r2, [r3, #0]
			break;
 8001cfa:	e062      	b.n	8001dc2 <main+0x356>
		case 7:
			CDC_Transmit_FS("Saving current param...\r\n", 25);
 8001cfc:	2119      	movs	r1, #25
 8001cfe:	482c      	ldr	r0, [pc, #176]	; (8001db0 <main+0x344>)
 8001d00:	f012 fecc 	bl	8014a9c <CDC_Transmit_FS>
			SaveWheelParam(&wP);
 8001d04:	f107 030c 	add.w	r3, r7, #12
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff fe69 	bl	80019e0 <SaveWheelParam>
			UFlag = 0;
 8001d0e:	4b1b      	ldr	r3, [pc, #108]	; (8001d7c <main+0x310>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	701a      	strb	r2, [r3, #0]
			break;
 8001d14:	e055      	b.n	8001dc2 <main+0x356>
		case 8:
			CDC_Transmit_FS("USB Select 2.0\r\n", 14);
 8001d16:	210e      	movs	r1, #14
 8001d18:	4826      	ldr	r0, [pc, #152]	; (8001db4 <main+0x348>)
 8001d1a:	f012 febf 	bl	8014a9c <CDC_Transmit_FS>
			usbselect = 2;
 8001d1e:	4b1a      	ldr	r3, [pc, #104]	; (8001d88 <main+0x31c>)
 8001d20:	2202      	movs	r2, #2
 8001d22:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect); // CAN_Transmit(atoi(URxbuf));
 8001d24:	4b18      	ldr	r3, [pc, #96]	; (8001d88 <main+0x31c>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff fcd5 	bl	80016d8 <CAN_Transmit>
			UFlag = 0;
 8001d2e:	4b13      	ldr	r3, [pc, #76]	; (8001d7c <main+0x310>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	701a      	strb	r2, [r3, #0]
			break;
 8001d34:	e045      	b.n	8001dc2 <main+0x356>
		case 9:
			CDC_Transmit_FS("USB Select 3.0\r\n", 14);
 8001d36:	210e      	movs	r1, #14
 8001d38:	481f      	ldr	r0, [pc, #124]	; (8001db8 <main+0x34c>)
 8001d3a:	f012 feaf 	bl	8014a9c <CDC_Transmit_FS>

			usbselect = 3;
 8001d3e:	4b12      	ldr	r3, [pc, #72]	; (8001d88 <main+0x31c>)
 8001d40:	2203      	movs	r2, #3
 8001d42:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect); // CAN_Transmit(atoi(URxbuf));
 8001d44:	4b10      	ldr	r3, [pc, #64]	; (8001d88 <main+0x31c>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff fcc5 	bl	80016d8 <CAN_Transmit>
			UFlag = 0;
 8001d4e:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <main+0x310>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	701a      	strb	r2, [r3, #0]
			break;
 8001d54:	e035      	b.n	8001dc2 <main+0x356>
 8001d56:	bf00      	nop
 8001d58:	080e0000 	.word	0x080e0000
 8001d5c:	20000d54 	.word	0x20000d54
 8001d60:	20000922 	.word	0x20000922
 8001d64:	20000878 	.word	0x20000878
 8001d68:	20000f86 	.word	0x20000f86
 8001d6c:	20000ccc 	.word	0x20000ccc
 8001d70:	40000400 	.word	0x40000400
 8001d74:	20000838 	.word	0x20000838
 8001d78:	20001054 	.word	0x20001054
 8001d7c:	20000479 	.word	0x20000479
 8001d80:	20000478 	.word	0x20000478
 8001d84:	20000004 	.word	0x20000004
 8001d88:	20000000 	.word	0x20000000
 8001d8c:	0801941c 	.word	0x0801941c
 8001d90:	08019428 	.word	0x08019428
 8001d94:	3ff00000 	.word	0x3ff00000
 8001d98:	08019438 	.word	0x08019438
 8001d9c:	200005cc 	.word	0x200005cc
 8001da0:	080194f0 	.word	0x080194f0
 8001da4:	2000047a 	.word	0x2000047a
 8001da8:	200079dc 	.word	0x200079dc
 8001dac:	08019508 	.word	0x08019508
 8001db0:	08019528 	.word	0x08019528
 8001db4:	08019544 	.word	0x08019544
 8001db8:	08019558 	.word	0x08019558
			 UFlag = 0;
			 break;
			 */

		default:
			UFlag = 0;
 8001dbc:	4b13      	ldr	r3, [pc, #76]	; (8001e0c <main+0x3a0>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	701a      	strb	r2, [r3, #0]
		}
		if (bFlag == 1)
 8001dc2:	4b13      	ldr	r3, [pc, #76]	; (8001e10 <main+0x3a4>)
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	f43f aec9 	beq.w	8001b5e <main+0xf2>
		{
			A_PLS_CNT = TIM8->CNT;
 8001dcc:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <main+0x3a8>)
 8001dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd0:	b21a      	sxth	r2, r3
 8001dd2:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <main+0x3ac>)
 8001dd4:	801a      	strh	r2, [r3, #0]

			if (A_PLS_CNT >= encoderTargetCount)
 8001dd6:	4b10      	ldr	r3, [pc, #64]	; (8001e18 <main+0x3ac>)
 8001dd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4b0f      	ldr	r3, [pc, #60]	; (8001e1c <main+0x3b0>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	db05      	blt.n	8001df2 <main+0x386>
			{
				TIM8->CNT = 0;
 8001de6:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <main+0x3a8>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	625a      	str	r2, [r3, #36]	; 0x24
				//DSLR_Action(); // Driver Control
				ADC_Print();
 8001dec:	f7ff fd6a 	bl	80018c4 <ADC_Print>
 8001df0:	e6b5      	b.n	8001b5e <main+0xf2>
				//FLIR_Action();
			}
			else if (A_PLS_CNT <= 0)	//else if (flag == 1)
 8001df2:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <main+0x3ac>)
 8001df4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	f73f aeb0 	bgt.w	8001b5e <main+0xf2>
			{
				A_PLS_CNT = 0;
 8001dfe:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <main+0x3ac>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	801a      	strh	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 8001e04:	4b03      	ldr	r3, [pc, #12]	; (8001e14 <main+0x3a8>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	625a      	str	r2, [r3, #36]	; 0x24
		MX_LWIP_Process();
 8001e0a:	e6a8      	b.n	8001b5e <main+0xf2>
 8001e0c:	20000479 	.word	0x20000479
 8001e10:	20000478 	.word	0x20000478
 8001e14:	40010400 	.word	0x40010400
 8001e18:	20000474 	.word	0x20000474
 8001e1c:	20000004 	.word	0x20000004

08001e20 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b092      	sub	sp, #72	; 0x48
 8001e24:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001e26:	f107 0318 	add.w	r3, r7, #24
 8001e2a:	2230      	movs	r2, #48	; 0x30
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f013 faca 	bl	80153c8 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001e34:	1d3b      	adds	r3, r7, #4
 8001e36:	2200      	movs	r2, #0
 8001e38:	601a      	str	r2, [r3, #0]
 8001e3a:	605a      	str	r2, [r3, #4]
 8001e3c:	609a      	str	r2, [r3, #8]
 8001e3e:	60da      	str	r2, [r3, #12]
 8001e40:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e42:	2302      	movs	r3, #2
 8001e44:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e46:	2301      	movs	r3, #1
 8001e48:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e4a:	2310      	movs	r3, #16
 8001e4c:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e52:	2300      	movs	r3, #0
 8001e54:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLM = 13;
 8001e56:	230d      	movs	r3, #13
 8001e58:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 8001e5a:	23c3      	movs	r3, #195	; 0xc3
 8001e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 8001e62:	2305      	movs	r3, #5
 8001e64:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e66:	f107 0318 	add.w	r3, r7, #24
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f006 fca4 	bl	80087b8 <HAL_RCC_OscConfig>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <SystemClock_Config+0x5a>
	{
		Error_Handler();
 8001e76:	f000 fbb3 	bl	80025e0 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001e7a:	230f      	movs	r3, #15
 8001e7c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e82:	2300      	movs	r3, #0
 8001e84:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e86:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e8a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e90:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e92:	1d3b      	adds	r3, r7, #4
 8001e94:	2103      	movs	r1, #3
 8001e96:	4618      	mov	r0, r3
 8001e98:	f006 fef8 	bl	8008c8c <HAL_RCC_ClockConfig>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <SystemClock_Config+0x86>
	{
		Error_Handler();
 8001ea2:	f000 fb9d 	bl	80025e0 <Error_Handler>
	}
}
 8001ea6:	bf00      	nop
 8001ea8:	3748      	adds	r7, #72	; 0x48
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 8001eb6:	463b      	mov	r3, r7
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001ec2:	4b35      	ldr	r3, [pc, #212]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001ec4:	4a35      	ldr	r2, [pc, #212]	; (8001f9c <MX_ADC1_Init+0xec>)
 8001ec6:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ec8:	4b33      	ldr	r3, [pc, #204]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8001ece:	4b32      	ldr	r3, [pc, #200]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001ed0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ed4:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8001ed6:	4b30      	ldr	r3, [pc, #192]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001ed8:	2201      	movs	r2, #1
 8001eda:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001edc:	4b2e      	ldr	r3, [pc, #184]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ee2:	4b2d      	ldr	r3, [pc, #180]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	621a      	str	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ee8:	4b2b      	ldr	r3, [pc, #172]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001eee:	4b2a      	ldr	r3, [pc, #168]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001ef0:	4a2b      	ldr	r2, [pc, #172]	; (8001fa0 <MX_ADC1_Init+0xf0>)
 8001ef2:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ef4:	4b28      	ldr	r3, [pc, #160]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 8001efa:	4b27      	ldr	r3, [pc, #156]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001efc:	2204      	movs	r2, #4
 8001efe:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f00:	4b25      	ldr	r3, [pc, #148]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f06:	4b24      	ldr	r3, [pc, #144]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001f08:	2201      	movs	r2, #1
 8001f0a:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f0c:	4822      	ldr	r0, [pc, #136]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001f0e:	f001 faa9 	bl	8003464 <HAL_ADC_Init>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_ADC1_Init+0x6c>
	{
		Error_Handler();
 8001f18:	f000 fb62 	bl	80025e0 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8001f1c:	2303      	movs	r3, #3
 8001f1e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001f20:	2301      	movs	r3, #1
 8001f22:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001f24:	2300      	movs	r3, #0
 8001f26:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f28:	463b      	mov	r3, r7
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	481a      	ldr	r0, [pc, #104]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001f2e:	f001 fd5d 	bl	80039ec <HAL_ADC_ConfigChannel>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <MX_ADC1_Init+0x8c>
	{
		Error_Handler();
 8001f38:	f000 fb52 	bl	80025e0 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8001f3c:	2304      	movs	r3, #4
 8001f3e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001f40:	2302      	movs	r3, #2
 8001f42:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f44:	463b      	mov	r3, r7
 8001f46:	4619      	mov	r1, r3
 8001f48:	4813      	ldr	r0, [pc, #76]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001f4a:	f001 fd4f 	bl	80039ec <HAL_ADC_ConfigChannel>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <MX_ADC1_Init+0xa8>
	{
		Error_Handler();
 8001f54:	f000 fb44 	bl	80025e0 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8001f58:	2305      	movs	r3, #5
 8001f5a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f60:	463b      	mov	r3, r7
 8001f62:	4619      	mov	r1, r3
 8001f64:	480c      	ldr	r0, [pc, #48]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001f66:	f001 fd41 	bl	80039ec <HAL_ADC_ConfigChannel>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <MX_ADC1_Init+0xc4>
	{
		Error_Handler();
 8001f70:	f000 fb36 	bl	80025e0 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8001f74:	2306      	movs	r3, #6
 8001f76:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 8001f78:	2304      	movs	r3, #4
 8001f7a:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f7c:	463b      	mov	r3, r7
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4805      	ldr	r0, [pc, #20]	; (8001f98 <MX_ADC1_Init+0xe8>)
 8001f82:	f001 fd33 	bl	80039ec <HAL_ADC_ConfigChannel>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_ADC1_Init+0xe0>
	{
		Error_Handler();
 8001f8c:	f000 fb28 	bl	80025e0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001f90:	bf00      	nop
 8001f92:	3710      	adds	r7, #16
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20000924 	.word	0x20000924
 8001f9c:	40012000 	.word	0x40012000
 8001fa0:	0f000001 	.word	0x0f000001

08001fa4 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08a      	sub	sp, #40	; 0x28
 8001fa8:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 8001faa:	4b31      	ldr	r3, [pc, #196]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001fac:	4a31      	ldr	r2, [pc, #196]	; (8002074 <MX_CAN1_Init+0xd0>)
 8001fae:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 2;
 8001fb0:	4b2f      	ldr	r3, [pc, #188]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001fb6:	4b2e      	ldr	r3, [pc, #184]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001fbc:	4b2c      	ldr	r3, [pc, #176]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8001fc2:	4b2b      	ldr	r3, [pc, #172]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001fc4:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8001fc8:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001fca:	4b29      	ldr	r3, [pc, #164]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001fcc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001fd0:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8001fd2:	4b27      	ldr	r3, [pc, #156]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8001fd8:	4b25      	ldr	r3, [pc, #148]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8001fde:	4b24      	ldr	r3, [pc, #144]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8001fe4:	4b22      	ldr	r3, [pc, #136]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001fea:	4b21      	ldr	r3, [pc, #132]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8001ff0:	4b1f      	ldr	r3, [pc, #124]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001ff6:	481e      	ldr	r0, [pc, #120]	; (8002070 <MX_CAN1_Init+0xcc>)
 8001ff8:	f001 ffa7 	bl	8003f4a <HAL_CAN_Init>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_CAN1_Init+0x62>
	{
		Error_Handler();
 8002002:	f000 faed 	bl	80025e0 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	sFilterConfig.FilterBank = 0;
 8002006:	2300      	movs	r3, #0
 8002008:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800200a:	2300      	movs	r3, #0
 800200c:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800200e:	2301      	movs	r3, #1
 8002010:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000 << 5;
 8002012:	2300      	movs	r3, #0
 8002014:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8002016:	2300      	movs	r3, #0
 8002018:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000 << 5;
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 800201e:	2300      	movs	r3, #0
 8002020:	60fb      	str	r3, [r7, #12]
	//sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterFIFOAssignment = 0;
 8002022:	2300      	movs	r3, #0
 8002024:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8002026:	2301      	movs	r3, #1
 8002028:	623b      	str	r3, [r7, #32]
	//sFilterConfig.SlaveStartFilterBank = 14;
	sFilterConfig.SlaveStartFilterBank = 0;
 800202a:	2300      	movs	r3, #0
 800202c:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 800202e:	463b      	mov	r3, r7
 8002030:	4619      	mov	r1, r3
 8002032:	480f      	ldr	r0, [pc, #60]	; (8002070 <MX_CAN1_Init+0xcc>)
 8002034:	f002 f884 	bl	8004140 <HAL_CAN_ConfigFilter>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_CAN1_Init+0x9e>
	{
		/* Filter configuration Error */
		Error_Handler();
 800203e:	f000 facf 	bl	80025e0 <Error_Handler>
	}

	/*##-5- Configure Transmission process #####################################*/
	TxHeader.StdId = 0x01;
 8002042:	4b0d      	ldr	r3, [pc, #52]	; (8002078 <MX_CAN1_Init+0xd4>)
 8002044:	2201      	movs	r2, #1
 8002046:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x01;
 8002048:	4b0b      	ldr	r3, [pc, #44]	; (8002078 <MX_CAN1_Init+0xd4>)
 800204a:	2201      	movs	r2, #1
 800204c:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 800204e:	4b0a      	ldr	r3, [pc, #40]	; (8002078 <MX_CAN1_Init+0xd4>)
 8002050:	2200      	movs	r2, #0
 8002052:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8002054:	4b08      	ldr	r3, [pc, #32]	; (8002078 <MX_CAN1_Init+0xd4>)
 8002056:	2200      	movs	r2, #0
 8002058:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 800205a:	4b07      	ldr	r3, [pc, #28]	; (8002078 <MX_CAN1_Init+0xd4>)
 800205c:	2208      	movs	r2, #8
 800205e:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8002060:	4b05      	ldr	r3, [pc, #20]	; (8002078 <MX_CAN1_Init+0xd4>)
 8002062:	2200      	movs	r2, #0
 8002064:	751a      	strb	r2, [r3, #20]
	/* USER CODE END CAN1_Init 2 */

}
 8002066:	bf00      	nop
 8002068:	3728      	adds	r7, #40	; 0x28
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	20001054 	.word	0x20001054
 8002074:	40006400 	.word	0x40006400
 8002078:	2000107c 	.word	0x2000107c

0800207c <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8002080:	4b0c      	ldr	r3, [pc, #48]	; (80020b4 <MX_SDIO_SD_Init+0x38>)
 8002082:	4a0d      	ldr	r2, [pc, #52]	; (80020b8 <MX_SDIO_SD_Init+0x3c>)
 8002084:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002086:	4b0b      	ldr	r3, [pc, #44]	; (80020b4 <MX_SDIO_SD_Init+0x38>)
 8002088:	2200      	movs	r2, #0
 800208a:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800208c:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <MX_SDIO_SD_Init+0x38>)
 800208e:	2200      	movs	r2, #0
 8002090:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002092:	4b08      	ldr	r3, [pc, #32]	; (80020b4 <MX_SDIO_SD_Init+0x38>)
 8002094:	2200      	movs	r2, #0
 8002096:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002098:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <MX_SDIO_SD_Init+0x38>)
 800209a:	2200      	movs	r2, #0
 800209c:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800209e:	4b05      	ldr	r3, [pc, #20]	; (80020b4 <MX_SDIO_SD_Init+0x38>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 80020a4:	4b03      	ldr	r3, [pc, #12]	; (80020b4 <MX_SDIO_SD_Init+0x38>)
 80020a6:	2201      	movs	r2, #1
 80020a8:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 80020aa:	bf00      	nop
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bc80      	pop	{r7}
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	20000cd0 	.word	0x20000cd0
 80020b8:	40012c00 	.word	0x40012c00

080020bc <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80020c0:	4b17      	ldr	r3, [pc, #92]	; (8002120 <MX_SPI2_Init+0x64>)
 80020c2:	4a18      	ldr	r2, [pc, #96]	; (8002124 <MX_SPI2_Init+0x68>)
 80020c4:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80020c6:	4b16      	ldr	r3, [pc, #88]	; (8002120 <MX_SPI2_Init+0x64>)
 80020c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80020cc:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80020ce:	4b14      	ldr	r3, [pc, #80]	; (8002120 <MX_SPI2_Init+0x64>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80020d4:	4b12      	ldr	r3, [pc, #72]	; (8002120 <MX_SPI2_Init+0x64>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020da:	4b11      	ldr	r3, [pc, #68]	; (8002120 <MX_SPI2_Init+0x64>)
 80020dc:	2200      	movs	r2, #0
 80020de:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020e0:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <MX_SPI2_Init+0x64>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80020e6:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <MX_SPI2_Init+0x64>)
 80020e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020ec:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020ee:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <MX_SPI2_Init+0x64>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020f4:	4b0a      	ldr	r3, [pc, #40]	; (8002120 <MX_SPI2_Init+0x64>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80020fa:	4b09      	ldr	r3, [pc, #36]	; (8002120 <MX_SPI2_Init+0x64>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002100:	4b07      	ldr	r3, [pc, #28]	; (8002120 <MX_SPI2_Init+0x64>)
 8002102:	2200      	movs	r2, #0
 8002104:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8002106:	4b06      	ldr	r3, [pc, #24]	; (8002120 <MX_SPI2_Init+0x64>)
 8002108:	220a      	movs	r2, #10
 800210a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800210c:	4804      	ldr	r0, [pc, #16]	; (8002120 <MX_SPI2_Init+0x64>)
 800210e:	f008 fab7 	bl	800a680 <HAL_SPI_Init>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8002118:	f000 fa62 	bl	80025e0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}
 8002120:	200007e0 	.word	0x200007e0
 8002124:	40003800 	.word	0x40003800

08002128 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct =
 800212e:	1d3b      	adds	r3, r7, #4
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 800213c:	2002      	movs	r0, #2
 800213e:	f7ff fa2f 	bl	80015a0 <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 8002142:	f7ff f953 	bl	80013ec <__NVIC_GetPriorityGrouping>
 8002146:	4603      	mov	r3, r0
 8002148:	2200      	movs	r2, #0
 800214a:	2101      	movs	r1, #1
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff f9a1 	bl	8001494 <NVIC_EncodePriority>
 8002152:	4603      	mov	r3, r0
 8002154:	4619      	mov	r1, r3
 8002156:	201d      	movs	r0, #29
 8002158:	f7ff f972 	bl	8001440 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 800215c:	201d      	movs	r0, #29
 800215e:	f7ff f953 	bl	8001408 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 5999;
 8002162:	f241 736f 	movw	r3, #5999	; 0x176f
 8002166:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002168:	2300      	movs	r3, #0
 800216a:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 44;
 800216c:	232c      	movs	r3, #44	; 0x2c
 800216e:	60fb      	str	r3, [r7, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002170:	2300      	movs	r3, #0
 8002172:	613b      	str	r3, [r7, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002174:	1d3b      	adds	r3, r7, #4
 8002176:	4619      	mov	r1, r3
 8002178:	480a      	ldr	r0, [pc, #40]	; (80021a4 <MX_TIM3_Init+0x7c>)
 800217a:	f00a f93b 	bl	800c3f4 <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 800217e:	4809      	ldr	r0, [pc, #36]	; (80021a4 <MX_TIM3_Init+0x7c>)
 8002180:	f7ff f9ba 	bl	80014f8 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002184:	2100      	movs	r1, #0
 8002186:	4807      	ldr	r0, [pc, #28]	; (80021a4 <MX_TIM3_Init+0x7c>)
 8002188:	f7ff f9c5 	bl	8001516 <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 800218c:	2100      	movs	r1, #0
 800218e:	4805      	ldr	r0, [pc, #20]	; (80021a4 <MX_TIM3_Init+0x7c>)
 8002190:	f7ff f9d5 	bl	800153e <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 8002194:	4803      	ldr	r0, [pc, #12]	; (80021a4 <MX_TIM3_Init+0x7c>)
 8002196:	f7ff f9e4 	bl	8001562 <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 800219a:	bf00      	nop
 800219c:	3718      	adds	r7, #24
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40000400 	.word	0x40000400

080021a8 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b08c      	sub	sp, #48	; 0x30
 80021ac:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig =
 80021ae:	f107 030c 	add.w	r3, r7, #12
 80021b2:	2224      	movs	r2, #36	; 0x24
 80021b4:	2100      	movs	r1, #0
 80021b6:	4618      	mov	r0, r3
 80021b8:	f013 f906 	bl	80153c8 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 80021bc:	1d3b      	adds	r3, r7, #4
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 80021c4:	4b22      	ldr	r3, [pc, #136]	; (8002250 <MX_TIM8_Init+0xa8>)
 80021c6:	4a23      	ldr	r2, [pc, #140]	; (8002254 <MX_TIM8_Init+0xac>)
 80021c8:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 80021ca:	4b21      	ldr	r3, [pc, #132]	; (8002250 <MX_TIM8_Init+0xa8>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d0:	4b1f      	ldr	r3, [pc, #124]	; (8002250 <MX_TIM8_Init+0xa8>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 80021d6:	4b1e      	ldr	r3, [pc, #120]	; (8002250 <MX_TIM8_Init+0xa8>)
 80021d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80021dc:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021de:	4b1c      	ldr	r3, [pc, #112]	; (8002250 <MX_TIM8_Init+0xa8>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 80021e4:	4b1a      	ldr	r3, [pc, #104]	; (8002250 <MX_TIM8_Init+0xa8>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021ea:	4b19      	ldr	r3, [pc, #100]	; (8002250 <MX_TIM8_Init+0xa8>)
 80021ec:	2280      	movs	r2, #128	; 0x80
 80021ee:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80021f0:	2301      	movs	r3, #1
 80021f2:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80021f4:	2300      	movs	r3, #0
 80021f6:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80021f8:	2301      	movs	r3, #1
 80021fa:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80021fc:	2300      	movs	r3, #0
 80021fe:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002204:	2300      	movs	r3, #0
 8002206:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002208:	2301      	movs	r3, #1
 800220a:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800220c:	2300      	movs	r3, #0
 800220e:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8002210:	2300      	movs	r3, #0
 8002212:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8002214:	f107 030c 	add.w	r3, r7, #12
 8002218:	4619      	mov	r1, r3
 800221a:	480d      	ldr	r0, [pc, #52]	; (8002250 <MX_TIM8_Init+0xa8>)
 800221c:	f008 fd6d 	bl	800acfa <HAL_TIM_Encoder_Init>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <MX_TIM8_Init+0x82>
	{
		Error_Handler();
 8002226:	f000 f9db 	bl	80025e0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800222a:	2300      	movs	r3, #0
 800222c:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800222e:	2300      	movs	r3, #0
 8002230:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002232:	1d3b      	adds	r3, r7, #4
 8002234:	4619      	mov	r1, r3
 8002236:	4806      	ldr	r0, [pc, #24]	; (8002250 <MX_TIM8_Init+0xa8>)
 8002238:	f008 feea 	bl	800b010 <HAL_TIMEx_MasterConfigSynchronization>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <MX_TIM8_Init+0x9e>
	{
		Error_Handler();
 8002242:	f000 f9cd 	bl	80025e0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 8002246:	bf00      	nop
 8002248:	3730      	adds	r7, #48	; 0x30
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20000838 	.word	0x20000838
 8002254:	40010400 	.word	0x40010400

08002258 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800225c:	4b11      	ldr	r3, [pc, #68]	; (80022a4 <MX_USART2_UART_Init+0x4c>)
 800225e:	4a12      	ldr	r2, [pc, #72]	; (80022a8 <MX_USART2_UART_Init+0x50>)
 8002260:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8002262:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <MX_USART2_UART_Init+0x4c>)
 8002264:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002268:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800226a:	4b0e      	ldr	r3, [pc, #56]	; (80022a4 <MX_USART2_UART_Init+0x4c>)
 800226c:	2200      	movs	r2, #0
 800226e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002270:	4b0c      	ldr	r3, [pc, #48]	; (80022a4 <MX_USART2_UART_Init+0x4c>)
 8002272:	2200      	movs	r2, #0
 8002274:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002276:	4b0b      	ldr	r3, [pc, #44]	; (80022a4 <MX_USART2_UART_Init+0x4c>)
 8002278:	2200      	movs	r2, #0
 800227a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800227c:	4b09      	ldr	r3, [pc, #36]	; (80022a4 <MX_USART2_UART_Init+0x4c>)
 800227e:	220c      	movs	r2, #12
 8002280:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002282:	4b08      	ldr	r3, [pc, #32]	; (80022a4 <MX_USART2_UART_Init+0x4c>)
 8002284:	2200      	movs	r2, #0
 8002286:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002288:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <MX_USART2_UART_Init+0x4c>)
 800228a:	2200      	movs	r2, #0
 800228c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 800228e:	4805      	ldr	r0, [pc, #20]	; (80022a4 <MX_USART2_UART_Init+0x4c>)
 8002290:	f008 ff02 	bl	800b098 <HAL_UART_Init>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 800229a:	f000 f9a1 	bl	80025e0 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20001014 	.word	0x20001014
 80022a8:	40004400 	.word	0x40004400

080022ac <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80022b0:	4b11      	ldr	r3, [pc, #68]	; (80022f8 <MX_USART3_UART_Init+0x4c>)
 80022b2:	4a12      	ldr	r2, [pc, #72]	; (80022fc <MX_USART3_UART_Init+0x50>)
 80022b4:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80022b6:	4b10      	ldr	r3, [pc, #64]	; (80022f8 <MX_USART3_UART_Init+0x4c>)
 80022b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022bc:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022be:	4b0e      	ldr	r3, [pc, #56]	; (80022f8 <MX_USART3_UART_Init+0x4c>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80022c4:	4b0c      	ldr	r3, [pc, #48]	; (80022f8 <MX_USART3_UART_Init+0x4c>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80022ca:	4b0b      	ldr	r3, [pc, #44]	; (80022f8 <MX_USART3_UART_Init+0x4c>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80022d0:	4b09      	ldr	r3, [pc, #36]	; (80022f8 <MX_USART3_UART_Init+0x4c>)
 80022d2:	220c      	movs	r2, #12
 80022d4:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022d6:	4b08      	ldr	r3, [pc, #32]	; (80022f8 <MX_USART3_UART_Init+0x4c>)
 80022d8:	2200      	movs	r2, #0
 80022da:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022dc:	4b06      	ldr	r3, [pc, #24]	; (80022f8 <MX_USART3_UART_Init+0x4c>)
 80022de:	2200      	movs	r2, #0
 80022e0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80022e2:	4805      	ldr	r0, [pc, #20]	; (80022f8 <MX_USART3_UART_Init+0x4c>)
 80022e4:	f008 fed8 	bl	800b098 <HAL_UART_Init>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 80022ee:	f000 f977 	bl	80025e0 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	2000087c 	.word	0x2000087c
 80022fc:	40004800 	.word	0x40004800

08002300 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	607b      	str	r3, [r7, #4]
 800230a:	4b2b      	ldr	r3, [pc, #172]	; (80023b8 <MX_DMA_Init+0xb8>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	4a2a      	ldr	r2, [pc, #168]	; (80023b8 <MX_DMA_Init+0xb8>)
 8002310:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002314:	6313      	str	r3, [r2, #48]	; 0x30
 8002316:	4b28      	ldr	r3, [pc, #160]	; (80023b8 <MX_DMA_Init+0xb8>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800231e:	607b      	str	r3, [r7, #4]
 8002320:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	603b      	str	r3, [r7, #0]
 8002326:	4b24      	ldr	r3, [pc, #144]	; (80023b8 <MX_DMA_Init+0xb8>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	4a23      	ldr	r2, [pc, #140]	; (80023b8 <MX_DMA_Init+0xb8>)
 800232c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002330:	6313      	str	r3, [r2, #48]	; 0x30
 8002332:	4b21      	ldr	r3, [pc, #132]	; (80023b8 <MX_DMA_Init+0xb8>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800233a:	603b      	str	r3, [r7, #0]
 800233c:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 800233e:	2200      	movs	r2, #0
 8002340:	2101      	movs	r1, #1
 8002342:	200e      	movs	r0, #14
 8002344:	f002 fd59 	bl	8004dfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002348:	200e      	movs	r0, #14
 800234a:	f002 fd72 	bl	8004e32 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 800234e:	2200      	movs	r2, #0
 8002350:	2101      	movs	r1, #1
 8002352:	200f      	movs	r0, #15
 8002354:	f002 fd51 	bl	8004dfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002358:	200f      	movs	r0, #15
 800235a:	f002 fd6a 	bl	8004e32 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 800235e:	2200      	movs	r2, #0
 8002360:	2101      	movs	r1, #1
 8002362:	2010      	movs	r0, #16
 8002364:	f002 fd49 	bl	8004dfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002368:	2010      	movs	r0, #16
 800236a:	f002 fd62 	bl	8004e32 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 800236e:	2200      	movs	r2, #0
 8002370:	2101      	movs	r1, #1
 8002372:	2011      	movs	r0, #17
 8002374:	f002 fd41 	bl	8004dfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002378:	2011      	movs	r0, #17
 800237a:	f002 fd5a 	bl	8004e32 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 800237e:	2200      	movs	r2, #0
 8002380:	2101      	movs	r1, #1
 8002382:	2038      	movs	r0, #56	; 0x38
 8002384:	f002 fd39 	bl	8004dfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002388:	2038      	movs	r0, #56	; 0x38
 800238a:	f002 fd52 	bl	8004e32 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 800238e:	2200      	movs	r2, #0
 8002390:	2101      	movs	r1, #1
 8002392:	203b      	movs	r0, #59	; 0x3b
 8002394:	f002 fd31 	bl	8004dfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002398:	203b      	movs	r0, #59	; 0x3b
 800239a:	f002 fd4a 	bl	8004e32 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 800239e:	2200      	movs	r2, #0
 80023a0:	2101      	movs	r1, #1
 80023a2:	2045      	movs	r0, #69	; 0x45
 80023a4:	f002 fd29 	bl	8004dfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80023a8:	2045      	movs	r0, #69	; 0x45
 80023aa:	f002 fd42 	bl	8004e32 <HAL_NVIC_EnableIRQ>

}
 80023ae:	bf00      	nop
 80023b0:	3708      	adds	r7, #8
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	40023800 	.word	0x40023800

080023bc <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b08e      	sub	sp, #56	; 0x38
 80023c0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80023c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023c6:	2200      	movs	r2, #0
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	605a      	str	r2, [r3, #4]
 80023cc:	609a      	str	r2, [r3, #8]
 80023ce:	60da      	str	r2, [r3, #12]
 80023d0:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	623b      	str	r3, [r7, #32]
 80023d6:	4b7c      	ldr	r3, [pc, #496]	; (80025c8 <MX_GPIO_Init+0x20c>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	4a7b      	ldr	r2, [pc, #492]	; (80025c8 <MX_GPIO_Init+0x20c>)
 80023dc:	f043 0304 	orr.w	r3, r3, #4
 80023e0:	6313      	str	r3, [r2, #48]	; 0x30
 80023e2:	4b79      	ldr	r3, [pc, #484]	; (80025c8 <MX_GPIO_Init+0x20c>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	f003 0304 	and.w	r3, r3, #4
 80023ea:	623b      	str	r3, [r7, #32]
 80023ec:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80023ee:	2300      	movs	r3, #0
 80023f0:	61fb      	str	r3, [r7, #28]
 80023f2:	4b75      	ldr	r3, [pc, #468]	; (80025c8 <MX_GPIO_Init+0x20c>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f6:	4a74      	ldr	r2, [pc, #464]	; (80025c8 <MX_GPIO_Init+0x20c>)
 80023f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023fc:	6313      	str	r3, [r2, #48]	; 0x30
 80023fe:	4b72      	ldr	r3, [pc, #456]	; (80025c8 <MX_GPIO_Init+0x20c>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002406:	61fb      	str	r3, [r7, #28]
 8002408:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	61bb      	str	r3, [r7, #24]
 800240e:	4b6e      	ldr	r3, [pc, #440]	; (80025c8 <MX_GPIO_Init+0x20c>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	4a6d      	ldr	r2, [pc, #436]	; (80025c8 <MX_GPIO_Init+0x20c>)
 8002414:	f043 0301 	orr.w	r3, r3, #1
 8002418:	6313      	str	r3, [r2, #48]	; 0x30
 800241a:	4b6b      	ldr	r3, [pc, #428]	; (80025c8 <MX_GPIO_Init+0x20c>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	61bb      	str	r3, [r7, #24]
 8002424:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
 800242a:	4b67      	ldr	r3, [pc, #412]	; (80025c8 <MX_GPIO_Init+0x20c>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	4a66      	ldr	r2, [pc, #408]	; (80025c8 <MX_GPIO_Init+0x20c>)
 8002430:	f043 0302 	orr.w	r3, r3, #2
 8002434:	6313      	str	r3, [r2, #48]	; 0x30
 8002436:	4b64      	ldr	r3, [pc, #400]	; (80025c8 <MX_GPIO_Init+0x20c>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	617b      	str	r3, [r7, #20]
 8002440:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	613b      	str	r3, [r7, #16]
 8002446:	4b60      	ldr	r3, [pc, #384]	; (80025c8 <MX_GPIO_Init+0x20c>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	4a5f      	ldr	r2, [pc, #380]	; (80025c8 <MX_GPIO_Init+0x20c>)
 800244c:	f043 0320 	orr.w	r3, r3, #32
 8002450:	6313      	str	r3, [r2, #48]	; 0x30
 8002452:	4b5d      	ldr	r3, [pc, #372]	; (80025c8 <MX_GPIO_Init+0x20c>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	f003 0320 	and.w	r3, r3, #32
 800245a:	613b      	str	r3, [r7, #16]
 800245c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	4b59      	ldr	r3, [pc, #356]	; (80025c8 <MX_GPIO_Init+0x20c>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	4a58      	ldr	r2, [pc, #352]	; (80025c8 <MX_GPIO_Init+0x20c>)
 8002468:	f043 0310 	orr.w	r3, r3, #16
 800246c:	6313      	str	r3, [r2, #48]	; 0x30
 800246e:	4b56      	ldr	r3, [pc, #344]	; (80025c8 <MX_GPIO_Init+0x20c>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	f003 0310 	and.w	r3, r3, #16
 8002476:	60fb      	str	r3, [r7, #12]
 8002478:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	4b52      	ldr	r3, [pc, #328]	; (80025c8 <MX_GPIO_Init+0x20c>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002482:	4a51      	ldr	r2, [pc, #324]	; (80025c8 <MX_GPIO_Init+0x20c>)
 8002484:	f043 0308 	orr.w	r3, r3, #8
 8002488:	6313      	str	r3, [r2, #48]	; 0x30
 800248a:	4b4f      	ldr	r3, [pc, #316]	; (80025c8 <MX_GPIO_Init+0x20c>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	60bb      	str	r3, [r7, #8]
 8002494:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	607b      	str	r3, [r7, #4]
 800249a:	4b4b      	ldr	r3, [pc, #300]	; (80025c8 <MX_GPIO_Init+0x20c>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249e:	4a4a      	ldr	r2, [pc, #296]	; (80025c8 <MX_GPIO_Init+0x20c>)
 80024a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024a4:	6313      	str	r3, [r2, #48]	; 0x30
 80024a6:	4b48      	ldr	r3, [pc, #288]	; (80025c8 <MX_GPIO_Init+0x20c>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ae:	607b      	str	r3, [r7, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 80024b2:	2200      	movs	r2, #0
 80024b4:	f244 0181 	movw	r1, #16513	; 0x4081
 80024b8:	4844      	ldr	r0, [pc, #272]	; (80025cc <MX_GPIO_Init+0x210>)
 80024ba:	f004 ffd8 	bl	800746e <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 80024be:	2200      	movs	r2, #0
 80024c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024c4:	4842      	ldr	r0, [pc, #264]	; (80025d0 <MX_GPIO_Init+0x214>)
 80024c6:	f004 ffd2 	bl	800746e <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 80024ca:	2200      	movs	r2, #0
 80024cc:	f245 7170 	movw	r1, #22384	; 0x5770
 80024d0:	4840      	ldr	r0, [pc, #256]	; (80025d4 <MX_GPIO_Init+0x218>)
 80024d2:	f004 ffcc 	bl	800746e <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 80024d6:	f244 0381 	movw	r3, #16513	; 0x4081
 80024da:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024dc:	2301      	movs	r3, #1
 80024de:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e4:	2303      	movs	r3, #3
 80024e6:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024ec:	4619      	mov	r1, r3
 80024ee:	4837      	ldr	r0, [pc, #220]	; (80025cc <MX_GPIO_Init+0x210>)
 80024f0:	f004 fe08 	bl	8007104 <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 80024f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024f8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024fa:	2300      	movs	r3, #0
 80024fc:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80024fe:	2302      	movs	r3, #2
 8002500:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8002502:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002506:	4619      	mov	r1, r3
 8002508:	4833      	ldr	r0, [pc, #204]	; (80025d8 <MX_GPIO_Init+0x21c>)
 800250a:	f004 fdfb 	bl	8007104 <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 800250e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002512:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002514:	2301      	movs	r3, #1
 8002516:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002518:	2300      	movs	r3, #0
 800251a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800251c:	2303      	movs	r3, #3
 800251e:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8002520:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002524:	4619      	mov	r1, r3
 8002526:	482a      	ldr	r0, [pc, #168]	; (80025d0 <MX_GPIO_Init+0x214>)
 8002528:	f004 fdec 	bl	8007104 <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 800252c:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8002530:	627b      	str	r3, [r7, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002532:	4b2a      	ldr	r3, [pc, #168]	; (80025dc <MX_GPIO_Init+0x220>)
 8002534:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002536:	2300      	movs	r3, #0
 8002538:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800253a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800253e:	4619      	mov	r1, r3
 8002540:	4823      	ldr	r0, [pc, #140]	; (80025d0 <MX_GPIO_Init+0x214>)
 8002542:	f004 fddf 	bl	8007104 <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 8002546:	2304      	movs	r3, #4
 8002548:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800254a:	2300      	movs	r3, #0
 800254c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800254e:	2301      	movs	r3, #1
 8002550:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8002552:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002556:	4619      	mov	r1, r3
 8002558:	481e      	ldr	r0, [pc, #120]	; (80025d4 <MX_GPIO_Init+0x218>)
 800255a:	f004 fdd3 	bl	8007104 <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 800255e:	2310      	movs	r3, #16
 8002560:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002562:	2301      	movs	r3, #1
 8002564:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002566:	2300      	movs	r3, #0
 8002568:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800256a:	2303      	movs	r3, #3
 800256c:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 800256e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002572:	4619      	mov	r1, r3
 8002574:	4817      	ldr	r0, [pc, #92]	; (80025d4 <MX_GPIO_Init+0x218>)
 8002576:	f004 fdc5 	bl	8007104 <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 800257a:	f245 7360 	movw	r3, #22368	; 0x5760
 800257e:	627b      	str	r3, [r7, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002580:	2301      	movs	r3, #1
 8002582:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002588:	2300      	movs	r3, #0
 800258a:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800258c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002590:	4619      	mov	r1, r3
 8002592:	4810      	ldr	r0, [pc, #64]	; (80025d4 <MX_GPIO_Init+0x218>)
 8002594:	f004 fdb6 	bl	8007104 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002598:	2380      	movs	r3, #128	; 0x80
 800259a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800259c:	2300      	movs	r3, #0
 800259e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a0:	2300      	movs	r3, #0
 80025a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80025a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025a8:	4619      	mov	r1, r3
 80025aa:	480a      	ldr	r0, [pc, #40]	; (80025d4 <MX_GPIO_Init+0x218>)
 80025ac:	f004 fdaa 	bl	8007104 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80025b0:	2200      	movs	r2, #0
 80025b2:	2100      	movs	r1, #0
 80025b4:	2028      	movs	r0, #40	; 0x28
 80025b6:	f002 fc20 	bl	8004dfa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80025ba:	2028      	movs	r0, #40	; 0x28
 80025bc:	f002 fc39 	bl	8004e32 <HAL_NVIC_EnableIRQ>

}
 80025c0:	bf00      	nop
 80025c2:	3738      	adds	r7, #56	; 0x38
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40023800 	.word	0x40023800
 80025cc:	40020400 	.word	0x40020400
 80025d0:	40021000 	.word	0x40021000
 80025d4:	40021800 	.word	0x40021800
 80025d8:	40021400 	.word	0x40021400
 80025dc:	10110000 	.word	0x10110000

080025e0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80025e4:	bf00      	nop
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr

080025ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	607b      	str	r3, [r7, #4]
 80025f6:	4b1e      	ldr	r3, [pc, #120]	; (8002670 <HAL_MspInit+0x84>)
 80025f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025fa:	4a1d      	ldr	r2, [pc, #116]	; (8002670 <HAL_MspInit+0x84>)
 80025fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002600:	6453      	str	r3, [r2, #68]	; 0x44
 8002602:	4b1b      	ldr	r3, [pc, #108]	; (8002670 <HAL_MspInit+0x84>)
 8002604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002606:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800260a:	607b      	str	r3, [r7, #4]
 800260c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	603b      	str	r3, [r7, #0]
 8002612:	4b17      	ldr	r3, [pc, #92]	; (8002670 <HAL_MspInit+0x84>)
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	4a16      	ldr	r2, [pc, #88]	; (8002670 <HAL_MspInit+0x84>)
 8002618:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800261c:	6413      	str	r3, [r2, #64]	; 0x40
 800261e:	4b14      	ldr	r3, [pc, #80]	; (8002670 <HAL_MspInit+0x84>)
 8002620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002626:	603b      	str	r3, [r7, #0]
 8002628:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 800262a:	2200      	movs	r2, #0
 800262c:	2101      	movs	r1, #1
 800262e:	f06f 000b 	mvn.w	r0, #11
 8002632:	f002 fbe2 	bl	8004dfa <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8002636:	2200      	movs	r2, #0
 8002638:	2101      	movs	r1, #1
 800263a:	f06f 000a 	mvn.w	r0, #10
 800263e:	f002 fbdc 	bl	8004dfa <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8002642:	2200      	movs	r2, #0
 8002644:	2101      	movs	r1, #1
 8002646:	f06f 0009 	mvn.w	r0, #9
 800264a:	f002 fbd6 	bl	8004dfa <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 800264e:	2200      	movs	r2, #0
 8002650:	2101      	movs	r1, #1
 8002652:	f06f 0004 	mvn.w	r0, #4
 8002656:	f002 fbd0 	bl	8004dfa <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 800265a:	2200      	movs	r2, #0
 800265c:	2101      	movs	r1, #1
 800265e:	f06f 0001 	mvn.w	r0, #1
 8002662:	f002 fbca 	bl	8004dfa <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002666:	bf00      	nop
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40023800 	.word	0x40023800

08002674 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b08a      	sub	sp, #40	; 0x28
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800267c:	f107 0314 	add.w	r3, r7, #20
 8002680:	2200      	movs	r2, #0
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	605a      	str	r2, [r3, #4]
 8002686:	609a      	str	r2, [r3, #8]
 8002688:	60da      	str	r2, [r3, #12]
 800268a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a33      	ldr	r2, [pc, #204]	; (8002760 <HAL_ADC_MspInit+0xec>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d15f      	bne.n	8002756 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	613b      	str	r3, [r7, #16]
 800269a:	4b32      	ldr	r3, [pc, #200]	; (8002764 <HAL_ADC_MspInit+0xf0>)
 800269c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800269e:	4a31      	ldr	r2, [pc, #196]	; (8002764 <HAL_ADC_MspInit+0xf0>)
 80026a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026a4:	6453      	str	r3, [r2, #68]	; 0x44
 80026a6:	4b2f      	ldr	r3, [pc, #188]	; (8002764 <HAL_ADC_MspInit+0xf0>)
 80026a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ae:	613b      	str	r3, [r7, #16]
 80026b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026b2:	2300      	movs	r3, #0
 80026b4:	60fb      	str	r3, [r7, #12]
 80026b6:	4b2b      	ldr	r3, [pc, #172]	; (8002764 <HAL_ADC_MspInit+0xf0>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ba:	4a2a      	ldr	r2, [pc, #168]	; (8002764 <HAL_ADC_MspInit+0xf0>)
 80026bc:	f043 0301 	orr.w	r3, r3, #1
 80026c0:	6313      	str	r3, [r2, #48]	; 0x30
 80026c2:	4b28      	ldr	r3, [pc, #160]	; (8002764 <HAL_ADC_MspInit+0xf0>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	60fb      	str	r3, [r7, #12]
 80026cc:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 80026ce:	2378      	movs	r3, #120	; 0x78
 80026d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026d2:	2303      	movs	r3, #3
 80026d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d6:	2300      	movs	r3, #0
 80026d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026da:	f107 0314 	add.w	r3, r7, #20
 80026de:	4619      	mov	r1, r3
 80026e0:	4821      	ldr	r0, [pc, #132]	; (8002768 <HAL_ADC_MspInit+0xf4>)
 80026e2:	f004 fd0f 	bl	8007104 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80026e6:	4b21      	ldr	r3, [pc, #132]	; (800276c <HAL_ADC_MspInit+0xf8>)
 80026e8:	4a21      	ldr	r2, [pc, #132]	; (8002770 <HAL_ADC_MspInit+0xfc>)
 80026ea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80026ec:	4b1f      	ldr	r3, [pc, #124]	; (800276c <HAL_ADC_MspInit+0xf8>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026f2:	4b1e      	ldr	r3, [pc, #120]	; (800276c <HAL_ADC_MspInit+0xf8>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f8:	4b1c      	ldr	r3, [pc, #112]	; (800276c <HAL_ADC_MspInit+0xf8>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80026fe:	4b1b      	ldr	r3, [pc, #108]	; (800276c <HAL_ADC_MspInit+0xf8>)
 8002700:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002704:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002706:	4b19      	ldr	r3, [pc, #100]	; (800276c <HAL_ADC_MspInit+0xf8>)
 8002708:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800270c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800270e:	4b17      	ldr	r3, [pc, #92]	; (800276c <HAL_ADC_MspInit+0xf8>)
 8002710:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002714:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002716:	4b15      	ldr	r3, [pc, #84]	; (800276c <HAL_ADC_MspInit+0xf8>)
 8002718:	f44f 7280 	mov.w	r2, #256	; 0x100
 800271c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800271e:	4b13      	ldr	r3, [pc, #76]	; (800276c <HAL_ADC_MspInit+0xf8>)
 8002720:	2200      	movs	r2, #0
 8002722:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002724:	4b11      	ldr	r3, [pc, #68]	; (800276c <HAL_ADC_MspInit+0xf8>)
 8002726:	2200      	movs	r2, #0
 8002728:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800272a:	4810      	ldr	r0, [pc, #64]	; (800276c <HAL_ADC_MspInit+0xf8>)
 800272c:	f002 fb9c 	bl	8004e68 <HAL_DMA_Init>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002736:	f7ff ff53 	bl	80025e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a0b      	ldr	r2, [pc, #44]	; (800276c <HAL_ADC_MspInit+0xf8>)
 800273e:	639a      	str	r2, [r3, #56]	; 0x38
 8002740:	4a0a      	ldr	r2, [pc, #40]	; (800276c <HAL_ADC_MspInit+0xf8>)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8002746:	2200      	movs	r2, #0
 8002748:	2101      	movs	r1, #1
 800274a:	2012      	movs	r0, #18
 800274c:	f002 fb55 	bl	8004dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002750:	2012      	movs	r0, #18
 8002752:	f002 fb6e 	bl	8004e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002756:	bf00      	nop
 8002758:	3728      	adds	r7, #40	; 0x28
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40012000 	.word	0x40012000
 8002764:	40023800 	.word	0x40023800
 8002768:	40020000 	.word	0x40020000
 800276c:	200009d0 	.word	0x200009d0
 8002770:	40026410 	.word	0x40026410

08002774 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b08a      	sub	sp, #40	; 0x28
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800277c:	f107 0314 	add.w	r3, r7, #20
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]
 800278a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a29      	ldr	r2, [pc, #164]	; (8002838 <HAL_CAN_MspInit+0xc4>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d14c      	bne.n	8002830 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002796:	2300      	movs	r3, #0
 8002798:	613b      	str	r3, [r7, #16]
 800279a:	4b28      	ldr	r3, [pc, #160]	; (800283c <HAL_CAN_MspInit+0xc8>)
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	4a27      	ldr	r2, [pc, #156]	; (800283c <HAL_CAN_MspInit+0xc8>)
 80027a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027a4:	6413      	str	r3, [r2, #64]	; 0x40
 80027a6:	4b25      	ldr	r3, [pc, #148]	; (800283c <HAL_CAN_MspInit+0xc8>)
 80027a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ae:	613b      	str	r3, [r7, #16]
 80027b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027b2:	2300      	movs	r3, #0
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	4b21      	ldr	r3, [pc, #132]	; (800283c <HAL_CAN_MspInit+0xc8>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ba:	4a20      	ldr	r2, [pc, #128]	; (800283c <HAL_CAN_MspInit+0xc8>)
 80027bc:	f043 0302 	orr.w	r3, r3, #2
 80027c0:	6313      	str	r3, [r2, #48]	; 0x30
 80027c2:	4b1e      	ldr	r3, [pc, #120]	; (800283c <HAL_CAN_MspInit+0xc8>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80027ce:	f44f 7340 	mov.w	r3, #768	; 0x300
 80027d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d4:	2302      	movs	r3, #2
 80027d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d8:	2300      	movs	r3, #0
 80027da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027dc:	2303      	movs	r3, #3
 80027de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80027e0:	2309      	movs	r3, #9
 80027e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027e4:	f107 0314 	add.w	r3, r7, #20
 80027e8:	4619      	mov	r1, r3
 80027ea:	4815      	ldr	r0, [pc, #84]	; (8002840 <HAL_CAN_MspInit+0xcc>)
 80027ec:	f004 fc8a 	bl	8007104 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 80027f0:	2200      	movs	r2, #0
 80027f2:	2101      	movs	r1, #1
 80027f4:	2013      	movs	r0, #19
 80027f6:	f002 fb00 	bl	8004dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80027fa:	2013      	movs	r0, #19
 80027fc:	f002 fb19 	bl	8004e32 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8002800:	2200      	movs	r2, #0
 8002802:	2101      	movs	r1, #1
 8002804:	2014      	movs	r0, #20
 8002806:	f002 faf8 	bl	8004dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800280a:	2014      	movs	r0, #20
 800280c:	f002 fb11 	bl	8004e32 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8002810:	2200      	movs	r2, #0
 8002812:	2101      	movs	r1, #1
 8002814:	2015      	movs	r0, #21
 8002816:	f002 faf0 	bl	8004dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800281a:	2015      	movs	r0, #21
 800281c:	f002 fb09 	bl	8004e32 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 1, 0);
 8002820:	2200      	movs	r2, #0
 8002822:	2101      	movs	r1, #1
 8002824:	2016      	movs	r0, #22
 8002826:	f002 fae8 	bl	8004dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800282a:	2016      	movs	r0, #22
 800282c:	f002 fb01 	bl	8004e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002830:	bf00      	nop
 8002832:	3728      	adds	r7, #40	; 0x28
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40006400 	.word	0x40006400
 800283c:	40023800 	.word	0x40023800
 8002840:	40020400 	.word	0x40020400

08002844 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b08a      	sub	sp, #40	; 0x28
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800284c:	f107 0314 	add.w	r3, r7, #20
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	605a      	str	r2, [r3, #4]
 8002856:	609a      	str	r2, [r3, #8]
 8002858:	60da      	str	r2, [r3, #12]
 800285a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a70      	ldr	r2, [pc, #448]	; (8002a24 <HAL_SD_MspInit+0x1e0>)
 8002862:	4293      	cmp	r3, r2
 8002864:	f040 80da 	bne.w	8002a1c <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002868:	2300      	movs	r3, #0
 800286a:	613b      	str	r3, [r7, #16]
 800286c:	4b6e      	ldr	r3, [pc, #440]	; (8002a28 <HAL_SD_MspInit+0x1e4>)
 800286e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002870:	4a6d      	ldr	r2, [pc, #436]	; (8002a28 <HAL_SD_MspInit+0x1e4>)
 8002872:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002876:	6453      	str	r3, [r2, #68]	; 0x44
 8002878:	4b6b      	ldr	r3, [pc, #428]	; (8002a28 <HAL_SD_MspInit+0x1e4>)
 800287a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800287c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002884:	2300      	movs	r3, #0
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	4b67      	ldr	r3, [pc, #412]	; (8002a28 <HAL_SD_MspInit+0x1e4>)
 800288a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288c:	4a66      	ldr	r2, [pc, #408]	; (8002a28 <HAL_SD_MspInit+0x1e4>)
 800288e:	f043 0304 	orr.w	r3, r3, #4
 8002892:	6313      	str	r3, [r2, #48]	; 0x30
 8002894:	4b64      	ldr	r3, [pc, #400]	; (8002a28 <HAL_SD_MspInit+0x1e4>)
 8002896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028a0:	2300      	movs	r3, #0
 80028a2:	60bb      	str	r3, [r7, #8]
 80028a4:	4b60      	ldr	r3, [pc, #384]	; (8002a28 <HAL_SD_MspInit+0x1e4>)
 80028a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a8:	4a5f      	ldr	r2, [pc, #380]	; (8002a28 <HAL_SD_MspInit+0x1e4>)
 80028aa:	f043 0308 	orr.w	r3, r3, #8
 80028ae:	6313      	str	r3, [r2, #48]	; 0x30
 80028b0:	4b5d      	ldr	r3, [pc, #372]	; (8002a28 <HAL_SD_MspInit+0x1e4>)
 80028b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b4:	f003 0308 	and.w	r3, r3, #8
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80028bc:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80028c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c2:	2302      	movs	r3, #2
 80028c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028c6:	2301      	movs	r3, #1
 80028c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ca:	2303      	movs	r3, #3
 80028cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80028ce:	230c      	movs	r3, #12
 80028d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	4619      	mov	r1, r3
 80028d8:	4854      	ldr	r0, [pc, #336]	; (8002a2c <HAL_SD_MspInit+0x1e8>)
 80028da:	f004 fc13 	bl	8007104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80028de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e4:	2302      	movs	r3, #2
 80028e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028ec:	2303      	movs	r3, #3
 80028ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80028f0:	230c      	movs	r3, #12
 80028f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028f4:	f107 0314 	add.w	r3, r7, #20
 80028f8:	4619      	mov	r1, r3
 80028fa:	484c      	ldr	r0, [pc, #304]	; (8002a2c <HAL_SD_MspInit+0x1e8>)
 80028fc:	f004 fc02 	bl	8007104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002900:	2304      	movs	r3, #4
 8002902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002904:	2302      	movs	r3, #2
 8002906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002908:	2301      	movs	r3, #1
 800290a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800290c:	2303      	movs	r3, #3
 800290e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002910:	230c      	movs	r3, #12
 8002912:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002914:	f107 0314 	add.w	r3, r7, #20
 8002918:	4619      	mov	r1, r3
 800291a:	4845      	ldr	r0, [pc, #276]	; (8002a30 <HAL_SD_MspInit+0x1ec>)
 800291c:	f004 fbf2 	bl	8007104 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8002920:	4b44      	ldr	r3, [pc, #272]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 8002922:	4a45      	ldr	r2, [pc, #276]	; (8002a38 <HAL_SD_MspInit+0x1f4>)
 8002924:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002926:	4b43      	ldr	r3, [pc, #268]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 8002928:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800292c:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800292e:	4b41      	ldr	r3, [pc, #260]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 8002930:	2200      	movs	r2, #0
 8002932:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002934:	4b3f      	ldr	r3, [pc, #252]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 8002936:	2200      	movs	r2, #0
 8002938:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800293a:	4b3e      	ldr	r3, [pc, #248]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 800293c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002940:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002942:	4b3c      	ldr	r3, [pc, #240]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 8002944:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002948:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800294a:	4b3a      	ldr	r3, [pc, #232]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 800294c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002950:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8002952:	4b38      	ldr	r3, [pc, #224]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 8002954:	2220      	movs	r2, #32
 8002956:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002958:	4b36      	ldr	r3, [pc, #216]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 800295a:	2200      	movs	r2, #0
 800295c:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800295e:	4b35      	ldr	r3, [pc, #212]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 8002960:	2204      	movs	r2, #4
 8002962:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002964:	4b33      	ldr	r3, [pc, #204]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 8002966:	2203      	movs	r2, #3
 8002968:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800296a:	4b32      	ldr	r3, [pc, #200]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 800296c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002970:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002972:	4b30      	ldr	r3, [pc, #192]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 8002974:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002978:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800297a:	482e      	ldr	r0, [pc, #184]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 800297c:	f002 fa74 	bl	8004e68 <HAL_DMA_Init>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8002986:	f7ff fe2b 	bl	80025e0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a29      	ldr	r2, [pc, #164]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 800298e:	641a      	str	r2, [r3, #64]	; 0x40
 8002990:	4a28      	ldr	r2, [pc, #160]	; (8002a34 <HAL_SD_MspInit+0x1f0>)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8002996:	4b29      	ldr	r3, [pc, #164]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 8002998:	4a29      	ldr	r2, [pc, #164]	; (8002a40 <HAL_SD_MspInit+0x1fc>)
 800299a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800299c:	4b27      	ldr	r3, [pc, #156]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 800299e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80029a2:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029a4:	4b25      	ldr	r3, [pc, #148]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 80029a6:	2240      	movs	r2, #64	; 0x40
 80029a8:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029aa:	4b24      	ldr	r3, [pc, #144]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029b0:	4b22      	ldr	r3, [pc, #136]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 80029b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029b6:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029b8:	4b20      	ldr	r3, [pc, #128]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 80029ba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80029be:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80029c0:	4b1e      	ldr	r3, [pc, #120]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 80029c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029c6:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80029c8:	4b1c      	ldr	r3, [pc, #112]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 80029ca:	2220      	movs	r2, #32
 80029cc:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029ce:	4b1b      	ldr	r3, [pc, #108]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80029d4:	4b19      	ldr	r3, [pc, #100]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 80029d6:	2204      	movs	r2, #4
 80029d8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80029da:	4b18      	ldr	r3, [pc, #96]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 80029dc:	2203      	movs	r2, #3
 80029de:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80029e0:	4b16      	ldr	r3, [pc, #88]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 80029e2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80029e6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80029e8:	4b14      	ldr	r3, [pc, #80]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 80029ea:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80029ee:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80029f0:	4812      	ldr	r0, [pc, #72]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 80029f2:	f002 fa39 	bl	8004e68 <HAL_DMA_Init>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 80029fc:	f7ff fdf0 	bl	80025e0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4a0e      	ldr	r2, [pc, #56]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 8002a04:	63da      	str	r2, [r3, #60]	; 0x3c
 8002a06:	4a0d      	ldr	r2, [pc, #52]	; (8002a3c <HAL_SD_MspInit+0x1f8>)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2101      	movs	r1, #1
 8002a10:	2031      	movs	r0, #49	; 0x31
 8002a12:	f002 f9f2 	bl	8004dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8002a16:	2031      	movs	r0, #49	; 0x31
 8002a18:	f002 fa0b 	bl	8004e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002a1c:	bf00      	nop
 8002a1e:	3728      	adds	r7, #40	; 0x28
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	40012c00 	.word	0x40012c00
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	40020800 	.word	0x40020800
 8002a30:	40020c00 	.word	0x40020c00
 8002a34:	20000720 	.word	0x20000720
 8002a38:	40026458 	.word	0x40026458
 8002a3c:	20000c64 	.word	0x20000c64
 8002a40:	400264a0 	.word	0x400264a0

08002a44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b08a      	sub	sp, #40	; 0x28
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4c:	f107 0314 	add.w	r3, r7, #20
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
 8002a5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a5a      	ldr	r2, [pc, #360]	; (8002bcc <HAL_SPI_MspInit+0x188>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	f040 80ad 	bne.w	8002bc2 <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a68:	2300      	movs	r3, #0
 8002a6a:	613b      	str	r3, [r7, #16]
 8002a6c:	4b58      	ldr	r3, [pc, #352]	; (8002bd0 <HAL_SPI_MspInit+0x18c>)
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	4a57      	ldr	r2, [pc, #348]	; (8002bd0 <HAL_SPI_MspInit+0x18c>)
 8002a72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a76:	6413      	str	r3, [r2, #64]	; 0x40
 8002a78:	4b55      	ldr	r3, [pc, #340]	; (8002bd0 <HAL_SPI_MspInit+0x18c>)
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a80:	613b      	str	r3, [r7, #16]
 8002a82:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]
 8002a88:	4b51      	ldr	r3, [pc, #324]	; (8002bd0 <HAL_SPI_MspInit+0x18c>)
 8002a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8c:	4a50      	ldr	r2, [pc, #320]	; (8002bd0 <HAL_SPI_MspInit+0x18c>)
 8002a8e:	f043 0304 	orr.w	r3, r3, #4
 8002a92:	6313      	str	r3, [r2, #48]	; 0x30
 8002a94:	4b4e      	ldr	r3, [pc, #312]	; (8002bd0 <HAL_SPI_MspInit+0x18c>)
 8002a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	60bb      	str	r3, [r7, #8]
 8002aa4:	4b4a      	ldr	r3, [pc, #296]	; (8002bd0 <HAL_SPI_MspInit+0x18c>)
 8002aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa8:	4a49      	ldr	r2, [pc, #292]	; (8002bd0 <HAL_SPI_MspInit+0x18c>)
 8002aaa:	f043 0302 	orr.w	r3, r3, #2
 8002aae:	6313      	str	r3, [r2, #48]	; 0x30
 8002ab0:	4b47      	ldr	r3, [pc, #284]	; (8002bd0 <HAL_SPI_MspInit+0x18c>)
 8002ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab4:	f003 0302 	and.w	r3, r3, #2
 8002ab8:	60bb      	str	r3, [r7, #8]
 8002aba:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002abc:	230c      	movs	r3, #12
 8002abe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002acc:	2305      	movs	r3, #5
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ad0:	f107 0314 	add.w	r3, r7, #20
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	483f      	ldr	r0, [pc, #252]	; (8002bd4 <HAL_SPI_MspInit+0x190>)
 8002ad8:	f004 fb14 	bl	8007104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002adc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aea:	2303      	movs	r3, #3
 8002aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002aee:	2305      	movs	r3, #5
 8002af0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002af2:	f107 0314 	add.w	r3, r7, #20
 8002af6:	4619      	mov	r1, r3
 8002af8:	4837      	ldr	r0, [pc, #220]	; (8002bd8 <HAL_SPI_MspInit+0x194>)
 8002afa:	f004 fb03 	bl	8007104 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002afe:	4b37      	ldr	r3, [pc, #220]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b00:	4a37      	ldr	r2, [pc, #220]	; (8002be0 <HAL_SPI_MspInit+0x19c>)
 8002b02:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8002b04:	4b35      	ldr	r3, [pc, #212]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b0a:	4b34      	ldr	r3, [pc, #208]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b10:	4b32      	ldr	r3, [pc, #200]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b16:	4b31      	ldr	r3, [pc, #196]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b1c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b1e:	4b2f      	ldr	r3, [pc, #188]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b24:	4b2d      	ldr	r3, [pc, #180]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002b2a:	4b2c      	ldr	r3, [pc, #176]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b30:	4b2a      	ldr	r3, [pc, #168]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b36:	4b29      	ldr	r3, [pc, #164]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002b3c:	4827      	ldr	r0, [pc, #156]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b3e:	f002 f993 	bl	8004e68 <HAL_DMA_Init>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 8002b48:	f7ff fd4a 	bl	80025e0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4a23      	ldr	r2, [pc, #140]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b50:	64da      	str	r2, [r3, #76]	; 0x4c
 8002b52:	4a22      	ldr	r2, [pc, #136]	; (8002bdc <HAL_SPI_MspInit+0x198>)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002b58:	4b22      	ldr	r3, [pc, #136]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002b5a:	4a23      	ldr	r2, [pc, #140]	; (8002be8 <HAL_SPI_MspInit+0x1a4>)
 8002b5c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002b5e:	4b21      	ldr	r3, [pc, #132]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b64:	4b1f      	ldr	r3, [pc, #124]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002b66:	2240      	movs	r2, #64	; 0x40
 8002b68:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b6a:	4b1e      	ldr	r3, [pc, #120]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b70:	4b1c      	ldr	r3, [pc, #112]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002b72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b76:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b78:	4b1a      	ldr	r3, [pc, #104]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b7e:	4b19      	ldr	r3, [pc, #100]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002b84:	4b17      	ldr	r3, [pc, #92]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b8a:	4b16      	ldr	r3, [pc, #88]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b90:	4b14      	ldr	r3, [pc, #80]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002b96:	4813      	ldr	r0, [pc, #76]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002b98:	f002 f966 	bl	8004e68 <HAL_DMA_Init>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 8002ba2:	f7ff fd1d 	bl	80025e0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a0e      	ldr	r2, [pc, #56]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002baa:	649a      	str	r2, [r3, #72]	; 0x48
 8002bac:	4a0d      	ldr	r2, [pc, #52]	; (8002be4 <HAL_SPI_MspInit+0x1a0>)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	2024      	movs	r0, #36	; 0x24
 8002bb8:	f002 f91f 	bl	8004dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002bbc:	2024      	movs	r0, #36	; 0x24
 8002bbe:	f002 f938 	bl	8004e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002bc2:	bf00      	nop
 8002bc4:	3728      	adds	r7, #40	; 0x28
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	40003800 	.word	0x40003800
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	40020800 	.word	0x40020800
 8002bd8:	40020400 	.word	0x40020400
 8002bdc:	200008c0 	.word	0x200008c0
 8002be0:	40026058 	.word	0x40026058
 8002be4:	20001094 	.word	0x20001094
 8002be8:	40026070 	.word	0x40026070

08002bec <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b08a      	sub	sp, #40	; 0x28
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf4:	f107 0314 	add.w	r3, r7, #20
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	601a      	str	r2, [r3, #0]
 8002bfc:	605a      	str	r2, [r3, #4]
 8002bfe:	609a      	str	r2, [r3, #8]
 8002c00:	60da      	str	r2, [r3, #12]
 8002c02:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a19      	ldr	r2, [pc, #100]	; (8002c70 <HAL_TIM_Encoder_MspInit+0x84>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d12b      	bne.n	8002c66 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002c0e:	2300      	movs	r3, #0
 8002c10:	613b      	str	r3, [r7, #16]
 8002c12:	4b18      	ldr	r3, [pc, #96]	; (8002c74 <HAL_TIM_Encoder_MspInit+0x88>)
 8002c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c16:	4a17      	ldr	r2, [pc, #92]	; (8002c74 <HAL_TIM_Encoder_MspInit+0x88>)
 8002c18:	f043 0302 	orr.w	r3, r3, #2
 8002c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c1e:	4b15      	ldr	r3, [pc, #84]	; (8002c74 <HAL_TIM_Encoder_MspInit+0x88>)
 8002c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	613b      	str	r3, [r7, #16]
 8002c28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	60fb      	str	r3, [r7, #12]
 8002c2e:	4b11      	ldr	r3, [pc, #68]	; (8002c74 <HAL_TIM_Encoder_MspInit+0x88>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	4a10      	ldr	r2, [pc, #64]	; (8002c74 <HAL_TIM_Encoder_MspInit+0x88>)
 8002c34:	f043 0304 	orr.w	r3, r3, #4
 8002c38:	6313      	str	r3, [r2, #48]	; 0x30
 8002c3a:	4b0e      	ldr	r3, [pc, #56]	; (8002c74 <HAL_TIM_Encoder_MspInit+0x88>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3e:	f003 0304 	and.w	r3, r3, #4
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8002c46:	23c0      	movs	r3, #192	; 0xc0
 8002c48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c52:	2300      	movs	r3, #0
 8002c54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002c56:	2303      	movs	r3, #3
 8002c58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c5a:	f107 0314 	add.w	r3, r7, #20
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4805      	ldr	r0, [pc, #20]	; (8002c78 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002c62:	f004 fa4f 	bl	8007104 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002c66:	bf00      	nop
 8002c68:	3728      	adds	r7, #40	; 0x28
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40010400 	.word	0x40010400
 8002c74:	40023800 	.word	0x40023800
 8002c78:	40020800 	.word	0x40020800

08002c7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b08c      	sub	sp, #48	; 0x30
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c84:	f107 031c 	add.w	r3, r7, #28
 8002c88:	2200      	movs	r2, #0
 8002c8a:	601a      	str	r2, [r3, #0]
 8002c8c:	605a      	str	r2, [r3, #4]
 8002c8e:	609a      	str	r2, [r3, #8]
 8002c90:	60da      	str	r2, [r3, #12]
 8002c92:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a65      	ldr	r2, [pc, #404]	; (8002e30 <HAL_UART_MspInit+0x1b4>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	f040 8091 	bne.w	8002dc2 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	61bb      	str	r3, [r7, #24]
 8002ca4:	4b63      	ldr	r3, [pc, #396]	; (8002e34 <HAL_UART_MspInit+0x1b8>)
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca8:	4a62      	ldr	r2, [pc, #392]	; (8002e34 <HAL_UART_MspInit+0x1b8>)
 8002caa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cae:	6413      	str	r3, [r2, #64]	; 0x40
 8002cb0:	4b60      	ldr	r3, [pc, #384]	; (8002e34 <HAL_UART_MspInit+0x1b8>)
 8002cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb8:	61bb      	str	r3, [r7, #24]
 8002cba:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	617b      	str	r3, [r7, #20]
 8002cc0:	4b5c      	ldr	r3, [pc, #368]	; (8002e34 <HAL_UART_MspInit+0x1b8>)
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc4:	4a5b      	ldr	r2, [pc, #364]	; (8002e34 <HAL_UART_MspInit+0x1b8>)
 8002cc6:	f043 0308 	orr.w	r3, r3, #8
 8002cca:	6313      	str	r3, [r2, #48]	; 0x30
 8002ccc:	4b59      	ldr	r3, [pc, #356]	; (8002e34 <HAL_UART_MspInit+0x1b8>)
 8002cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd0:	f003 0308 	and.w	r3, r3, #8
 8002cd4:	617b      	str	r3, [r7, #20]
 8002cd6:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002cd8:	2360      	movs	r3, #96	; 0x60
 8002cda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cdc:	2302      	movs	r3, #2
 8002cde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ce8:	2307      	movs	r3, #7
 8002cea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cec:	f107 031c 	add.w	r3, r7, #28
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4851      	ldr	r0, [pc, #324]	; (8002e38 <HAL_UART_MspInit+0x1bc>)
 8002cf4:	f004 fa06 	bl	8007104 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002cf8:	4b50      	ldr	r3, [pc, #320]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002cfa:	4a51      	ldr	r2, [pc, #324]	; (8002e40 <HAL_UART_MspInit+0x1c4>)
 8002cfc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002cfe:	4b4f      	ldr	r3, [pc, #316]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002d00:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d04:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d06:	4b4d      	ldr	r3, [pc, #308]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d0c:	4b4b      	ldr	r3, [pc, #300]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d12:	4b4a      	ldr	r3, [pc, #296]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002d14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d18:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d1a:	4b48      	ldr	r3, [pc, #288]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d20:	4b46      	ldr	r3, [pc, #280]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002d26:	4b45      	ldr	r3, [pc, #276]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d2c:	4b43      	ldr	r3, [pc, #268]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d32:	4b42      	ldr	r3, [pc, #264]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002d38:	4840      	ldr	r0, [pc, #256]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002d3a:	f002 f895 	bl	8004e68 <HAL_DMA_Init>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d001      	beq.n	8002d48 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002d44:	f7ff fc4c 	bl	80025e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a3c      	ldr	r2, [pc, #240]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002d4c:	635a      	str	r2, [r3, #52]	; 0x34
 8002d4e:	4a3b      	ldr	r2, [pc, #236]	; (8002e3c <HAL_UART_MspInit+0x1c0>)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002d54:	4b3b      	ldr	r3, [pc, #236]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002d56:	4a3c      	ldr	r2, [pc, #240]	; (8002e48 <HAL_UART_MspInit+0x1cc>)
 8002d58:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002d5a:	4b3a      	ldr	r3, [pc, #232]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002d5c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d60:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d62:	4b38      	ldr	r3, [pc, #224]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002d64:	2240      	movs	r2, #64	; 0x40
 8002d66:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d68:	4b36      	ldr	r3, [pc, #216]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d6e:	4b35      	ldr	r3, [pc, #212]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002d70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d74:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d76:	4b33      	ldr	r3, [pc, #204]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d7c:	4b31      	ldr	r3, [pc, #196]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002d82:	4b30      	ldr	r3, [pc, #192]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d88:	4b2e      	ldr	r3, [pc, #184]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d8e:	4b2d      	ldr	r3, [pc, #180]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002d94:	482b      	ldr	r0, [pc, #172]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002d96:	f002 f867 	bl	8004e68 <HAL_DMA_Init>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8002da0:	f7ff fc1e 	bl	80025e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	4a27      	ldr	r2, [pc, #156]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002da8:	631a      	str	r2, [r3, #48]	; 0x30
 8002daa:	4a26      	ldr	r2, [pc, #152]	; (8002e44 <HAL_UART_MspInit+0x1c8>)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8002db0:	2200      	movs	r2, #0
 8002db2:	2101      	movs	r1, #1
 8002db4:	2026      	movs	r0, #38	; 0x26
 8002db6:	f002 f820 	bl	8004dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002dba:	2026      	movs	r0, #38	; 0x26
 8002dbc:	f002 f839 	bl	8004e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002dc0:	e031      	b.n	8002e26 <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART3)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a21      	ldr	r2, [pc, #132]	; (8002e4c <HAL_UART_MspInit+0x1d0>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d12c      	bne.n	8002e26 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002dcc:	2300      	movs	r3, #0
 8002dce:	613b      	str	r3, [r7, #16]
 8002dd0:	4b18      	ldr	r3, [pc, #96]	; (8002e34 <HAL_UART_MspInit+0x1b8>)
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd4:	4a17      	ldr	r2, [pc, #92]	; (8002e34 <HAL_UART_MspInit+0x1b8>)
 8002dd6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dda:	6413      	str	r3, [r2, #64]	; 0x40
 8002ddc:	4b15      	ldr	r3, [pc, #84]	; (8002e34 <HAL_UART_MspInit+0x1b8>)
 8002dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002de4:	613b      	str	r3, [r7, #16]
 8002de6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002de8:	2300      	movs	r3, #0
 8002dea:	60fb      	str	r3, [r7, #12]
 8002dec:	4b11      	ldr	r3, [pc, #68]	; (8002e34 <HAL_UART_MspInit+0x1b8>)
 8002dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df0:	4a10      	ldr	r2, [pc, #64]	; (8002e34 <HAL_UART_MspInit+0x1b8>)
 8002df2:	f043 0308 	orr.w	r3, r3, #8
 8002df6:	6313      	str	r3, [r2, #48]	; 0x30
 8002df8:	4b0e      	ldr	r3, [pc, #56]	; (8002e34 <HAL_UART_MspInit+0x1b8>)
 8002dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfc:	f003 0308 	and.w	r3, r3, #8
 8002e00:	60fb      	str	r3, [r7, #12]
 8002e02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002e04:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e12:	2303      	movs	r3, #3
 8002e14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002e16:	2307      	movs	r3, #7
 8002e18:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e1a:	f107 031c 	add.w	r3, r7, #28
 8002e1e:	4619      	mov	r1, r3
 8002e20:	4805      	ldr	r0, [pc, #20]	; (8002e38 <HAL_UART_MspInit+0x1bc>)
 8002e22:	f004 f96f 	bl	8007104 <HAL_GPIO_Init>
}
 8002e26:	bf00      	nop
 8002e28:	3730      	adds	r7, #48	; 0x30
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	40004400 	.word	0x40004400
 8002e34:	40023800 	.word	0x40023800
 8002e38:	40020c00 	.word	0x40020c00
 8002e3c:	20000780 	.word	0x20000780
 8002e40:	40026088 	.word	0x40026088
 8002e44:	2000096c 	.word	0x2000096c
 8002e48:	400260a0 	.word	0x400260a0
 8002e4c:	40004800 	.word	0x40004800

08002e50 <LL_TIM_DisableCounter>:
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f023 0201 	bic.w	r2, r3, #1
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	601a      	str	r2, [r3, #0]
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bc80      	pop	{r7}
 8002e6c:	4770      	bx	lr

08002e6e <LL_TIM_ClearFlag_UPDATE>:
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b083      	sub	sp, #12
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f06f 0201 	mvn.w	r2, #1
 8002e7c:	611a      	str	r2, [r3, #16]
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bc80      	pop	{r7}
 8002e86:	4770      	bx	lr

08002e88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002e8c:	bf00      	nop
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bc80      	pop	{r7}
 8002e92:	4770      	bx	lr

08002e94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e98:	e7fe      	b.n	8002e98 <HardFault_Handler+0x4>

08002e9a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e9e:	e7fe      	b.n	8002e9e <MemManage_Handler+0x4>

08002ea0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ea4:	e7fe      	b.n	8002ea4 <BusFault_Handler+0x4>

08002ea6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002eaa:	e7fe      	b.n	8002eaa <UsageFault_Handler+0x4>

08002eac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002eb0:	bf00      	nop
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr

08002eb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ebc:	bf00      	nop
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr

08002ec4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ec8:	bf00      	nop
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bc80      	pop	{r7}
 8002ece:	4770      	bx	lr

08002ed0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ed4:	f000 fa88 	bl	80033e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ed8:	bf00      	nop
 8002eda:	bd80      	pop	{r7, pc}

08002edc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002ee0:	4802      	ldr	r0, [pc, #8]	; (8002eec <DMA1_Stream3_IRQHandler+0x10>)
 8002ee2:	f002 fa37 	bl	8005354 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002ee6:	bf00      	nop
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	200008c0 	.word	0x200008c0

08002ef0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002ef4:	4802      	ldr	r0, [pc, #8]	; (8002f00 <DMA1_Stream4_IRQHandler+0x10>)
 8002ef6:	f002 fa2d 	bl	8005354 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002efa:	bf00      	nop
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	20001094 	.word	0x20001094

08002f04 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002f08:	4802      	ldr	r0, [pc, #8]	; (8002f14 <DMA1_Stream5_IRQHandler+0x10>)
 8002f0a:	f002 fa23 	bl	8005354 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002f0e:	bf00      	nop
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	20000780 	.word	0x20000780

08002f18 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002f1c:	4802      	ldr	r0, [pc, #8]	; (8002f28 <DMA1_Stream6_IRQHandler+0x10>)
 8002f1e:	f002 fa19 	bl	8005354 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002f22:	bf00      	nop
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	2000096c 	.word	0x2000096c

08002f2c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002f30:	4802      	ldr	r0, [pc, #8]	; (8002f3c <ADC_IRQHandler+0x10>)
 8002f32:	f000 fada 	bl	80034ea <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002f36:	bf00      	nop
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	20000924 	.word	0x20000924

08002f40 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002f44:	4802      	ldr	r0, [pc, #8]	; (8002f50 <CAN1_TX_IRQHandler+0x10>)
 8002f46:	f001 fc63 	bl	8004810 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002f4a:	bf00      	nop
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	20001054 	.word	0x20001054

08002f54 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002f58:	4802      	ldr	r0, [pc, #8]	; (8002f64 <CAN1_RX0_IRQHandler+0x10>)
 8002f5a:	f001 fc59 	bl	8004810 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002f5e:	bf00      	nop
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	20001054 	.word	0x20001054

08002f68 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002f6c:	4802      	ldr	r0, [pc, #8]	; (8002f78 <CAN1_RX1_IRQHandler+0x10>)
 8002f6e:	f001 fc4f 	bl	8004810 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002f72:	bf00      	nop
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	20001054 	.word	0x20001054

08002f7c <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002f80:	4802      	ldr	r0, [pc, #8]	; (8002f8c <CAN1_SCE_IRQHandler+0x10>)
 8002f82:	f001 fc45 	bl	8004810 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8002f86:	bf00      	nop
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	20001054 	.word	0x20001054

08002f90 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 8002f94:	4808      	ldr	r0, [pc, #32]	; (8002fb8 <TIM3_IRQHandler+0x28>)
 8002f96:	f7ff ff5b 	bl	8002e50 <LL_TIM_DisableCounter>
	//HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, RESET);
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	2120      	movs	r1, #32
 8002f9e:	4807      	ldr	r0, [pc, #28]	; (8002fbc <TIM3_IRQHandler+0x2c>)
 8002fa0:	f004 fa65 	bl	800746e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	2110      	movs	r1, #16
 8002fa8:	4804      	ldr	r0, [pc, #16]	; (8002fbc <TIM3_IRQHandler+0x2c>)
 8002faa:	f004 fa60 	bl	800746e <HAL_GPIO_WritePin>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 8002fae:	4802      	ldr	r0, [pc, #8]	; (8002fb8 <TIM3_IRQHandler+0x28>)
 8002fb0:	f7ff ff5d 	bl	8002e6e <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 8002fb4:	bf00      	nop
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40000400 	.word	0x40000400
 8002fbc:	40021800 	.word	0x40021800

08002fc0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002fc4:	4802      	ldr	r0, [pc, #8]	; (8002fd0 <SPI2_IRQHandler+0x10>)
 8002fc6:	f007 fcf3 	bl	800a9b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002fca:	bf00      	nop
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	200007e0 	.word	0x200007e0

08002fd4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002fd8:	4802      	ldr	r0, [pc, #8]	; (8002fe4 <USART2_IRQHandler+0x10>)
 8002fda:	f008 f8ab 	bl	800b134 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002fde:	bf00      	nop
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	20001014 	.word	0x20001014

08002fe8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002fec:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002ff0:	f004 fa6e 	bl	80074d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002ff4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002ff8:	f004 fa6a 	bl	80074d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002ffc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003000:	f004 fa66 	bl	80074d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003004:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003008:	f004 fa62 	bl	80074d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800300c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003010:	f004 fa5e 	bl	80074d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003014:	bf00      	nop
 8003016:	bd80      	pop	{r7, pc}

08003018 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800301c:	4802      	ldr	r0, [pc, #8]	; (8003028 <SDIO_IRQHandler+0x10>)
 800301e:	f006 faab 	bl	8009578 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8003022:	bf00      	nop
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	20000cd0 	.word	0x20000cd0

0800302c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003030:	4802      	ldr	r0, [pc, #8]	; (800303c <DMA2_Stream0_IRQHandler+0x10>)
 8003032:	f002 f98f 	bl	8005354 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003036:	bf00      	nop
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	200009d0 	.word	0x200009d0

08003040 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8003044:	4802      	ldr	r0, [pc, #8]	; (8003050 <DMA2_Stream3_IRQHandler+0x10>)
 8003046:	f002 f985 	bl	8005354 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800304a:	bf00      	nop
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	20000720 	.word	0x20000720

08003054 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8003058:	4802      	ldr	r0, [pc, #8]	; (8003064 <ETH_IRQHandler+0x10>)
 800305a:	f002 ffba 	bl	8005fd2 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800305e:	bf00      	nop
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	20002ec4 	.word	0x20002ec4

08003068 <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 800306c:	4802      	ldr	r0, [pc, #8]	; (8003078 <ETH_WKUP_IRQHandler+0x10>)
 800306e:	f002 ffb0 	bl	8005fd2 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 8003072:	bf00      	nop
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	20002ec4 	.word	0x20002ec4

0800307c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003080:	4802      	ldr	r0, [pc, #8]	; (800308c <OTG_FS_IRQHandler+0x10>)
 8003082:	f004 fb7c 	bl	800777e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003086:	bf00      	nop
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	20007efc 	.word	0x20007efc

08003090 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8003094:	4802      	ldr	r0, [pc, #8]	; (80030a0 <DMA2_Stream6_IRQHandler+0x10>)
 8003096:	f002 f95d 	bl	8005354 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800309a:	bf00      	nop
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	20000c64 	.word	0x20000c64

080030a4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030b0:	2300      	movs	r3, #0
 80030b2:	617b      	str	r3, [r7, #20]
 80030b4:	e00a      	b.n	80030cc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030b6:	f3af 8000 	nop.w
 80030ba:	4601      	mov	r1, r0
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	1c5a      	adds	r2, r3, #1
 80030c0:	60ba      	str	r2, [r7, #8]
 80030c2:	b2ca      	uxtb	r2, r1
 80030c4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	3301      	adds	r3, #1
 80030ca:	617b      	str	r3, [r7, #20]
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	dbf0      	blt.n	80030b6 <_read+0x12>
	}

return len;
 80030d4:	687b      	ldr	r3, [r7, #4]
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3718      	adds	r7, #24
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	b086      	sub	sp, #24
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	60f8      	str	r0, [r7, #12]
 80030e6:	60b9      	str	r1, [r7, #8]
 80030e8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ea:	2300      	movs	r3, #0
 80030ec:	617b      	str	r3, [r7, #20]
 80030ee:	e009      	b.n	8003104 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	1c5a      	adds	r2, r3, #1
 80030f4:	60ba      	str	r2, [r7, #8]
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	3301      	adds	r3, #1
 8003102:	617b      	str	r3, [r7, #20]
 8003104:	697a      	ldr	r2, [r7, #20]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	429a      	cmp	r2, r3
 800310a:	dbf1      	blt.n	80030f0 <_write+0x12>
	}
	return len;
 800310c:	687b      	ldr	r3, [r7, #4]
}
 800310e:	4618      	mov	r0, r3
 8003110:	3718      	adds	r7, #24
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <_close>:

int _close(int file)
{
 8003116:	b480      	push	{r7}
 8003118:	b083      	sub	sp, #12
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
	return -1;
 800311e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003122:	4618      	mov	r0, r3
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr

0800312c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800313c:	605a      	str	r2, [r3, #4]
	return 0;
 800313e:	2300      	movs	r3, #0
}
 8003140:	4618      	mov	r0, r3
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	bc80      	pop	{r7}
 8003148:	4770      	bx	lr

0800314a <_isatty>:

int _isatty(int file)
{
 800314a:	b480      	push	{r7}
 800314c:	b083      	sub	sp, #12
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
	return 1;
 8003152:	2301      	movs	r3, #1
}
 8003154:	4618      	mov	r0, r3
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	bc80      	pop	{r7}
 800315c:	4770      	bx	lr

0800315e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800315e:	b480      	push	{r7}
 8003160:	b085      	sub	sp, #20
 8003162:	af00      	add	r7, sp, #0
 8003164:	60f8      	str	r0, [r7, #12]
 8003166:	60b9      	str	r1, [r7, #8]
 8003168:	607a      	str	r2, [r7, #4]
	return 0;
 800316a:	2300      	movs	r3, #0
}
 800316c:	4618      	mov	r0, r3
 800316e:	3714      	adds	r7, #20
 8003170:	46bd      	mov	sp, r7
 8003172:	bc80      	pop	{r7}
 8003174:	4770      	bx	lr
	...

08003178 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003178:	b480      	push	{r7}
 800317a:	b087      	sub	sp, #28
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003180:	4a14      	ldr	r2, [pc, #80]	; (80031d4 <_sbrk+0x5c>)
 8003182:	4b15      	ldr	r3, [pc, #84]	; (80031d8 <_sbrk+0x60>)
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800318c:	4b13      	ldr	r3, [pc, #76]	; (80031dc <_sbrk+0x64>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d102      	bne.n	800319a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003194:	4b11      	ldr	r3, [pc, #68]	; (80031dc <_sbrk+0x64>)
 8003196:	4a12      	ldr	r2, [pc, #72]	; (80031e0 <_sbrk+0x68>)
 8003198:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800319a:	4b10      	ldr	r3, [pc, #64]	; (80031dc <_sbrk+0x64>)
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4413      	add	r3, r2
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d205      	bcs.n	80031b4 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80031a8:	4b0e      	ldr	r3, [pc, #56]	; (80031e4 <_sbrk+0x6c>)
 80031aa:	220c      	movs	r2, #12
 80031ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031ae:	f04f 33ff 	mov.w	r3, #4294967295
 80031b2:	e009      	b.n	80031c8 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80031b4:	4b09      	ldr	r3, [pc, #36]	; (80031dc <_sbrk+0x64>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031ba:	4b08      	ldr	r3, [pc, #32]	; (80031dc <_sbrk+0x64>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4413      	add	r3, r2
 80031c2:	4a06      	ldr	r2, [pc, #24]	; (80031dc <_sbrk+0x64>)
 80031c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031c6:	68fb      	ldr	r3, [r7, #12]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	371c      	adds	r7, #28
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc80      	pop	{r7}
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	20020000 	.word	0x20020000
 80031d8:	00000400 	.word	0x00000400
 80031dc:	2000047c 	.word	0x2000047c
 80031e0:	20008300 	.word	0x20008300
 80031e4:	200082fc 	.word	0x200082fc

080031e8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80031ec:	4b12      	ldr	r3, [pc, #72]	; (8003238 <SystemInit+0x50>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a11      	ldr	r2, [pc, #68]	; (8003238 <SystemInit+0x50>)
 80031f2:	f043 0301 	orr.w	r3, r3, #1
 80031f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80031f8:	4b0f      	ldr	r3, [pc, #60]	; (8003238 <SystemInit+0x50>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80031fe:	4b0e      	ldr	r3, [pc, #56]	; (8003238 <SystemInit+0x50>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a0d      	ldr	r2, [pc, #52]	; (8003238 <SystemInit+0x50>)
 8003204:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003208:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800320c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800320e:	4b0a      	ldr	r3, [pc, #40]	; (8003238 <SystemInit+0x50>)
 8003210:	4a0a      	ldr	r2, [pc, #40]	; (800323c <SystemInit+0x54>)
 8003212:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003214:	4b08      	ldr	r3, [pc, #32]	; (8003238 <SystemInit+0x50>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a07      	ldr	r2, [pc, #28]	; (8003238 <SystemInit+0x50>)
 800321a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800321e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003220:	4b05      	ldr	r3, [pc, #20]	; (8003238 <SystemInit+0x50>)
 8003222:	2200      	movs	r2, #0
 8003224:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003226:	4b06      	ldr	r3, [pc, #24]	; (8003240 <SystemInit+0x58>)
 8003228:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800322c:	609a      	str	r2, [r3, #8]
#endif
}
 800322e:	bf00      	nop
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40023800 	.word	0x40023800
 800323c:	24003010 	.word	0x24003010
 8003240:	e000ed00 	.word	0xe000ed00

08003244 <udp_echoserver_init>:
 * @brief  Initialize the server application.
 * @param  None
 * @retval None
 */
void udp_echoserver_init(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
	struct udp_pcb *upcb;
	err_t err;

	/* Create a new UDP control block  */
	upcb = udp_new();
 800324a:	f00e fe8e 	bl	8011f6a <udp_new>
 800324e:	6078      	str	r0, [r7, #4]

	if (upcb)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d014      	beq.n	8003280 <udp_echoserver_init+0x3c>
	{
		/* Bind the upcb to the UDP_PORT port */
		/* Using IP_ADDR_ANY allow the upcb to be used by any local interface */
		err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 8003256:	f242 322a 	movw	r2, #9002	; 0x232a
 800325a:	490b      	ldr	r1, [pc, #44]	; (8003288 <udp_echoserver_init+0x44>)
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f00e fd97 	bl	8011d90 <udp_bind>
 8003262:	4603      	mov	r3, r0
 8003264:	70fb      	strb	r3, [r7, #3]

		upcb->remote_port = UDP_SERVER_PORT;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f242 322a 	movw	r2, #9002	; 0x232a
 800326c:	829a      	strh	r2, [r3, #20]

		if (err == ERR_OK)
 800326e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d104      	bne.n	8003280 <udp_echoserver_init+0x3c>
		{
			/* Set a receive callback for the upcb */
			udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 8003276:	2200      	movs	r2, #0
 8003278:	4904      	ldr	r1, [pc, #16]	; (800328c <udp_echoserver_init+0x48>)
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f00e fe64 	bl	8011f48 <udp_recv>
		}
	}
}
 8003280:	bf00      	nop
 8003282:	3708      	adds	r7, #8
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	0801a7b0 	.word	0x0801a7b0
 800328c:	08003291 	.word	0x08003291

08003290 <udp_echoserver_receive_callback>:
 */
uint8_t udp_flag;
uint8_t udp_data;
void udp_echoserver_receive_callback(void *arg, struct udp_pcb *upcb,
		struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	60b9      	str	r1, [r7, #8]
 800329a:	607a      	str	r2, [r7, #4]
 800329c:	603b      	str	r3, [r7, #0]
	MEMCPY(&udp_data, p->payload, p->len);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6859      	ldr	r1, [r3, #4]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	895b      	ldrh	r3, [r3, #10]
 80032a6:	461a      	mov	r2, r3
 80032a8:	480f      	ldr	r0, [pc, #60]	; (80032e8 <udp_echoserver_receive_callback+0x58>)
 80032aa:	f012 f882 	bl	80153b2 <memcpy>
	udp_flag = 1;
 80032ae:	4b0f      	ldr	r3, [pc, #60]	; (80032ec <udp_echoserver_receive_callback+0x5c>)
 80032b0:	2201      	movs	r2, #1
 80032b2:	701a      	strb	r2, [r3, #0]

	//strcpy(udp_flag,CDC_Transmit_FS(&udp_data, p->len));
	CDC_Transmit_FS(&udp_data, p->len);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	895b      	ldrh	r3, [r3, #10]
 80032b8:	4619      	mov	r1, r3
 80032ba:	480b      	ldr	r0, [pc, #44]	; (80032e8 <udp_echoserver_receive_callback+0x58>)
 80032bc:	f011 fbee 	bl	8014a9c <CDC_Transmit_FS>

	/* Connect to the remote client */
	udp_connect(upcb, addr, UDP_CLIENT_PORT);
 80032c0:	f242 322a 	movw	r2, #9002	; 0x232a
 80032c4:	6839      	ldr	r1, [r7, #0]
 80032c6:	68b8      	ldr	r0, [r7, #8]
 80032c8:	f00e fdd2 	bl	8011e70 <udp_connect>

	/* Tell the client that we have accepted it */
	udp_send(upcb, p);
 80032cc:	6879      	ldr	r1, [r7, #4]
 80032ce:	68b8      	ldr	r0, [r7, #8]
 80032d0:	f00e fc44 	bl	8011b5c <udp_send>

	/* free the UDP connection, so we can accept new clients */
	udp_disconnect(upcb);
 80032d4:	68b8      	ldr	r0, [r7, #8]
 80032d6:	f00e fe21 	bl	8011f1c <udp_disconnect>

	/* Free the p buffer */
	pbuf_free(p);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f00d ffb6 	bl	801124c <pbuf_free>

}
 80032e0:	bf00      	nop
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	20001122 	.word	0x20001122
 80032ec:	20001121 	.word	0x20001121

080032f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80032f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003328 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80032f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80032f6:	e003      	b.n	8003300 <LoopCopyDataInit>

080032f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80032f8:	4b0c      	ldr	r3, [pc, #48]	; (800332c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80032fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80032fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80032fe:	3104      	adds	r1, #4

08003300 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8003300:	480b      	ldr	r0, [pc, #44]	; (8003330 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003302:	4b0c      	ldr	r3, [pc, #48]	; (8003334 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003304:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003306:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003308:	d3f6      	bcc.n	80032f8 <CopyDataInit>
  ldr  r2, =_sbss
 800330a:	4a0b      	ldr	r2, [pc, #44]	; (8003338 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800330c:	e002      	b.n	8003314 <LoopFillZerobss>

0800330e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800330e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003310:	f842 3b04 	str.w	r3, [r2], #4

08003314 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 8003314:	4b09      	ldr	r3, [pc, #36]	; (800333c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003316:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003318:	d3f9      	bcc.n	800330e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800331a:	f7ff ff65 	bl	80031e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800331e:	f012 f805 	bl	801532c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003322:	f7fe fba3 	bl	8001a6c <main>
  bx  lr
 8003326:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003328:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800332c:	0801aaf0 	.word	0x0801aaf0
  ldr  r0, =_sdata
 8003330:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003334:	20000458 	.word	0x20000458
  ldr  r2, =_sbss
 8003338:	20000458 	.word	0x20000458
  ldr  r3, = _ebss
 800333c:	20008300 	.word	0x20008300

08003340 <CAN2_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003340:	e7fe      	b.n	8003340 <CAN2_RX0_IRQHandler>
	...

08003344 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003348:	4b0e      	ldr	r3, [pc, #56]	; (8003384 <HAL_Init+0x40>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a0d      	ldr	r2, [pc, #52]	; (8003384 <HAL_Init+0x40>)
 800334e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003352:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8003354:	4b0b      	ldr	r3, [pc, #44]	; (8003384 <HAL_Init+0x40>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a0a      	ldr	r2, [pc, #40]	; (8003384 <HAL_Init+0x40>)
 800335a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800335e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003360:	4b08      	ldr	r3, [pc, #32]	; (8003384 <HAL_Init+0x40>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a07      	ldr	r2, [pc, #28]	; (8003384 <HAL_Init+0x40>)
 8003366:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800336a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800336c:	2003      	movs	r0, #3
 800336e:	f001 fd39 	bl	8004de4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003372:	2001      	movs	r0, #1
 8003374:	f000 f808 	bl	8003388 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003378:	f7ff f938 	bl	80025ec <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	40023c00 	.word	0x40023c00

08003388 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003390:	4b12      	ldr	r3, [pc, #72]	; (80033dc <HAL_InitTick+0x54>)
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	4b12      	ldr	r3, [pc, #72]	; (80033e0 <HAL_InitTick+0x58>)
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	4619      	mov	r1, r3
 800339a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800339e:	fbb3 f3f1 	udiv	r3, r3, r1
 80033a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a6:	4618      	mov	r0, r3
 80033a8:	f001 fd51 	bl	8004e4e <HAL_SYSTICK_Config>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e00e      	b.n	80033d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b0f      	cmp	r3, #15
 80033ba:	d80a      	bhi.n	80033d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033bc:	2200      	movs	r2, #0
 80033be:	6879      	ldr	r1, [r7, #4]
 80033c0:	f04f 30ff 	mov.w	r0, #4294967295
 80033c4:	f001 fd19 	bl	8004dfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033c8:	4a06      	ldr	r2, [pc, #24]	; (80033e4 <HAL_InitTick+0x5c>)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80033ce:	2300      	movs	r3, #0
 80033d0:	e000      	b.n	80033d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3708      	adds	r7, #8
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000008 	.word	0x20000008
 80033e0:	20000010 	.word	0x20000010
 80033e4:	2000000c 	.word	0x2000000c

080033e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033ec:	4b05      	ldr	r3, [pc, #20]	; (8003404 <HAL_IncTick+0x1c>)
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	461a      	mov	r2, r3
 80033f2:	4b05      	ldr	r3, [pc, #20]	; (8003408 <HAL_IncTick+0x20>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4413      	add	r3, r2
 80033f8:	4a03      	ldr	r2, [pc, #12]	; (8003408 <HAL_IncTick+0x20>)
 80033fa:	6013      	str	r3, [r2, #0]
}
 80033fc:	bf00      	nop
 80033fe:	46bd      	mov	sp, r7
 8003400:	bc80      	pop	{r7}
 8003402:	4770      	bx	lr
 8003404:	20000010 	.word	0x20000010
 8003408:	20001124 	.word	0x20001124

0800340c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
  return uwTick;
 8003410:	4b02      	ldr	r3, [pc, #8]	; (800341c <HAL_GetTick+0x10>)
 8003412:	681b      	ldr	r3, [r3, #0]
}
 8003414:	4618      	mov	r0, r3
 8003416:	46bd      	mov	sp, r7
 8003418:	bc80      	pop	{r7}
 800341a:	4770      	bx	lr
 800341c:	20001124 	.word	0x20001124

08003420 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003428:	f7ff fff0 	bl	800340c <HAL_GetTick>
 800342c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003438:	d005      	beq.n	8003446 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800343a:	4b09      	ldr	r3, [pc, #36]	; (8003460 <HAL_Delay+0x40>)
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	461a      	mov	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	4413      	add	r3, r2
 8003444:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003446:	bf00      	nop
 8003448:	f7ff ffe0 	bl	800340c <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	429a      	cmp	r2, r3
 8003456:	d8f7      	bhi.n	8003448 <HAL_Delay+0x28>
  {
  }
}
 8003458:	bf00      	nop
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	20000010 	.word	0x20000010

08003464 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800346c:	2300      	movs	r3, #0
 800346e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e033      	b.n	80034e2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347e:	2b00      	cmp	r3, #0
 8003480:	d109      	bne.n	8003496 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f7ff f8f6 	bl	8002674 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349a:	f003 0310 	and.w	r3, r3, #16
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d118      	bne.n	80034d4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80034aa:	f023 0302 	bic.w	r3, r3, #2
 80034ae:	f043 0202 	orr.w	r2, r3, #2
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f000 fbb8 	bl	8003c2c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c6:	f023 0303 	bic.w	r3, r3, #3
 80034ca:	f043 0201 	orr.w	r2, r3, #1
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	641a      	str	r2, [r3, #64]	; 0x40
 80034d2:	e001      	b.n	80034d8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80034e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b084      	sub	sp, #16
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	60fb      	str	r3, [r7, #12]
 80034f6:	2300      	movs	r3, #0
 80034f8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0302 	and.w	r3, r3, #2
 8003504:	2b02      	cmp	r3, #2
 8003506:	bf0c      	ite	eq
 8003508:	2301      	moveq	r3, #1
 800350a:	2300      	movne	r3, #0
 800350c:	b2db      	uxtb	r3, r3
 800350e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f003 0320 	and.w	r3, r3, #32
 800351a:	2b20      	cmp	r3, #32
 800351c:	bf0c      	ite	eq
 800351e:	2301      	moveq	r3, #1
 8003520:	2300      	movne	r3, #0
 8003522:	b2db      	uxtb	r3, r3
 8003524:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d049      	beq.n	80035c0 <HAL_ADC_IRQHandler+0xd6>
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d046      	beq.n	80035c0 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	f003 0310 	and.w	r3, r3, #16
 800353a:	2b00      	cmp	r3, #0
 800353c:	d105      	bne.n	800354a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d12b      	bne.n	80035b0 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800355c:	2b00      	cmp	r3, #0
 800355e:	d127      	bne.n	80035b0 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003566:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800356a:	2b00      	cmp	r3, #0
 800356c:	d006      	beq.n	800357c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003578:	2b00      	cmp	r3, #0
 800357a:	d119      	bne.n	80035b0 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f022 0220 	bic.w	r2, r2, #32
 800358a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003590:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d105      	bne.n	80035b0 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a8:	f043 0201 	orr.w	r2, r3, #1
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 f9f7 	bl	80039a4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f06f 0212 	mvn.w	r2, #18
 80035be:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0304 	and.w	r3, r3, #4
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	bf0c      	ite	eq
 80035ce:	2301      	moveq	r3, #1
 80035d0:	2300      	movne	r3, #0
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035e0:	2b80      	cmp	r3, #128	; 0x80
 80035e2:	bf0c      	ite	eq
 80035e4:	2301      	moveq	r3, #1
 80035e6:	2300      	movne	r3, #0
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d057      	beq.n	80036a2 <HAL_ADC_IRQHandler+0x1b8>
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d054      	beq.n	80036a2 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fc:	f003 0310 	and.w	r3, r3, #16
 8003600:	2b00      	cmp	r3, #0
 8003602:	d105      	bne.n	8003610 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003608:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d139      	bne.n	8003692 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003624:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003628:	2b00      	cmp	r3, #0
 800362a:	d006      	beq.n	800363a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003636:	2b00      	cmp	r3, #0
 8003638:	d12b      	bne.n	8003692 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003644:	2b00      	cmp	r3, #0
 8003646:	d124      	bne.n	8003692 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003652:	2b00      	cmp	r3, #0
 8003654:	d11d      	bne.n	8003692 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	699b      	ldr	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800365a:	2b00      	cmp	r3, #0
 800365c:	d119      	bne.n	8003692 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685a      	ldr	r2, [r3, #4]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800366c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003672:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003682:	2b00      	cmp	r3, #0
 8003684:	d105      	bne.n	8003692 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368a:	f043 0201 	orr.w	r2, r3, #1
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f000 fc50 	bl	8003f38 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f06f 020c 	mvn.w	r2, #12
 80036a0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	bf0c      	ite	eq
 80036b0:	2301      	moveq	r3, #1
 80036b2:	2300      	movne	r3, #0
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c2:	2b40      	cmp	r3, #64	; 0x40
 80036c4:	bf0c      	ite	eq
 80036c6:	2301      	moveq	r3, #1
 80036c8:	2300      	movne	r3, #0
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d017      	beq.n	8003704 <HAL_ADC_IRQHandler+0x21a>
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d014      	beq.n	8003704 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d10d      	bne.n	8003704 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ec:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 f967 	bl	80039c8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f06f 0201 	mvn.w	r2, #1
 8003702:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0320 	and.w	r3, r3, #32
 800370e:	2b20      	cmp	r3, #32
 8003710:	bf0c      	ite	eq
 8003712:	2301      	moveq	r3, #1
 8003714:	2300      	movne	r3, #0
 8003716:	b2db      	uxtb	r3, r3
 8003718:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003724:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003728:	bf0c      	ite	eq
 800372a:	2301      	moveq	r3, #1
 800372c:	2300      	movne	r3, #0
 800372e:	b2db      	uxtb	r3, r3
 8003730:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d015      	beq.n	8003764 <HAL_ADC_IRQHandler+0x27a>
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d012      	beq.n	8003764 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003742:	f043 0202 	orr.w	r2, r3, #2
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f06f 0220 	mvn.w	r2, #32
 8003752:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 f940 	bl	80039da <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f06f 0220 	mvn.w	r2, #32
 8003762:	601a      	str	r2, [r3, #0]
  }
}
 8003764:	bf00      	nop
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003778:	2300      	movs	r3, #0
 800377a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003782:	2b01      	cmp	r3, #1
 8003784:	d101      	bne.n	800378a <HAL_ADC_Start_DMA+0x1e>
 8003786:	2302      	movs	r3, #2
 8003788:	e0af      	b.n	80038ea <HAL_ADC_Start_DMA+0x17e>
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2201      	movs	r2, #1
 800378e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f003 0301 	and.w	r3, r3, #1
 800379c:	2b01      	cmp	r3, #1
 800379e:	d018      	beq.n	80037d2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f042 0201 	orr.w	r2, r2, #1
 80037ae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80037b0:	4b50      	ldr	r3, [pc, #320]	; (80038f4 <HAL_ADC_Start_DMA+0x188>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a50      	ldr	r2, [pc, #320]	; (80038f8 <HAL_ADC_Start_DMA+0x18c>)
 80037b6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ba:	0c9a      	lsrs	r2, r3, #18
 80037bc:	4613      	mov	r3, r2
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	4413      	add	r3, r2
 80037c2:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 80037c4:	e002      	b.n	80037cc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	3b01      	subs	r3, #1
 80037ca:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d1f9      	bne.n	80037c6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	2b01      	cmp	r3, #1
 80037de:	f040 8083 	bne.w	80038e8 <HAL_ADC_Start_DMA+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80037ea:	f023 0301 	bic.w	r3, r3, #1
 80037ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003800:	2b00      	cmp	r3, #0
 8003802:	d007      	beq.n	8003814 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003808:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800380c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003818:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800381c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003820:	d106      	bne.n	8003830 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003826:	f023 0206 	bic.w	r2, r3, #6
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	645a      	str	r2, [r3, #68]	; 0x44
 800382e:	e002      	b.n	8003836 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003842:	4a2e      	ldr	r2, [pc, #184]	; (80038fc <HAL_ADC_Start_DMA+0x190>)
 8003844:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800384a:	4a2d      	ldr	r2, [pc, #180]	; (8003900 <HAL_ADC_Start_DMA+0x194>)
 800384c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003852:	4a2c      	ldr	r2, [pc, #176]	; (8003904 <HAL_ADC_Start_DMA+0x198>)
 8003854:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800385e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	685a      	ldr	r2, [r3, #4]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800386e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689a      	ldr	r2, [r3, #8]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800387e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	334c      	adds	r3, #76	; 0x4c
 800388a:	4619      	mov	r1, r3
 800388c:	68ba      	ldr	r2, [r7, #8]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f001 fb98 	bl	8004fc4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003894:	4b1c      	ldr	r3, [pc, #112]	; (8003908 <HAL_ADC_Start_DMA+0x19c>)
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 031f 	and.w	r3, r3, #31
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10f      	bne.n	80038c0 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d11c      	bne.n	80038e8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80038bc:	609a      	str	r2, [r3, #8]
 80038be:	e013      	b.n	80038e8 <HAL_ADC_Start_DMA+0x17c>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a11      	ldr	r2, [pc, #68]	; (800390c <HAL_ADC_Start_DMA+0x1a0>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d10e      	bne.n	80038e8 <HAL_ADC_Start_DMA+0x17c>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d107      	bne.n	80038e8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689a      	ldr	r2, [r3, #8]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80038e6:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3718      	adds	r7, #24
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	20000008 	.word	0x20000008
 80038f8:	431bde83 	.word	0x431bde83
 80038fc:	08003e35 	.word	0x08003e35
 8003900:	08003eef 	.word	0x08003eef
 8003904:	08003f0b 	.word	0x08003f0b
 8003908:	40012300 	.word	0x40012300
 800390c:	40012000 	.word	0x40012000

08003910 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003918:	2300      	movs	r3, #0
 800391a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003922:	2b01      	cmp	r3, #1
 8003924:	d101      	bne.n	800392a <HAL_ADC_Stop_DMA+0x1a>
 8003926:	2302      	movs	r3, #2
 8003928:	e038      	b.n	800399c <HAL_ADC_Stop_DMA+0x8c>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2201      	movs	r2, #1
 800392e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 0201 	bic.w	r2, r2, #1
 8003940:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	2b00      	cmp	r3, #0
 800394e:	d120      	bne.n	8003992 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689a      	ldr	r2, [r3, #8]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800395e:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003964:	4618      	mov	r0, r3
 8003966:	f001 fb85 	bl	8005074 <HAL_DMA_Abort>
 800396a:	4603      	mov	r3, r0
 800396c:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	685a      	ldr	r2, [r3, #4]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800397c:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003982:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003986:	f023 0301 	bic.w	r3, r3, #1
 800398a:	f043 0201 	orr.w	r2, r3, #1
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800399a:	7bfb      	ldrb	r3, [r7, #15]
}
 800399c:	4618      	mov	r0, r3
 800399e:	3710      	adds	r7, #16
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80039ac:	bf00      	nop
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bc80      	pop	{r7}
 80039b4:	4770      	bx	lr

080039b6 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80039b6:	b480      	push	{r7}
 80039b8:	b083      	sub	sp, #12
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80039be:	bf00      	nop
 80039c0:	370c      	adds	r7, #12
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bc80      	pop	{r7}
 80039c6:	4770      	bx	lr

080039c8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bc80      	pop	{r7}
 80039d8:	4770      	bx	lr

080039da <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80039da:	b480      	push	{r7}
 80039dc:	b083      	sub	sp, #12
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80039e2:	bf00      	nop
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bc80      	pop	{r7}
 80039ea:	4770      	bx	lr

080039ec <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80039f6:	2300      	movs	r3, #0
 80039f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d101      	bne.n	8003a08 <HAL_ADC_ConfigChannel+0x1c>
 8003a04:	2302      	movs	r3, #2
 8003a06:	e103      	b.n	8003c10 <HAL_ADC_ConfigChannel+0x224>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2b09      	cmp	r3, #9
 8003a16:	d925      	bls.n	8003a64 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68d9      	ldr	r1, [r3, #12]
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	461a      	mov	r2, r3
 8003a26:	4613      	mov	r3, r2
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	4413      	add	r3, r2
 8003a2c:	3b1e      	subs	r3, #30
 8003a2e:	2207      	movs	r2, #7
 8003a30:	fa02 f303 	lsl.w	r3, r2, r3
 8003a34:	43da      	mvns	r2, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	400a      	ands	r2, r1
 8003a3c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	68d9      	ldr	r1, [r3, #12]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	689a      	ldr	r2, [r3, #8]
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	4618      	mov	r0, r3
 8003a50:	4603      	mov	r3, r0
 8003a52:	005b      	lsls	r3, r3, #1
 8003a54:	4403      	add	r3, r0
 8003a56:	3b1e      	subs	r3, #30
 8003a58:	409a      	lsls	r2, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	60da      	str	r2, [r3, #12]
 8003a62:	e022      	b.n	8003aaa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6919      	ldr	r1, [r3, #16]
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	461a      	mov	r2, r3
 8003a72:	4613      	mov	r3, r2
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	4413      	add	r3, r2
 8003a78:	2207      	movs	r2, #7
 8003a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7e:	43da      	mvns	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	400a      	ands	r2, r1
 8003a86:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	6919      	ldr	r1, [r3, #16]
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	689a      	ldr	r2, [r3, #8]
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	4618      	mov	r0, r3
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	4403      	add	r3, r0
 8003aa0:	409a      	lsls	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2b06      	cmp	r3, #6
 8003ab0:	d824      	bhi.n	8003afc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	4613      	mov	r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4413      	add	r3, r2
 8003ac2:	3b05      	subs	r3, #5
 8003ac4:	221f      	movs	r2, #31
 8003ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aca:	43da      	mvns	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	400a      	ands	r2, r1
 8003ad2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685a      	ldr	r2, [r3, #4]
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	4413      	add	r3, r2
 8003aec:	3b05      	subs	r3, #5
 8003aee:	fa00 f203 	lsl.w	r2, r0, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	635a      	str	r2, [r3, #52]	; 0x34
 8003afa:	e04c      	b.n	8003b96 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	2b0c      	cmp	r3, #12
 8003b02:	d824      	bhi.n	8003b4e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	685a      	ldr	r2, [r3, #4]
 8003b0e:	4613      	mov	r3, r2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	4413      	add	r3, r2
 8003b14:	3b23      	subs	r3, #35	; 0x23
 8003b16:	221f      	movs	r2, #31
 8003b18:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1c:	43da      	mvns	r2, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	400a      	ands	r2, r1
 8003b24:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	4618      	mov	r0, r3
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	685a      	ldr	r2, [r3, #4]
 8003b38:	4613      	mov	r3, r2
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	4413      	add	r3, r2
 8003b3e:	3b23      	subs	r3, #35	; 0x23
 8003b40:	fa00 f203 	lsl.w	r2, r0, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	631a      	str	r2, [r3, #48]	; 0x30
 8003b4c:	e023      	b.n	8003b96 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	4413      	add	r3, r2
 8003b5e:	3b41      	subs	r3, #65	; 0x41
 8003b60:	221f      	movs	r2, #31
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	43da      	mvns	r2, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	400a      	ands	r2, r1
 8003b6e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	685a      	ldr	r2, [r3, #4]
 8003b82:	4613      	mov	r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	4413      	add	r3, r2
 8003b88:	3b41      	subs	r3, #65	; 0x41
 8003b8a:	fa00 f203 	lsl.w	r2, r0, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a20      	ldr	r2, [pc, #128]	; (8003c1c <HAL_ADC_ConfigChannel+0x230>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d109      	bne.n	8003bb4 <HAL_ADC_ConfigChannel+0x1c8>
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2b12      	cmp	r3, #18
 8003ba6:	d105      	bne.n	8003bb4 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003ba8:	4b1d      	ldr	r3, [pc, #116]	; (8003c20 <HAL_ADC_ConfigChannel+0x234>)
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	4a1c      	ldr	r2, [pc, #112]	; (8003c20 <HAL_ADC_ConfigChannel+0x234>)
 8003bae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003bb2:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a18      	ldr	r2, [pc, #96]	; (8003c1c <HAL_ADC_ConfigChannel+0x230>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d123      	bne.n	8003c06 <HAL_ADC_ConfigChannel+0x21a>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2b10      	cmp	r3, #16
 8003bc4:	d003      	beq.n	8003bce <HAL_ADC_ConfigChannel+0x1e2>
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2b11      	cmp	r3, #17
 8003bcc:	d11b      	bne.n	8003c06 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003bce:	4b14      	ldr	r3, [pc, #80]	; (8003c20 <HAL_ADC_ConfigChannel+0x234>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	4a13      	ldr	r2, [pc, #76]	; (8003c20 <HAL_ADC_ConfigChannel+0x234>)
 8003bd4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003bd8:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2b10      	cmp	r3, #16
 8003be0:	d111      	bne.n	8003c06 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003be2:	4b10      	ldr	r3, [pc, #64]	; (8003c24 <HAL_ADC_ConfigChannel+0x238>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a10      	ldr	r2, [pc, #64]	; (8003c28 <HAL_ADC_ConfigChannel+0x23c>)
 8003be8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bec:	0c9a      	lsrs	r2, r3, #18
 8003bee:	4613      	mov	r3, r2
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	4413      	add	r3, r2
 8003bf4:	005b      	lsls	r3, r3, #1
 8003bf6:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003bf8:	e002      	b.n	8003c00 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	3b01      	subs	r3, #1
 8003bfe:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1f9      	bne.n	8003bfa <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bc80      	pop	{r7}
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	40012000 	.word	0x40012000
 8003c20:	40012300 	.word	0x40012300
 8003c24:	20000008 	.word	0x20000008
 8003c28:	431bde83 	.word	0x431bde83

08003c2c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b085      	sub	sp, #20
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003c34:	4b7d      	ldr	r3, [pc, #500]	; (8003e2c <ADC_Init+0x200>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	4a7c      	ldr	r2, [pc, #496]	; (8003e2c <ADC_Init+0x200>)
 8003c3a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003c3e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003c40:	4b7a      	ldr	r3, [pc, #488]	; (8003e2c <ADC_Init+0x200>)
 8003c42:	685a      	ldr	r2, [r3, #4]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	4978      	ldr	r1, [pc, #480]	; (8003e2c <ADC_Init+0x200>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6859      	ldr	r1, [r3, #4]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	691b      	ldr	r3, [r3, #16]
 8003c68:	021a      	lsls	r2, r3, #8
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	685a      	ldr	r2, [r3, #4]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003c80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	6859      	ldr	r1, [r3, #4]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689a      	ldr	r2, [r3, #8]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	430a      	orrs	r2, r1
 8003c92:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689a      	ldr	r2, [r3, #8]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ca2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6899      	ldr	r1, [r3, #8]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68da      	ldr	r2, [r3, #12]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cba:	4a5d      	ldr	r2, [pc, #372]	; (8003e30 <ADC_Init+0x204>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d022      	beq.n	8003d06 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689a      	ldr	r2, [r3, #8]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003cce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	6899      	ldr	r1, [r3, #8]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003cf0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	6899      	ldr	r1, [r3, #8]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	430a      	orrs	r2, r1
 8003d02:	609a      	str	r2, [r3, #8]
 8003d04:	e00f      	b.n	8003d26 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	689a      	ldr	r2, [r3, #8]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d24:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f022 0202 	bic.w	r2, r2, #2
 8003d34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	6899      	ldr	r1, [r3, #8]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	005a      	lsls	r2, r3, #1
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	430a      	orrs	r2, r1
 8003d48:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d027      	beq.n	8003da2 <ADC_Init+0x176>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	685a      	ldr	r2, [r3, #4]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d60:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	685a      	ldr	r2, [r3, #4]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003d70:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d76:	3b01      	subs	r3, #1
 8003d78:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8003d7c:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	fa92 f2a2 	rbit	r2, r2
 8003d84:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003d86:	68ba      	ldr	r2, [r7, #8]
 8003d88:	fab2 f282 	clz	r2, r2
 8003d8c:	b2d2      	uxtb	r2, r2
 8003d8e:	fa03 f102 	lsl.w	r1, r3, r2
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	605a      	str	r2, [r3, #4]
 8003da0:	e007      	b.n	8003db2 <ADC_Init+0x186>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003db0:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003dc0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	69db      	ldr	r3, [r3, #28]
 8003dcc:	3b01      	subs	r3, #1
 8003dce:	051a      	lsls	r2, r3, #20
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	689a      	ldr	r2, [r3, #8]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003de6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	6899      	ldr	r1, [r3, #8]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df2:	025a      	lsls	r2, r3, #9
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689a      	ldr	r2, [r3, #8]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6899      	ldr	r1, [r3, #8]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	029a      	lsls	r2, r3, #10
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	609a      	str	r2, [r3, #8]
}
 8003e20:	bf00      	nop
 8003e22:	3714      	adds	r7, #20
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bc80      	pop	{r7}
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop
 8003e2c:	40012300 	.word	0x40012300
 8003e30:	0f000001 	.word	0x0f000001

08003e34 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e40:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d13c      	bne.n	8003ec8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e52:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d12b      	bne.n	8003ec0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d127      	bne.n	8003ec0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e76:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d006      	beq.n	8003e8c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d119      	bne.n	8003ec0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f022 0220 	bic.w	r2, r2, #32
 8003e9a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d105      	bne.n	8003ec0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb8:	f043 0201 	orr.w	r2, r3, #1
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f7ff fd6f 	bl	80039a4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003ec6:	e00e      	b.n	8003ee6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ecc:	f003 0310 	and.w	r3, r3, #16
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d003      	beq.n	8003edc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f7ff fd80 	bl	80039da <HAL_ADC_ErrorCallback>
}
 8003eda:	e004      	b.n	8003ee6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	4798      	blx	r3
}
 8003ee6:	bf00      	nop
 8003ee8:	3710      	adds	r7, #16
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}

08003eee <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	b084      	sub	sp, #16
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efa:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003efc:	68f8      	ldr	r0, [r7, #12]
 8003efe:	f7ff fd5a 	bl	80039b6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f02:	bf00      	nop
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}

08003f0a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003f0a:	b580      	push	{r7, lr}
 8003f0c:	b084      	sub	sp, #16
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f16:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2240      	movs	r2, #64	; 0x40
 8003f1c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f22:	f043 0204 	orr.w	r2, r3, #4
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f7ff fd55 	bl	80039da <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f30:	bf00      	nop
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bc80      	pop	{r7}
 8003f48:	4770      	bx	lr

08003f4a <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b084      	sub	sp, #16
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d101      	bne.n	8003f5c <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e0ed      	b.n	8004138 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d102      	bne.n	8003f6e <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f7fe fc03 	bl	8002774 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f022 0202 	bic.w	r2, r2, #2
 8003f7c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f7e:	f7ff fa45 	bl	800340c <HAL_GetTick>
 8003f82:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003f84:	e012      	b.n	8003fac <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003f86:	f7ff fa41 	bl	800340c <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b0a      	cmp	r3, #10
 8003f92:	d90b      	bls.n	8003fac <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f98:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2205      	movs	r2, #5
 8003fa4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e0c5      	b.n	8004138 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1e5      	bne.n	8003f86 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f042 0201 	orr.w	r2, r2, #1
 8003fc8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003fca:	f7ff fa1f 	bl	800340c <HAL_GetTick>
 8003fce:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003fd0:	e012      	b.n	8003ff8 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003fd2:	f7ff fa1b 	bl	800340c <HAL_GetTick>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	2b0a      	cmp	r3, #10
 8003fde:	d90b      	bls.n	8003ff8 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2205      	movs	r2, #5
 8003ff0:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e09f      	b.n	8004138 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	2b00      	cmp	r3, #0
 8004004:	d0e5      	beq.n	8003fd2 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	7e1b      	ldrb	r3, [r3, #24]
 800400a:	2b01      	cmp	r3, #1
 800400c:	d108      	bne.n	8004020 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	e007      	b.n	8004030 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800402e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	7e5b      	ldrb	r3, [r3, #25]
 8004034:	2b01      	cmp	r3, #1
 8004036:	d108      	bne.n	800404a <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004046:	601a      	str	r2, [r3, #0]
 8004048:	e007      	b.n	800405a <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004058:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	7e9b      	ldrb	r3, [r3, #26]
 800405e:	2b01      	cmp	r3, #1
 8004060:	d108      	bne.n	8004074 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f042 0220 	orr.w	r2, r2, #32
 8004070:	601a      	str	r2, [r3, #0]
 8004072:	e007      	b.n	8004084 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f022 0220 	bic.w	r2, r2, #32
 8004082:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	7edb      	ldrb	r3, [r3, #27]
 8004088:	2b01      	cmp	r3, #1
 800408a:	d108      	bne.n	800409e <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f022 0210 	bic.w	r2, r2, #16
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	e007      	b.n	80040ae <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f042 0210 	orr.w	r2, r2, #16
 80040ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	7f1b      	ldrb	r3, [r3, #28]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d108      	bne.n	80040c8 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f042 0208 	orr.w	r2, r2, #8
 80040c4:	601a      	str	r2, [r3, #0]
 80040c6:	e007      	b.n	80040d8 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f022 0208 	bic.w	r2, r2, #8
 80040d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	7f5b      	ldrb	r3, [r3, #29]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d108      	bne.n	80040f2 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f042 0204 	orr.w	r2, r2, #4
 80040ee:	601a      	str	r2, [r3, #0]
 80040f0:	e007      	b.n	8004102 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0204 	bic.w	r2, r2, #4
 8004100:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	689a      	ldr	r2, [r3, #8]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	431a      	orrs	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	431a      	orrs	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	695b      	ldr	r3, [r3, #20]
 8004116:	ea42 0103 	orr.w	r1, r2, r3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	1e5a      	subs	r2, r3, #1
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	430a      	orrs	r2, r1
 8004126:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004140:	b480      	push	{r7}
 8004142:	b087      	sub	sp, #28
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004156:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004158:	7cfb      	ldrb	r3, [r7, #19]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d003      	beq.n	8004166 <HAL_CAN_ConfigFilter+0x26>
 800415e:	7cfb      	ldrb	r3, [r7, #19]
 8004160:	2b02      	cmp	r3, #2
 8004162:	f040 80be 	bne.w	80042e2 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004166:	4b65      	ldr	r3, [pc, #404]	; (80042fc <HAL_CAN_ConfigFilter+0x1bc>)
 8004168:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004170:	f043 0201 	orr.w	r2, r3, #1
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004180:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004194:	021b      	lsls	r3, r3, #8
 8004196:	431a      	orrs	r2, r3
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	f003 031f 	and.w	r3, r3, #31
 80041a6:	2201      	movs	r2, #1
 80041a8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ac:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	43db      	mvns	r3, r3
 80041b8:	401a      	ands	r2, r3
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	69db      	ldr	r3, [r3, #28]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d123      	bne.n	8004210 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	43db      	mvns	r3, r3
 80041d2:	401a      	ands	r2, r3
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80041e6:	683a      	ldr	r2, [r7, #0]
 80041e8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80041ea:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	3248      	adds	r2, #72	; 0x48
 80041f0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004204:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004206:	6979      	ldr	r1, [r7, #20]
 8004208:	3348      	adds	r3, #72	; 0x48
 800420a:	00db      	lsls	r3, r3, #3
 800420c:	440b      	add	r3, r1
 800420e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	69db      	ldr	r3, [r3, #28]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d122      	bne.n	800425e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	431a      	orrs	r2, r3
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004234:	683a      	ldr	r2, [r7, #0]
 8004236:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004238:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	3248      	adds	r2, #72	; 0x48
 800423e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004252:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004254:	6979      	ldr	r1, [r7, #20]
 8004256:	3348      	adds	r3, #72	; 0x48
 8004258:	00db      	lsls	r3, r3, #3
 800425a:	440b      	add	r3, r1
 800425c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d109      	bne.n	800427a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	43db      	mvns	r3, r3
 8004270:	401a      	ands	r2, r3
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004278:	e007      	b.n	800428a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	431a      	orrs	r2, r3
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d109      	bne.n	80042a6 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	43db      	mvns	r3, r3
 800429c:	401a      	ands	r2, r3
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80042a4:	e007      	b.n	80042b6 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	431a      	orrs	r2, r3
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d107      	bne.n	80042ce <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	431a      	orrs	r2, r3
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80042d4:	f023 0201 	bic.w	r2, r3, #1
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80042de:	2300      	movs	r3, #0
 80042e0:	e006      	b.n	80042f0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
  }
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	371c      	adds	r7, #28
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bc80      	pop	{r7}
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	40006400 	.word	0x40006400

08004300 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b01      	cmp	r3, #1
 8004312:	d12e      	bne.n	8004372 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2202      	movs	r2, #2
 8004318:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 0201 	bic.w	r2, r2, #1
 800432a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800432c:	f7ff f86e 	bl	800340c <HAL_GetTick>
 8004330:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004332:	e012      	b.n	800435a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004334:	f7ff f86a 	bl	800340c <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	2b0a      	cmp	r3, #10
 8004340:	d90b      	bls.n	800435a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004346:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2205      	movs	r2, #5
 8004352:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e012      	b.n	8004380 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	f003 0301 	and.w	r3, r3, #1
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1e5      	bne.n	8004334 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800436e:	2300      	movs	r3, #0
 8004370:	e006      	b.n	8004380 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004376:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
  }
}
 8004380:	4618      	mov	r0, r3
 8004382:	3710      	adds	r7, #16
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}

08004388 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004388:	b480      	push	{r7}
 800438a:	b089      	sub	sp, #36	; 0x24
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
 8004394:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f893 3020 	ldrb.w	r3, [r3, #32]
 800439c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80043a6:	7ffb      	ldrb	r3, [r7, #31]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d003      	beq.n	80043b4 <HAL_CAN_AddTxMessage+0x2c>
 80043ac:	7ffb      	ldrb	r3, [r7, #31]
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	f040 80b8 	bne.w	8004524 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d10a      	bne.n	80043d4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d105      	bne.n	80043d4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f000 80a0 	beq.w	8004514 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	0e1b      	lsrs	r3, r3, #24
 80043d8:	f003 0303 	and.w	r3, r3, #3
 80043dc:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d907      	bls.n	80043f4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e09e      	b.n	8004532 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80043f4:	2201      	movs	r2, #1
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	409a      	lsls	r2, r3
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10d      	bne.n	8004422 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004410:	68f9      	ldr	r1, [r7, #12]
 8004412:	6809      	ldr	r1, [r1, #0]
 8004414:	431a      	orrs	r2, r3
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	3318      	adds	r3, #24
 800441a:	011b      	lsls	r3, r3, #4
 800441c:	440b      	add	r3, r1
 800441e:	601a      	str	r2, [r3, #0]
 8004420:	e00f      	b.n	8004442 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800442c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004432:	68f9      	ldr	r1, [r7, #12]
 8004434:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004436:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	3318      	adds	r3, #24
 800443c:	011b      	lsls	r3, r3, #4
 800443e:	440b      	add	r3, r1
 8004440:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6819      	ldr	r1, [r3, #0]
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	691a      	ldr	r2, [r3, #16]
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	3318      	adds	r3, #24
 800444e:	011b      	lsls	r3, r3, #4
 8004450:	440b      	add	r3, r1
 8004452:	3304      	adds	r3, #4
 8004454:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	7d1b      	ldrb	r3, [r3, #20]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d111      	bne.n	8004482 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	3318      	adds	r3, #24
 8004466:	011b      	lsls	r3, r3, #4
 8004468:	4413      	add	r3, r2
 800446a:	3304      	adds	r3, #4
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68fa      	ldr	r2, [r7, #12]
 8004470:	6811      	ldr	r1, [r2, #0]
 8004472:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	3318      	adds	r3, #24
 800447a:	011b      	lsls	r3, r3, #4
 800447c:	440b      	add	r3, r1
 800447e:	3304      	adds	r3, #4
 8004480:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	3307      	adds	r3, #7
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	061a      	lsls	r2, r3, #24
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	3306      	adds	r3, #6
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	041b      	lsls	r3, r3, #16
 8004492:	431a      	orrs	r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	3305      	adds	r3, #5
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	021b      	lsls	r3, r3, #8
 800449c:	4313      	orrs	r3, r2
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	3204      	adds	r2, #4
 80044a2:	7812      	ldrb	r2, [r2, #0]
 80044a4:	4610      	mov	r0, r2
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	6811      	ldr	r1, [r2, #0]
 80044aa:	ea43 0200 	orr.w	r2, r3, r0
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	011b      	lsls	r3, r3, #4
 80044b2:	440b      	add	r3, r1
 80044b4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80044b8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	3303      	adds	r3, #3
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	061a      	lsls	r2, r3, #24
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	3302      	adds	r3, #2
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	041b      	lsls	r3, r3, #16
 80044ca:	431a      	orrs	r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	3301      	adds	r3, #1
 80044d0:	781b      	ldrb	r3, [r3, #0]
 80044d2:	021b      	lsls	r3, r3, #8
 80044d4:	4313      	orrs	r3, r2
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	7812      	ldrb	r2, [r2, #0]
 80044da:	4610      	mov	r0, r2
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	6811      	ldr	r1, [r2, #0]
 80044e0:	ea43 0200 	orr.w	r2, r3, r0
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	011b      	lsls	r3, r3, #4
 80044e8:	440b      	add	r3, r1
 80044ea:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80044ee:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	3318      	adds	r3, #24
 80044f8:	011b      	lsls	r3, r3, #4
 80044fa:	4413      	add	r3, r2
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68fa      	ldr	r2, [r7, #12]
 8004500:	6811      	ldr	r1, [r2, #0]
 8004502:	f043 0201 	orr.w	r2, r3, #1
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	3318      	adds	r3, #24
 800450a:	011b      	lsls	r3, r3, #4
 800450c:	440b      	add	r3, r1
 800450e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004510:	2300      	movs	r3, #0
 8004512:	e00e      	b.n	8004532 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004518:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e006      	b.n	8004532 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004528:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
  }
}
 8004532:	4618      	mov	r0, r3
 8004534:	3724      	adds	r7, #36	; 0x24
 8004536:	46bd      	mov	sp, r7
 8004538:	bc80      	pop	{r7}
 800453a:	4770      	bx	lr

0800453c <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 800453c:	b480      	push	{r7}
 800453e:	b085      	sub	sp, #20
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8004544:	2300      	movs	r3, #0
 8004546:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800454e:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8004550:	7afb      	ldrb	r3, [r7, #11]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d002      	beq.n	800455c <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8004556:	7afb      	ldrb	r3, [r7, #11]
 8004558:	2b02      	cmp	r3, #2
 800455a:	d11d      	bne.n	8004598 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d002      	beq.n	8004570 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	3301      	adds	r3, #1
 800456e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d002      	beq.n	8004584 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	3301      	adds	r3, #1
 8004582:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d002      	beq.n	8004598 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	3301      	adds	r3, #1
 8004596:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8004598:	68fb      	ldr	r3, [r7, #12]
}
 800459a:	4618      	mov	r0, r3
 800459c:	3714      	adds	r7, #20
 800459e:	46bd      	mov	sp, r7
 80045a0:	bc80      	pop	{r7}
 80045a2:	4770      	bx	lr

080045a4 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80045a4:	b480      	push	{r7}
 80045a6:	b087      	sub	sp, #28
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
 80045b0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045b8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80045ba:	7dfb      	ldrb	r3, [r7, #23]
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d003      	beq.n	80045c8 <HAL_CAN_GetRxMessage+0x24>
 80045c0:	7dfb      	ldrb	r3, [r7, #23]
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	f040 80f3 	bne.w	80047ae <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10e      	bne.n	80045ec <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	f003 0303 	and.w	r3, r3, #3
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d116      	bne.n	800460a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e0e7      	b.n	80047bc <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	f003 0303 	and.w	r3, r3, #3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d107      	bne.n	800460a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e0d8      	b.n	80047bc <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	331b      	adds	r3, #27
 8004612:	011b      	lsls	r3, r3, #4
 8004614:	4413      	add	r3, r2
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0204 	and.w	r2, r3, #4
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d10c      	bne.n	8004642 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	331b      	adds	r3, #27
 8004630:	011b      	lsls	r3, r3, #4
 8004632:	4413      	add	r3, r2
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	0d5b      	lsrs	r3, r3, #21
 8004638:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	601a      	str	r2, [r3, #0]
 8004640:	e00b      	b.n	800465a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	331b      	adds	r3, #27
 800464a:	011b      	lsls	r3, r3, #4
 800464c:	4413      	add	r3, r2
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	08db      	lsrs	r3, r3, #3
 8004652:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	331b      	adds	r3, #27
 8004662:	011b      	lsls	r3, r3, #4
 8004664:	4413      	add	r3, r2
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0202 	and.w	r2, r3, #2
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	331b      	adds	r3, #27
 8004678:	011b      	lsls	r3, r3, #4
 800467a:	4413      	add	r3, r2
 800467c:	3304      	adds	r3, #4
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 020f 	and.w	r2, r3, #15
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	331b      	adds	r3, #27
 8004690:	011b      	lsls	r3, r3, #4
 8004692:	4413      	add	r3, r2
 8004694:	3304      	adds	r3, #4
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	0a1b      	lsrs	r3, r3, #8
 800469a:	b2da      	uxtb	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	331b      	adds	r3, #27
 80046a8:	011b      	lsls	r3, r3, #4
 80046aa:	4413      	add	r3, r2
 80046ac:	3304      	adds	r3, #4
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	0c1b      	lsrs	r3, r3, #16
 80046b2:	b29a      	uxth	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	011b      	lsls	r3, r3, #4
 80046c0:	4413      	add	r3, r2
 80046c2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	b2da      	uxtb	r2, r3
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	011b      	lsls	r3, r3, #4
 80046d6:	4413      	add	r3, r2
 80046d8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	0a1a      	lsrs	r2, r3, #8
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	3301      	adds	r3, #1
 80046e4:	b2d2      	uxtb	r2, r2
 80046e6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	011b      	lsls	r3, r3, #4
 80046f0:	4413      	add	r3, r2
 80046f2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	0c1a      	lsrs	r2, r3, #16
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	3302      	adds	r3, #2
 80046fe:	b2d2      	uxtb	r2, r2
 8004700:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	011b      	lsls	r3, r3, #4
 800470a:	4413      	add	r3, r2
 800470c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	0e1a      	lsrs	r2, r3, #24
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	3303      	adds	r3, #3
 8004718:	b2d2      	uxtb	r2, r2
 800471a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	011b      	lsls	r3, r3, #4
 8004724:	4413      	add	r3, r2
 8004726:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	3304      	adds	r3, #4
 8004730:	b2d2      	uxtb	r2, r2
 8004732:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	011b      	lsls	r3, r3, #4
 800473c:	4413      	add	r3, r2
 800473e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	0a1a      	lsrs	r2, r3, #8
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	3305      	adds	r3, #5
 800474a:	b2d2      	uxtb	r2, r2
 800474c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	011b      	lsls	r3, r3, #4
 8004756:	4413      	add	r3, r2
 8004758:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	0c1a      	lsrs	r2, r3, #16
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	3306      	adds	r3, #6
 8004764:	b2d2      	uxtb	r2, r2
 8004766:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	011b      	lsls	r3, r3, #4
 8004770:	4413      	add	r3, r2
 8004772:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	0e1a      	lsrs	r2, r3, #24
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	3307      	adds	r3, #7
 800477e:	b2d2      	uxtb	r2, r2
 8004780:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d108      	bne.n	800479a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68da      	ldr	r2, [r3, #12]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f042 0220 	orr.w	r2, r2, #32
 8004796:	60da      	str	r2, [r3, #12]
 8004798:	e007      	b.n	80047aa <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	691a      	ldr	r2, [r3, #16]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f042 0220 	orr.w	r2, r2, #32
 80047a8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80047aa:	2300      	movs	r3, #0
 80047ac:	e006      	b.n	80047bc <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
  }
}
 80047bc:	4618      	mov	r0, r3
 80047be:	371c      	adds	r7, #28
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bc80      	pop	{r7}
 80047c4:	4770      	bx	lr

080047c6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80047c6:	b480      	push	{r7}
 80047c8:	b085      	sub	sp, #20
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
 80047ce:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047d6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80047d8:	7bfb      	ldrb	r3, [r7, #15]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d002      	beq.n	80047e4 <HAL_CAN_ActivateNotification+0x1e>
 80047de:	7bfb      	ldrb	r3, [r7, #15]
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d109      	bne.n	80047f8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	6959      	ldr	r1, [r3, #20]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	430a      	orrs	r2, r1
 80047f2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80047f4:	2300      	movs	r3, #0
 80047f6:	e006      	b.n	8004806 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
  }
}
 8004806:	4618      	mov	r0, r3
 8004808:	3714      	adds	r7, #20
 800480a:	46bd      	mov	sp, r7
 800480c:	bc80      	pop	{r7}
 800480e:	4770      	bx	lr

08004810 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b08a      	sub	sp, #40	; 0x28
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004818:	2300      	movs	r3, #0
 800481a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800484c:	6a3b      	ldr	r3, [r7, #32]
 800484e:	f003 0301 	and.w	r3, r3, #1
 8004852:	2b00      	cmp	r3, #0
 8004854:	d07c      	beq.n	8004950 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b00      	cmp	r3, #0
 800485e:	d023      	beq.n	80048a8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2201      	movs	r2, #1
 8004866:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 f97d 	bl	8004b72 <HAL_CAN_TxMailbox0CompleteCallback>
 8004878:	e016      	b.n	80048a8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	f003 0304 	and.w	r3, r3, #4
 8004880:	2b00      	cmp	r3, #0
 8004882:	d004      	beq.n	800488e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004886:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800488a:	627b      	str	r3, [r7, #36]	; 0x24
 800488c:	e00c      	b.n	80048a8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	f003 0308 	and.w	r3, r3, #8
 8004894:	2b00      	cmp	r3, #0
 8004896:	d004      	beq.n	80048a2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800489e:	627b      	str	r3, [r7, #36]	; 0x24
 80048a0:	e002      	b.n	80048a8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 f980 	bl	8004ba8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d024      	beq.n	80048fc <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048ba:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d003      	beq.n	80048ce <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 f95c 	bl	8004b84 <HAL_CAN_TxMailbox1CompleteCallback>
 80048cc:	e016      	b.n	80048fc <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d004      	beq.n	80048e2 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80048d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80048de:	627b      	str	r3, [r7, #36]	; 0x24
 80048e0:	e00c      	b.n	80048fc <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d004      	beq.n	80048f6 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80048ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048f2:	627b      	str	r3, [r7, #36]	; 0x24
 80048f4:	e002      	b.n	80048fc <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 f95f 	bl	8004bba <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d024      	beq.n	8004950 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800490e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 f93b 	bl	8004b96 <HAL_CAN_TxMailbox2CompleteCallback>
 8004920:	e016      	b.n	8004950 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004928:	2b00      	cmp	r3, #0
 800492a:	d004      	beq.n	8004936 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800492c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004932:	627b      	str	r3, [r7, #36]	; 0x24
 8004934:	e00c      	b.n	8004950 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d004      	beq.n	800494a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004942:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004946:	627b      	str	r3, [r7, #36]	; 0x24
 8004948:	e002      	b.n	8004950 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 f93e 	bl	8004bcc <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004950:	6a3b      	ldr	r3, [r7, #32]
 8004952:	f003 0308 	and.w	r3, r3, #8
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00c      	beq.n	8004974 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	f003 0310 	and.w	r3, r3, #16
 8004960:	2b00      	cmp	r3, #0
 8004962:	d007      	beq.n	8004974 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004966:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800496a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2210      	movs	r2, #16
 8004972:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004974:	6a3b      	ldr	r3, [r7, #32]
 8004976:	f003 0304 	and.w	r3, r3, #4
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00b      	beq.n	8004996 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	f003 0308 	and.w	r3, r3, #8
 8004984:	2b00      	cmp	r3, #0
 8004986:	d006      	beq.n	8004996 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2208      	movs	r2, #8
 800498e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 f924 	bl	8004bde <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004996:	6a3b      	ldr	r3, [r7, #32]
 8004998:	f003 0302 	and.w	r3, r3, #2
 800499c:	2b00      	cmp	r3, #0
 800499e:	d009      	beq.n	80049b4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	f003 0303 	and.w	r3, r3, #3
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d002      	beq.n	80049b4 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f7fc feb2 	bl	8001718 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80049b4:	6a3b      	ldr	r3, [r7, #32]
 80049b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00c      	beq.n	80049d8 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	f003 0310 	and.w	r3, r3, #16
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d007      	beq.n	80049d8 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80049c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049ce:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2210      	movs	r2, #16
 80049d6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80049d8:	6a3b      	ldr	r3, [r7, #32]
 80049da:	f003 0320 	and.w	r3, r3, #32
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00b      	beq.n	80049fa <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	f003 0308 	and.w	r3, r3, #8
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d006      	beq.n	80049fa <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2208      	movs	r2, #8
 80049f2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f000 f904 	bl	8004c02 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80049fa:	6a3b      	ldr	r3, [r7, #32]
 80049fc:	f003 0310 	and.w	r3, r3, #16
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d009      	beq.n	8004a18 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	f003 0303 	and.w	r3, r3, #3
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d002      	beq.n	8004a18 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f8ec 	bl	8004bf0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004a18:	6a3b      	ldr	r3, [r7, #32]
 8004a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d00b      	beq.n	8004a3a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	f003 0310 	and.w	r3, r3, #16
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d006      	beq.n	8004a3a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2210      	movs	r2, #16
 8004a32:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 f8ed 	bl	8004c14 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004a3a:	6a3b      	ldr	r3, [r7, #32]
 8004a3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d00b      	beq.n	8004a5c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d006      	beq.n	8004a5c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2208      	movs	r2, #8
 8004a54:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 f8e5 	bl	8004c26 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d075      	beq.n	8004b52 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	f003 0304 	and.w	r3, r3, #4
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d06c      	beq.n	8004b4a <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004a70:	6a3b      	ldr	r3, [r7, #32]
 8004a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d008      	beq.n	8004a8c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d003      	beq.n	8004a8c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a86:	f043 0301 	orr.w	r3, r3, #1
 8004a8a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004a8c:	6a3b      	ldr	r3, [r7, #32]
 8004a8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d008      	beq.n	8004aa8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d003      	beq.n	8004aa8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa2:	f043 0302 	orr.w	r3, r3, #2
 8004aa6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004aa8:	6a3b      	ldr	r3, [r7, #32]
 8004aaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d008      	beq.n	8004ac4 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d003      	beq.n	8004ac4 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004abe:	f043 0304 	orr.w	r3, r3, #4
 8004ac2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004ac4:	6a3b      	ldr	r3, [r7, #32]
 8004ac6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d03d      	beq.n	8004b4a <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d038      	beq.n	8004b4a <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004ade:	2b30      	cmp	r3, #48	; 0x30
 8004ae0:	d017      	beq.n	8004b12 <HAL_CAN_IRQHandler+0x302>
 8004ae2:	2b30      	cmp	r3, #48	; 0x30
 8004ae4:	d804      	bhi.n	8004af0 <HAL_CAN_IRQHandler+0x2e0>
 8004ae6:	2b10      	cmp	r3, #16
 8004ae8:	d009      	beq.n	8004afe <HAL_CAN_IRQHandler+0x2ee>
 8004aea:	2b20      	cmp	r3, #32
 8004aec:	d00c      	beq.n	8004b08 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004aee:	e024      	b.n	8004b3a <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8004af0:	2b50      	cmp	r3, #80	; 0x50
 8004af2:	d018      	beq.n	8004b26 <HAL_CAN_IRQHandler+0x316>
 8004af4:	2b60      	cmp	r3, #96	; 0x60
 8004af6:	d01b      	beq.n	8004b30 <HAL_CAN_IRQHandler+0x320>
 8004af8:	2b40      	cmp	r3, #64	; 0x40
 8004afa:	d00f      	beq.n	8004b1c <HAL_CAN_IRQHandler+0x30c>
            break;
 8004afc:	e01d      	b.n	8004b3a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8004afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b00:	f043 0308 	orr.w	r3, r3, #8
 8004b04:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b06:	e018      	b.n	8004b3a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0a:	f043 0310 	orr.w	r3, r3, #16
 8004b0e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b10:	e013      	b.n	8004b3a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b14:	f043 0320 	orr.w	r3, r3, #32
 8004b18:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b1a:	e00e      	b.n	8004b3a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8004b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b22:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b24:	e009      	b.n	8004b3a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8004b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b2c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b2e:	e004      	b.n	8004b3a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b36:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b38:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	699a      	ldr	r2, [r3, #24]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004b48:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2204      	movs	r2, #4
 8004b50:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d008      	beq.n	8004b6a <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5e:	431a      	orrs	r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f000 f867 	bl	8004c38 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004b6a:	bf00      	nop
 8004b6c:	3728      	adds	r7, #40	; 0x28
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004b72:	b480      	push	{r7}
 8004b74:	b083      	sub	sp, #12
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004b7a:	bf00      	nop
 8004b7c:	370c      	adds	r7, #12
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bc80      	pop	{r7}
 8004b82:	4770      	bx	lr

08004b84 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bc80      	pop	{r7}
 8004b94:	4770      	bx	lr

08004b96 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004b96:	b480      	push	{r7}
 8004b98:	b083      	sub	sp, #12
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004b9e:	bf00      	nop
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bc80      	pop	{r7}
 8004ba6:	4770      	bx	lr

08004ba8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bc80      	pop	{r7}
 8004bb8:	4770      	bx	lr

08004bba <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	b083      	sub	sp, #12
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004bc2:	bf00      	nop
 8004bc4:	370c      	adds	r7, #12
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bc80      	pop	{r7}
 8004bca:	4770      	bx	lr

08004bcc <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bc80      	pop	{r7}
 8004bdc:	4770      	bx	lr

08004bde <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004bde:	b480      	push	{r7}
 8004be0:	b083      	sub	sp, #12
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004be6:	bf00      	nop
 8004be8:	370c      	adds	r7, #12
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bc80      	pop	{r7}
 8004bee:	4770      	bx	lr

08004bf0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004bf8:	bf00      	nop
 8004bfa:	370c      	adds	r7, #12
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bc80      	pop	{r7}
 8004c00:	4770      	bx	lr

08004c02 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004c02:	b480      	push	{r7}
 8004c04:	b083      	sub	sp, #12
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004c0a:	bf00      	nop
 8004c0c:	370c      	adds	r7, #12
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bc80      	pop	{r7}
 8004c12:	4770      	bx	lr

08004c14 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bc80      	pop	{r7}
 8004c24:	4770      	bx	lr

08004c26 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004c26:	b480      	push	{r7}
 8004c28:	b083      	sub	sp, #12
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004c2e:	bf00      	nop
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bc80      	pop	{r7}
 8004c36:	4770      	bx	lr

08004c38 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004c40:	bf00      	nop
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bc80      	pop	{r7}
 8004c48:	4770      	bx	lr
	...

08004c4c <__NVIC_SetPriorityGrouping>:
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f003 0307 	and.w	r3, r3, #7
 8004c5a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c5c:	4b0c      	ldr	r3, [pc, #48]	; (8004c90 <__NVIC_SetPriorityGrouping+0x44>)
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c68:	4013      	ands	r3, r2
 8004c6a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c7e:	4a04      	ldr	r2, [pc, #16]	; (8004c90 <__NVIC_SetPriorityGrouping+0x44>)
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	60d3      	str	r3, [r2, #12]
}
 8004c84:	bf00      	nop
 8004c86:	3714      	adds	r7, #20
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bc80      	pop	{r7}
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	e000ed00 	.word	0xe000ed00

08004c94 <__NVIC_GetPriorityGrouping>:
{
 8004c94:	b480      	push	{r7}
 8004c96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c98:	4b04      	ldr	r3, [pc, #16]	; (8004cac <__NVIC_GetPriorityGrouping+0x18>)
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	0a1b      	lsrs	r3, r3, #8
 8004c9e:	f003 0307 	and.w	r3, r3, #7
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bc80      	pop	{r7}
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	e000ed00 	.word	0xe000ed00

08004cb0 <__NVIC_EnableIRQ>:
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b083      	sub	sp, #12
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	db0b      	blt.n	8004cda <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cc2:	79fb      	ldrb	r3, [r7, #7]
 8004cc4:	f003 021f 	and.w	r2, r3, #31
 8004cc8:	4906      	ldr	r1, [pc, #24]	; (8004ce4 <__NVIC_EnableIRQ+0x34>)
 8004cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cce:	095b      	lsrs	r3, r3, #5
 8004cd0:	2001      	movs	r0, #1
 8004cd2:	fa00 f202 	lsl.w	r2, r0, r2
 8004cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004cda:	bf00      	nop
 8004cdc:	370c      	adds	r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bc80      	pop	{r7}
 8004ce2:	4770      	bx	lr
 8004ce4:	e000e100 	.word	0xe000e100

08004ce8 <__NVIC_SetPriority>:
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	4603      	mov	r3, r0
 8004cf0:	6039      	str	r1, [r7, #0]
 8004cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	db0a      	blt.n	8004d12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	b2da      	uxtb	r2, r3
 8004d00:	490c      	ldr	r1, [pc, #48]	; (8004d34 <__NVIC_SetPriority+0x4c>)
 8004d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d06:	0112      	lsls	r2, r2, #4
 8004d08:	b2d2      	uxtb	r2, r2
 8004d0a:	440b      	add	r3, r1
 8004d0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004d10:	e00a      	b.n	8004d28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	b2da      	uxtb	r2, r3
 8004d16:	4908      	ldr	r1, [pc, #32]	; (8004d38 <__NVIC_SetPriority+0x50>)
 8004d18:	79fb      	ldrb	r3, [r7, #7]
 8004d1a:	f003 030f 	and.w	r3, r3, #15
 8004d1e:	3b04      	subs	r3, #4
 8004d20:	0112      	lsls	r2, r2, #4
 8004d22:	b2d2      	uxtb	r2, r2
 8004d24:	440b      	add	r3, r1
 8004d26:	761a      	strb	r2, [r3, #24]
}
 8004d28:	bf00      	nop
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bc80      	pop	{r7}
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	e000e100 	.word	0xe000e100
 8004d38:	e000ed00 	.word	0xe000ed00

08004d3c <NVIC_EncodePriority>:
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b089      	sub	sp, #36	; 0x24
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f003 0307 	and.w	r3, r3, #7
 8004d4e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	f1c3 0307 	rsb	r3, r3, #7
 8004d56:	2b04      	cmp	r3, #4
 8004d58:	bf28      	it	cs
 8004d5a:	2304      	movcs	r3, #4
 8004d5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d5e:	69fb      	ldr	r3, [r7, #28]
 8004d60:	3304      	adds	r3, #4
 8004d62:	2b06      	cmp	r3, #6
 8004d64:	d902      	bls.n	8004d6c <NVIC_EncodePriority+0x30>
 8004d66:	69fb      	ldr	r3, [r7, #28]
 8004d68:	3b03      	subs	r3, #3
 8004d6a:	e000      	b.n	8004d6e <NVIC_EncodePriority+0x32>
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d70:	f04f 32ff 	mov.w	r2, #4294967295
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7a:	43da      	mvns	r2, r3
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	401a      	ands	r2, r3
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d84:	f04f 31ff 	mov.w	r1, #4294967295
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d8e:	43d9      	mvns	r1, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d94:	4313      	orrs	r3, r2
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3724      	adds	r7, #36	; 0x24
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bc80      	pop	{r7}
 8004d9e:	4770      	bx	lr

08004da0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	3b01      	subs	r3, #1
 8004dac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004db0:	d301      	bcc.n	8004db6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004db2:	2301      	movs	r3, #1
 8004db4:	e00f      	b.n	8004dd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004db6:	4a0a      	ldr	r2, [pc, #40]	; (8004de0 <SysTick_Config+0x40>)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004dbe:	210f      	movs	r1, #15
 8004dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004dc4:	f7ff ff90 	bl	8004ce8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004dc8:	4b05      	ldr	r3, [pc, #20]	; (8004de0 <SysTick_Config+0x40>)
 8004dca:	2200      	movs	r2, #0
 8004dcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004dce:	4b04      	ldr	r3, [pc, #16]	; (8004de0 <SysTick_Config+0x40>)
 8004dd0:	2207      	movs	r2, #7
 8004dd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3708      	adds	r7, #8
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	e000e010 	.word	0xe000e010

08004de4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f7ff ff2d 	bl	8004c4c <__NVIC_SetPriorityGrouping>
}
 8004df2:	bf00      	nop
 8004df4:	3708      	adds	r7, #8
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}

08004dfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004dfa:	b580      	push	{r7, lr}
 8004dfc:	b086      	sub	sp, #24
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	4603      	mov	r3, r0
 8004e02:	60b9      	str	r1, [r7, #8]
 8004e04:	607a      	str	r2, [r7, #4]
 8004e06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e0c:	f7ff ff42 	bl	8004c94 <__NVIC_GetPriorityGrouping>
 8004e10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	68b9      	ldr	r1, [r7, #8]
 8004e16:	6978      	ldr	r0, [r7, #20]
 8004e18:	f7ff ff90 	bl	8004d3c <NVIC_EncodePriority>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e22:	4611      	mov	r1, r2
 8004e24:	4618      	mov	r0, r3
 8004e26:	f7ff ff5f 	bl	8004ce8 <__NVIC_SetPriority>
}
 8004e2a:	bf00      	nop
 8004e2c:	3718      	adds	r7, #24
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e32:	b580      	push	{r7, lr}
 8004e34:	b082      	sub	sp, #8
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	4603      	mov	r3, r0
 8004e3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e40:	4618      	mov	r0, r3
 8004e42:	f7ff ff35 	bl	8004cb0 <__NVIC_EnableIRQ>
}
 8004e46:	bf00      	nop
 8004e48:	3708      	adds	r7, #8
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}

08004e4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	b082      	sub	sp, #8
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f7ff ffa2 	bl	8004da0 <SysTick_Config>
 8004e5c:	4603      	mov	r3, r0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3708      	adds	r7, #8
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
	...

08004e68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b086      	sub	sp, #24
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004e70:	2300      	movs	r3, #0
 8004e72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004e74:	f7fe faca 	bl	800340c <HAL_GetTick>
 8004e78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d101      	bne.n	8004e84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e099      	b.n	8004fb8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2202      	movs	r2, #2
 8004e90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f022 0201 	bic.w	r2, r2, #1
 8004ea2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ea4:	e00f      	b.n	8004ec6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ea6:	f7fe fab1 	bl	800340c <HAL_GetTick>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	2b05      	cmp	r3, #5
 8004eb2:	d908      	bls.n	8004ec6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2220      	movs	r2, #32
 8004eb8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2203      	movs	r2, #3
 8004ebe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e078      	b.n	8004fb8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0301 	and.w	r3, r3, #1
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1e8      	bne.n	8004ea6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004edc:	697a      	ldr	r2, [r7, #20]
 8004ede:	4b38      	ldr	r3, [pc, #224]	; (8004fc0 <HAL_DMA_Init+0x158>)
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ef2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	691b      	ldr	r3, [r3, #16]
 8004ef8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004efe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	699b      	ldr	r3, [r3, #24]
 8004f04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a1b      	ldr	r3, [r3, #32]
 8004f10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	4313      	orrs	r3, r2
 8004f16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1c:	2b04      	cmp	r3, #4
 8004f1e:	d107      	bne.n	8004f30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	f023 0307 	bic.w	r3, r3, #7
 8004f46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4c:	697a      	ldr	r2, [r7, #20]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f56:	2b04      	cmp	r3, #4
 8004f58:	d117      	bne.n	8004f8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f5e:	697a      	ldr	r2, [r7, #20]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00e      	beq.n	8004f8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f000 fbe7 	bl	8005740 <DMA_CheckFifoParam>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d008      	beq.n	8004f8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2240      	movs	r2, #64	; 0x40
 8004f7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2201      	movs	r2, #1
 8004f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004f86:	2301      	movs	r3, #1
 8004f88:	e016      	b.n	8004fb8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	697a      	ldr	r2, [r7, #20]
 8004f90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 fba0 	bl	80056d8 <DMA_CalcBaseAndBitshift>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fa0:	223f      	movs	r2, #63	; 0x3f
 8004fa2:	409a      	lsls	r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3718      	adds	r7, #24
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}
 8004fc0:	f010803f 	.word	0xf010803f

08004fc4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	607a      	str	r2, [r7, #4]
 8004fd0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fda:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d101      	bne.n	8004fea <HAL_DMA_Start_IT+0x26>
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	e040      	b.n	800506c <HAL_DMA_Start_IT+0xa8>
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d12f      	bne.n	800505e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2202      	movs	r2, #2
 8005002:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	68b9      	ldr	r1, [r7, #8]
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 fb33 	bl	800567e <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800501c:	223f      	movs	r2, #63	; 0x3f
 800501e:	409a      	lsls	r2, r3
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f042 0216 	orr.w	r2, r2, #22
 8005032:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005038:	2b00      	cmp	r3, #0
 800503a:	d007      	beq.n	800504c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f042 0208 	orr.w	r2, r2, #8
 800504a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f042 0201 	orr.w	r2, r2, #1
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	e005      	b.n	800506a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005066:	2302      	movs	r3, #2
 8005068:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800506a:	7dfb      	ldrb	r3, [r7, #23]
}
 800506c:	4618      	mov	r0, r3
 800506e:	3718      	adds	r7, #24
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005080:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005082:	f7fe f9c3 	bl	800340c <HAL_GetTick>
 8005086:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2b02      	cmp	r3, #2
 8005092:	d008      	beq.n	80050a6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2280      	movs	r2, #128	; 0x80
 8005098:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e052      	b.n	800514c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f022 0216 	bic.w	r2, r2, #22
 80050b4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	695a      	ldr	r2, [r3, #20]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050c4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d103      	bne.n	80050d6 <HAL_DMA_Abort+0x62>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d007      	beq.n	80050e6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f022 0208 	bic.w	r2, r2, #8
 80050e4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f022 0201 	bic.w	r2, r2, #1
 80050f4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050f6:	e013      	b.n	8005120 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80050f8:	f7fe f988 	bl	800340c <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b05      	cmp	r3, #5
 8005104:	d90c      	bls.n	8005120 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2220      	movs	r2, #32
 800510a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2203      	movs	r2, #3
 8005118:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e015      	b.n	800514c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0301 	and.w	r3, r3, #1
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1e4      	bne.n	80050f8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005132:	223f      	movs	r2, #63	; 0x3f
 8005134:	409a      	lsls	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800514a:	2300      	movs	r3, #0
}
 800514c:	4618      	mov	r0, r3
 800514e:	3710      	adds	r7, #16
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005154:	b480      	push	{r7}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005162:	b2db      	uxtb	r3, r3
 8005164:	2b02      	cmp	r3, #2
 8005166:	d004      	beq.n	8005172 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2280      	movs	r2, #128	; 0x80
 800516c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e00c      	b.n	800518c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2205      	movs	r2, #5
 8005176:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f022 0201 	bic.w	r2, r2, #1
 8005188:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800518a:	2300      	movs	r3, #0
}
 800518c:	4618      	mov	r0, r3
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	bc80      	pop	{r7}
 8005194:	4770      	bx	lr

08005196 <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 8005196:	b580      	push	{r7, lr}
 8005198:	b08a      	sub	sp, #40	; 0x28
 800519a:	af00      	add	r7, sp, #0
 800519c:	60f8      	str	r0, [r7, #12]
 800519e:	460b      	mov	r3, r1
 80051a0:	607a      	str	r2, [r7, #4]
 80051a2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 80051a4:	2300      	movs	r3, #0
 80051a6:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 80051a8:	f7fe f930 	bl	800340c <HAL_GetTick>
 80051ac:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b02      	cmp	r3, #2
 80051b8:	d008      	beq.n	80051cc <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2280      	movs	r2, #128	; 0x80
 80051be:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e0bf      	b.n	800534c <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d005      	beq.n	80051e6 <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80051e0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e0b2      	b.n	800534c <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 80051e6:	7afb      	ldrb	r3, [r7, #11]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d106      	bne.n	80051fa <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051f0:	2220      	movs	r2, #32
 80051f2:	fa02 f303 	lsl.w	r3, r2, r3
 80051f6:	627b      	str	r3, [r7, #36]	; 0x24
 80051f8:	e005      	b.n	8005206 <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051fe:	2210      	movs	r2, #16
 8005200:	fa02 f303 	lsl.w	r3, r2, r3
 8005204:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800520a:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8005212:	e05a      	b.n	80052ca <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800521a:	d017      	beq.n	800524c <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d007      	beq.n	8005232 <HAL_DMA_PollForTransfer+0x9c>
 8005222:	f7fe f8f3 	bl	800340c <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	429a      	cmp	r2, r3
 8005230:	d20c      	bcs.n	800524c <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2220      	movs	r2, #32
 8005236:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	e07f      	b.n	800534c <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005256:	2208      	movs	r2, #8
 8005258:	409a      	lsls	r2, r3
 800525a:	6a3b      	ldr	r3, [r7, #32]
 800525c:	4013      	ands	r3, r2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00b      	beq.n	800527a <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005266:	f043 0201 	orr.w	r2, r3, #1
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005272:	2208      	movs	r2, #8
 8005274:	409a      	lsls	r2, r3
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800527e:	2201      	movs	r2, #1
 8005280:	409a      	lsls	r2, r3
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	4013      	ands	r3, r2
 8005286:	2b00      	cmp	r3, #0
 8005288:	d00b      	beq.n	80052a2 <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800528e:	f043 0202 	orr.w	r2, r3, #2
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800529a:	2201      	movs	r2, #1
 800529c:	409a      	lsls	r2, r3
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052a6:	2204      	movs	r2, #4
 80052a8:	409a      	lsls	r2, r3
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	4013      	ands	r3, r2
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d00b      	beq.n	80052ca <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b6:	f043 0204 	orr.w	r2, r3, #4
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052c2:	2204      	movs	r2, #4
 80052c4:	409a      	lsls	r2, r3
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 80052ca:	6a3a      	ldr	r2, [r7, #32]
 80052cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ce:	4013      	ands	r3, r2
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d105      	bne.n	80052e0 <HAL_DMA_PollForTransfer+0x14a>
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052d8:	f003 0301 	and.w	r3, r3, #1
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d099      	beq.n	8005214 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d018      	beq.n	800531a <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ec:	f003 0301 	and.w	r3, r3, #1
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d012      	beq.n	800531a <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f7ff febd 	bl	8005074 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052fe:	2230      	movs	r2, #48	; 0x30
 8005300:	409a      	lsls	r2, r3
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2201      	movs	r2, #1
 8005312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e018      	b.n	800534c <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800531a:	7afb      	ldrb	r3, [r7, #11]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d10e      	bne.n	800533e <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005324:	2230      	movs	r2, #48	; 0x30
 8005326:	409a      	lsls	r2, r3
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800533c:	e005      	b.n	800534a <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005342:	2210      	movs	r2, #16
 8005344:	409a      	lsls	r2, r3
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 800534a:	7ffb      	ldrb	r3, [r7, #31]
}
 800534c:	4618      	mov	r0, r3
 800534e:	3728      	adds	r7, #40	; 0x28
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b086      	sub	sp, #24
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800535c:	2300      	movs	r3, #0
 800535e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005360:	4b92      	ldr	r3, [pc, #584]	; (80055ac <HAL_DMA_IRQHandler+0x258>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a92      	ldr	r2, [pc, #584]	; (80055b0 <HAL_DMA_IRQHandler+0x25c>)
 8005366:	fba2 2303 	umull	r2, r3, r2, r3
 800536a:	0a9b      	lsrs	r3, r3, #10
 800536c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005372:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800537e:	2208      	movs	r2, #8
 8005380:	409a      	lsls	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	4013      	ands	r3, r2
 8005386:	2b00      	cmp	r3, #0
 8005388:	d01a      	beq.n	80053c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f003 0304 	and.w	r3, r3, #4
 8005394:	2b00      	cmp	r3, #0
 8005396:	d013      	beq.n	80053c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f022 0204 	bic.w	r2, r2, #4
 80053a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053ac:	2208      	movs	r2, #8
 80053ae:	409a      	lsls	r2, r3
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053b8:	f043 0201 	orr.w	r2, r3, #1
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053c4:	2201      	movs	r2, #1
 80053c6:	409a      	lsls	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	4013      	ands	r3, r2
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d012      	beq.n	80053f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00b      	beq.n	80053f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053e2:	2201      	movs	r2, #1
 80053e4:	409a      	lsls	r2, r3
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ee:	f043 0202 	orr.w	r2, r3, #2
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053fa:	2204      	movs	r2, #4
 80053fc:	409a      	lsls	r2, r3
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	4013      	ands	r3, r2
 8005402:	2b00      	cmp	r3, #0
 8005404:	d012      	beq.n	800542c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0302 	and.w	r3, r3, #2
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00b      	beq.n	800542c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005418:	2204      	movs	r2, #4
 800541a:	409a      	lsls	r2, r3
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005424:	f043 0204 	orr.w	r2, r3, #4
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005430:	2210      	movs	r2, #16
 8005432:	409a      	lsls	r2, r3
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	4013      	ands	r3, r2
 8005438:	2b00      	cmp	r3, #0
 800543a:	d043      	beq.n	80054c4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0308 	and.w	r3, r3, #8
 8005446:	2b00      	cmp	r3, #0
 8005448:	d03c      	beq.n	80054c4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800544e:	2210      	movs	r2, #16
 8005450:	409a      	lsls	r2, r3
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005460:	2b00      	cmp	r3, #0
 8005462:	d018      	beq.n	8005496 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d108      	bne.n	8005484 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005476:	2b00      	cmp	r3, #0
 8005478:	d024      	beq.n	80054c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	4798      	blx	r3
 8005482:	e01f      	b.n	80054c4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005488:	2b00      	cmp	r3, #0
 800548a:	d01b      	beq.n	80054c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	4798      	blx	r3
 8005494:	e016      	b.n	80054c4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d107      	bne.n	80054b4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f022 0208 	bic.w	r2, r2, #8
 80054b2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d003      	beq.n	80054c4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054c8:	2220      	movs	r2, #32
 80054ca:	409a      	lsls	r2, r3
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	4013      	ands	r3, r2
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	f000 808e 	beq.w	80055f2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0310 	and.w	r3, r3, #16
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f000 8086 	beq.w	80055f2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ea:	2220      	movs	r2, #32
 80054ec:	409a      	lsls	r2, r3
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	2b05      	cmp	r3, #5
 80054fc:	d136      	bne.n	800556c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f022 0216 	bic.w	r2, r2, #22
 800550c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	695a      	ldr	r2, [r3, #20]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800551c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005522:	2b00      	cmp	r3, #0
 8005524:	d103      	bne.n	800552e <HAL_DMA_IRQHandler+0x1da>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800552a:	2b00      	cmp	r3, #0
 800552c:	d007      	beq.n	800553e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f022 0208 	bic.w	r2, r2, #8
 800553c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005542:	223f      	movs	r2, #63	; 0x3f
 8005544:	409a      	lsls	r2, r3
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2201      	movs	r2, #1
 8005556:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800555e:	2b00      	cmp	r3, #0
 8005560:	d07d      	beq.n	800565e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	4798      	blx	r3
        }
        return;
 800556a:	e078      	b.n	800565e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d01c      	beq.n	80055b4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d108      	bne.n	800559a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800558c:	2b00      	cmp	r3, #0
 800558e:	d030      	beq.n	80055f2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	4798      	blx	r3
 8005598:	e02b      	b.n	80055f2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d027      	beq.n	80055f2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	4798      	blx	r3
 80055aa:	e022      	b.n	80055f2 <HAL_DMA_IRQHandler+0x29e>
 80055ac:	20000008 	.word	0x20000008
 80055b0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d10f      	bne.n	80055e2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 0210 	bic.w	r2, r2, #16
 80055d0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2201      	movs	r2, #1
 80055de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d003      	beq.n	80055f2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d032      	beq.n	8005660 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	2b00      	cmp	r3, #0
 8005604:	d022      	beq.n	800564c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2205      	movs	r2, #5
 800560a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f022 0201 	bic.w	r2, r2, #1
 800561c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	3301      	adds	r3, #1
 8005622:	60bb      	str	r3, [r7, #8]
 8005624:	697a      	ldr	r2, [r7, #20]
 8005626:	429a      	cmp	r2, r3
 8005628:	d307      	bcc.n	800563a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0301 	and.w	r3, r3, #1
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1f2      	bne.n	800561e <HAL_DMA_IRQHandler+0x2ca>
 8005638:	e000      	b.n	800563c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800563a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005650:	2b00      	cmp	r3, #0
 8005652:	d005      	beq.n	8005660 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	4798      	blx	r3
 800565c:	e000      	b.n	8005660 <HAL_DMA_IRQHandler+0x30c>
        return;
 800565e:	bf00      	nop
    }
  }
}
 8005660:	3718      	adds	r7, #24
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop

08005668 <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005674:	4618      	mov	r0, r3
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	bc80      	pop	{r7}
 800567c:	4770      	bx	lr

0800567e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800567e:	b480      	push	{r7}
 8005680:	b085      	sub	sp, #20
 8005682:	af00      	add	r7, sp, #0
 8005684:	60f8      	str	r0, [r7, #12]
 8005686:	60b9      	str	r1, [r7, #8]
 8005688:	607a      	str	r2, [r7, #4]
 800568a:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800569a:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	683a      	ldr	r2, [r7, #0]
 80056a2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	2b40      	cmp	r3, #64	; 0x40
 80056aa:	d108      	bne.n	80056be <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68ba      	ldr	r2, [r7, #8]
 80056ba:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80056bc:	e007      	b.n	80056ce <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68ba      	ldr	r2, [r7, #8]
 80056c4:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	60da      	str	r2, [r3, #12]
}
 80056ce:	bf00      	nop
 80056d0:	3714      	adds	r7, #20
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bc80      	pop	{r7}
 80056d6:	4770      	bx	lr

080056d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	3b10      	subs	r3, #16
 80056e8:	4a13      	ldr	r2, [pc, #76]	; (8005738 <DMA_CalcBaseAndBitshift+0x60>)
 80056ea:	fba2 2303 	umull	r2, r3, r2, r3
 80056ee:	091b      	lsrs	r3, r3, #4
 80056f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80056f2:	4a12      	ldr	r2, [pc, #72]	; (800573c <DMA_CalcBaseAndBitshift+0x64>)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	4413      	add	r3, r2
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	461a      	mov	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2b03      	cmp	r3, #3
 8005704:	d909      	bls.n	800571a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800570e:	f023 0303 	bic.w	r3, r3, #3
 8005712:	1d1a      	adds	r2, r3, #4
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	659a      	str	r2, [r3, #88]	; 0x58
 8005718:	e007      	b.n	800572a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005722:	f023 0303 	bic.w	r3, r3, #3
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800572e:	4618      	mov	r0, r3
 8005730:	3714      	adds	r7, #20
 8005732:	46bd      	mov	sp, r7
 8005734:	bc80      	pop	{r7}
 8005736:	4770      	bx	lr
 8005738:	aaaaaaab 	.word	0xaaaaaaab
 800573c:	0801a724 	.word	0x0801a724

08005740 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005748:	2300      	movs	r3, #0
 800574a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005750:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d11f      	bne.n	800579a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	2b03      	cmp	r3, #3
 800575e:	d855      	bhi.n	800580c <DMA_CheckFifoParam+0xcc>
 8005760:	a201      	add	r2, pc, #4	; (adr r2, 8005768 <DMA_CheckFifoParam+0x28>)
 8005762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005766:	bf00      	nop
 8005768:	08005779 	.word	0x08005779
 800576c:	0800578b 	.word	0x0800578b
 8005770:	08005779 	.word	0x08005779
 8005774:	0800580d 	.word	0x0800580d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800577c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d045      	beq.n	8005810 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005788:	e042      	b.n	8005810 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800578e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005792:	d13f      	bne.n	8005814 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005798:	e03c      	b.n	8005814 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057a2:	d121      	bne.n	80057e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2b03      	cmp	r3, #3
 80057a8:	d836      	bhi.n	8005818 <DMA_CheckFifoParam+0xd8>
 80057aa:	a201      	add	r2, pc, #4	; (adr r2, 80057b0 <DMA_CheckFifoParam+0x70>)
 80057ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057b0:	080057c1 	.word	0x080057c1
 80057b4:	080057c7 	.word	0x080057c7
 80057b8:	080057c1 	.word	0x080057c1
 80057bc:	080057d9 	.word	0x080057d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80057c0:	2301      	movs	r3, #1
 80057c2:	73fb      	strb	r3, [r7, #15]
      break;
 80057c4:	e02f      	b.n	8005826 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d024      	beq.n	800581c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057d6:	e021      	b.n	800581c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057dc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80057e0:	d11e      	bne.n	8005820 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80057e6:	e01b      	b.n	8005820 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d902      	bls.n	80057f4 <DMA_CheckFifoParam+0xb4>
 80057ee:	2b03      	cmp	r3, #3
 80057f0:	d003      	beq.n	80057fa <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80057f2:	e018      	b.n	8005826 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	73fb      	strb	r3, [r7, #15]
      break;
 80057f8:	e015      	b.n	8005826 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00e      	beq.n	8005824 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	73fb      	strb	r3, [r7, #15]
      break;
 800580a:	e00b      	b.n	8005824 <DMA_CheckFifoParam+0xe4>
      break;
 800580c:	bf00      	nop
 800580e:	e00a      	b.n	8005826 <DMA_CheckFifoParam+0xe6>
      break;
 8005810:	bf00      	nop
 8005812:	e008      	b.n	8005826 <DMA_CheckFifoParam+0xe6>
      break;
 8005814:	bf00      	nop
 8005816:	e006      	b.n	8005826 <DMA_CheckFifoParam+0xe6>
      break;
 8005818:	bf00      	nop
 800581a:	e004      	b.n	8005826 <DMA_CheckFifoParam+0xe6>
      break;
 800581c:	bf00      	nop
 800581e:	e002      	b.n	8005826 <DMA_CheckFifoParam+0xe6>
      break;   
 8005820:	bf00      	nop
 8005822:	e000      	b.n	8005826 <DMA_CheckFifoParam+0xe6>
      break;
 8005824:	bf00      	nop
    }
  } 
  
  return status; 
 8005826:	7bfb      	ldrb	r3, [r7, #15]
}
 8005828:	4618      	mov	r0, r3
 800582a:	3714      	adds	r7, #20
 800582c:	46bd      	mov	sp, r7
 800582e:	bc80      	pop	{r7}
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop

08005834 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b088      	sub	sp, #32
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 800583c:	2300      	movs	r3, #0
 800583e:	61fb      	str	r3, [r7, #28]
 8005840:	2300      	movs	r3, #0
 8005842:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8005844:	4ba3      	ldr	r3, [pc, #652]	; (8005ad4 <HAL_ETH_Init+0x2a0>)
 8005846:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8005848:	2300      	movs	r3, #0
 800584a:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 800584c:	2300      	movs	r3, #0
 800584e:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d101      	bne.n	800585a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e175      	b.n	8005b46 <HAL_ETH_Init+0x312>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005860:	b2db      	uxtb	r3, r3
 8005862:	2b00      	cmp	r3, #0
 8005864:	d106      	bne.n	8005874 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f008 fb24 	bl	800debc <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005874:	2300      	movs	r3, #0
 8005876:	60bb      	str	r3, [r7, #8]
 8005878:	4b97      	ldr	r3, [pc, #604]	; (8005ad8 <HAL_ETH_Init+0x2a4>)
 800587a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800587c:	4a96      	ldr	r2, [pc, #600]	; (8005ad8 <HAL_ETH_Init+0x2a4>)
 800587e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005882:	6453      	str	r3, [r2, #68]	; 0x44
 8005884:	4b94      	ldr	r3, [pc, #592]	; (8005ad8 <HAL_ETH_Init+0x2a4>)
 8005886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005888:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800588c:	60bb      	str	r3, [r7, #8]
 800588e:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8005890:	4b92      	ldr	r3, [pc, #584]	; (8005adc <HAL_ETH_Init+0x2a8>)
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	4a91      	ldr	r2, [pc, #580]	; (8005adc <HAL_ETH_Init+0x2a8>)
 8005896:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800589a:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800589c:	4b8f      	ldr	r3, [pc, #572]	; (8005adc <HAL_ETH_Init+0x2a8>)
 800589e:	685a      	ldr	r2, [r3, #4]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6a1b      	ldr	r3, [r3, #32]
 80058a4:	498d      	ldr	r1, [pc, #564]	; (8005adc <HAL_ETH_Init+0x2a8>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f042 0201 	orr.w	r2, r2, #1
 80058bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058c0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058c2:	f7fd fda3 	bl	800340c <HAL_GetTick>
 80058c6:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80058c8:	e011      	b.n	80058ee <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 80058ca:	f7fd fd9f 	bl	800340c <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80058d8:	d909      	bls.n	80058ee <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2203      	movs	r2, #3
 80058de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e12b      	b.n	8005b46 <HAL_ETH_Init+0x312>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 0301 	and.w	r3, r3, #1
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d1e4      	bne.n	80058ca <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	691b      	ldr	r3, [r3, #16]
 8005906:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	f023 031c 	bic.w	r3, r3, #28
 800590e:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8005910:	f003 fb80 	bl	8009014 <HAL_RCC_GetHCLKFreq>
 8005914:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	4a71      	ldr	r2, [pc, #452]	; (8005ae0 <HAL_ETH_Init+0x2ac>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d908      	bls.n	8005930 <HAL_ETH_Init+0xfc>
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	4a70      	ldr	r2, [pc, #448]	; (8005ae4 <HAL_ETH_Init+0x2b0>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d804      	bhi.n	8005930 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	f043 0308 	orr.w	r3, r3, #8
 800592c:	61fb      	str	r3, [r7, #28]
 800592e:	e01a      	b.n	8005966 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	4a6c      	ldr	r2, [pc, #432]	; (8005ae4 <HAL_ETH_Init+0x2b0>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d908      	bls.n	800594a <HAL_ETH_Init+0x116>
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	4a6b      	ldr	r2, [pc, #428]	; (8005ae8 <HAL_ETH_Init+0x2b4>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d804      	bhi.n	800594a <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	f043 030c 	orr.w	r3, r3, #12
 8005946:	61fb      	str	r3, [r7, #28]
 8005948:	e00d      	b.n	8005966 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 800594a:	69bb      	ldr	r3, [r7, #24]
 800594c:	4a66      	ldr	r2, [pc, #408]	; (8005ae8 <HAL_ETH_Init+0x2b4>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d903      	bls.n	800595a <HAL_ETH_Init+0x126>
 8005952:	69bb      	ldr	r3, [r7, #24]
 8005954:	4a65      	ldr	r2, [pc, #404]	; (8005aec <HAL_ETH_Init+0x2b8>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d904      	bls.n	8005964 <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	f043 0304 	orr.w	r3, r3, #4
 8005960:	61fb      	str	r3, [r7, #28]
 8005962:	e000      	b.n	8005966 <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8005964:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	69fa      	ldr	r2, [r7, #28]
 800596c:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800596e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005972:	2100      	movs	r1, #0
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f000 fc16 	bl	80061a6 <HAL_ETH_WritePHYRegister>
 800597a:	4603      	mov	r3, r0
 800597c:	2b00      	cmp	r3, #0
 800597e:	d00b      	beq.n	8005998 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8005984:	6939      	ldr	r1, [r7, #16]
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 fdcc 	bl	8006524 <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	e0d6      	b.n	8005b46 <HAL_ETH_Init+0x312>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8005998:	20ff      	movs	r0, #255	; 0xff
 800599a:	f7fd fd41 	bl	8003420 <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	f000 80a4 	beq.w	8005af0 <HAL_ETH_Init+0x2bc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80059a8:	f7fd fd30 	bl	800340c <HAL_GetTick>
 80059ac:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80059ae:	f107 030c 	add.w	r3, r7, #12
 80059b2:	461a      	mov	r2, r3
 80059b4:	2101      	movs	r1, #1
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 fb8d 	bl	80060d6 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 80059bc:	f7fd fd26 	bl	800340c <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d90f      	bls.n	80059ee <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80059ce:	2301      	movs	r3, #1
 80059d0:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80059d2:	6939      	ldr	r1, [r7, #16]
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f000 fda5 	bl	8006524 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2201      	movs	r2, #1
 80059de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	e0ab      	b.n	8005b46 <HAL_ETH_Init+0x312>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f003 0304 	and.w	r3, r3, #4
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d0da      	beq.n	80059ae <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80059f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80059fc:	2100      	movs	r1, #0
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 fbd1 	bl	80061a6 <HAL_ETH_WritePHYRegister>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d00b      	beq.n	8005a22 <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8005a0e:	6939      	ldr	r1, [r7, #16]
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 fd87 	bl	8006524 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e091      	b.n	8005b46 <HAL_ETH_Init+0x312>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a22:	f7fd fcf3 	bl	800340c <HAL_GetTick>
 8005a26:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8005a28:	f107 030c 	add.w	r3, r7, #12
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	2101      	movs	r1, #1
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 fb50 	bl	80060d6 <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8005a36:	f7fd fce9 	bl	800340c <HAL_GetTick>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d90f      	bls.n	8005a68 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8005a4c:	6939      	ldr	r1, [r7, #16]
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 fd68 	bl	8006524 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e06e      	b.n	8005b46 <HAL_ETH_Init+0x312>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f003 0320 	and.w	r3, r3, #32
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d0da      	beq.n	8005a28 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8005a72:	f107 030c 	add.w	r3, r7, #12
 8005a76:	461a      	mov	r2, r3
 8005a78:	211f      	movs	r1, #31
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 fb2b 	bl	80060d6 <HAL_ETH_ReadPHYRegister>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d00b      	beq.n	8005a9e <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8005a8a:	6939      	ldr	r1, [r7, #16]
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 fd49 	bl	8006524 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2201      	movs	r2, #1
 8005a96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e053      	b.n	8005b46 <HAL_ETH_Init+0x312>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f003 0310 	and.w	r3, r3, #16
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d004      	beq.n	8005ab2 <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005aae:	60da      	str	r2, [r3, #12]
 8005ab0:	e002      	b.n	8005ab8 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f003 0304 	and.w	r3, r3, #4
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d003      	beq.n	8005aca <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	609a      	str	r2, [r3, #8]
 8005ac8:	e034      	b.n	8005b34 <HAL_ETH_Init+0x300>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005ad0:	609a      	str	r2, [r3, #8]
 8005ad2:	e02f      	b.n	8005b34 <HAL_ETH_Init+0x300>
 8005ad4:	03938700 	.word	0x03938700
 8005ad8:	40023800 	.word	0x40023800
 8005adc:	40013800 	.word	0x40013800
 8005ae0:	01312cff 	.word	0x01312cff
 8005ae4:	02160ebf 	.word	0x02160ebf
 8005ae8:	039386ff 	.word	0x039386ff
 8005aec:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	68db      	ldr	r3, [r3, #12]
 8005af4:	08db      	lsrs	r3, r3, #3
 8005af6:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	085b      	lsrs	r3, r3, #1
 8005afe:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8005b00:	4313      	orrs	r3, r2
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	461a      	mov	r2, r3
 8005b06:	2100      	movs	r1, #0
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f000 fb4c 	bl	80061a6 <HAL_ETH_WritePHYRegister>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00b      	beq.n	8005b2c <HAL_ETH_Init+0x2f8>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8005b18:	6939      	ldr	r1, [r7, #16]
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f000 fd02 	bl	8006524 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e00c      	b.n	8005b46 <HAL_ETH_Init+0x312>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8005b2c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8005b30:	f7fd fc76 	bl	8003420 <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8005b34:	6939      	ldr	r1, [r7, #16]
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 fcf4 	bl	8006524 <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8005b44:	2300      	movs	r3, #0
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3720      	adds	r7, #32
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop

08005b50 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b087      	sub	sp, #28
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
 8005b5c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d101      	bne.n	8005b70 <HAL_ETH_DMATxDescListInit+0x20>
 8005b6c:	2302      	movs	r3, #2
 8005b6e:	e052      	b.n	8005c16 <HAL_ETH_DMATxDescListInit+0xc6>
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2202      	movs	r2, #2
 8005b7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	68ba      	ldr	r2, [r7, #8]
 8005b84:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 8005b86:	2300      	movs	r3, #0
 8005b88:	617b      	str	r3, [r7, #20]
 8005b8a:	e030      	b.n	8005bee <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	015b      	lsls	r3, r3, #5
 8005b90:	68ba      	ldr	r2, [r7, #8]
 8005b92:	4413      	add	r3, r2
 8005b94:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005b9c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005ba4:	fb02 f303 	mul.w	r3, r2, r3
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	4413      	add	r3, r2
 8005bac:	461a      	mov	r2, r3
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	69db      	ldr	r3, [r3, #28]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d105      	bne.n	8005bc6 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1))
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	697a      	ldr	r2, [r7, #20]
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d208      	bcs.n	8005be2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	015b      	lsls	r3, r3, #5
 8005bd6:	68ba      	ldr	r2, [r7, #8]
 8005bd8:	4413      	add	r3, r2
 8005bda:	461a      	mov	r2, r3
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	60da      	str	r2, [r3, #12]
 8005be0:	e002      	b.n	8005be8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 8005be2:	68ba      	ldr	r2, [r7, #8]
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	3301      	adds	r3, #1
 8005bec:	617b      	str	r3, [r7, #20]
 8005bee:	697a      	ldr	r2, [r7, #20]
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d3ca      	bcc.n	8005b8c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c00:	3310      	adds	r3, #16
 8005c02:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005c14:	2300      	movs	r3, #0
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	371c      	adds	r7, #28
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bc80      	pop	{r7}
 8005c1e:	4770      	bx	lr

08005c20 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b087      	sub	sp, #28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	60b9      	str	r1, [r7, #8]
 8005c2a:	607a      	str	r2, [r7, #4]
 8005c2c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d101      	bne.n	8005c40 <HAL_ETH_DMARxDescListInit+0x20>
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	e056      	b.n	8005cee <HAL_ETH_DMARxDescListInit+0xce>
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	68ba      	ldr	r2, [r7, #8]
 8005c54:	629a      	str	r2, [r3, #40]	; 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 8005c56:	2300      	movs	r3, #0
 8005c58:	617b      	str	r3, [r7, #20]
 8005c5a:	e034      	b.n	8005cc6 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	015b      	lsls	r3, r3, #5
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	4413      	add	r3, r2
 8005c64:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005c6c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8005c74:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005c7c:	fb02 f303 	mul.w	r3, r2, r3
 8005c80:	687a      	ldr	r2, [r7, #4]
 8005c82:	4413      	add	r3, r2
 8005c84:	461a      	mov	r2, r3
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	699b      	ldr	r3, [r3, #24]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d105      	bne.n	8005c9e <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	697a      	ldr	r2, [r7, #20]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d208      	bcs.n	8005cba <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	3301      	adds	r3, #1
 8005cac:	015b      	lsls	r3, r3, #5
 8005cae:	68ba      	ldr	r2, [r7, #8]
 8005cb0:	4413      	add	r3, r2
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	60da      	str	r2, [r3, #12]
 8005cb8:	e002      	b.n	8005cc0 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 8005cba:	68ba      	ldr	r2, [r7, #8]
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	617b      	str	r3, [r7, #20]
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d3c6      	bcc.n	8005c5c <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	68ba      	ldr	r2, [r7, #8]
 8005cd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cd8:	330c      	adds	r3, #12
 8005cda:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	371c      	adds	r7, #28
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bc80      	pop	{r7}
 8005cf6:	4770      	bx	lr

08005cf8 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8005d02:	2300      	movs	r3, #0
 8005d04:	617b      	str	r3, [r7, #20]
 8005d06:	2300      	movs	r3, #0
 8005d08:	60fb      	str	r3, [r7, #12]
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d101      	bne.n	8005d1c <HAL_ETH_TransmitFrame+0x24>
 8005d18:	2302      	movs	r3, #2
 8005d1a:	e0cd      	b.n	8005eb8 <HAL_ETH_TransmitFrame+0x1c0>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2202      	movs	r2, #2
 8005d28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (FrameLength == 0U)
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d109      	bne.n	8005d46 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return  HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	e0b8      	b.n	8005eb8 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	da09      	bge.n	8005d64 <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2212      	movs	r2, #18
 8005d54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e0a9      	b.n	8005eb8 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d915      	bls.n	8005d9a <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	4a54      	ldr	r2, [pc, #336]	; (8005ec4 <HAL_ETH_TransmitFrame+0x1cc>)
 8005d72:	fba2 2303 	umull	r2, r3, r2, r3
 8005d76:	0a9b      	lsrs	r3, r3, #10
 8005d78:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 8005d7a:	683a      	ldr	r2, [r7, #0]
 8005d7c:	4b51      	ldr	r3, [pc, #324]	; (8005ec4 <HAL_ETH_TransmitFrame+0x1cc>)
 8005d7e:	fba3 1302 	umull	r1, r3, r3, r2
 8005d82:	0a9b      	lsrs	r3, r3, #10
 8005d84:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8005d88:	fb01 f303 	mul.w	r3, r1, r3
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d005      	beq.n	8005d9e <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	3301      	adds	r3, #1
 8005d96:	617b      	str	r3, [r7, #20]
 8005d98:	e001      	b.n	8005d9e <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d11c      	bne.n	8005dde <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dae:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8005db2:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db8:	683a      	ldr	r2, [r7, #0]
 8005dba:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8005dbe:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dca:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005dce:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	62da      	str	r2, [r3, #44]	; 0x2c
 8005ddc:	e04b      	b.n	8005e76 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 8005dde:	2300      	movs	r3, #0
 8005de0:	613b      	str	r3, [r7, #16]
 8005de2:	e044      	b.n	8005e6e <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dee:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005df2:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d107      	bne.n	8005e0a <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e04:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005e08:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e0e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005e12:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	3b01      	subs	r3, #1
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d116      	bne.n	8005e4c <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e28:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005e2c:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	4a25      	ldr	r2, [pc, #148]	; (8005ec8 <HAL_ETH_TransmitFrame+0x1d0>)
 8005e32:	fb02 f203 	mul.w	r2, r2, r3
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	4413      	add	r3, r2
 8005e3a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8005e3e:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8005e4a:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e56:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005e5a:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	461a      	mov	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	613b      	str	r3, [r7, #16]
 8005e6e:	693a      	ldr	r2, [r7, #16]
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d3b6      	bcc.n	8005de4 <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e7e:	3314      	adds	r3, #20
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 0304 	and.w	r3, r3, #4
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d00d      	beq.n	8005ea6 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e92:	3314      	adds	r3, #20
 8005e94:	2204      	movs	r2, #4
 8005e96:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ea0:	3304      	adds	r3, #4
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	601a      	str	r2, [r3, #0]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	371c      	adds	r7, #28
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bc80      	pop	{r7}
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop
 8005ec4:	ac02b00b 	.word	0xac02b00b
 8005ec8:	fffffa0c 	.word	0xfffffa0c

08005ecc <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d101      	bne.n	8005ee6 <HAL_ETH_GetReceivedFrame+0x1a>
 8005ee2:	2302      	movs	r3, #2
 8005ee4:	e070      	b.n	8005fc8 <HAL_ETH_GetReceivedFrame+0xfc>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2202      	movs	r2, #2
 8005ef2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	db5a      	blt.n	8005fb6 <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if (((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET))
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d030      	beq.n	8005f70 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f12:	1c5a      	adds	r2, r3, #1
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	639a      	str	r2, [r3, #56]	; 0x38

      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d103      	bne.n	8005f28 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	631a      	str	r2, [r3, #48]	; 0x30
      }

      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	0c1b      	lsrs	r3, r3, #16
 8005f38:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8005f3c:	3b04      	subs	r3, #4
 8005f3e:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4a:	689a      	ldr	r2, [r3, #8]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)((heth->RxDesc)->Buffer2NextDescAddr);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	461a      	mov	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Return function status */
      return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	e02b      	b.n	8005fc8 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d010      	beq.n	8005fa0 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	461a      	mov	r2, r3
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	629a      	str	r2, [r3, #40]	; 0x28
 8005f9e:	e00a      	b.n	8005fb6 <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa4:	1c5a      	adds	r2, r3, #1
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2201      	movs	r2, #1
 8005fba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3714      	adds	r7, #20
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bc80      	pop	{r7}
 8005fd0:	4770      	bx	lr

08005fd2 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8005fd2:	b580      	push	{r7, lr}
 8005fd4:	b082      	sub	sp, #8
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fe2:	3314      	adds	r3, #20
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fea:	2b40      	cmp	r3, #64	; 0x40
 8005fec:	d112      	bne.n	8006014 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 f85f 	bl	80060b2 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ffc:	3314      	adds	r3, #20
 8005ffe:	2240      	movs	r2, #64	; 0x40
 8006000:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2201      	movs	r2, #1
 8006006:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2200      	movs	r2, #0
 800600e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006012:	e01b      	b.n	800604c <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800601c:	3314      	adds	r3, #20
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 0301 	and.w	r3, r3, #1
 8006024:	2b01      	cmp	r3, #1
 8006026:	d111      	bne.n	800604c <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f000 f839 	bl	80060a0 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006036:	3314      	adds	r3, #20
 8006038:	2201      	movs	r2, #1
 800603a:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006054:	3314      	adds	r3, #20
 8006056:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800605a:	601a      	str	r2, [r3, #0]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006064:	3314      	adds	r3, #20
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800606c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006070:	d112      	bne.n	8006098 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 f826 	bl	80060c4 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006080:	3314      	adds	r3, #20
 8006082:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006086:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8006098:	bf00      	nop
 800609a:	3708      	adds	r7, #8
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}

080060a0 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bc80      	pop	{r7}
 80060b0:	4770      	bx	lr

080060b2 <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80060b2:	b480      	push	{r7}
 80060b4:	b083      	sub	sp, #12
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80060ba:	bf00      	nop
 80060bc:	370c      	adds	r7, #12
 80060be:	46bd      	mov	sp, r7
 80060c0:	bc80      	pop	{r7}
 80060c2:	4770      	bx	lr

080060c4 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bc80      	pop	{r7}
 80060d4:	4770      	bx	lr

080060d6 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80060d6:	b580      	push	{r7, lr}
 80060d8:	b086      	sub	sp, #24
 80060da:	af00      	add	r7, sp, #0
 80060dc:	60f8      	str	r0, [r7, #12]
 80060de:	460b      	mov	r3, r1
 80060e0:	607a      	str	r2, [r7, #4]
 80060e2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80060e4:	2300      	movs	r3, #0
 80060e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80060e8:	2300      	movs	r3, #0
 80060ea:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	2b82      	cmp	r3, #130	; 0x82
 80060f6:	d101      	bne.n	80060fc <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80060f8:	2302      	movs	r3, #2
 80060fa:	e050      	b.n	800619e <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2282      	movs	r2, #130	; 0x82
 8006100:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	f003 031c 	and.w	r3, r3, #28
 8006112:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	8a1b      	ldrh	r3, [r3, #16]
 8006118:	02db      	lsls	r3, r3, #11
 800611a:	b29b      	uxth	r3, r3
 800611c:	697a      	ldr	r2, [r7, #20]
 800611e:	4313      	orrs	r3, r2
 8006120:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8006122:	897b      	ldrh	r3, [r7, #10]
 8006124:	019b      	lsls	r3, r3, #6
 8006126:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800612a:	697a      	ldr	r2, [r7, #20]
 800612c:	4313      	orrs	r3, r2
 800612e:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f023 0302 	bic.w	r3, r3, #2
 8006136:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	f043 0301 	orr.w	r3, r3, #1
 800613e:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	697a      	ldr	r2, [r7, #20]
 8006146:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006148:	f7fd f960 	bl	800340c <HAL_GetTick>
 800614c:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800614e:	e015      	b.n	800617c <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8006150:	f7fd f95c 	bl	800340c <HAL_GetTick>
 8006154:	4602      	mov	r2, r0
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	1ad3      	subs	r3, r2, r3
 800615a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800615e:	d309      	bcc.n	8006174 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e014      	b.n	800619e <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	f003 0301 	and.w	r3, r3, #1
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1e4      	bne.n	8006150 <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	695b      	ldr	r3, [r3, #20]
 800618c:	b29b      	uxth	r3, r3
 800618e:	461a      	mov	r2, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 800619c:	2300      	movs	r3, #0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3718      	adds	r7, #24
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b086      	sub	sp, #24
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	60f8      	str	r0, [r7, #12]
 80061ae:	460b      	mov	r3, r1
 80061b0:	607a      	str	r2, [r7, #4]
 80061b2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80061b4:	2300      	movs	r3, #0
 80061b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80061b8:	2300      	movs	r3, #0
 80061ba:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	2b42      	cmp	r3, #66	; 0x42
 80061c6:	d101      	bne.n	80061cc <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80061c8:	2302      	movs	r3, #2
 80061ca:	e04e      	b.n	800626a <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2242      	movs	r2, #66	; 0x42
 80061d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	f003 031c 	and.w	r3, r3, #28
 80061e2:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	8a1b      	ldrh	r3, [r3, #16]
 80061e8:	02db      	lsls	r3, r3, #11
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80061f2:	897b      	ldrh	r3, [r7, #10]
 80061f4:	019b      	lsls	r3, r3, #6
 80061f6:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80061fa:	697a      	ldr	r2, [r7, #20]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	f043 0302 	orr.w	r3, r3, #2
 8006206:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	f043 0301 	orr.w	r3, r3, #1
 800620e:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	b29a      	uxth	r2, r3
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	697a      	ldr	r2, [r7, #20]
 8006220:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006222:	f7fd f8f3 	bl	800340c <HAL_GetTick>
 8006226:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006228:	e015      	b.n	8006256 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 800622a:	f7fd f8ef 	bl	800340c <HAL_GetTick>
 800622e:	4602      	mov	r2, r0
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006238:	d309      	bcc.n	800624e <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2201      	movs	r2, #1
 800623e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2200      	movs	r2, #0
 8006246:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 800624a:	2303      	movs	r3, #3
 800624c:	e00d      	b.n	800626a <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	691b      	ldr	r3, [r3, #16]
 8006254:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	f003 0301 	and.w	r3, r3, #1
 800625c:	2b00      	cmp	r3, #0
 800625e:	d1e4      	bne.n	800622a <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3718      	adds	r7, #24
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}

08006272 <HAL_ETH_Start>:
 * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8006272:	b580      	push	{r7, lr}
 8006274:	b082      	sub	sp, #8
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006280:	2b01      	cmp	r3, #1
 8006282:	d101      	bne.n	8006288 <HAL_ETH_Start+0x16>
 8006284:	2302      	movs	r3, #2
 8006286:	e01f      	b.n	80062c8 <HAL_ETH_Start+0x56>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2202      	movs	r2, #2
 8006294:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 fb43 	bl	8006924 <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 fb7a 	bl	8006998 <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f000 fc0d 	bl	8006ac4 <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f000 fbae 	bl	8006a0c <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f000 fbd9 	bl	8006a68 <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3708      	adds	r7, #8
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b082      	sub	sp, #8
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d101      	bne.n	80062e6 <HAL_ETH_Stop+0x16>
 80062e2:	2302      	movs	r3, #2
 80062e4:	e01f      	b.n	8006326 <HAL_ETH_Stop+0x56>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2201      	movs	r2, #1
 80062ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2202      	movs	r2, #2
 80062f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 fb9f 	bl	8006a3a <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f000 fbca 	bl	8006a96 <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 fb65 	bl	80069d2 <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f000 fbdb 	bl	8006ac4 <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 fb25 	bl	800695e <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3708      	adds	r7, #8
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
	...

08006330 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 800633a:	2300      	movs	r3, #0
 800633c:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006344:	2b01      	cmp	r3, #1
 8006346:	d101      	bne.n	800634c <HAL_ETH_ConfigMAC+0x1c>
 8006348:	2302      	movs	r3, #2
 800634a:	e0e4      	b.n	8006516 <HAL_ETH_ConfigMAC+0x1e6>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2202      	movs	r2, #2
 8006358:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

  if (macconf != NULL)
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	f000 80b1 	beq.w	80064c6 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	4b6c      	ldr	r3, [pc, #432]	; (8006520 <HAL_ETH_ConfigMAC+0x1f0>)
 8006370:	4013      	ands	r3, r2
 8006372:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 800637c:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 8006382:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 8006388:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 800638e:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 8006394:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 800639a:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 80063a0:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 80063a6:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 80063ac:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 80063b2:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 80063b8:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          macconf->BackOffLimit |
 80063be:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80063d6:	2001      	movs	r0, #1
 80063d8:	f7fd f822 	bl	8003420 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	68fa      	ldr	r2, [r7, #12]
 80063e2:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80063ec:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 80063f2:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 80063f8:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 80063fe:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8006404:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800640a:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8006416:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8006418:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006422:	2001      	movs	r0, #1
 8006424:	f7fc fffc 	bl	8003420 <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	68fa      	ldr	r2, [r7, #12]
 800642e:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	683a      	ldr	r2, [r7, #0]
 8006436:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8006438:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	683a      	ldr	r2, [r7, #0]
 8006440:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006442:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	699b      	ldr	r3, [r3, #24]
 800644a:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8006452:	4013      	ands	r3, r2
 8006454:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800645a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006460:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8006466:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 800646c:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 8006472:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8006478:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	4313      	orrs	r3, r2
 800647e:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006490:	2001      	movs	r0, #1
 8006492:	f7fc ffc5 	bl	8003420 <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	68fa      	ldr	r2, [r7, #12]
 800649c:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	430a      	orrs	r2, r1
 80064ac:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	69db      	ldr	r3, [r3, #28]
 80064b4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80064b6:	2001      	movs	r0, #1
 80064b8:	f7fc ffb2 	bl	8003420 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	61da      	str	r2, [r3, #28]
 80064c4:	e01e      	b.n	8006504 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80064d4:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	689a      	ldr	r2, [r3, #8]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68db      	ldr	r3, [r3, #12]
 80064de:	4313      	orrs	r3, r2
 80064e0:	68fa      	ldr	r2, [r7, #12]
 80064e2:	4313      	orrs	r3, r2
 80064e4:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80064f6:	2001      	movs	r0, #1
 80064f8:	f7fc ff92 	bl	8003420 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68fa      	ldr	r2, [r7, #12]
 8006502:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3710      	adds	r7, #16
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	ff20810f 	.word	0xff20810f

08006524 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b0b0      	sub	sp, #192	; 0xc0
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800652e:	2300      	movs	r3, #0
 8006530:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d007      	beq.n	800654a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006540:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006548:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800654a:	2300      	movs	r3, #0
 800654c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800654e:	2300      	movs	r3, #0
 8006550:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8006552:	2300      	movs	r3, #0
 8006554:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8006556:	2300      	movs	r3, #0
 8006558:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800655a:	2300      	movs	r3, #0
 800655c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800655e:	2300      	movs	r3, #0
 8006560:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	69db      	ldr	r3, [r3, #28]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d103      	bne.n	8006572 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800656a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800656e:	663b      	str	r3, [r7, #96]	; 0x60
 8006570:	e001      	b.n	8006576 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8006572:	2300      	movs	r3, #0
 8006574:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8006576:	f44f 7300 	mov.w	r3, #512	; 0x200
 800657a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800657c:	2300      	movs	r3, #0
 800657e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8006580:	2300      	movs	r3, #0
 8006582:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8006584:	2300      	movs	r3, #0
 8006586:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8006588:	2300      	movs	r3, #0
 800658a:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 800658c:	2300      	movs	r3, #0
 800658e:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8006590:	2340      	movs	r3, #64	; 0x40
 8006592:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8006594:	2300      	movs	r3, #0
 8006596:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800659a:	2300      	movs	r3, #0
 800659c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80065a0:	2300      	movs	r3, #0
 80065a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80065a6:	2300      	movs	r3, #0
 80065a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80065ac:	2300      	movs	r3, #0
 80065ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80065b2:	2300      	movs	r3, #0
 80065b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80065b8:	2300      	movs	r3, #0
 80065ba:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80065be:	2300      	movs	r3, #0
 80065c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80065c4:	2380      	movs	r3, #128	; 0x80
 80065c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80065ca:	2300      	movs	r3, #0
 80065cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80065d0:	2300      	movs	r3, #0
 80065d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80065d6:	2300      	movs	r3, #0
 80065d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80065dc:	2300      	movs	r3, #0
 80065de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 80065e2:	2300      	movs	r3, #0
 80065e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 80065e8:	2300      	movs	r3, #0
 80065ea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80065f8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80065fc:	4bac      	ldr	r3, [pc, #688]	; (80068b0 <ETH_MACDMAConfig+0x38c>)
 80065fe:	4013      	ands	r3, r2
 8006600:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8006604:	6cba      	ldr	r2, [r7, #72]	; 0x48
                        macinit.Jabber |
 8006606:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8006608:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 800660a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                        macinit.Jabber |
 800660c:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 800660e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                        macinit.InterFrameGap |
 8006610:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 8006616:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 8006618:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                        (heth->Init).Speed |
 800661a:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 800661c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                        macinit.ReceiveOwn |
 800661e:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 8006624:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 8006626:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                        (heth->Init).DuplexMode |
 8006628:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 800662a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                        macinit.ChecksumOffload |
 800662c:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 800662e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                        macinit.RetryTransmission |
 8006630:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 8006632:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                        macinit.AutomaticPadCRCStrip |
 8006634:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 8006636:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                        macinit.BackOffLimit |
 8006638:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 800663a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800663e:	4313      	orrs	r3, r2
 8006640:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800664c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006658:	2001      	movs	r0, #1
 800665a:	f7fc fee1 	bl	8003420 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006666:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8006668:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800666a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 800666c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800666e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8006670:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 8006672:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8006676:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8006678:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception |
 800667c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800667e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8006682:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8006684:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8006688:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 800668c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8006694:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8006696:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80066a2:	2001      	movs	r0, #1
 80066a4:	f7fc febc 	bl	8003420 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80066b0:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80066ba:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80066c4:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	699b      	ldr	r3, [r3, #24]
 80066cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80066d0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80066d4:	f64f 7341 	movw	r3, #65345	; 0xff41
 80066d8:	4013      	ands	r3, r2
 80066da:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 80066de:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80066e2:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 80066e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 80066e8:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 80066ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 80066ee:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 80066f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 80066f4:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 80066f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect |
 80066fa:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 80066fc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8006700:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8006702:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006706:	4313      	orrs	r3, r2
 8006708:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006714:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	699b      	ldr	r3, [r3, #24]
 800671c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006720:	2001      	movs	r0, #1
 8006722:	f7fc fe7d 	bl	8003420 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800672e:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8006730:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                           macinit.VLANTagIdentifier);
 8006734:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	430a      	orrs	r2, r1
 800673e:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800674a:	2001      	movs	r0, #1
 800674c:	f7fc fe68 	bl	8003420 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006758:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800675a:	2300      	movs	r3, #0
 800675c:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800675e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006762:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8006764:	2300      	movs	r3, #0
 8006766:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8006768:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800676c:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800676e:	2300      	movs	r3, #0
 8006770:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8006772:	2300      	movs	r3, #0
 8006774:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8006776:	2300      	movs	r3, #0
 8006778:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800677a:	2300      	movs	r3, #0
 800677c:	627b      	str	r3, [r7, #36]	; 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800677e:	2304      	movs	r3, #4
 8006780:	62bb      	str	r3, [r7, #40]	; 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8006782:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006786:	62fb      	str	r3, [r7, #44]	; 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8006788:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800678c:	633b      	str	r3, [r7, #48]	; 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800678e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006792:	637b      	str	r3, [r7, #52]	; 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8006794:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006798:	63bb      	str	r3, [r7, #56]	; 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800679a:	2380      	movs	r3, #128	; 0x80
 800679c:	63fb      	str	r3, [r7, #60]	; 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 800679e:	2300      	movs	r3, #0
 80067a0:	643b      	str	r3, [r7, #64]	; 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80067a2:	2300      	movs	r3, #0
 80067a4:	647b      	str	r3, [r7, #68]	; 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067ae:	3318      	adds	r3, #24
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80067b6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80067ba:	4b3e      	ldr	r3, [pc, #248]	; (80068b4 <ETH_MACDMAConfig+0x390>)
 80067bc:	4013      	ands	r3, r2
 80067be:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80067c2:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 80067c4:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80067c6:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 80067c8:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 80067ca:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 80067cc:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 80067ce:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 80067d0:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 80067d2:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 80067d4:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 80067d6:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 80067d8:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 80067da:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 80067dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 80067de:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 80067e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
                        dmainit.ReceiveThresholdControl |
 80067e2:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 80067e4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80067e8:	4313      	orrs	r3, r2
 80067ea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067f6:	3318      	adds	r3, #24
 80067f8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80067fc:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006806:	3318      	adds	r3, #24
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800680e:	2001      	movs	r0, #1
 8006810:	f7fc fe06 	bl	8003420 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800681c:	3318      	adds	r3, #24
 800681e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006822:	601a      	str	r2, [r3, #0]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8006824:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                        dmainit.FixedBurst |
 8006826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8006828:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800682a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                        dmainit.FixedBurst |
 800682c:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 800682e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8006830:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 8006832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                        dmainit.TxDMABurstLength |
 8006834:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8006836:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006838:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 800683a:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 800683c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 800683e:	431a      	orrs	r2, r3
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006848:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800684c:	601a      	str	r2, [r3, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800685c:	2001      	movs	r0, #1
 800685e:	f7fc fddf 	bl	8003420 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800686a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800686e:	601a      	str	r2, [r3, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	699b      	ldr	r3, [r3, #24]
 8006874:	2b01      	cmp	r3, #1
 8006876:	d10f      	bne.n	8006898 <ETH_MACDMAConfig+0x374>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006880:	331c      	adds	r3, #28
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800688c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006890:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006894:	331c      	adds	r3, #28
 8006896:	601a      	str	r2, [r3, #0]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	695b      	ldr	r3, [r3, #20]
 800689c:	461a      	mov	r2, r3
 800689e:	2100      	movs	r1, #0
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f000 f809 	bl	80068b8 <ETH_MACAddressConfig>
}
 80068a6:	bf00      	nop
 80068a8:	37c0      	adds	r7, #192	; 0xc0
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
 80068ae:	bf00      	nop
 80068b0:	ff20810f 	.word	0xff20810f
 80068b4:	f8de3f23 	.word	0xf8de3f23

080068b8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b087      	sub	sp, #28
 80068bc:	af00      	add	r7, sp, #0
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	3305      	adds	r3, #5
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	021b      	lsls	r3, r3, #8
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	3204      	adds	r2, #4
 80068d0:	7812      	ldrb	r2, [r2, #0]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80068d6:	68ba      	ldr	r2, [r7, #8]
 80068d8:	4b10      	ldr	r3, [pc, #64]	; (800691c <ETH_MACAddressConfig+0x64>)
 80068da:	4413      	add	r3, r2
 80068dc:	461a      	mov	r2, r3
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	3303      	adds	r3, #3
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	061a      	lsls	r2, r3, #24
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	3302      	adds	r3, #2
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	041b      	lsls	r3, r3, #16
 80068f2:	431a      	orrs	r2, r3
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	3301      	adds	r3, #1
 80068f8:	781b      	ldrb	r3, [r3, #0]
 80068fa:	021b      	lsls	r3, r3, #8
 80068fc:	4313      	orrs	r3, r2
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	7812      	ldrb	r2, [r2, #0]
 8006902:	4313      	orrs	r3, r2
 8006904:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8006906:	68ba      	ldr	r2, [r7, #8]
 8006908:	4b05      	ldr	r3, [pc, #20]	; (8006920 <ETH_MACAddressConfig+0x68>)
 800690a:	4413      	add	r3, r2
 800690c:	461a      	mov	r2, r3
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	6013      	str	r3, [r2, #0]
}
 8006912:	bf00      	nop
 8006914:	371c      	adds	r7, #28
 8006916:	46bd      	mov	sp, r7
 8006918:	bc80      	pop	{r7}
 800691a:	4770      	bx	lr
 800691c:	40028040 	.word	0x40028040
 8006920:	40028044 	.word	0x40028044

08006924 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800692c:	2300      	movs	r3, #0
 800692e:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f042 0208 	orr.w	r2, r2, #8
 800693e:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006948:	2001      	movs	r0, #1
 800694a:	f000 f8e5 	bl	8006b18 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	68fa      	ldr	r2, [r7, #12]
 8006954:	601a      	str	r2, [r3, #0]
}
 8006956:	bf00      	nop
 8006958:	3710      	adds	r7, #16
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}

0800695e <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 800695e:	b580      	push	{r7, lr}
 8006960:	b084      	sub	sp, #16
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8006966:	2300      	movs	r3, #0
 8006968:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f022 0208 	bic.w	r2, r2, #8
 8006978:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006982:	2001      	movs	r0, #1
 8006984:	f000 f8c8 	bl	8006b18 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	68fa      	ldr	r2, [r7, #12]
 800698e:	601a      	str	r2, [r3, #0]
}
 8006990:	bf00      	nop
 8006992:	3710      	adds	r7, #16
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b084      	sub	sp, #16
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80069a0:	2300      	movs	r3, #0
 80069a2:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f042 0204 	orr.w	r2, r2, #4
 80069b2:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80069bc:	2001      	movs	r0, #1
 80069be:	f000 f8ab 	bl	8006b18 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68fa      	ldr	r2, [r7, #12]
 80069c8:	601a      	str	r2, [r3, #0]
}
 80069ca:	bf00      	nop
 80069cc:	3710      	adds	r7, #16
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b084      	sub	sp, #16
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80069da:	2300      	movs	r3, #0
 80069dc:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f022 0204 	bic.w	r2, r2, #4
 80069ec:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80069f6:	2001      	movs	r0, #1
 80069f8:	f000 f88e 	bl	8006b18 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68fa      	ldr	r2, [r7, #12]
 8006a02:	601a      	str	r2, [r3, #0]
}
 8006a04:	bf00      	nop
 8006a06:	3710      	adds	r7, #16
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}

08006a0c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a1c:	3318      	adds	r3, #24
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006a28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a2c:	3318      	adds	r3, #24
 8006a2e:	601a      	str	r2, [r3, #0]
}
 8006a30:	bf00      	nop
 8006a32:	370c      	adds	r7, #12
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bc80      	pop	{r7}
 8006a38:	4770      	bx	lr

08006a3a <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 8006a3a:	b480      	push	{r7}
 8006a3c:	b083      	sub	sp, #12
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a4a:	3318      	adds	r3, #24
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006a56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a5a:	3318      	adds	r3, #24
 8006a5c:	601a      	str	r2, [r3, #0]
}
 8006a5e:	bf00      	nop
 8006a60:	370c      	adds	r7, #12
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bc80      	pop	{r7}
 8006a66:	4770      	bx	lr

08006a68 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b083      	sub	sp, #12
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a78:	3318      	adds	r3, #24
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f042 0202 	orr.w	r2, r2, #2
 8006a84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006a88:	3318      	adds	r3, #24
 8006a8a:	601a      	str	r2, [r3, #0]
}
 8006a8c:	bf00      	nop
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bc80      	pop	{r7}
 8006a94:	4770      	bx	lr

08006a96 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 8006a96:	b480      	push	{r7}
 8006a98:	b083      	sub	sp, #12
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006aa6:	3318      	adds	r3, #24
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f022 0202 	bic.w	r2, r2, #2
 8006ab2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ab6:	3318      	adds	r3, #24
 8006ab8:	601a      	str	r2, [r3, #0]
}
 8006aba:	bf00      	nop
 8006abc:	370c      	adds	r7, #12
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bc80      	pop	{r7}
 8006ac2:	4770      	bx	lr

08006ac4 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b084      	sub	sp, #16
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8006acc:	2300      	movs	r3, #0
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ad8:	3318      	adds	r3, #24
 8006ada:	681a      	ldr	r2, [r3, #0]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006ae4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ae8:	3318      	adds	r3, #24
 8006aea:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006af4:	3318      	adds	r3, #24
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006afa:	2001      	movs	r0, #1
 8006afc:	f000 f80c 	bl	8006b18 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b0a:	3318      	adds	r3, #24
 8006b0c:	601a      	str	r2, [r3, #0]
}
 8006b0e:	bf00      	nop
 8006b10:	3710      	adds	r7, #16
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
	...

08006b18 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006b20:	4b0a      	ldr	r3, [pc, #40]	; (8006b4c <ETH_Delay+0x34>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a0a      	ldr	r2, [pc, #40]	; (8006b50 <ETH_Delay+0x38>)
 8006b26:	fba2 2303 	umull	r2, r3, r2, r3
 8006b2a:	0a5b      	lsrs	r3, r3, #9
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	fb02 f303 	mul.w	r3, r2, r3
 8006b32:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006b34:	bf00      	nop
  }
  while (Delay --);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	1e5a      	subs	r2, r3, #1
 8006b3a:	60fa      	str	r2, [r7, #12]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d1f9      	bne.n	8006b34 <ETH_Delay+0x1c>
}
 8006b40:	bf00      	nop
 8006b42:	3714      	adds	r7, #20
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bc80      	pop	{r7}
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	20000008 	.word	0x20000008
 8006b50:	10624dd3 	.word	0x10624dd3

08006b54 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b086      	sub	sp, #24
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006b66:	4b23      	ldr	r3, [pc, #140]	; (8006bf4 <HAL_FLASH_Program+0xa0>)
 8006b68:	7e1b      	ldrb	r3, [r3, #24]
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d101      	bne.n	8006b72 <HAL_FLASH_Program+0x1e>
 8006b6e:	2302      	movs	r3, #2
 8006b70:	e03b      	b.n	8006bea <HAL_FLASH_Program+0x96>
 8006b72:	4b20      	ldr	r3, [pc, #128]	; (8006bf4 <HAL_FLASH_Program+0xa0>)
 8006b74:	2201      	movs	r2, #1
 8006b76:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006b78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006b7c:	f000 f870 	bl	8006c60 <FLASH_WaitForLastOperation>
 8006b80:	4603      	mov	r3, r0
 8006b82:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8006b84:	7dfb      	ldrb	r3, [r7, #23]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d12b      	bne.n	8006be2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d105      	bne.n	8006b9c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8006b90:	783b      	ldrb	r3, [r7, #0]
 8006b92:	4619      	mov	r1, r3
 8006b94:	68b8      	ldr	r0, [r7, #8]
 8006b96:	f000 f917 	bl	8006dc8 <FLASH_Program_Byte>
 8006b9a:	e016      	b.n	8006bca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d105      	bne.n	8006bae <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8006ba2:	883b      	ldrh	r3, [r7, #0]
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	68b8      	ldr	r0, [r7, #8]
 8006ba8:	f000 f8ec 	bl	8006d84 <FLASH_Program_HalfWord>
 8006bac:	e00d      	b.n	8006bca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	d105      	bne.n	8006bc0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	68b8      	ldr	r0, [r7, #8]
 8006bba:	f000 f8c1 	bl	8006d40 <FLASH_Program_Word>
 8006bbe:	e004      	b.n	8006bca <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8006bc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bc4:	68b8      	ldr	r0, [r7, #8]
 8006bc6:	f000 f88b 	bl	8006ce0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006bca:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006bce:	f000 f847 	bl	8006c60 <FLASH_WaitForLastOperation>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8006bd6:	4b08      	ldr	r3, [pc, #32]	; (8006bf8 <HAL_FLASH_Program+0xa4>)
 8006bd8:	691b      	ldr	r3, [r3, #16]
 8006bda:	4a07      	ldr	r2, [pc, #28]	; (8006bf8 <HAL_FLASH_Program+0xa4>)
 8006bdc:	f023 0301 	bic.w	r3, r3, #1
 8006be0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006be2:	4b04      	ldr	r3, [pc, #16]	; (8006bf4 <HAL_FLASH_Program+0xa0>)
 8006be4:	2200      	movs	r2, #0
 8006be6:	761a      	strb	r2, [r3, #24]
  
  return status;
 8006be8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3718      	adds	r7, #24
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	20001128 	.word	0x20001128
 8006bf8:	40023c00 	.word	0x40023c00

08006bfc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006c02:	2300      	movs	r3, #0
 8006c04:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006c06:	4b0b      	ldr	r3, [pc, #44]	; (8006c34 <HAL_FLASH_Unlock+0x38>)
 8006c08:	691b      	ldr	r3, [r3, #16]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	da0b      	bge.n	8006c26 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006c0e:	4b09      	ldr	r3, [pc, #36]	; (8006c34 <HAL_FLASH_Unlock+0x38>)
 8006c10:	4a09      	ldr	r2, [pc, #36]	; (8006c38 <HAL_FLASH_Unlock+0x3c>)
 8006c12:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006c14:	4b07      	ldr	r3, [pc, #28]	; (8006c34 <HAL_FLASH_Unlock+0x38>)
 8006c16:	4a09      	ldr	r2, [pc, #36]	; (8006c3c <HAL_FLASH_Unlock+0x40>)
 8006c18:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006c1a:	4b06      	ldr	r3, [pc, #24]	; (8006c34 <HAL_FLASH_Unlock+0x38>)
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	da01      	bge.n	8006c26 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8006c26:	79fb      	ldrb	r3, [r7, #7]
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	370c      	adds	r7, #12
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bc80      	pop	{r7}
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop
 8006c34:	40023c00 	.word	0x40023c00
 8006c38:	45670123 	.word	0x45670123
 8006c3c:	cdef89ab 	.word	0xcdef89ab

08006c40 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8006c40:	b480      	push	{r7}
 8006c42:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8006c44:	4b05      	ldr	r3, [pc, #20]	; (8006c5c <HAL_FLASH_Lock+0x1c>)
 8006c46:	691b      	ldr	r3, [r3, #16]
 8006c48:	4a04      	ldr	r2, [pc, #16]	; (8006c5c <HAL_FLASH_Lock+0x1c>)
 8006c4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c4e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8006c50:	2300      	movs	r3, #0
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bc80      	pop	{r7}
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	40023c00 	.word	0x40023c00

08006c60 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b084      	sub	sp, #16
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006c6c:	4b1a      	ldr	r3, [pc, #104]	; (8006cd8 <FLASH_WaitForLastOperation+0x78>)
 8006c6e:	2200      	movs	r2, #0
 8006c70:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8006c72:	f7fc fbcb 	bl	800340c <HAL_GetTick>
 8006c76:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8006c78:	e010      	b.n	8006c9c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c80:	d00c      	beq.n	8006c9c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d007      	beq.n	8006c98 <FLASH_WaitForLastOperation+0x38>
 8006c88:	f7fc fbc0 	bl	800340c <HAL_GetTick>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	1ad3      	subs	r3, r2, r3
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	429a      	cmp	r2, r3
 8006c96:	d201      	bcs.n	8006c9c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8006c98:	2303      	movs	r3, #3
 8006c9a:	e019      	b.n	8006cd0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8006c9c:	4b0f      	ldr	r3, [pc, #60]	; (8006cdc <FLASH_WaitForLastOperation+0x7c>)
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d1e8      	bne.n	8006c7a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8006ca8:	4b0c      	ldr	r3, [pc, #48]	; (8006cdc <FLASH_WaitForLastOperation+0x7c>)
 8006caa:	68db      	ldr	r3, [r3, #12]
 8006cac:	f003 0301 	and.w	r3, r3, #1
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d002      	beq.n	8006cba <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006cb4:	4b09      	ldr	r3, [pc, #36]	; (8006cdc <FLASH_WaitForLastOperation+0x7c>)
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8006cba:	4b08      	ldr	r3, [pc, #32]	; (8006cdc <FLASH_WaitForLastOperation+0x7c>)
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d003      	beq.n	8006cce <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8006cc6:	f000 f89f 	bl	8006e08 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e000      	b.n	8006cd0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8006cce:	2300      	movs	r3, #0
  
}  
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3710      	adds	r7, #16
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}
 8006cd8:	20001128 	.word	0x20001128
 8006cdc:	40023c00 	.word	0x40023c00

08006ce0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8006ce0:	b490      	push	{r4, r7}
 8006ce2:	b084      	sub	sp, #16
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	60f8      	str	r0, [r7, #12]
 8006ce8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006cec:	4b13      	ldr	r3, [pc, #76]	; (8006d3c <FLASH_Program_DoubleWord+0x5c>)
 8006cee:	691b      	ldr	r3, [r3, #16]
 8006cf0:	4a12      	ldr	r2, [pc, #72]	; (8006d3c <FLASH_Program_DoubleWord+0x5c>)
 8006cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cf6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8006cf8:	4b10      	ldr	r3, [pc, #64]	; (8006d3c <FLASH_Program_DoubleWord+0x5c>)
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	4a0f      	ldr	r2, [pc, #60]	; (8006d3c <FLASH_Program_DoubleWord+0x5c>)
 8006cfe:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006d02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006d04:	4b0d      	ldr	r3, [pc, #52]	; (8006d3c <FLASH_Program_DoubleWord+0x5c>)
 8006d06:	691b      	ldr	r3, [r3, #16]
 8006d08:	4a0c      	ldr	r2, [pc, #48]	; (8006d3c <FLASH_Program_DoubleWord+0x5c>)
 8006d0a:	f043 0301 	orr.w	r3, r3, #1
 8006d0e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8006d16:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8006d1a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006d1e:	f04f 0300 	mov.w	r3, #0
 8006d22:	f04f 0400 	mov.w	r4, #0
 8006d26:	0013      	movs	r3, r2
 8006d28:	2400      	movs	r4, #0
 8006d2a:	68fa      	ldr	r2, [r7, #12]
 8006d2c:	3204      	adds	r2, #4
 8006d2e:	6013      	str	r3, [r2, #0]
}
 8006d30:	bf00      	nop
 8006d32:	3710      	adds	r7, #16
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bc90      	pop	{r4, r7}
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop
 8006d3c:	40023c00 	.word	0x40023c00

08006d40 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006d4a:	4b0d      	ldr	r3, [pc, #52]	; (8006d80 <FLASH_Program_Word+0x40>)
 8006d4c:	691b      	ldr	r3, [r3, #16]
 8006d4e:	4a0c      	ldr	r2, [pc, #48]	; (8006d80 <FLASH_Program_Word+0x40>)
 8006d50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d54:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8006d56:	4b0a      	ldr	r3, [pc, #40]	; (8006d80 <FLASH_Program_Word+0x40>)
 8006d58:	691b      	ldr	r3, [r3, #16]
 8006d5a:	4a09      	ldr	r2, [pc, #36]	; (8006d80 <FLASH_Program_Word+0x40>)
 8006d5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006d60:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006d62:	4b07      	ldr	r3, [pc, #28]	; (8006d80 <FLASH_Program_Word+0x40>)
 8006d64:	691b      	ldr	r3, [r3, #16]
 8006d66:	4a06      	ldr	r2, [pc, #24]	; (8006d80 <FLASH_Program_Word+0x40>)
 8006d68:	f043 0301 	orr.w	r3, r3, #1
 8006d6c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	683a      	ldr	r2, [r7, #0]
 8006d72:	601a      	str	r2, [r3, #0]
}
 8006d74:	bf00      	nop
 8006d76:	370c      	adds	r7, #12
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bc80      	pop	{r7}
 8006d7c:	4770      	bx	lr
 8006d7e:	bf00      	nop
 8006d80:	40023c00 	.word	0x40023c00

08006d84 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006d90:	4b0c      	ldr	r3, [pc, #48]	; (8006dc4 <FLASH_Program_HalfWord+0x40>)
 8006d92:	691b      	ldr	r3, [r3, #16]
 8006d94:	4a0b      	ldr	r2, [pc, #44]	; (8006dc4 <FLASH_Program_HalfWord+0x40>)
 8006d96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d9a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8006d9c:	4b09      	ldr	r3, [pc, #36]	; (8006dc4 <FLASH_Program_HalfWord+0x40>)
 8006d9e:	691b      	ldr	r3, [r3, #16]
 8006da0:	4a08      	ldr	r2, [pc, #32]	; (8006dc4 <FLASH_Program_HalfWord+0x40>)
 8006da2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006da6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006da8:	4b06      	ldr	r3, [pc, #24]	; (8006dc4 <FLASH_Program_HalfWord+0x40>)
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	4a05      	ldr	r2, [pc, #20]	; (8006dc4 <FLASH_Program_HalfWord+0x40>)
 8006dae:	f043 0301 	orr.w	r3, r3, #1
 8006db2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	887a      	ldrh	r2, [r7, #2]
 8006db8:	801a      	strh	r2, [r3, #0]
}
 8006dba:	bf00      	nop
 8006dbc:	370c      	adds	r7, #12
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bc80      	pop	{r7}
 8006dc2:	4770      	bx	lr
 8006dc4:	40023c00 	.word	0x40023c00

08006dc8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	460b      	mov	r3, r1
 8006dd2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006dd4:	4b0b      	ldr	r3, [pc, #44]	; (8006e04 <FLASH_Program_Byte+0x3c>)
 8006dd6:	691b      	ldr	r3, [r3, #16]
 8006dd8:	4a0a      	ldr	r2, [pc, #40]	; (8006e04 <FLASH_Program_Byte+0x3c>)
 8006dda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dde:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8006de0:	4b08      	ldr	r3, [pc, #32]	; (8006e04 <FLASH_Program_Byte+0x3c>)
 8006de2:	4a08      	ldr	r2, [pc, #32]	; (8006e04 <FLASH_Program_Byte+0x3c>)
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006de8:	4b06      	ldr	r3, [pc, #24]	; (8006e04 <FLASH_Program_Byte+0x3c>)
 8006dea:	691b      	ldr	r3, [r3, #16]
 8006dec:	4a05      	ldr	r2, [pc, #20]	; (8006e04 <FLASH_Program_Byte+0x3c>)
 8006dee:	f043 0301 	orr.w	r3, r3, #1
 8006df2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	78fa      	ldrb	r2, [r7, #3]
 8006df8:	701a      	strb	r2, [r3, #0]
}
 8006dfa:	bf00      	nop
 8006dfc:	370c      	adds	r7, #12
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bc80      	pop	{r7}
 8006e02:	4770      	bx	lr
 8006e04:	40023c00 	.word	0x40023c00

08006e08 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8006e08:	b480      	push	{r7}
 8006e0a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8006e0c:	4b27      	ldr	r3, [pc, #156]	; (8006eac <FLASH_SetErrorCode+0xa4>)
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	f003 0310 	and.w	r3, r3, #16
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d008      	beq.n	8006e2a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006e18:	4b25      	ldr	r3, [pc, #148]	; (8006eb0 <FLASH_SetErrorCode+0xa8>)
 8006e1a:	69db      	ldr	r3, [r3, #28]
 8006e1c:	f043 0308 	orr.w	r3, r3, #8
 8006e20:	4a23      	ldr	r2, [pc, #140]	; (8006eb0 <FLASH_SetErrorCode+0xa8>)
 8006e22:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8006e24:	4b21      	ldr	r3, [pc, #132]	; (8006eac <FLASH_SetErrorCode+0xa4>)
 8006e26:	2210      	movs	r2, #16
 8006e28:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8006e2a:	4b20      	ldr	r3, [pc, #128]	; (8006eac <FLASH_SetErrorCode+0xa4>)
 8006e2c:	68db      	ldr	r3, [r3, #12]
 8006e2e:	f003 0320 	and.w	r3, r3, #32
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d008      	beq.n	8006e48 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8006e36:	4b1e      	ldr	r3, [pc, #120]	; (8006eb0 <FLASH_SetErrorCode+0xa8>)
 8006e38:	69db      	ldr	r3, [r3, #28]
 8006e3a:	f043 0304 	orr.w	r3, r3, #4
 8006e3e:	4a1c      	ldr	r2, [pc, #112]	; (8006eb0 <FLASH_SetErrorCode+0xa8>)
 8006e40:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8006e42:	4b1a      	ldr	r3, [pc, #104]	; (8006eac <FLASH_SetErrorCode+0xa4>)
 8006e44:	2220      	movs	r2, #32
 8006e46:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8006e48:	4b18      	ldr	r3, [pc, #96]	; (8006eac <FLASH_SetErrorCode+0xa4>)
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d008      	beq.n	8006e66 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8006e54:	4b16      	ldr	r3, [pc, #88]	; (8006eb0 <FLASH_SetErrorCode+0xa8>)
 8006e56:	69db      	ldr	r3, [r3, #28]
 8006e58:	f043 0302 	orr.w	r3, r3, #2
 8006e5c:	4a14      	ldr	r2, [pc, #80]	; (8006eb0 <FLASH_SetErrorCode+0xa8>)
 8006e5e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8006e60:	4b12      	ldr	r3, [pc, #72]	; (8006eac <FLASH_SetErrorCode+0xa4>)
 8006e62:	2240      	movs	r2, #64	; 0x40
 8006e64:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8006e66:	4b11      	ldr	r3, [pc, #68]	; (8006eac <FLASH_SetErrorCode+0xa4>)
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d008      	beq.n	8006e84 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8006e72:	4b0f      	ldr	r3, [pc, #60]	; (8006eb0 <FLASH_SetErrorCode+0xa8>)
 8006e74:	69db      	ldr	r3, [r3, #28]
 8006e76:	f043 0301 	orr.w	r3, r3, #1
 8006e7a:	4a0d      	ldr	r2, [pc, #52]	; (8006eb0 <FLASH_SetErrorCode+0xa8>)
 8006e7c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8006e7e:	4b0b      	ldr	r3, [pc, #44]	; (8006eac <FLASH_SetErrorCode+0xa4>)
 8006e80:	2280      	movs	r2, #128	; 0x80
 8006e82:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8006e84:	4b09      	ldr	r3, [pc, #36]	; (8006eac <FLASH_SetErrorCode+0xa4>)
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	f003 0302 	and.w	r3, r3, #2
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d008      	beq.n	8006ea2 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006e90:	4b07      	ldr	r3, [pc, #28]	; (8006eb0 <FLASH_SetErrorCode+0xa8>)
 8006e92:	69db      	ldr	r3, [r3, #28]
 8006e94:	f043 0310 	orr.w	r3, r3, #16
 8006e98:	4a05      	ldr	r2, [pc, #20]	; (8006eb0 <FLASH_SetErrorCode+0xa8>)
 8006e9a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8006e9c:	4b03      	ldr	r3, [pc, #12]	; (8006eac <FLASH_SetErrorCode+0xa4>)
 8006e9e:	2202      	movs	r2, #2
 8006ea0:	60da      	str	r2, [r3, #12]
  }
}
 8006ea2:	bf00      	nop
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bc80      	pop	{r7}
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop
 8006eac:	40023c00 	.word	0x40023c00
 8006eb0:	20001128 	.word	0x20001128

08006eb4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006ec6:	4b31      	ldr	r3, [pc, #196]	; (8006f8c <HAL_FLASHEx_Erase+0xd8>)
 8006ec8:	7e1b      	ldrb	r3, [r3, #24]
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d101      	bne.n	8006ed2 <HAL_FLASHEx_Erase+0x1e>
 8006ece:	2302      	movs	r3, #2
 8006ed0:	e058      	b.n	8006f84 <HAL_FLASHEx_Erase+0xd0>
 8006ed2:	4b2e      	ldr	r3, [pc, #184]	; (8006f8c <HAL_FLASHEx_Erase+0xd8>)
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006ed8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006edc:	f7ff fec0 	bl	8006c60 <FLASH_WaitForLastOperation>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8006ee4:	7bfb      	ldrb	r3, [r7, #15]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d148      	bne.n	8006f7c <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	f04f 32ff 	mov.w	r2, #4294967295
 8006ef0:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d115      	bne.n	8006f26 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	691b      	ldr	r3, [r3, #16]
 8006efe:	b2da      	uxtb	r2, r3
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	4619      	mov	r1, r3
 8006f06:	4610      	mov	r0, r2
 8006f08:	f000 f8da 	bl	80070c0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006f0c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006f10:	f7ff fea6 	bl	8006c60 <FLASH_WaitForLastOperation>
 8006f14:	4603      	mov	r3, r0
 8006f16:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8006f18:	4b1d      	ldr	r3, [pc, #116]	; (8006f90 <HAL_FLASHEx_Erase+0xdc>)
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	4a1c      	ldr	r2, [pc, #112]	; (8006f90 <HAL_FLASHEx_Erase+0xdc>)
 8006f1e:	f023 0304 	bic.w	r3, r3, #4
 8006f22:	6113      	str	r3, [r2, #16]
 8006f24:	e028      	b.n	8006f78 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	60bb      	str	r3, [r7, #8]
 8006f2c:	e01c      	b.n	8006f68 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	4619      	mov	r1, r3
 8006f36:	68b8      	ldr	r0, [r7, #8]
 8006f38:	f000 f82c 	bl	8006f94 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006f3c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006f40:	f7ff fe8e 	bl	8006c60 <FLASH_WaitForLastOperation>
 8006f44:	4603      	mov	r3, r0
 8006f46:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8006f48:	4b11      	ldr	r3, [pc, #68]	; (8006f90 <HAL_FLASHEx_Erase+0xdc>)
 8006f4a:	691b      	ldr	r3, [r3, #16]
 8006f4c:	4a10      	ldr	r2, [pc, #64]	; (8006f90 <HAL_FLASHEx_Erase+0xdc>)
 8006f4e:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8006f52:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8006f54:	7bfb      	ldrb	r3, [r7, #15]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d003      	beq.n	8006f62 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	68ba      	ldr	r2, [r7, #8]
 8006f5e:	601a      	str	r2, [r3, #0]
          break;
 8006f60:	e00a      	b.n	8006f78 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	3301      	adds	r3, #1
 8006f66:	60bb      	str	r3, [r7, #8]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	68da      	ldr	r2, [r3, #12]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	4413      	add	r3, r2
 8006f72:	68ba      	ldr	r2, [r7, #8]
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d3da      	bcc.n	8006f2e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8006f78:	f000 f85e 	bl	8007038 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006f7c:	4b03      	ldr	r3, [pc, #12]	; (8006f8c <HAL_FLASHEx_Erase+0xd8>)
 8006f7e:	2200      	movs	r2, #0
 8006f80:	761a      	strb	r2, [r3, #24]

  return status;
 8006f82:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3710      	adds	r7, #16
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	20001128 	.word	0x20001128
 8006f90:	40023c00 	.word	0x40023c00

08006f94 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b087      	sub	sp, #28
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	460b      	mov	r3, r1
 8006f9e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006fa4:	78fb      	ldrb	r3, [r7, #3]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d102      	bne.n	8006fb0 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8006faa:	2300      	movs	r3, #0
 8006fac:	617b      	str	r3, [r7, #20]
 8006fae:	e010      	b.n	8006fd2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8006fb0:	78fb      	ldrb	r3, [r7, #3]
 8006fb2:	2b01      	cmp	r3, #1
 8006fb4:	d103      	bne.n	8006fbe <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8006fb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006fba:	617b      	str	r3, [r7, #20]
 8006fbc:	e009      	b.n	8006fd2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8006fbe:	78fb      	ldrb	r3, [r7, #3]
 8006fc0:	2b02      	cmp	r3, #2
 8006fc2:	d103      	bne.n	8006fcc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8006fc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006fc8:	617b      	str	r3, [r7, #20]
 8006fca:	e002      	b.n	8006fd2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8006fcc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006fd0:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006fd2:	4b18      	ldr	r3, [pc, #96]	; (8007034 <FLASH_Erase_Sector+0xa0>)
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	4a17      	ldr	r2, [pc, #92]	; (8007034 <FLASH_Erase_Sector+0xa0>)
 8006fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fdc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8006fde:	4b15      	ldr	r3, [pc, #84]	; (8007034 <FLASH_Erase_Sector+0xa0>)
 8006fe0:	691a      	ldr	r2, [r3, #16]
 8006fe2:	4914      	ldr	r1, [pc, #80]	; (8007034 <FLASH_Erase_Sector+0xa0>)
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8006fea:	4b12      	ldr	r3, [pc, #72]	; (8007034 <FLASH_Erase_Sector+0xa0>)
 8006fec:	691b      	ldr	r3, [r3, #16]
 8006fee:	4a11      	ldr	r2, [pc, #68]	; (8007034 <FLASH_Erase_Sector+0xa0>)
 8006ff0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006ff4:	6113      	str	r3, [r2, #16]
 8006ff6:	23f8      	movs	r3, #248	; 0xf8
 8006ff8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	fa93 f3a3 	rbit	r3, r3
 8007000:	60fb      	str	r3, [r7, #12]
  return result;
 8007002:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8007004:	fab3 f383 	clz	r3, r3
 8007008:	b2db      	uxtb	r3, r3
 800700a:	461a      	mov	r2, r3
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	4093      	lsls	r3, r2
 8007010:	f043 0202 	orr.w	r2, r3, #2
 8007014:	4b07      	ldr	r3, [pc, #28]	; (8007034 <FLASH_Erase_Sector+0xa0>)
 8007016:	691b      	ldr	r3, [r3, #16]
 8007018:	4906      	ldr	r1, [pc, #24]	; (8007034 <FLASH_Erase_Sector+0xa0>)
 800701a:	4313      	orrs	r3, r2
 800701c:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800701e:	4b05      	ldr	r3, [pc, #20]	; (8007034 <FLASH_Erase_Sector+0xa0>)
 8007020:	691b      	ldr	r3, [r3, #16]
 8007022:	4a04      	ldr	r2, [pc, #16]	; (8007034 <FLASH_Erase_Sector+0xa0>)
 8007024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007028:	6113      	str	r3, [r2, #16]
}
 800702a:	bf00      	nop
 800702c:	371c      	adds	r7, #28
 800702e:	46bd      	mov	sp, r7
 8007030:	bc80      	pop	{r7}
 8007032:	4770      	bx	lr
 8007034:	40023c00 	.word	0x40023c00

08007038 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8007038:	b480      	push	{r7}
 800703a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 800703c:	4b1f      	ldr	r3, [pc, #124]	; (80070bc <FLASH_FlushCaches+0x84>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007044:	2b00      	cmp	r3, #0
 8007046:	d017      	beq.n	8007078 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8007048:	4b1c      	ldr	r3, [pc, #112]	; (80070bc <FLASH_FlushCaches+0x84>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a1b      	ldr	r2, [pc, #108]	; (80070bc <FLASH_FlushCaches+0x84>)
 800704e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007052:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8007054:	4b19      	ldr	r3, [pc, #100]	; (80070bc <FLASH_FlushCaches+0x84>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a18      	ldr	r2, [pc, #96]	; (80070bc <FLASH_FlushCaches+0x84>)
 800705a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800705e:	6013      	str	r3, [r2, #0]
 8007060:	4b16      	ldr	r3, [pc, #88]	; (80070bc <FLASH_FlushCaches+0x84>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a15      	ldr	r2, [pc, #84]	; (80070bc <FLASH_FlushCaches+0x84>)
 8007066:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800706a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800706c:	4b13      	ldr	r3, [pc, #76]	; (80070bc <FLASH_FlushCaches+0x84>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a12      	ldr	r2, [pc, #72]	; (80070bc <FLASH_FlushCaches+0x84>)
 8007072:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007076:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8007078:	4b10      	ldr	r3, [pc, #64]	; (80070bc <FLASH_FlushCaches+0x84>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007080:	2b00      	cmp	r3, #0
 8007082:	d017      	beq.n	80070b4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8007084:	4b0d      	ldr	r3, [pc, #52]	; (80070bc <FLASH_FlushCaches+0x84>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a0c      	ldr	r2, [pc, #48]	; (80070bc <FLASH_FlushCaches+0x84>)
 800708a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800708e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8007090:	4b0a      	ldr	r3, [pc, #40]	; (80070bc <FLASH_FlushCaches+0x84>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a09      	ldr	r2, [pc, #36]	; (80070bc <FLASH_FlushCaches+0x84>)
 8007096:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800709a:	6013      	str	r3, [r2, #0]
 800709c:	4b07      	ldr	r3, [pc, #28]	; (80070bc <FLASH_FlushCaches+0x84>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a06      	ldr	r2, [pc, #24]	; (80070bc <FLASH_FlushCaches+0x84>)
 80070a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070a6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80070a8:	4b04      	ldr	r3, [pc, #16]	; (80070bc <FLASH_FlushCaches+0x84>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a03      	ldr	r2, [pc, #12]	; (80070bc <FLASH_FlushCaches+0x84>)
 80070ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80070b2:	6013      	str	r3, [r2, #0]
  }
}
 80070b4:	bf00      	nop
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bc80      	pop	{r7}
 80070ba:	4770      	bx	lr
 80070bc:	40023c00 	.word	0x40023c00

080070c0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{ 
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	4603      	mov	r3, r0
 80070c8:	6039      	str	r1, [r7, #0]
 80070ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80070cc:	4b0c      	ldr	r3, [pc, #48]	; (8007100 <FLASH_MassErase+0x40>)
 80070ce:	691b      	ldr	r3, [r3, #16]
 80070d0:	4a0b      	ldr	r2, [pc, #44]	; (8007100 <FLASH_MassErase+0x40>)
 80070d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80070d8:	4b09      	ldr	r3, [pc, #36]	; (8007100 <FLASH_MassErase+0x40>)
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	4a08      	ldr	r2, [pc, #32]	; (8007100 <FLASH_MassErase+0x40>)
 80070de:	f043 0304 	orr.w	r3, r3, #4
 80070e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 80070e4:	4b06      	ldr	r3, [pc, #24]	; (8007100 <FLASH_MassErase+0x40>)
 80070e6:	691a      	ldr	r2, [r3, #16]
 80070e8:	79fb      	ldrb	r3, [r7, #7]
 80070ea:	021b      	lsls	r3, r3, #8
 80070ec:	4313      	orrs	r3, r2
 80070ee:	4a04      	ldr	r2, [pc, #16]	; (8007100 <FLASH_MassErase+0x40>)
 80070f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070f4:	6113      	str	r3, [r2, #16]
}
 80070f6:	bf00      	nop
 80070f8:	370c      	adds	r7, #12
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bc80      	pop	{r7}
 80070fe:	4770      	bx	lr
 8007100:	40023c00 	.word	0x40023c00

08007104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007104:	b480      	push	{r7}
 8007106:	b087      	sub	sp, #28
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800710e:	2300      	movs	r3, #0
 8007110:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007112:	e16f      	b.n	80073f4 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	2101      	movs	r1, #1
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	fa01 f303 	lsl.w	r3, r1, r3
 8007120:	4013      	ands	r3, r2
 8007122:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2b00      	cmp	r3, #0
 8007128:	f000 8161 	beq.w	80073ee <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	2b01      	cmp	r3, #1
 8007132:	d00b      	beq.n	800714c <HAL_GPIO_Init+0x48>
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	2b02      	cmp	r3, #2
 800713a:	d007      	beq.n	800714c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007140:	2b11      	cmp	r3, #17
 8007142:	d003      	beq.n	800714c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	2b12      	cmp	r3, #18
 800714a:	d130      	bne.n	80071ae <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	005b      	lsls	r3, r3, #1
 8007156:	2203      	movs	r2, #3
 8007158:	fa02 f303 	lsl.w	r3, r2, r3
 800715c:	43db      	mvns	r3, r3
 800715e:	693a      	ldr	r2, [r7, #16]
 8007160:	4013      	ands	r3, r2
 8007162:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	68da      	ldr	r2, [r3, #12]
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	005b      	lsls	r3, r3, #1
 800716c:	fa02 f303 	lsl.w	r3, r2, r3
 8007170:	693a      	ldr	r2, [r7, #16]
 8007172:	4313      	orrs	r3, r2
 8007174:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	693a      	ldr	r2, [r7, #16]
 800717a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007182:	2201      	movs	r2, #1
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	fa02 f303 	lsl.w	r3, r2, r3
 800718a:	43db      	mvns	r3, r3
 800718c:	693a      	ldr	r2, [r7, #16]
 800718e:	4013      	ands	r3, r2
 8007190:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	091b      	lsrs	r3, r3, #4
 8007198:	f003 0201 	and.w	r2, r3, #1
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	fa02 f303 	lsl.w	r3, r2, r3
 80071a2:	693a      	ldr	r2, [r7, #16]
 80071a4:	4313      	orrs	r3, r2
 80071a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	693a      	ldr	r2, [r7, #16]
 80071ac:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	68db      	ldr	r3, [r3, #12]
 80071b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	005b      	lsls	r3, r3, #1
 80071b8:	2203      	movs	r2, #3
 80071ba:	fa02 f303 	lsl.w	r3, r2, r3
 80071be:	43db      	mvns	r3, r3
 80071c0:	693a      	ldr	r2, [r7, #16]
 80071c2:	4013      	ands	r3, r2
 80071c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	689a      	ldr	r2, [r3, #8]
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	005b      	lsls	r3, r3, #1
 80071ce:	fa02 f303 	lsl.w	r3, r2, r3
 80071d2:	693a      	ldr	r2, [r7, #16]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	693a      	ldr	r2, [r7, #16]
 80071dc:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	2b02      	cmp	r3, #2
 80071e4:	d003      	beq.n	80071ee <HAL_GPIO_Init+0xea>
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	2b12      	cmp	r3, #18
 80071ec:	d123      	bne.n	8007236 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	08da      	lsrs	r2, r3, #3
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	3208      	adds	r2, #8
 80071f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	f003 0307 	and.w	r3, r3, #7
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	220f      	movs	r2, #15
 8007206:	fa02 f303 	lsl.w	r3, r2, r3
 800720a:	43db      	mvns	r3, r3
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	4013      	ands	r3, r2
 8007210:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	691a      	ldr	r2, [r3, #16]
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	f003 0307 	and.w	r3, r3, #7
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	fa02 f303 	lsl.w	r3, r2, r3
 8007222:	693a      	ldr	r2, [r7, #16]
 8007224:	4313      	orrs	r3, r2
 8007226:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	08da      	lsrs	r2, r3, #3
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	3208      	adds	r2, #8
 8007230:	6939      	ldr	r1, [r7, #16]
 8007232:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	005b      	lsls	r3, r3, #1
 8007240:	2203      	movs	r2, #3
 8007242:	fa02 f303 	lsl.w	r3, r2, r3
 8007246:	43db      	mvns	r3, r3
 8007248:	693a      	ldr	r2, [r7, #16]
 800724a:	4013      	ands	r3, r2
 800724c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	f003 0203 	and.w	r2, r3, #3
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	005b      	lsls	r3, r3, #1
 800725a:	fa02 f303 	lsl.w	r3, r2, r3
 800725e:	693a      	ldr	r2, [r7, #16]
 8007260:	4313      	orrs	r3, r2
 8007262:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007272:	2b00      	cmp	r3, #0
 8007274:	f000 80bb 	beq.w	80073ee <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007278:	2300      	movs	r3, #0
 800727a:	60bb      	str	r3, [r7, #8]
 800727c:	4b64      	ldr	r3, [pc, #400]	; (8007410 <HAL_GPIO_Init+0x30c>)
 800727e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007280:	4a63      	ldr	r2, [pc, #396]	; (8007410 <HAL_GPIO_Init+0x30c>)
 8007282:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007286:	6453      	str	r3, [r2, #68]	; 0x44
 8007288:	4b61      	ldr	r3, [pc, #388]	; (8007410 <HAL_GPIO_Init+0x30c>)
 800728a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800728c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007290:	60bb      	str	r3, [r7, #8]
 8007292:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007294:	4a5f      	ldr	r2, [pc, #380]	; (8007414 <HAL_GPIO_Init+0x310>)
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	089b      	lsrs	r3, r3, #2
 800729a:	3302      	adds	r3, #2
 800729c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	f003 0303 	and.w	r3, r3, #3
 80072a8:	009b      	lsls	r3, r3, #2
 80072aa:	220f      	movs	r2, #15
 80072ac:	fa02 f303 	lsl.w	r3, r2, r3
 80072b0:	43db      	mvns	r3, r3
 80072b2:	693a      	ldr	r2, [r7, #16]
 80072b4:	4013      	ands	r3, r2
 80072b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a57      	ldr	r2, [pc, #348]	; (8007418 <HAL_GPIO_Init+0x314>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d031      	beq.n	8007324 <HAL_GPIO_Init+0x220>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	4a56      	ldr	r2, [pc, #344]	; (800741c <HAL_GPIO_Init+0x318>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d02b      	beq.n	8007320 <HAL_GPIO_Init+0x21c>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	4a55      	ldr	r2, [pc, #340]	; (8007420 <HAL_GPIO_Init+0x31c>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d025      	beq.n	800731c <HAL_GPIO_Init+0x218>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a54      	ldr	r2, [pc, #336]	; (8007424 <HAL_GPIO_Init+0x320>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d01f      	beq.n	8007318 <HAL_GPIO_Init+0x214>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a53      	ldr	r2, [pc, #332]	; (8007428 <HAL_GPIO_Init+0x324>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d019      	beq.n	8007314 <HAL_GPIO_Init+0x210>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a52      	ldr	r2, [pc, #328]	; (800742c <HAL_GPIO_Init+0x328>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d013      	beq.n	8007310 <HAL_GPIO_Init+0x20c>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a51      	ldr	r2, [pc, #324]	; (8007430 <HAL_GPIO_Init+0x32c>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d00d      	beq.n	800730c <HAL_GPIO_Init+0x208>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	4a50      	ldr	r2, [pc, #320]	; (8007434 <HAL_GPIO_Init+0x330>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d007      	beq.n	8007308 <HAL_GPIO_Init+0x204>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	4a4f      	ldr	r2, [pc, #316]	; (8007438 <HAL_GPIO_Init+0x334>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d101      	bne.n	8007304 <HAL_GPIO_Init+0x200>
 8007300:	2308      	movs	r3, #8
 8007302:	e010      	b.n	8007326 <HAL_GPIO_Init+0x222>
 8007304:	2309      	movs	r3, #9
 8007306:	e00e      	b.n	8007326 <HAL_GPIO_Init+0x222>
 8007308:	2307      	movs	r3, #7
 800730a:	e00c      	b.n	8007326 <HAL_GPIO_Init+0x222>
 800730c:	2306      	movs	r3, #6
 800730e:	e00a      	b.n	8007326 <HAL_GPIO_Init+0x222>
 8007310:	2305      	movs	r3, #5
 8007312:	e008      	b.n	8007326 <HAL_GPIO_Init+0x222>
 8007314:	2304      	movs	r3, #4
 8007316:	e006      	b.n	8007326 <HAL_GPIO_Init+0x222>
 8007318:	2303      	movs	r3, #3
 800731a:	e004      	b.n	8007326 <HAL_GPIO_Init+0x222>
 800731c:	2302      	movs	r3, #2
 800731e:	e002      	b.n	8007326 <HAL_GPIO_Init+0x222>
 8007320:	2301      	movs	r3, #1
 8007322:	e000      	b.n	8007326 <HAL_GPIO_Init+0x222>
 8007324:	2300      	movs	r3, #0
 8007326:	697a      	ldr	r2, [r7, #20]
 8007328:	f002 0203 	and.w	r2, r2, #3
 800732c:	0092      	lsls	r2, r2, #2
 800732e:	4093      	lsls	r3, r2
 8007330:	461a      	mov	r2, r3
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	4313      	orrs	r3, r2
 8007336:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007338:	4936      	ldr	r1, [pc, #216]	; (8007414 <HAL_GPIO_Init+0x310>)
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	089b      	lsrs	r3, r3, #2
 800733e:	3302      	adds	r3, #2
 8007340:	693a      	ldr	r2, [r7, #16]
 8007342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007346:	4b3d      	ldr	r3, [pc, #244]	; (800743c <HAL_GPIO_Init+0x338>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	43db      	mvns	r3, r3
 8007350:	693a      	ldr	r2, [r7, #16]
 8007352:	4013      	ands	r3, r2
 8007354:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800735e:	2b00      	cmp	r3, #0
 8007360:	d003      	beq.n	800736a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007362:	693a      	ldr	r2, [r7, #16]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	4313      	orrs	r3, r2
 8007368:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800736a:	4a34      	ldr	r2, [pc, #208]	; (800743c <HAL_GPIO_Init+0x338>)
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007370:	4b32      	ldr	r3, [pc, #200]	; (800743c <HAL_GPIO_Init+0x338>)
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	43db      	mvns	r3, r3
 800737a:	693a      	ldr	r2, [r7, #16]
 800737c:	4013      	ands	r3, r2
 800737e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007388:	2b00      	cmp	r3, #0
 800738a:	d003      	beq.n	8007394 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800738c:	693a      	ldr	r2, [r7, #16]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	4313      	orrs	r3, r2
 8007392:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8007394:	4a29      	ldr	r2, [pc, #164]	; (800743c <HAL_GPIO_Init+0x338>)
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800739a:	4b28      	ldr	r3, [pc, #160]	; (800743c <HAL_GPIO_Init+0x338>)
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	43db      	mvns	r3, r3
 80073a4:	693a      	ldr	r2, [r7, #16]
 80073a6:	4013      	ands	r3, r2
 80073a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d003      	beq.n	80073be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80073b6:	693a      	ldr	r2, [r7, #16]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80073be:	4a1f      	ldr	r2, [pc, #124]	; (800743c <HAL_GPIO_Init+0x338>)
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80073c4:	4b1d      	ldr	r3, [pc, #116]	; (800743c <HAL_GPIO_Init+0x338>)
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	43db      	mvns	r3, r3
 80073ce:	693a      	ldr	r2, [r7, #16]
 80073d0:	4013      	ands	r3, r2
 80073d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d003      	beq.n	80073e8 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 80073e0:	693a      	ldr	r2, [r7, #16]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	4313      	orrs	r3, r2
 80073e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80073e8:	4a14      	ldr	r2, [pc, #80]	; (800743c <HAL_GPIO_Init+0x338>)
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	3301      	adds	r3, #1
 80073f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	fa22 f303 	lsr.w	r3, r2, r3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	f47f ae88 	bne.w	8007114 <HAL_GPIO_Init+0x10>
  }
}
 8007404:	bf00      	nop
 8007406:	371c      	adds	r7, #28
 8007408:	46bd      	mov	sp, r7
 800740a:	bc80      	pop	{r7}
 800740c:	4770      	bx	lr
 800740e:	bf00      	nop
 8007410:	40023800 	.word	0x40023800
 8007414:	40013800 	.word	0x40013800
 8007418:	40020000 	.word	0x40020000
 800741c:	40020400 	.word	0x40020400
 8007420:	40020800 	.word	0x40020800
 8007424:	40020c00 	.word	0x40020c00
 8007428:	40021000 	.word	0x40021000
 800742c:	40021400 	.word	0x40021400
 8007430:	40021800 	.word	0x40021800
 8007434:	40021c00 	.word	0x40021c00
 8007438:	40022000 	.word	0x40022000
 800743c:	40013c00 	.word	0x40013c00

08007440 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007440:	b480      	push	{r7}
 8007442:	b085      	sub	sp, #20
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	460b      	mov	r3, r1
 800744a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	691a      	ldr	r2, [r3, #16]
 8007450:	887b      	ldrh	r3, [r7, #2]
 8007452:	4013      	ands	r3, r2
 8007454:	2b00      	cmp	r3, #0
 8007456:	d002      	beq.n	800745e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007458:	2301      	movs	r3, #1
 800745a:	73fb      	strb	r3, [r7, #15]
 800745c:	e001      	b.n	8007462 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800745e:	2300      	movs	r3, #0
 8007460:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007462:	7bfb      	ldrb	r3, [r7, #15]
}
 8007464:	4618      	mov	r0, r3
 8007466:	3714      	adds	r7, #20
 8007468:	46bd      	mov	sp, r7
 800746a:	bc80      	pop	{r7}
 800746c:	4770      	bx	lr

0800746e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800746e:	b480      	push	{r7}
 8007470:	b083      	sub	sp, #12
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
 8007476:	460b      	mov	r3, r1
 8007478:	807b      	strh	r3, [r7, #2]
 800747a:	4613      	mov	r3, r2
 800747c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800747e:	787b      	ldrb	r3, [r7, #1]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d003      	beq.n	800748c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007484:	887a      	ldrh	r2, [r7, #2]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800748a:	e003      	b.n	8007494 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800748c:	887b      	ldrh	r3, [r7, #2]
 800748e:	041a      	lsls	r2, r3, #16
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	619a      	str	r2, [r3, #24]
}
 8007494:	bf00      	nop
 8007496:	370c      	adds	r7, #12
 8007498:	46bd      	mov	sp, r7
 800749a:	bc80      	pop	{r7}
 800749c:	4770      	bx	lr

0800749e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800749e:	b480      	push	{r7}
 80074a0:	b083      	sub	sp, #12
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
 80074a6:	460b      	mov	r3, r1
 80074a8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	695a      	ldr	r2, [r3, #20]
 80074ae:	887b      	ldrh	r3, [r7, #2]
 80074b0:	4013      	ands	r3, r2
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d004      	beq.n	80074c0 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80074b6:	887b      	ldrh	r3, [r7, #2]
 80074b8:	041a      	lsls	r2, r3, #16
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80074be:	e002      	b.n	80074c6 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80074c0:	887a      	ldrh	r2, [r7, #2]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	619a      	str	r2, [r3, #24]
}
 80074c6:	bf00      	nop
 80074c8:	370c      	adds	r7, #12
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bc80      	pop	{r7}
 80074ce:	4770      	bx	lr

080074d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	4603      	mov	r3, r0
 80074d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80074da:	4b08      	ldr	r3, [pc, #32]	; (80074fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80074dc:	695a      	ldr	r2, [r3, #20]
 80074de:	88fb      	ldrh	r3, [r7, #6]
 80074e0:	4013      	ands	r3, r2
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d006      	beq.n	80074f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80074e6:	4a05      	ldr	r2, [pc, #20]	; (80074fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80074e8:	88fb      	ldrh	r3, [r7, #6]
 80074ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80074ec:	88fb      	ldrh	r3, [r7, #6]
 80074ee:	4618      	mov	r0, r3
 80074f0:	f7fa f86e 	bl	80015d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80074f4:	bf00      	nop
 80074f6:	3708      	adds	r7, #8
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}
 80074fc:	40013c00 	.word	0x40013c00

08007500 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007502:	b08f      	sub	sp, #60	; 0x3c
 8007504:	af0a      	add	r7, sp, #40	; 0x28
 8007506:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d101      	bne.n	8007512 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	e10f      	b.n	8007732 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800751e:	b2db      	uxtb	r3, r3
 8007520:	2b00      	cmp	r3, #0
 8007522:	d106      	bne.n	8007532 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2200      	movs	r2, #0
 8007528:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f00d fbe9 	bl	8014d04 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2203      	movs	r2, #3
 8007536:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800753e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007542:	2b00      	cmp	r3, #0
 8007544:	d102      	bne.n	800754c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4618      	mov	r0, r3
 8007552:	f005 f8f3 	bl	800c73c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	603b      	str	r3, [r7, #0]
 800755c:	687e      	ldr	r6, [r7, #4]
 800755e:	466d      	mov	r5, sp
 8007560:	f106 0410 	add.w	r4, r6, #16
 8007564:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007566:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007568:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800756a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800756c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007570:	e885 0003 	stmia.w	r5, {r0, r1}
 8007574:	1d33      	adds	r3, r6, #4
 8007576:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007578:	6838      	ldr	r0, [r7, #0]
 800757a:	f004 ffd5 	bl	800c528 <USB_CoreInit>
 800757e:	4603      	mov	r3, r0
 8007580:	2b00      	cmp	r3, #0
 8007582:	d005      	beq.n	8007590 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2202      	movs	r2, #2
 8007588:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800758c:	2301      	movs	r3, #1
 800758e:	e0d0      	b.n	8007732 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	2100      	movs	r1, #0
 8007596:	4618      	mov	r0, r3
 8007598:	f005 f8e0 	bl	800c75c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800759c:	2300      	movs	r3, #0
 800759e:	73fb      	strb	r3, [r7, #15]
 80075a0:	e04a      	b.n	8007638 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80075a2:	7bfa      	ldrb	r2, [r7, #15]
 80075a4:	6879      	ldr	r1, [r7, #4]
 80075a6:	4613      	mov	r3, r2
 80075a8:	00db      	lsls	r3, r3, #3
 80075aa:	1a9b      	subs	r3, r3, r2
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	440b      	add	r3, r1
 80075b0:	333d      	adds	r3, #61	; 0x3d
 80075b2:	2201      	movs	r2, #1
 80075b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80075b6:	7bfa      	ldrb	r2, [r7, #15]
 80075b8:	6879      	ldr	r1, [r7, #4]
 80075ba:	4613      	mov	r3, r2
 80075bc:	00db      	lsls	r3, r3, #3
 80075be:	1a9b      	subs	r3, r3, r2
 80075c0:	009b      	lsls	r3, r3, #2
 80075c2:	440b      	add	r3, r1
 80075c4:	333c      	adds	r3, #60	; 0x3c
 80075c6:	7bfa      	ldrb	r2, [r7, #15]
 80075c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80075ca:	7bfa      	ldrb	r2, [r7, #15]
 80075cc:	7bfb      	ldrb	r3, [r7, #15]
 80075ce:	b298      	uxth	r0, r3
 80075d0:	6879      	ldr	r1, [r7, #4]
 80075d2:	4613      	mov	r3, r2
 80075d4:	00db      	lsls	r3, r3, #3
 80075d6:	1a9b      	subs	r3, r3, r2
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	440b      	add	r3, r1
 80075dc:	3342      	adds	r3, #66	; 0x42
 80075de:	4602      	mov	r2, r0
 80075e0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80075e2:	7bfa      	ldrb	r2, [r7, #15]
 80075e4:	6879      	ldr	r1, [r7, #4]
 80075e6:	4613      	mov	r3, r2
 80075e8:	00db      	lsls	r3, r3, #3
 80075ea:	1a9b      	subs	r3, r3, r2
 80075ec:	009b      	lsls	r3, r3, #2
 80075ee:	440b      	add	r3, r1
 80075f0:	333f      	adds	r3, #63	; 0x3f
 80075f2:	2200      	movs	r2, #0
 80075f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80075f6:	7bfa      	ldrb	r2, [r7, #15]
 80075f8:	6879      	ldr	r1, [r7, #4]
 80075fa:	4613      	mov	r3, r2
 80075fc:	00db      	lsls	r3, r3, #3
 80075fe:	1a9b      	subs	r3, r3, r2
 8007600:	009b      	lsls	r3, r3, #2
 8007602:	440b      	add	r3, r1
 8007604:	3344      	adds	r3, #68	; 0x44
 8007606:	2200      	movs	r2, #0
 8007608:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800760a:	7bfa      	ldrb	r2, [r7, #15]
 800760c:	6879      	ldr	r1, [r7, #4]
 800760e:	4613      	mov	r3, r2
 8007610:	00db      	lsls	r3, r3, #3
 8007612:	1a9b      	subs	r3, r3, r2
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	440b      	add	r3, r1
 8007618:	3348      	adds	r3, #72	; 0x48
 800761a:	2200      	movs	r2, #0
 800761c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800761e:	7bfa      	ldrb	r2, [r7, #15]
 8007620:	6879      	ldr	r1, [r7, #4]
 8007622:	4613      	mov	r3, r2
 8007624:	00db      	lsls	r3, r3, #3
 8007626:	1a9b      	subs	r3, r3, r2
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	440b      	add	r3, r1
 800762c:	3350      	adds	r3, #80	; 0x50
 800762e:	2200      	movs	r2, #0
 8007630:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007632:	7bfb      	ldrb	r3, [r7, #15]
 8007634:	3301      	adds	r3, #1
 8007636:	73fb      	strb	r3, [r7, #15]
 8007638:	7bfa      	ldrb	r2, [r7, #15]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	429a      	cmp	r2, r3
 8007640:	d3af      	bcc.n	80075a2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007642:	2300      	movs	r3, #0
 8007644:	73fb      	strb	r3, [r7, #15]
 8007646:	e044      	b.n	80076d2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007648:	7bfa      	ldrb	r2, [r7, #15]
 800764a:	6879      	ldr	r1, [r7, #4]
 800764c:	4613      	mov	r3, r2
 800764e:	00db      	lsls	r3, r3, #3
 8007650:	1a9b      	subs	r3, r3, r2
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	440b      	add	r3, r1
 8007656:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800765a:	2200      	movs	r2, #0
 800765c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800765e:	7bfa      	ldrb	r2, [r7, #15]
 8007660:	6879      	ldr	r1, [r7, #4]
 8007662:	4613      	mov	r3, r2
 8007664:	00db      	lsls	r3, r3, #3
 8007666:	1a9b      	subs	r3, r3, r2
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	440b      	add	r3, r1
 800766c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8007670:	7bfa      	ldrb	r2, [r7, #15]
 8007672:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007674:	7bfa      	ldrb	r2, [r7, #15]
 8007676:	6879      	ldr	r1, [r7, #4]
 8007678:	4613      	mov	r3, r2
 800767a:	00db      	lsls	r3, r3, #3
 800767c:	1a9b      	subs	r3, r3, r2
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	440b      	add	r3, r1
 8007682:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007686:	2200      	movs	r2, #0
 8007688:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800768a:	7bfa      	ldrb	r2, [r7, #15]
 800768c:	6879      	ldr	r1, [r7, #4]
 800768e:	4613      	mov	r3, r2
 8007690:	00db      	lsls	r3, r3, #3
 8007692:	1a9b      	subs	r3, r3, r2
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	440b      	add	r3, r1
 8007698:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800769c:	2200      	movs	r2, #0
 800769e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80076a0:	7bfa      	ldrb	r2, [r7, #15]
 80076a2:	6879      	ldr	r1, [r7, #4]
 80076a4:	4613      	mov	r3, r2
 80076a6:	00db      	lsls	r3, r3, #3
 80076a8:	1a9b      	subs	r3, r3, r2
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	440b      	add	r3, r1
 80076ae:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80076b2:	2200      	movs	r2, #0
 80076b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80076b6:	7bfa      	ldrb	r2, [r7, #15]
 80076b8:	6879      	ldr	r1, [r7, #4]
 80076ba:	4613      	mov	r3, r2
 80076bc:	00db      	lsls	r3, r3, #3
 80076be:	1a9b      	subs	r3, r3, r2
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	440b      	add	r3, r1
 80076c4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80076c8:	2200      	movs	r2, #0
 80076ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80076cc:	7bfb      	ldrb	r3, [r7, #15]
 80076ce:	3301      	adds	r3, #1
 80076d0:	73fb      	strb	r3, [r7, #15]
 80076d2:	7bfa      	ldrb	r2, [r7, #15]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	429a      	cmp	r2, r3
 80076da:	d3b5      	bcc.n	8007648 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	603b      	str	r3, [r7, #0]
 80076e2:	687e      	ldr	r6, [r7, #4]
 80076e4:	466d      	mov	r5, sp
 80076e6:	f106 0410 	add.w	r4, r6, #16
 80076ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80076ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80076ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80076f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80076f2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80076f6:	e885 0003 	stmia.w	r5, {r0, r1}
 80076fa:	1d33      	adds	r3, r6, #4
 80076fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80076fe:	6838      	ldr	r0, [r7, #0]
 8007700:	f005 f856 	bl	800c7b0 <USB_DevInit>
 8007704:	4603      	mov	r3, r0
 8007706:	2b00      	cmp	r3, #0
 8007708:	d005      	beq.n	8007716 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2202      	movs	r2, #2
 800770e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	e00d      	b.n	8007732 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2201      	movs	r2, #1
 8007722:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4618      	mov	r0, r3
 800772c:	f006 f83d 	bl	800d7aa <USB_DevDisconnect>

  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3714      	adds	r7, #20
 8007736:	46bd      	mov	sp, r7
 8007738:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800773a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800773a:	b580      	push	{r7, lr}
 800773c:	b082      	sub	sp, #8
 800773e:	af00      	add	r7, sp, #0
 8007740:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007748:	2b01      	cmp	r3, #1
 800774a:	d101      	bne.n	8007750 <HAL_PCD_Start+0x16>
 800774c:	2302      	movs	r3, #2
 800774e:	e012      	b.n	8007776 <HAL_PCD_Start+0x3c>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4618      	mov	r0, r3
 800775e:	f006 f80c 	bl	800d77a <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4618      	mov	r0, r3
 8007768:	f004 ffd8 	bl	800c71c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3708      	adds	r7, #8
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}

0800777e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800777e:	b590      	push	{r4, r7, lr}
 8007780:	b08d      	sub	sp, #52	; 0x34
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800778c:	6a3b      	ldr	r3, [r7, #32]
 800778e:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4618      	mov	r0, r3
 8007796:	f006 f8ae 	bl	800d8f6 <USB_GetMode>
 800779a:	4603      	mov	r3, r0
 800779c:	2b00      	cmp	r3, #0
 800779e:	f040 8380 	bne.w	8007ea2 <HAL_PCD_IRQHandler+0x724>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4618      	mov	r0, r3
 80077a8:	f006 f817 	bl	800d7da <USB_ReadInterrupts>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	f000 8376 	beq.w	8007ea0 <HAL_PCD_IRQHandler+0x722>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4618      	mov	r0, r3
 80077ba:	f006 f80e 	bl	800d7da <USB_ReadInterrupts>
 80077be:	4603      	mov	r3, r0
 80077c0:	f003 0302 	and.w	r3, r3, #2
 80077c4:	2b02      	cmp	r3, #2
 80077c6:	d107      	bne.n	80077d8 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	695a      	ldr	r2, [r3, #20]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f002 0202 	and.w	r2, r2, #2
 80077d6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4618      	mov	r0, r3
 80077de:	f005 fffc 	bl	800d7da <USB_ReadInterrupts>
 80077e2:	4603      	mov	r3, r0
 80077e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80077e8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80077ec:	d17b      	bne.n	80078e6 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 80077ee:	2300      	movs	r3, #0
 80077f0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4618      	mov	r0, r3
 80077f8:	f006 f801 	bl	800d7fe <USB_ReadDevAllOutEpInterrupt>
 80077fc:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80077fe:	e06f      	b.n	80078e0 <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 8007800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007802:	f003 0301 	and.w	r3, r3, #1
 8007806:	2b00      	cmp	r3, #0
 8007808:	d064      	beq.n	80078d4 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007810:	b2d2      	uxtb	r2, r2
 8007812:	4611      	mov	r1, r2
 8007814:	4618      	mov	r0, r3
 8007816:	f006 f824 	bl	800d862 <USB_ReadDevOutEPInterrupt>
 800781a:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800781c:	69bb      	ldr	r3, [r7, #24]
 800781e:	f003 0301 	and.w	r3, r3, #1
 8007822:	2b00      	cmp	r3, #0
 8007824:	d00c      	beq.n	8007840 <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007828:	015a      	lsls	r2, r3, #5
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	4413      	add	r3, r2
 800782e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007832:	461a      	mov	r2, r3
 8007834:	2301      	movs	r3, #1
 8007836:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007838:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f000 fdfe 	bl	800843c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	f003 0308 	and.w	r3, r3, #8
 8007846:	2b00      	cmp	r3, #0
 8007848:	d00c      	beq.n	8007864 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800784a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f000 fefd 	bl	800864c <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007854:	015a      	lsls	r2, r3, #5
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	4413      	add	r3, r2
 800785a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800785e:	461a      	mov	r2, r3
 8007860:	2308      	movs	r3, #8
 8007862:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007864:	69bb      	ldr	r3, [r7, #24]
 8007866:	f003 0310 	and.w	r3, r3, #16
 800786a:	2b00      	cmp	r3, #0
 800786c:	d008      	beq.n	8007880 <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800786e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007870:	015a      	lsls	r2, r3, #5
 8007872:	69fb      	ldr	r3, [r7, #28]
 8007874:	4413      	add	r3, r2
 8007876:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800787a:	461a      	mov	r2, r3
 800787c:	2310      	movs	r3, #16
 800787e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007880:	69bb      	ldr	r3, [r7, #24]
 8007882:	f003 0320 	and.w	r3, r3, #32
 8007886:	2b00      	cmp	r3, #0
 8007888:	d015      	beq.n	80078b6 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	691b      	ldr	r3, [r3, #16]
 800788e:	2b01      	cmp	r3, #1
 8007890:	d108      	bne.n	80078a4 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6818      	ldr	r0, [r3, #0]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800789c:	461a      	mov	r2, r3
 800789e:	2101      	movs	r1, #1
 80078a0:	f006 f86a 	bl	800d978 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80078a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078b0:	461a      	mov	r2, r3
 80078b2:	2320      	movs	r3, #32
 80078b4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80078b6:	69bb      	ldr	r3, [r7, #24]
 80078b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d009      	beq.n	80078d4 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80078c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c2:	015a      	lsls	r2, r3, #5
 80078c4:	69fb      	ldr	r3, [r7, #28]
 80078c6:	4413      	add	r3, r2
 80078c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078cc:	461a      	mov	r2, r3
 80078ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80078d2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80078d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d6:	3301      	adds	r3, #1
 80078d8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80078da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078dc:	085b      	lsrs	r3, r3, #1
 80078de:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80078e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d18c      	bne.n	8007800 <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4618      	mov	r0, r3
 80078ec:	f005 ff75 	bl	800d7da <USB_ReadInterrupts>
 80078f0:	4603      	mov	r3, r0
 80078f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80078f6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80078fa:	f040 80c4 	bne.w	8007a86 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4618      	mov	r0, r3
 8007904:	f005 ff94 	bl	800d830 <USB_ReadDevAllInEpInterrupt>
 8007908:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800790a:	2300      	movs	r3, #0
 800790c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800790e:	e0b6      	b.n	8007a7e <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007912:	f003 0301 	and.w	r3, r3, #1
 8007916:	2b00      	cmp	r3, #0
 8007918:	f000 80ab 	beq.w	8007a72 <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007922:	b2d2      	uxtb	r2, r2
 8007924:	4611      	mov	r1, r2
 8007926:	4618      	mov	r0, r3
 8007928:	f005 ffb8 	bl	800d89c <USB_ReadDevInEPInterrupt>
 800792c:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800792e:	69bb      	ldr	r3, [r7, #24]
 8007930:	f003 0301 	and.w	r3, r3, #1
 8007934:	2b00      	cmp	r3, #0
 8007936:	d05b      	beq.n	80079f0 <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800793a:	f003 030f 	and.w	r3, r3, #15
 800793e:	2201      	movs	r2, #1
 8007940:	fa02 f303 	lsl.w	r3, r2, r3
 8007944:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007946:	69fb      	ldr	r3, [r7, #28]
 8007948:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800794c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	43db      	mvns	r3, r3
 8007952:	69f9      	ldr	r1, [r7, #28]
 8007954:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007958:	4013      	ands	r3, r2
 800795a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800795c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800795e:	015a      	lsls	r2, r3, #5
 8007960:	69fb      	ldr	r3, [r7, #28]
 8007962:	4413      	add	r3, r2
 8007964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007968:	461a      	mov	r2, r3
 800796a:	2301      	movs	r3, #1
 800796c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	691b      	ldr	r3, [r3, #16]
 8007972:	2b01      	cmp	r3, #1
 8007974:	d11b      	bne.n	80079ae <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8007976:	6879      	ldr	r1, [r7, #4]
 8007978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800797a:	4613      	mov	r3, r2
 800797c:	00db      	lsls	r3, r3, #3
 800797e:	1a9b      	subs	r3, r3, r2
 8007980:	009b      	lsls	r3, r3, #2
 8007982:	440b      	add	r3, r1
 8007984:	3348      	adds	r3, #72	; 0x48
 8007986:	6819      	ldr	r1, [r3, #0]
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800798c:	4613      	mov	r3, r2
 800798e:	00db      	lsls	r3, r3, #3
 8007990:	1a9b      	subs	r3, r3, r2
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	4403      	add	r3, r0
 8007996:	3344      	adds	r3, #68	; 0x44
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4419      	add	r1, r3
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079a0:	4613      	mov	r3, r2
 80079a2:	00db      	lsls	r3, r3, #3
 80079a4:	1a9b      	subs	r3, r3, r2
 80079a6:	009b      	lsls	r3, r3, #2
 80079a8:	4403      	add	r3, r0
 80079aa:	3348      	adds	r3, #72	; 0x48
 80079ac:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80079ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	4619      	mov	r1, r3
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f00d fa34 	bl	8014e22 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d116      	bne.n	80079f0 <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80079c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d113      	bne.n	80079f0 <HAL_PCD_IRQHandler+0x272>
 80079c8:	6879      	ldr	r1, [r7, #4]
 80079ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079cc:	4613      	mov	r3, r2
 80079ce:	00db      	lsls	r3, r3, #3
 80079d0:	1a9b      	subs	r3, r3, r2
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	440b      	add	r3, r1
 80079d6:	3350      	adds	r3, #80	; 0x50
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d108      	bne.n	80079f0 <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6818      	ldr	r0, [r3, #0]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80079e8:	461a      	mov	r2, r3
 80079ea:	2101      	movs	r1, #1
 80079ec:	f005 ffc4 	bl	800d978 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	f003 0308 	and.w	r3, r3, #8
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d008      	beq.n	8007a0c <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80079fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079fc:	015a      	lsls	r2, r3, #5
 80079fe:	69fb      	ldr	r3, [r7, #28]
 8007a00:	4413      	add	r3, r2
 8007a02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a06:	461a      	mov	r2, r3
 8007a08:	2308      	movs	r3, #8
 8007a0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007a0c:	69bb      	ldr	r3, [r7, #24]
 8007a0e:	f003 0310 	and.w	r3, r3, #16
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d008      	beq.n	8007a28 <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a18:	015a      	lsls	r2, r3, #5
 8007a1a:	69fb      	ldr	r3, [r7, #28]
 8007a1c:	4413      	add	r3, r2
 8007a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a22:	461a      	mov	r2, r3
 8007a24:	2310      	movs	r3, #16
 8007a26:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d008      	beq.n	8007a44 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a34:	015a      	lsls	r2, r3, #5
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	4413      	add	r3, r2
 8007a3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a3e:	461a      	mov	r2, r3
 8007a40:	2340      	movs	r3, #64	; 0x40
 8007a42:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007a44:	69bb      	ldr	r3, [r7, #24]
 8007a46:	f003 0302 	and.w	r3, r3, #2
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d008      	beq.n	8007a60 <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a50:	015a      	lsls	r2, r3, #5
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	4413      	add	r3, r2
 8007a56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	2302      	movs	r3, #2
 8007a5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d003      	beq.n	8007a72 <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8007a6a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 fc58 	bl	8008322 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8007a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a74:	3301      	adds	r3, #1
 8007a76:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a7a:	085b      	lsrs	r3, r3, #1
 8007a7c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8007a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f47f af45 	bne.w	8007910 <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f005 fea5 	bl	800d7da <USB_ReadInterrupts>
 8007a90:	4603      	mov	r3, r0
 8007a92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a9a:	d114      	bne.n	8007ac6 <HAL_PCD_IRQHandler+0x348>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	69fa      	ldr	r2, [r7, #28]
 8007aa6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007aaa:	f023 0301 	bic.w	r3, r3, #1
 8007aae:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f00d fa2d 	bl	8014f10 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	695a      	ldr	r2, [r3, #20]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8007ac4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4618      	mov	r0, r3
 8007acc:	f005 fe85 	bl	800d7da <USB_ReadInterrupts>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ad6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ada:	d112      	bne.n	8007b02 <HAL_PCD_IRQHandler+0x384>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007adc:	69fb      	ldr	r3, [r7, #28]
 8007ade:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	f003 0301 	and.w	r3, r3, #1
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d102      	bne.n	8007af2 <HAL_PCD_IRQHandler+0x374>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f00d f9e9 	bl	8014ec4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	695a      	ldr	r2, [r3, #20]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8007b00:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4618      	mov	r0, r3
 8007b08:	f005 fe67 	bl	800d7da <USB_ReadInterrupts>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007b12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b16:	f040 80a7 	bne.w	8007c68 <HAL_PCD_IRQHandler+0x4ea>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	69fa      	ldr	r2, [r7, #28]
 8007b24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b28:	f023 0301 	bic.w	r3, r3, #1
 8007b2c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	2110      	movs	r1, #16
 8007b34:	4618      	mov	r0, r3
 8007b36:	f004 ffad 	bl	800ca94 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b3e:	e036      	b.n	8007bae <HAL_PCD_IRQHandler+0x430>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007b40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b42:	015a      	lsls	r2, r3, #5
 8007b44:	69fb      	ldr	r3, [r7, #28]
 8007b46:	4413      	add	r3, r2
 8007b48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007b52:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007b54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b56:	015a      	lsls	r2, r3, #5
 8007b58:	69fb      	ldr	r3, [r7, #28]
 8007b5a:	4413      	add	r3, r2
 8007b5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b64:	0151      	lsls	r1, r2, #5
 8007b66:	69fa      	ldr	r2, [r7, #28]
 8007b68:	440a      	add	r2, r1
 8007b6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b6e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007b72:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b76:	015a      	lsls	r2, r3, #5
 8007b78:	69fb      	ldr	r3, [r7, #28]
 8007b7a:	4413      	add	r3, r2
 8007b7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b80:	461a      	mov	r2, r3
 8007b82:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007b86:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b8a:	015a      	lsls	r2, r3, #5
 8007b8c:	69fb      	ldr	r3, [r7, #28]
 8007b8e:	4413      	add	r3, r2
 8007b90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b98:	0151      	lsls	r1, r2, #5
 8007b9a:	69fa      	ldr	r2, [r7, #28]
 8007b9c:	440a      	add	r2, r1
 8007b9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ba2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007ba6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007baa:	3301      	adds	r3, #1
 8007bac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d3c3      	bcc.n	8007b40 <HAL_PCD_IRQHandler+0x3c2>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bbe:	69db      	ldr	r3, [r3, #28]
 8007bc0:	69fa      	ldr	r2, [r7, #28]
 8007bc2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007bc6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8007bca:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d016      	beq.n	8007c02 <HAL_PCD_IRQHandler+0x484>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007bde:	69fa      	ldr	r2, [r7, #28]
 8007be0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007be4:	f043 030b 	orr.w	r3, r3, #11
 8007be8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007bec:	69fb      	ldr	r3, [r7, #28]
 8007bee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bf4:	69fa      	ldr	r2, [r7, #28]
 8007bf6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007bfa:	f043 030b 	orr.w	r3, r3, #11
 8007bfe:	6453      	str	r3, [r2, #68]	; 0x44
 8007c00:	e015      	b.n	8007c2e <HAL_PCD_IRQHandler+0x4b0>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007c02:	69fb      	ldr	r3, [r7, #28]
 8007c04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c08:	695b      	ldr	r3, [r3, #20]
 8007c0a:	69fa      	ldr	r2, [r7, #28]
 8007c0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c10:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007c14:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8007c18:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007c1a:	69fb      	ldr	r3, [r7, #28]
 8007c1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	69fa      	ldr	r2, [r7, #28]
 8007c24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c28:	f043 030b 	orr.w	r3, r3, #11
 8007c2c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	69fa      	ldr	r2, [r7, #28]
 8007c38:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c3c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007c40:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6818      	ldr	r0, [r3, #0]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	691b      	ldr	r3, [r3, #16]
 8007c4a:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007c52:	461a      	mov	r2, r3
 8007c54:	f005 fe90 	bl	800d978 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	695a      	ldr	r2, [r3, #20]
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007c66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f005 fdb4 	bl	800d7da <USB_ReadInterrupts>
 8007c72:	4603      	mov	r3, r0
 8007c74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007c78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c7c:	d124      	bne.n	8007cc8 <HAL_PCD_IRQHandler+0x54a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4618      	mov	r0, r3
 8007c84:	f005 fe44 	bl	800d910 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	f004 ff5d 	bl	800cb4c <USB_GetDevSpeed>
 8007c92:	4603      	mov	r3, r0
 8007c94:	461a      	mov	r2, r3
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681c      	ldr	r4, [r3, #0]
 8007c9e:	f001 f9b9 	bl	8009014 <HAL_RCC_GetHCLKFreq>
 8007ca2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	461a      	mov	r2, r3
 8007cac:	4620      	mov	r0, r4
 8007cae:	f004 fc93 	bl	800c5d8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f00d f8dd 	bl	8014e72 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	695a      	ldr	r2, [r3, #20]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8007cc6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f005 fd84 	bl	800d7da <USB_ReadInterrupts>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	f003 0310 	and.w	r3, r3, #16
 8007cd8:	2b10      	cmp	r3, #16
 8007cda:	d161      	bne.n	8007da0 <HAL_PCD_IRQHandler+0x622>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	699a      	ldr	r2, [r3, #24]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f022 0210 	bic.w	r2, r2, #16
 8007cea:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8007cec:	6a3b      	ldr	r3, [r7, #32]
 8007cee:	6a1b      	ldr	r3, [r3, #32]
 8007cf0:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	f003 020f 	and.w	r2, r3, #15
 8007cf8:	4613      	mov	r3, r2
 8007cfa:	00db      	lsls	r3, r3, #3
 8007cfc:	1a9b      	subs	r3, r3, r2
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007d04:	687a      	ldr	r2, [r7, #4]
 8007d06:	4413      	add	r3, r2
 8007d08:	3304      	adds	r3, #4
 8007d0a:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	0c5b      	lsrs	r3, r3, #17
 8007d10:	f003 030f 	and.w	r3, r3, #15
 8007d14:	2b02      	cmp	r3, #2
 8007d16:	d124      	bne.n	8007d62 <HAL_PCD_IRQHandler+0x5e4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007d18:	693a      	ldr	r2, [r7, #16]
 8007d1a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007d1e:	4013      	ands	r3, r2
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d035      	beq.n	8007d90 <HAL_PCD_IRQHandler+0x612>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007d28:	693b      	ldr	r3, [r7, #16]
 8007d2a:	091b      	lsrs	r3, r3, #4
 8007d2c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007d2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	461a      	mov	r2, r3
 8007d36:	6a38      	ldr	r0, [r7, #32]
 8007d38:	f005 fc00 	bl	800d53c <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	68da      	ldr	r2, [r3, #12]
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	091b      	lsrs	r3, r3, #4
 8007d44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007d48:	441a      	add	r2, r3
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	699a      	ldr	r2, [r3, #24]
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	091b      	lsrs	r3, r3, #4
 8007d56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007d5a:	441a      	add	r2, r3
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	619a      	str	r2, [r3, #24]
 8007d60:	e016      	b.n	8007d90 <HAL_PCD_IRQHandler+0x612>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	0c5b      	lsrs	r3, r3, #17
 8007d66:	f003 030f 	and.w	r3, r3, #15
 8007d6a:	2b06      	cmp	r3, #6
 8007d6c:	d110      	bne.n	8007d90 <HAL_PCD_IRQHandler+0x612>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007d74:	2208      	movs	r2, #8
 8007d76:	4619      	mov	r1, r3
 8007d78:	6a38      	ldr	r0, [r7, #32]
 8007d7a:	f005 fbdf 	bl	800d53c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	699a      	ldr	r2, [r3, #24]
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	091b      	lsrs	r3, r3, #4
 8007d86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007d8a:	441a      	add	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	699a      	ldr	r2, [r3, #24]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f042 0210 	orr.w	r2, r2, #16
 8007d9e:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4618      	mov	r0, r3
 8007da6:	f005 fd18 	bl	800d7da <USB_ReadInterrupts>
 8007daa:	4603      	mov	r3, r0
 8007dac:	f003 0308 	and.w	r3, r3, #8
 8007db0:	2b08      	cmp	r3, #8
 8007db2:	d10a      	bne.n	8007dca <HAL_PCD_IRQHandler+0x64c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f00d f84e 	bl	8014e56 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	695a      	ldr	r2, [r3, #20]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f002 0208 	and.w	r2, r2, #8
 8007dc8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f005 fd03 	bl	800d7da <USB_ReadInterrupts>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007dda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007dde:	d10f      	bne.n	8007e00 <HAL_PCD_IRQHandler+0x682>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007de0:	2300      	movs	r3, #0
 8007de2:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de6:	b2db      	uxtb	r3, r3
 8007de8:	4619      	mov	r1, r3
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f00d f8b0 	bl	8014f50 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	695a      	ldr	r2, [r3, #20]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8007dfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4618      	mov	r0, r3
 8007e06:	f005 fce8 	bl	800d7da <USB_ReadInterrupts>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007e10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e14:	d10f      	bne.n	8007e36 <HAL_PCD_IRQHandler+0x6b8>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007e16:	2300      	movs	r3, #0
 8007e18:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	4619      	mov	r1, r3
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f00d f883 	bl	8014f2c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	695a      	ldr	r2, [r3, #20]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8007e34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f005 fccd 	bl	800d7da <USB_ReadInterrupts>
 8007e40:	4603      	mov	r3, r0
 8007e42:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007e46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e4a:	d10a      	bne.n	8007e62 <HAL_PCD_IRQHandler+0x6e4>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f00d f891 	bl	8014f74 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	695a      	ldr	r2, [r3, #20]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007e60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4618      	mov	r0, r3
 8007e68:	f005 fcb7 	bl	800d7da <USB_ReadInterrupts>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	f003 0304 	and.w	r3, r3, #4
 8007e72:	2b04      	cmp	r3, #4
 8007e74:	d115      	bne.n	8007ea2 <HAL_PCD_IRQHandler+0x724>
    {
      temp = hpcd->Instance->GOTGINT;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	685b      	ldr	r3, [r3, #4]
 8007e7c:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	f003 0304 	and.w	r3, r3, #4
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d002      	beq.n	8007e8e <HAL_PCD_IRQHandler+0x710>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f00d f881 	bl	8014f90 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	6859      	ldr	r1, [r3, #4]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	693a      	ldr	r2, [r7, #16]
 8007e9a:	430a      	orrs	r2, r1
 8007e9c:	605a      	str	r2, [r3, #4]
 8007e9e:	e000      	b.n	8007ea2 <HAL_PCD_IRQHandler+0x724>
      return;
 8007ea0:	bf00      	nop
    }
  }
}
 8007ea2:	3734      	adds	r7, #52	; 0x34
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd90      	pop	{r4, r7, pc}

08007ea8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b082      	sub	sp, #8
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d101      	bne.n	8007ec2 <HAL_PCD_SetAddress+0x1a>
 8007ebe:	2302      	movs	r3, #2
 8007ec0:	e013      	b.n	8007eea <HAL_PCD_SetAddress+0x42>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	78fa      	ldrb	r2, [r7, #3]
 8007ece:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	78fa      	ldrb	r2, [r7, #3]
 8007ed8:	4611      	mov	r1, r2
 8007eda:	4618      	mov	r0, r3
 8007edc:	f005 fc28 	bl	800d730 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3708      	adds	r7, #8
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}

08007ef2 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8007ef2:	b580      	push	{r7, lr}
 8007ef4:	b084      	sub	sp, #16
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	6078      	str	r0, [r7, #4]
 8007efa:	4608      	mov	r0, r1
 8007efc:	4611      	mov	r1, r2
 8007efe:	461a      	mov	r2, r3
 8007f00:	4603      	mov	r3, r0
 8007f02:	70fb      	strb	r3, [r7, #3]
 8007f04:	460b      	mov	r3, r1
 8007f06:	803b      	strh	r3, [r7, #0]
 8007f08:	4613      	mov	r3, r2
 8007f0a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007f10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	da0f      	bge.n	8007f38 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007f18:	78fb      	ldrb	r3, [r7, #3]
 8007f1a:	f003 020f 	and.w	r2, r3, #15
 8007f1e:	4613      	mov	r3, r2
 8007f20:	00db      	lsls	r3, r3, #3
 8007f22:	1a9b      	subs	r3, r3, r2
 8007f24:	009b      	lsls	r3, r3, #2
 8007f26:	3338      	adds	r3, #56	; 0x38
 8007f28:	687a      	ldr	r2, [r7, #4]
 8007f2a:	4413      	add	r3, r2
 8007f2c:	3304      	adds	r3, #4
 8007f2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2201      	movs	r2, #1
 8007f34:	705a      	strb	r2, [r3, #1]
 8007f36:	e00f      	b.n	8007f58 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007f38:	78fb      	ldrb	r3, [r7, #3]
 8007f3a:	f003 020f 	and.w	r2, r3, #15
 8007f3e:	4613      	mov	r3, r2
 8007f40:	00db      	lsls	r3, r3, #3
 8007f42:	1a9b      	subs	r3, r3, r2
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	4413      	add	r3, r2
 8007f4e:	3304      	adds	r3, #4
 8007f50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2200      	movs	r2, #0
 8007f56:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007f58:	78fb      	ldrb	r3, [r7, #3]
 8007f5a:	f003 030f 	and.w	r3, r3, #15
 8007f5e:	b2da      	uxtb	r2, r3
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007f64:	883a      	ldrh	r2, [r7, #0]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	78ba      	ldrb	r2, [r7, #2]
 8007f6e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	785b      	ldrb	r3, [r3, #1]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d004      	beq.n	8007f82 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	781b      	ldrb	r3, [r3, #0]
 8007f7c:	b29a      	uxth	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007f82:	78bb      	ldrb	r3, [r7, #2]
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d102      	bne.n	8007f8e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d101      	bne.n	8007f9c <HAL_PCD_EP_Open+0xaa>
 8007f98:	2302      	movs	r3, #2
 8007f9a:	e00e      	b.n	8007fba <HAL_PCD_EP_Open+0xc8>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	68f9      	ldr	r1, [r7, #12]
 8007faa:	4618      	mov	r0, r3
 8007fac:	f004 fdf2 	bl	800cb94 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8007fb8:	7afb      	ldrb	r3, [r7, #11]
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3710      	adds	r7, #16
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}

08007fc2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007fc2:	b580      	push	{r7, lr}
 8007fc4:	b084      	sub	sp, #16
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
 8007fca:	460b      	mov	r3, r1
 8007fcc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007fce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	da0f      	bge.n	8007ff6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007fd6:	78fb      	ldrb	r3, [r7, #3]
 8007fd8:	f003 020f 	and.w	r2, r3, #15
 8007fdc:	4613      	mov	r3, r2
 8007fde:	00db      	lsls	r3, r3, #3
 8007fe0:	1a9b      	subs	r3, r3, r2
 8007fe2:	009b      	lsls	r3, r3, #2
 8007fe4:	3338      	adds	r3, #56	; 0x38
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	4413      	add	r3, r2
 8007fea:	3304      	adds	r3, #4
 8007fec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	705a      	strb	r2, [r3, #1]
 8007ff4:	e00f      	b.n	8008016 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007ff6:	78fb      	ldrb	r3, [r7, #3]
 8007ff8:	f003 020f 	and.w	r2, r3, #15
 8007ffc:	4613      	mov	r3, r2
 8007ffe:	00db      	lsls	r3, r3, #3
 8008000:	1a9b      	subs	r3, r3, r2
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008008:	687a      	ldr	r2, [r7, #4]
 800800a:	4413      	add	r3, r2
 800800c:	3304      	adds	r3, #4
 800800e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2200      	movs	r2, #0
 8008014:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8008016:	78fb      	ldrb	r3, [r7, #3]
 8008018:	f003 030f 	and.w	r3, r3, #15
 800801c:	b2da      	uxtb	r2, r3
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008028:	2b01      	cmp	r3, #1
 800802a:	d101      	bne.n	8008030 <HAL_PCD_EP_Close+0x6e>
 800802c:	2302      	movs	r3, #2
 800802e:	e00e      	b.n	800804e <HAL_PCD_EP_Close+0x8c>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2201      	movs	r2, #1
 8008034:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	68f9      	ldr	r1, [r7, #12]
 800803e:	4618      	mov	r0, r3
 8008040:	f004 fe2e 	bl	800cca0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2200      	movs	r2, #0
 8008048:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800804c:	2300      	movs	r3, #0
}
 800804e:	4618      	mov	r0, r3
 8008050:	3710      	adds	r7, #16
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}

08008056 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008056:	b580      	push	{r7, lr}
 8008058:	b086      	sub	sp, #24
 800805a:	af00      	add	r7, sp, #0
 800805c:	60f8      	str	r0, [r7, #12]
 800805e:	607a      	str	r2, [r7, #4]
 8008060:	603b      	str	r3, [r7, #0]
 8008062:	460b      	mov	r3, r1
 8008064:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008066:	7afb      	ldrb	r3, [r7, #11]
 8008068:	f003 020f 	and.w	r2, r3, #15
 800806c:	4613      	mov	r3, r2
 800806e:	00db      	lsls	r3, r3, #3
 8008070:	1a9b      	subs	r3, r3, r2
 8008072:	009b      	lsls	r3, r3, #2
 8008074:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008078:	68fa      	ldr	r2, [r7, #12]
 800807a:	4413      	add	r3, r2
 800807c:	3304      	adds	r3, #4
 800807e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	683a      	ldr	r2, [r7, #0]
 800808a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	2200      	movs	r2, #0
 8008090:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	2200      	movs	r2, #0
 8008096:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008098:	7afb      	ldrb	r3, [r7, #11]
 800809a:	f003 030f 	and.w	r3, r3, #15
 800809e:	b2da      	uxtb	r2, r3
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	691b      	ldr	r3, [r3, #16]
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d102      	bne.n	80080b2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80080b2:	7afb      	ldrb	r3, [r7, #11]
 80080b4:	f003 030f 	and.w	r3, r3, #15
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d109      	bne.n	80080d0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	6818      	ldr	r0, [r3, #0]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	691b      	ldr	r3, [r3, #16]
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	461a      	mov	r2, r3
 80080c8:	6979      	ldr	r1, [r7, #20]
 80080ca:	f005 f8b1 	bl	800d230 <USB_EP0StartXfer>
 80080ce:	e008      	b.n	80080e2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6818      	ldr	r0, [r3, #0]
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	691b      	ldr	r3, [r3, #16]
 80080d8:	b2db      	uxtb	r3, r3
 80080da:	461a      	mov	r2, r3
 80080dc:	6979      	ldr	r1, [r7, #20]
 80080de:	f004 fe63 	bl	800cda8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80080e2:	2300      	movs	r3, #0
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3718      	adds	r7, #24
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}

080080ec <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b083      	sub	sp, #12
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	460b      	mov	r3, r1
 80080f6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80080f8:	78fb      	ldrb	r3, [r7, #3]
 80080fa:	f003 020f 	and.w	r2, r3, #15
 80080fe:	6879      	ldr	r1, [r7, #4]
 8008100:	4613      	mov	r3, r2
 8008102:	00db      	lsls	r3, r3, #3
 8008104:	1a9b      	subs	r3, r3, r2
 8008106:	009b      	lsls	r3, r3, #2
 8008108:	440b      	add	r3, r1
 800810a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800810e:	681b      	ldr	r3, [r3, #0]
}
 8008110:	4618      	mov	r0, r3
 8008112:	370c      	adds	r7, #12
 8008114:	46bd      	mov	sp, r7
 8008116:	bc80      	pop	{r7}
 8008118:	4770      	bx	lr

0800811a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800811a:	b580      	push	{r7, lr}
 800811c:	b086      	sub	sp, #24
 800811e:	af00      	add	r7, sp, #0
 8008120:	60f8      	str	r0, [r7, #12]
 8008122:	607a      	str	r2, [r7, #4]
 8008124:	603b      	str	r3, [r7, #0]
 8008126:	460b      	mov	r3, r1
 8008128:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800812a:	7afb      	ldrb	r3, [r7, #11]
 800812c:	f003 020f 	and.w	r2, r3, #15
 8008130:	4613      	mov	r3, r2
 8008132:	00db      	lsls	r3, r3, #3
 8008134:	1a9b      	subs	r3, r3, r2
 8008136:	009b      	lsls	r3, r3, #2
 8008138:	3338      	adds	r3, #56	; 0x38
 800813a:	68fa      	ldr	r2, [r7, #12]
 800813c:	4413      	add	r3, r2
 800813e:	3304      	adds	r3, #4
 8008140:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	683a      	ldr	r2, [r7, #0]
 800814c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	2200      	movs	r2, #0
 8008152:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	2201      	movs	r2, #1
 8008158:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800815a:	7afb      	ldrb	r3, [r7, #11]
 800815c:	f003 030f 	and.w	r3, r3, #15
 8008160:	b2da      	uxtb	r2, r3
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	691b      	ldr	r3, [r3, #16]
 800816a:	2b01      	cmp	r3, #1
 800816c:	d102      	bne.n	8008174 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008174:	7afb      	ldrb	r3, [r7, #11]
 8008176:	f003 030f 	and.w	r3, r3, #15
 800817a:	2b00      	cmp	r3, #0
 800817c:	d109      	bne.n	8008192 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6818      	ldr	r0, [r3, #0]
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	691b      	ldr	r3, [r3, #16]
 8008186:	b2db      	uxtb	r3, r3
 8008188:	461a      	mov	r2, r3
 800818a:	6979      	ldr	r1, [r7, #20]
 800818c:	f005 f850 	bl	800d230 <USB_EP0StartXfer>
 8008190:	e008      	b.n	80081a4 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	6818      	ldr	r0, [r3, #0]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	691b      	ldr	r3, [r3, #16]
 800819a:	b2db      	uxtb	r3, r3
 800819c:	461a      	mov	r2, r3
 800819e:	6979      	ldr	r1, [r7, #20]
 80081a0:	f004 fe02 	bl	800cda8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3718      	adds	r7, #24
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}

080081ae <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b084      	sub	sp, #16
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
 80081b6:	460b      	mov	r3, r1
 80081b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80081ba:	78fb      	ldrb	r3, [r7, #3]
 80081bc:	f003 020f 	and.w	r2, r3, #15
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d901      	bls.n	80081cc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80081c8:	2301      	movs	r3, #1
 80081ca:	e050      	b.n	800826e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80081cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	da0f      	bge.n	80081f4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80081d4:	78fb      	ldrb	r3, [r7, #3]
 80081d6:	f003 020f 	and.w	r2, r3, #15
 80081da:	4613      	mov	r3, r2
 80081dc:	00db      	lsls	r3, r3, #3
 80081de:	1a9b      	subs	r3, r3, r2
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	3338      	adds	r3, #56	; 0x38
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	4413      	add	r3, r2
 80081e8:	3304      	adds	r3, #4
 80081ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2201      	movs	r2, #1
 80081f0:	705a      	strb	r2, [r3, #1]
 80081f2:	e00d      	b.n	8008210 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80081f4:	78fa      	ldrb	r2, [r7, #3]
 80081f6:	4613      	mov	r3, r2
 80081f8:	00db      	lsls	r3, r3, #3
 80081fa:	1a9b      	subs	r3, r3, r2
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008202:	687a      	ldr	r2, [r7, #4]
 8008204:	4413      	add	r3, r2
 8008206:	3304      	adds	r3, #4
 8008208:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2200      	movs	r2, #0
 800820e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	2201      	movs	r2, #1
 8008214:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008216:	78fb      	ldrb	r3, [r7, #3]
 8008218:	f003 030f 	and.w	r3, r3, #15
 800821c:	b2da      	uxtb	r2, r3
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008228:	2b01      	cmp	r3, #1
 800822a:	d101      	bne.n	8008230 <HAL_PCD_EP_SetStall+0x82>
 800822c:	2302      	movs	r3, #2
 800822e:	e01e      	b.n	800826e <HAL_PCD_EP_SetStall+0xc0>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	68f9      	ldr	r1, [r7, #12]
 800823e:	4618      	mov	r0, r3
 8008240:	f005 f9a4 	bl	800d58c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008244:	78fb      	ldrb	r3, [r7, #3]
 8008246:	f003 030f 	and.w	r3, r3, #15
 800824a:	2b00      	cmp	r3, #0
 800824c:	d10a      	bne.n	8008264 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6818      	ldr	r0, [r3, #0]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	691b      	ldr	r3, [r3, #16]
 8008256:	b2d9      	uxtb	r1, r3
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800825e:	461a      	mov	r2, r3
 8008260:	f005 fb8a 	bl	800d978 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2200      	movs	r2, #0
 8008268:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800826c:	2300      	movs	r3, #0
}
 800826e:	4618      	mov	r0, r3
 8008270:	3710      	adds	r7, #16
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}

08008276 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008276:	b580      	push	{r7, lr}
 8008278:	b084      	sub	sp, #16
 800827a:	af00      	add	r7, sp, #0
 800827c:	6078      	str	r0, [r7, #4]
 800827e:	460b      	mov	r3, r1
 8008280:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008282:	78fb      	ldrb	r3, [r7, #3]
 8008284:	f003 020f 	and.w	r2, r3, #15
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	429a      	cmp	r2, r3
 800828e:	d901      	bls.n	8008294 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008290:	2301      	movs	r3, #1
 8008292:	e042      	b.n	800831a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008294:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008298:	2b00      	cmp	r3, #0
 800829a:	da0f      	bge.n	80082bc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800829c:	78fb      	ldrb	r3, [r7, #3]
 800829e:	f003 020f 	and.w	r2, r3, #15
 80082a2:	4613      	mov	r3, r2
 80082a4:	00db      	lsls	r3, r3, #3
 80082a6:	1a9b      	subs	r3, r3, r2
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	3338      	adds	r3, #56	; 0x38
 80082ac:	687a      	ldr	r2, [r7, #4]
 80082ae:	4413      	add	r3, r2
 80082b0:	3304      	adds	r3, #4
 80082b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2201      	movs	r2, #1
 80082b8:	705a      	strb	r2, [r3, #1]
 80082ba:	e00f      	b.n	80082dc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80082bc:	78fb      	ldrb	r3, [r7, #3]
 80082be:	f003 020f 	and.w	r2, r3, #15
 80082c2:	4613      	mov	r3, r2
 80082c4:	00db      	lsls	r3, r3, #3
 80082c6:	1a9b      	subs	r3, r3, r2
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	4413      	add	r3, r2
 80082d2:	3304      	adds	r3, #4
 80082d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2200      	movs	r2, #0
 80082da:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2200      	movs	r2, #0
 80082e0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80082e2:	78fb      	ldrb	r3, [r7, #3]
 80082e4:	f003 030f 	and.w	r3, r3, #15
 80082e8:	b2da      	uxtb	r2, r3
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80082f4:	2b01      	cmp	r3, #1
 80082f6:	d101      	bne.n	80082fc <HAL_PCD_EP_ClrStall+0x86>
 80082f8:	2302      	movs	r3, #2
 80082fa:	e00e      	b.n	800831a <HAL_PCD_EP_ClrStall+0xa4>
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2201      	movs	r2, #1
 8008300:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	68f9      	ldr	r1, [r7, #12]
 800830a:	4618      	mov	r0, r3
 800830c:	f005 f9ab 	bl	800d666 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2200      	movs	r2, #0
 8008314:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008318:	2300      	movs	r3, #0
}
 800831a:	4618      	mov	r0, r3
 800831c:	3710      	adds	r7, #16
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}

08008322 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008322:	b580      	push	{r7, lr}
 8008324:	b08a      	sub	sp, #40	; 0x28
 8008326:	af02      	add	r7, sp, #8
 8008328:	6078      	str	r0, [r7, #4]
 800832a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008336:	683a      	ldr	r2, [r7, #0]
 8008338:	4613      	mov	r3, r2
 800833a:	00db      	lsls	r3, r3, #3
 800833c:	1a9b      	subs	r3, r3, r2
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	3338      	adds	r3, #56	; 0x38
 8008342:	687a      	ldr	r2, [r7, #4]
 8008344:	4413      	add	r3, r2
 8008346:	3304      	adds	r3, #4
 8008348:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	699a      	ldr	r2, [r3, #24]
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	695b      	ldr	r3, [r3, #20]
 8008352:	429a      	cmp	r2, r3
 8008354:	d901      	bls.n	800835a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e06c      	b.n	8008434 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	695a      	ldr	r2, [r3, #20]
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	699b      	ldr	r3, [r3, #24]
 8008362:	1ad3      	subs	r3, r2, r3
 8008364:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	69fa      	ldr	r2, [r7, #28]
 800836c:	429a      	cmp	r2, r3
 800836e:	d902      	bls.n	8008376 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008376:	69fb      	ldr	r3, [r7, #28]
 8008378:	3303      	adds	r3, #3
 800837a:	089b      	lsrs	r3, r3, #2
 800837c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800837e:	e02b      	b.n	80083d8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	695a      	ldr	r2, [r3, #20]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	699b      	ldr	r3, [r3, #24]
 8008388:	1ad3      	subs	r3, r2, r3
 800838a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	69fa      	ldr	r2, [r7, #28]
 8008392:	429a      	cmp	r2, r3
 8008394:	d902      	bls.n	800839c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800839c:	69fb      	ldr	r3, [r7, #28]
 800839e:	3303      	adds	r3, #3
 80083a0:	089b      	lsrs	r3, r3, #2
 80083a2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	68d9      	ldr	r1, [r3, #12]
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	b2da      	uxtb	r2, r3
 80083ac:	69fb      	ldr	r3, [r7, #28]
 80083ae:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80083b4:	b2db      	uxtb	r3, r3
 80083b6:	9300      	str	r3, [sp, #0]
 80083b8:	4603      	mov	r3, r0
 80083ba:	6978      	ldr	r0, [r7, #20]
 80083bc:	f005 f88a 	bl	800d4d4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	68da      	ldr	r2, [r3, #12]
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	441a      	add	r2, r3
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	699a      	ldr	r2, [r3, #24]
 80083d0:	69fb      	ldr	r3, [r7, #28]
 80083d2:	441a      	add	r2, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	015a      	lsls	r2, r3, #5
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	4413      	add	r3, r2
 80083e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083e4:	699b      	ldr	r3, [r3, #24]
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	69ba      	ldr	r2, [r7, #24]
 80083ea:	429a      	cmp	r2, r3
 80083ec:	d809      	bhi.n	8008402 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	699a      	ldr	r2, [r3, #24]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d203      	bcs.n	8008402 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	695b      	ldr	r3, [r3, #20]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d1be      	bne.n	8008380 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	695a      	ldr	r2, [r3, #20]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	699b      	ldr	r3, [r3, #24]
 800840a:	429a      	cmp	r2, r3
 800840c:	d811      	bhi.n	8008432 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	f003 030f 	and.w	r3, r3, #15
 8008414:	2201      	movs	r2, #1
 8008416:	fa02 f303 	lsl.w	r3, r2, r3
 800841a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008422:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	43db      	mvns	r3, r3
 8008428:	6939      	ldr	r1, [r7, #16]
 800842a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800842e:	4013      	ands	r3, r2
 8008430:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3720      	adds	r7, #32
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b086      	sub	sp, #24
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
 8008444:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	333c      	adds	r3, #60	; 0x3c
 8008454:	3304      	adds	r3, #4
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	015a      	lsls	r2, r3, #5
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	4413      	add	r3, r2
 8008462:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	691b      	ldr	r3, [r3, #16]
 800846e:	2b01      	cmp	r3, #1
 8008470:	f040 80b3 	bne.w	80085da <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	f003 0308 	and.w	r3, r3, #8
 800847a:	2b00      	cmp	r3, #0
 800847c:	d028      	beq.n	80084d0 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	4a70      	ldr	r2, [pc, #448]	; (8008644 <PCD_EP_OutXfrComplete_int+0x208>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d90e      	bls.n	80084a4 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800848c:	2b00      	cmp	r3, #0
 800848e:	d009      	beq.n	80084a4 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	015a      	lsls	r2, r3, #5
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	4413      	add	r3, r2
 8008498:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800849c:	461a      	mov	r2, r3
 800849e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084a2:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f00c fc8f 	bl	8014dc8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6818      	ldr	r0, [r3, #0]
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80084b4:	461a      	mov	r2, r3
 80084b6:	2101      	movs	r1, #1
 80084b8:	f005 fa5e 	bl	800d978 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	015a      	lsls	r2, r3, #5
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	4413      	add	r3, r2
 80084c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084c8:	461a      	mov	r2, r3
 80084ca:	2308      	movs	r3, #8
 80084cc:	6093      	str	r3, [r2, #8]
 80084ce:	e0b3      	b.n	8008638 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	f003 0320 	and.w	r3, r3, #32
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d009      	beq.n	80084ee <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	015a      	lsls	r2, r3, #5
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	4413      	add	r3, r2
 80084e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084e6:	461a      	mov	r2, r3
 80084e8:	2320      	movs	r3, #32
 80084ea:	6093      	str	r3, [r2, #8]
 80084ec:	e0a4      	b.n	8008638 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	f040 809f 	bne.w	8008638 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	4a51      	ldr	r2, [pc, #324]	; (8008644 <PCD_EP_OutXfrComplete_int+0x208>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d90f      	bls.n	8008522 <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008508:	2b00      	cmp	r3, #0
 800850a:	d00a      	beq.n	8008522 <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	015a      	lsls	r2, r3, #5
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	4413      	add	r3, r2
 8008514:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008518:	461a      	mov	r2, r3
 800851a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800851e:	6093      	str	r3, [r2, #8]
 8008520:	e08a      	b.n	8008638 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8008522:	6879      	ldr	r1, [r7, #4]
 8008524:	683a      	ldr	r2, [r7, #0]
 8008526:	4613      	mov	r3, r2
 8008528:	00db      	lsls	r3, r3, #3
 800852a:	1a9b      	subs	r3, r3, r2
 800852c:	009b      	lsls	r3, r3, #2
 800852e:	440b      	add	r3, r1
 8008530:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008534:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	0159      	lsls	r1, r3, #5
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	440b      	add	r3, r1
 800853e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008542:	691b      	ldr	r3, [r3, #16]
 8008544:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8008548:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	683a      	ldr	r2, [r7, #0]
 800854e:	4613      	mov	r3, r2
 8008550:	00db      	lsls	r3, r3, #3
 8008552:	1a9b      	subs	r3, r3, r2
 8008554:	009b      	lsls	r3, r3, #2
 8008556:	4403      	add	r3, r0
 8008558:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800855c:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800855e:	6879      	ldr	r1, [r7, #4]
 8008560:	683a      	ldr	r2, [r7, #0]
 8008562:	4613      	mov	r3, r2
 8008564:	00db      	lsls	r3, r3, #3
 8008566:	1a9b      	subs	r3, r3, r2
 8008568:	009b      	lsls	r3, r3, #2
 800856a:	440b      	add	r3, r1
 800856c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008570:	6819      	ldr	r1, [r3, #0]
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	683a      	ldr	r2, [r7, #0]
 8008576:	4613      	mov	r3, r2
 8008578:	00db      	lsls	r3, r3, #3
 800857a:	1a9b      	subs	r3, r3, r2
 800857c:	009b      	lsls	r3, r3, #2
 800857e:	4403      	add	r3, r0
 8008580:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4419      	add	r1, r3
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	683a      	ldr	r2, [r7, #0]
 800858c:	4613      	mov	r3, r2
 800858e:	00db      	lsls	r3, r3, #3
 8008590:	1a9b      	subs	r3, r3, r2
 8008592:	009b      	lsls	r3, r3, #2
 8008594:	4403      	add	r3, r0
 8008596:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800859a:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	b2db      	uxtb	r3, r3
 80085a0:	4619      	mov	r1, r3
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f00c fc22 	bl	8014dec <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d144      	bne.n	8008638 <PCD_EP_OutXfrComplete_int+0x1fc>
 80085ae:	6879      	ldr	r1, [r7, #4]
 80085b0:	683a      	ldr	r2, [r7, #0]
 80085b2:	4613      	mov	r3, r2
 80085b4:	00db      	lsls	r3, r3, #3
 80085b6:	1a9b      	subs	r3, r3, r2
 80085b8:	009b      	lsls	r3, r3, #2
 80085ba:	440b      	add	r3, r1
 80085bc:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d138      	bne.n	8008638 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6818      	ldr	r0, [r3, #0]
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80085d0:	461a      	mov	r2, r3
 80085d2:	2101      	movs	r1, #1
 80085d4:	f005 f9d0 	bl	800d978 <USB_EP0_OutStart>
 80085d8:	e02e      	b.n	8008638 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	4a1a      	ldr	r2, [pc, #104]	; (8008648 <PCD_EP_OutXfrComplete_int+0x20c>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d124      	bne.n	800862c <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d00a      	beq.n	8008602 <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	015a      	lsls	r2, r3, #5
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	4413      	add	r3, r2
 80085f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085f8:	461a      	mov	r2, r3
 80085fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80085fe:	6093      	str	r3, [r2, #8]
 8008600:	e01a      	b.n	8008638 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	f003 0320 	and.w	r3, r3, #32
 8008608:	2b00      	cmp	r3, #0
 800860a:	d008      	beq.n	800861e <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	015a      	lsls	r2, r3, #5
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	4413      	add	r3, r2
 8008614:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008618:	461a      	mov	r2, r3
 800861a:	2320      	movs	r3, #32
 800861c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	b2db      	uxtb	r3, r3
 8008622:	4619      	mov	r1, r3
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f00c fbe1 	bl	8014dec <HAL_PCD_DataOutStageCallback>
 800862a:	e005      	b.n	8008638 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	b2db      	uxtb	r3, r3
 8008630:	4619      	mov	r1, r3
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f00c fbda 	bl	8014dec <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008638:	2300      	movs	r3, #0
}
 800863a:	4618      	mov	r0, r3
 800863c:	3718      	adds	r7, #24
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	4f54300a 	.word	0x4f54300a
 8008648:	4f54310a 	.word	0x4f54310a

0800864c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b086      	sub	sp, #24
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	333c      	adds	r3, #60	; 0x3c
 8008664:	3304      	adds	r3, #4
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	015a      	lsls	r2, r3, #5
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	4413      	add	r3, r2
 8008672:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	691b      	ldr	r3, [r3, #16]
 800867e:	2b01      	cmp	r3, #1
 8008680:	d113      	bne.n	80086aa <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	4a1f      	ldr	r2, [pc, #124]	; (8008704 <PCD_EP_OutSetupPacket_int+0xb8>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d922      	bls.n	80086d0 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008690:	2b00      	cmp	r3, #0
 8008692:	d01d      	beq.n	80086d0 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	015a      	lsls	r2, r3, #5
 8008698:	693b      	ldr	r3, [r7, #16]
 800869a:	4413      	add	r3, r2
 800869c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086a0:	461a      	mov	r2, r3
 80086a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80086a6:	6093      	str	r3, [r2, #8]
 80086a8:	e012      	b.n	80086d0 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	4a16      	ldr	r2, [pc, #88]	; (8008708 <PCD_EP_OutSetupPacket_int+0xbc>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d10e      	bne.n	80086d0 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d009      	beq.n	80086d0 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	015a      	lsls	r2, r3, #5
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	4413      	add	r3, r2
 80086c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086c8:	461a      	mov	r2, r3
 80086ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80086ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f00c fb79 	bl	8014dc8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	4a0a      	ldr	r2, [pc, #40]	; (8008704 <PCD_EP_OutSetupPacket_int+0xb8>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d90c      	bls.n	80086f8 <PCD_EP_OutSetupPacket_int+0xac>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	691b      	ldr	r3, [r3, #16]
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d108      	bne.n	80086f8 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6818      	ldr	r0, [r3, #0]
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80086f0:	461a      	mov	r2, r3
 80086f2:	2101      	movs	r1, #1
 80086f4:	f005 f940 	bl	800d978 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80086f8:	2300      	movs	r3, #0
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3718      	adds	r7, #24
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}
 8008702:	bf00      	nop
 8008704:	4f54300a 	.word	0x4f54300a
 8008708:	4f54310a 	.word	0x4f54310a

0800870c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800870c:	b480      	push	{r7}
 800870e:	b085      	sub	sp, #20
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	460b      	mov	r3, r1
 8008716:	70fb      	strb	r3, [r7, #3]
 8008718:	4613      	mov	r3, r2
 800871a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008722:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008724:	78fb      	ldrb	r3, [r7, #3]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d107      	bne.n	800873a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800872a:	883b      	ldrh	r3, [r7, #0]
 800872c:	0419      	lsls	r1, r3, #16
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	68ba      	ldr	r2, [r7, #8]
 8008734:	430a      	orrs	r2, r1
 8008736:	629a      	str	r2, [r3, #40]	; 0x28
 8008738:	e028      	b.n	800878c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008740:	0c1b      	lsrs	r3, r3, #16
 8008742:	68ba      	ldr	r2, [r7, #8]
 8008744:	4413      	add	r3, r2
 8008746:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008748:	2300      	movs	r3, #0
 800874a:	73fb      	strb	r3, [r7, #15]
 800874c:	e00d      	b.n	800876a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681a      	ldr	r2, [r3, #0]
 8008752:	7bfb      	ldrb	r3, [r7, #15]
 8008754:	3340      	adds	r3, #64	; 0x40
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	4413      	add	r3, r2
 800875a:	685b      	ldr	r3, [r3, #4]
 800875c:	0c1b      	lsrs	r3, r3, #16
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	4413      	add	r3, r2
 8008762:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008764:	7bfb      	ldrb	r3, [r7, #15]
 8008766:	3301      	adds	r3, #1
 8008768:	73fb      	strb	r3, [r7, #15]
 800876a:	7bfa      	ldrb	r2, [r7, #15]
 800876c:	78fb      	ldrb	r3, [r7, #3]
 800876e:	3b01      	subs	r3, #1
 8008770:	429a      	cmp	r2, r3
 8008772:	d3ec      	bcc.n	800874e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008774:	883b      	ldrh	r3, [r7, #0]
 8008776:	0418      	lsls	r0, r3, #16
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6819      	ldr	r1, [r3, #0]
 800877c:	78fb      	ldrb	r3, [r7, #3]
 800877e:	3b01      	subs	r3, #1
 8008780:	68ba      	ldr	r2, [r7, #8]
 8008782:	4302      	orrs	r2, r0
 8008784:	3340      	adds	r3, #64	; 0x40
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	440b      	add	r3, r1
 800878a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800878c:	2300      	movs	r3, #0
}
 800878e:	4618      	mov	r0, r3
 8008790:	3714      	adds	r7, #20
 8008792:	46bd      	mov	sp, r7
 8008794:	bc80      	pop	{r7}
 8008796:	4770      	bx	lr

08008798 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8008798:	b480      	push	{r7}
 800879a:	b083      	sub	sp, #12
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
 80087a0:	460b      	mov	r3, r1
 80087a2:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	887a      	ldrh	r2, [r7, #2]
 80087aa:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80087ac:	2300      	movs	r3, #0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	370c      	adds	r7, #12
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bc80      	pop	{r7}
 80087b6:	4770      	bx	lr

080087b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b090      	sub	sp, #64	; 0x40
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d101      	bne.n	80087ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	e253      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f003 0301 	and.w	r3, r3, #1
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d050      	beq.n	8008878 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80087d6:	4ba3      	ldr	r3, [pc, #652]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	f003 030c 	and.w	r3, r3, #12
 80087de:	2b04      	cmp	r3, #4
 80087e0:	d00c      	beq.n	80087fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80087e2:	4ba0      	ldr	r3, [pc, #640]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 80087e4:	689b      	ldr	r3, [r3, #8]
 80087e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80087ea:	2b08      	cmp	r3, #8
 80087ec:	d112      	bne.n	8008814 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80087ee:	4b9d      	ldr	r3, [pc, #628]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80087fa:	d10b      	bne.n	8008814 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087fc:	4b99      	ldr	r3, [pc, #612]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008804:	2b00      	cmp	r3, #0
 8008806:	d036      	beq.n	8008876 <HAL_RCC_OscConfig+0xbe>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d132      	bne.n	8008876 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8008810:	2301      	movs	r3, #1
 8008812:	e22e      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	685a      	ldr	r2, [r3, #4]
 8008818:	4b93      	ldr	r3, [pc, #588]	; (8008a68 <HAL_RCC_OscConfig+0x2b0>)
 800881a:	b2d2      	uxtb	r2, r2
 800881c:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d013      	beq.n	800884e <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008826:	f7fa fdf1 	bl	800340c <HAL_GetTick>
 800882a:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800882c:	e008      	b.n	8008840 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800882e:	f7fa fded 	bl	800340c <HAL_GetTick>
 8008832:	4602      	mov	r2, r0
 8008834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008836:	1ad3      	subs	r3, r2, r3
 8008838:	2b64      	cmp	r3, #100	; 0x64
 800883a:	d901      	bls.n	8008840 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 800883c:	2303      	movs	r3, #3
 800883e:	e218      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008840:	4b88      	ldr	r3, [pc, #544]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008848:	2b00      	cmp	r3, #0
 800884a:	d0f0      	beq.n	800882e <HAL_RCC_OscConfig+0x76>
 800884c:	e014      	b.n	8008878 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800884e:	f7fa fddd 	bl	800340c <HAL_GetTick>
 8008852:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008854:	e008      	b.n	8008868 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008856:	f7fa fdd9 	bl	800340c <HAL_GetTick>
 800885a:	4602      	mov	r2, r0
 800885c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800885e:	1ad3      	subs	r3, r2, r3
 8008860:	2b64      	cmp	r3, #100	; 0x64
 8008862:	d901      	bls.n	8008868 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8008864:	2303      	movs	r3, #3
 8008866:	e204      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008868:	4b7e      	ldr	r3, [pc, #504]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008870:	2b00      	cmp	r3, #0
 8008872:	d1f0      	bne.n	8008856 <HAL_RCC_OscConfig+0x9e>
 8008874:	e000      	b.n	8008878 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008876:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f003 0302 	and.w	r3, r3, #2
 8008880:	2b00      	cmp	r3, #0
 8008882:	d077      	beq.n	8008974 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008884:	4b77      	ldr	r3, [pc, #476]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	f003 030c 	and.w	r3, r3, #12
 800888c:	2b00      	cmp	r3, #0
 800888e:	d00b      	beq.n	80088a8 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008890:	4b74      	ldr	r3, [pc, #464]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 8008892:	689b      	ldr	r3, [r3, #8]
 8008894:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008898:	2b08      	cmp	r3, #8
 800889a:	d126      	bne.n	80088ea <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800889c:	4b71      	ldr	r3, [pc, #452]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d120      	bne.n	80088ea <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80088a8:	4b6e      	ldr	r3, [pc, #440]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f003 0302 	and.w	r3, r3, #2
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d005      	beq.n	80088c0 <HAL_RCC_OscConfig+0x108>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	68db      	ldr	r3, [r3, #12]
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d001      	beq.n	80088c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80088bc:	2301      	movs	r3, #1
 80088be:	e1d8      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088c0:	4b68      	ldr	r3, [pc, #416]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	691b      	ldr	r3, [r3, #16]
 80088cc:	21f8      	movs	r1, #248	; 0xf8
 80088ce:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80088d2:	fa91 f1a1 	rbit	r1, r1
 80088d6:	62f9      	str	r1, [r7, #44]	; 0x2c
  return result;
 80088d8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80088da:	fab1 f181 	clz	r1, r1
 80088de:	b2c9      	uxtb	r1, r1
 80088e0:	408b      	lsls	r3, r1
 80088e2:	4960      	ldr	r1, [pc, #384]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 80088e4:	4313      	orrs	r3, r2
 80088e6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80088e8:	e044      	b.n	8008974 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	68db      	ldr	r3, [r3, #12]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d02a      	beq.n	8008948 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80088f2:	4b5e      	ldr	r3, [pc, #376]	; (8008a6c <HAL_RCC_OscConfig+0x2b4>)
 80088f4:	2201      	movs	r2, #1
 80088f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088f8:	f7fa fd88 	bl	800340c <HAL_GetTick>
 80088fc:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80088fe:	e008      	b.n	8008912 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008900:	f7fa fd84 	bl	800340c <HAL_GetTick>
 8008904:	4602      	mov	r2, r0
 8008906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008908:	1ad3      	subs	r3, r2, r3
 800890a:	2b02      	cmp	r3, #2
 800890c:	d901      	bls.n	8008912 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800890e:	2303      	movs	r3, #3
 8008910:	e1af      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008912:	4b54      	ldr	r3, [pc, #336]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f003 0302 	and.w	r3, r3, #2
 800891a:	2b00      	cmp	r3, #0
 800891c:	d0f0      	beq.n	8008900 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800891e:	4b51      	ldr	r3, [pc, #324]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	691b      	ldr	r3, [r3, #16]
 800892a:	21f8      	movs	r1, #248	; 0xf8
 800892c:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800892e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008930:	fa91 f1a1 	rbit	r1, r1
 8008934:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 8008936:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008938:	fab1 f181 	clz	r1, r1
 800893c:	b2c9      	uxtb	r1, r1
 800893e:	408b      	lsls	r3, r1
 8008940:	4948      	ldr	r1, [pc, #288]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 8008942:	4313      	orrs	r3, r2
 8008944:	600b      	str	r3, [r1, #0]
 8008946:	e015      	b.n	8008974 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008948:	4b48      	ldr	r3, [pc, #288]	; (8008a6c <HAL_RCC_OscConfig+0x2b4>)
 800894a:	2200      	movs	r2, #0
 800894c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800894e:	f7fa fd5d 	bl	800340c <HAL_GetTick>
 8008952:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008954:	e008      	b.n	8008968 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008956:	f7fa fd59 	bl	800340c <HAL_GetTick>
 800895a:	4602      	mov	r2, r0
 800895c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800895e:	1ad3      	subs	r3, r2, r3
 8008960:	2b02      	cmp	r3, #2
 8008962:	d901      	bls.n	8008968 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8008964:	2303      	movs	r3, #3
 8008966:	e184      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008968:	4b3e      	ldr	r3, [pc, #248]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f003 0302 	and.w	r3, r3, #2
 8008970:	2b00      	cmp	r3, #0
 8008972:	d1f0      	bne.n	8008956 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f003 0308 	and.w	r3, r3, #8
 800897c:	2b00      	cmp	r3, #0
 800897e:	d030      	beq.n	80089e2 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	695b      	ldr	r3, [r3, #20]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d016      	beq.n	80089b6 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008988:	4b39      	ldr	r3, [pc, #228]	; (8008a70 <HAL_RCC_OscConfig+0x2b8>)
 800898a:	2201      	movs	r2, #1
 800898c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800898e:	f7fa fd3d 	bl	800340c <HAL_GetTick>
 8008992:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008994:	e008      	b.n	80089a8 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008996:	f7fa fd39 	bl	800340c <HAL_GetTick>
 800899a:	4602      	mov	r2, r0
 800899c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800899e:	1ad3      	subs	r3, r2, r3
 80089a0:	2b02      	cmp	r3, #2
 80089a2:	d901      	bls.n	80089a8 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80089a4:	2303      	movs	r3, #3
 80089a6:	e164      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80089a8:	4b2e      	ldr	r3, [pc, #184]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 80089aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089ac:	f003 0302 	and.w	r3, r3, #2
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d0f0      	beq.n	8008996 <HAL_RCC_OscConfig+0x1de>
 80089b4:	e015      	b.n	80089e2 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80089b6:	4b2e      	ldr	r3, [pc, #184]	; (8008a70 <HAL_RCC_OscConfig+0x2b8>)
 80089b8:	2200      	movs	r2, #0
 80089ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80089bc:	f7fa fd26 	bl	800340c <HAL_GetTick>
 80089c0:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80089c2:	e008      	b.n	80089d6 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80089c4:	f7fa fd22 	bl	800340c <HAL_GetTick>
 80089c8:	4602      	mov	r2, r0
 80089ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089cc:	1ad3      	subs	r3, r2, r3
 80089ce:	2b02      	cmp	r3, #2
 80089d0:	d901      	bls.n	80089d6 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80089d2:	2303      	movs	r3, #3
 80089d4:	e14d      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80089d6:	4b23      	ldr	r3, [pc, #140]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 80089d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089da:	f003 0302 	and.w	r3, r3, #2
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d1f0      	bne.n	80089c4 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f003 0304 	and.w	r3, r3, #4
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	f000 8088 	beq.w	8008b00 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 80089f0:	2300      	movs	r3, #0
 80089f2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80089f6:	4b1b      	ldr	r3, [pc, #108]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 80089f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d110      	bne.n	8008a24 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a02:	2300      	movs	r3, #0
 8008a04:	60bb      	str	r3, [r7, #8]
 8008a06:	4b17      	ldr	r3, [pc, #92]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 8008a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a0a:	4a16      	ldr	r2, [pc, #88]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 8008a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a10:	6413      	str	r3, [r2, #64]	; 0x40
 8008a12:	4b14      	ldr	r3, [pc, #80]	; (8008a64 <HAL_RCC_OscConfig+0x2ac>)
 8008a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a1a:	60bb      	str	r3, [r7, #8]
 8008a1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008a1e:	2301      	movs	r3, #1
 8008a20:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008a24:	4b13      	ldr	r3, [pc, #76]	; (8008a74 <HAL_RCC_OscConfig+0x2bc>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4a12      	ldr	r2, [pc, #72]	; (8008a74 <HAL_RCC_OscConfig+0x2bc>)
 8008a2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a2e:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a30:	4b10      	ldr	r3, [pc, #64]	; (8008a74 <HAL_RCC_OscConfig+0x2bc>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d123      	bne.n	8008a84 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008a3c:	4b0d      	ldr	r3, [pc, #52]	; (8008a74 <HAL_RCC_OscConfig+0x2bc>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	4a0c      	ldr	r2, [pc, #48]	; (8008a74 <HAL_RCC_OscConfig+0x2bc>)
 8008a42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a46:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008a48:	f7fa fce0 	bl	800340c <HAL_GetTick>
 8008a4c:	63b8      	str	r0, [r7, #56]	; 0x38

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a4e:	e013      	b.n	8008a78 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a50:	f7fa fcdc 	bl	800340c <HAL_GetTick>
 8008a54:	4602      	mov	r2, r0
 8008a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a58:	1ad3      	subs	r3, r2, r3
 8008a5a:	2b02      	cmp	r3, #2
 8008a5c:	d90c      	bls.n	8008a78 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 8008a5e:	2303      	movs	r3, #3
 8008a60:	e107      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
 8008a62:	bf00      	nop
 8008a64:	40023800 	.word	0x40023800
 8008a68:	40023802 	.word	0x40023802
 8008a6c:	42470000 	.word	0x42470000
 8008a70:	42470e80 	.word	0x42470e80
 8008a74:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a78:	4b80      	ldr	r3, [pc, #512]	; (8008c7c <HAL_RCC_OscConfig+0x4c4>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d0e5      	beq.n	8008a50 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	689a      	ldr	r2, [r3, #8]
 8008a88:	4b7d      	ldr	r3, [pc, #500]	; (8008c80 <HAL_RCC_OscConfig+0x4c8>)
 8008a8a:	b2d2      	uxtb	r2, r2
 8008a8c:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d015      	beq.n	8008ac2 <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a96:	f7fa fcb9 	bl	800340c <HAL_GetTick>
 8008a9a:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a9c:	e00a      	b.n	8008ab4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008a9e:	f7fa fcb5 	bl	800340c <HAL_GetTick>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aa6:	1ad3      	subs	r3, r2, r3
 8008aa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d901      	bls.n	8008ab4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008ab0:	2303      	movs	r3, #3
 8008ab2:	e0de      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ab4:	4b73      	ldr	r3, [pc, #460]	; (8008c84 <HAL_RCC_OscConfig+0x4cc>)
 8008ab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ab8:	f003 0302 	and.w	r3, r3, #2
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d0ee      	beq.n	8008a9e <HAL_RCC_OscConfig+0x2e6>
 8008ac0:	e014      	b.n	8008aec <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008ac2:	f7fa fca3 	bl	800340c <HAL_GetTick>
 8008ac6:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008ac8:	e00a      	b.n	8008ae0 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008aca:	f7fa fc9f 	bl	800340c <HAL_GetTick>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ad2:	1ad3      	subs	r3, r2, r3
 8008ad4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d901      	bls.n	8008ae0 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8008adc:	2303      	movs	r3, #3
 8008ade:	e0c8      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008ae0:	4b68      	ldr	r3, [pc, #416]	; (8008c84 <HAL_RCC_OscConfig+0x4cc>)
 8008ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ae4:	f003 0302 	and.w	r3, r3, #2
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d1ee      	bne.n	8008aca <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008aec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d105      	bne.n	8008b00 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008af4:	4b63      	ldr	r3, [pc, #396]	; (8008c84 <HAL_RCC_OscConfig+0x4cc>)
 8008af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008af8:	4a62      	ldr	r2, [pc, #392]	; (8008c84 <HAL_RCC_OscConfig+0x4cc>)
 8008afa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008afe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	699b      	ldr	r3, [r3, #24]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	f000 80b3 	beq.w	8008c70 <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008b0a:	4b5e      	ldr	r3, [pc, #376]	; (8008c84 <HAL_RCC_OscConfig+0x4cc>)
 8008b0c:	689b      	ldr	r3, [r3, #8]
 8008b0e:	f003 030c 	and.w	r3, r3, #12
 8008b12:	2b08      	cmp	r3, #8
 8008b14:	d07d      	beq.n	8008c12 <HAL_RCC_OscConfig+0x45a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	699b      	ldr	r3, [r3, #24]
 8008b1a:	2b02      	cmp	r3, #2
 8008b1c:	d162      	bne.n	8008be4 <HAL_RCC_OscConfig+0x42c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b1e:	4b5a      	ldr	r3, [pc, #360]	; (8008c88 <HAL_RCC_OscConfig+0x4d0>)
 8008b20:	2200      	movs	r2, #0
 8008b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b24:	f7fa fc72 	bl	800340c <HAL_GetTick>
 8008b28:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b2a:	e008      	b.n	8008b3e <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008b2c:	f7fa fc6e 	bl	800340c <HAL_GetTick>
 8008b30:	4602      	mov	r2, r0
 8008b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b34:	1ad3      	subs	r3, r2, r3
 8008b36:	2b64      	cmp	r3, #100	; 0x64
 8008b38:	d901      	bls.n	8008b3e <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8008b3a:	2303      	movs	r3, #3
 8008b3c:	e099      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b3e:	4b51      	ldr	r3, [pc, #324]	; (8008c84 <HAL_RCC_OscConfig+0x4cc>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d1f0      	bne.n	8008b2c <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	69da      	ldr	r2, [r3, #28]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6a1b      	ldr	r3, [r3, #32]
 8008b52:	431a      	orrs	r2, r3
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b58:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8008b5c:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b5e:	6939      	ldr	r1, [r7, #16]
 8008b60:	fa91 f1a1 	rbit	r1, r1
 8008b64:	60f9      	str	r1, [r7, #12]
  return result;
 8008b66:	68f9      	ldr	r1, [r7, #12]
 8008b68:	fab1 f181 	clz	r1, r1
 8008b6c:	b2c9      	uxtb	r1, r1
 8008b6e:	408b      	lsls	r3, r1
 8008b70:	431a      	orrs	r2, r3
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b76:	085b      	lsrs	r3, r3, #1
 8008b78:	3b01      	subs	r3, #1
 8008b7a:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 8008b7e:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b80:	69b9      	ldr	r1, [r7, #24]
 8008b82:	fa91 f1a1 	rbit	r1, r1
 8008b86:	6179      	str	r1, [r7, #20]
  return result;
 8008b88:	6979      	ldr	r1, [r7, #20]
 8008b8a:	fab1 f181 	clz	r1, r1
 8008b8e:	b2c9      	uxtb	r1, r1
 8008b90:	408b      	lsls	r3, r1
 8008b92:	431a      	orrs	r2, r3
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b98:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8008b9c:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b9e:	6a39      	ldr	r1, [r7, #32]
 8008ba0:	fa91 f1a1 	rbit	r1, r1
 8008ba4:	61f9      	str	r1, [r7, #28]
  return result;
 8008ba6:	69f9      	ldr	r1, [r7, #28]
 8008ba8:	fab1 f181 	clz	r1, r1
 8008bac:	b2c9      	uxtb	r1, r1
 8008bae:	408b      	lsls	r3, r1
 8008bb0:	4934      	ldr	r1, [pc, #208]	; (8008c84 <HAL_RCC_OscConfig+0x4cc>)
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	604b      	str	r3, [r1, #4]
                                RCC_OscInitStruct->PLL.PLLM                                                    | \
                                (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))                | \
                                (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008bb6:	4b34      	ldr	r3, [pc, #208]	; (8008c88 <HAL_RCC_OscConfig+0x4d0>)
 8008bb8:	2201      	movs	r2, #1
 8008bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bbc:	f7fa fc26 	bl	800340c <HAL_GetTick>
 8008bc0:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008bc2:	e008      	b.n	8008bd6 <HAL_RCC_OscConfig+0x41e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008bc4:	f7fa fc22 	bl	800340c <HAL_GetTick>
 8008bc8:	4602      	mov	r2, r0
 8008bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bcc:	1ad3      	subs	r3, r2, r3
 8008bce:	2b64      	cmp	r3, #100	; 0x64
 8008bd0:	d901      	bls.n	8008bd6 <HAL_RCC_OscConfig+0x41e>
          {
            return HAL_TIMEOUT;
 8008bd2:	2303      	movs	r3, #3
 8008bd4:	e04d      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008bd6:	4b2b      	ldr	r3, [pc, #172]	; (8008c84 <HAL_RCC_OscConfig+0x4cc>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d0f0      	beq.n	8008bc4 <HAL_RCC_OscConfig+0x40c>
 8008be2:	e045      	b.n	8008c70 <HAL_RCC_OscConfig+0x4b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008be4:	4b28      	ldr	r3, [pc, #160]	; (8008c88 <HAL_RCC_OscConfig+0x4d0>)
 8008be6:	2200      	movs	r2, #0
 8008be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bea:	f7fa fc0f 	bl	800340c <HAL_GetTick>
 8008bee:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008bf0:	e008      	b.n	8008c04 <HAL_RCC_OscConfig+0x44c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008bf2:	f7fa fc0b 	bl	800340c <HAL_GetTick>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bfa:	1ad3      	subs	r3, r2, r3
 8008bfc:	2b64      	cmp	r3, #100	; 0x64
 8008bfe:	d901      	bls.n	8008c04 <HAL_RCC_OscConfig+0x44c>
          {
            return HAL_TIMEOUT;
 8008c00:	2303      	movs	r3, #3
 8008c02:	e036      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c04:	4b1f      	ldr	r3, [pc, #124]	; (8008c84 <HAL_RCC_OscConfig+0x4cc>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d1f0      	bne.n	8008bf2 <HAL_RCC_OscConfig+0x43a>
 8008c10:	e02e      	b.n	8008c70 <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	699b      	ldr	r3, [r3, #24]
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d101      	bne.n	8008c1e <HAL_RCC_OscConfig+0x466>
      {
        return HAL_ERROR;
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	e029      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8008c1e:	4b19      	ldr	r3, [pc, #100]	; (8008c84 <HAL_RCC_OscConfig+0x4cc>)
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	637b      	str	r3, [r7, #52]	; 0x34
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c26:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	69db      	ldr	r3, [r3, #28]
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	d11c      	bne.n	8008c6c <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c34:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d115      	bne.n	8008c6c <HAL_RCC_OscConfig+0x4b4>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8008c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c42:	099b      	lsrs	r3, r3, #6
 8008c44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008c4c:	429a      	cmp	r2, r3
 8008c4e:	d10d      	bne.n	8008c6c <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008c50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d106      	bne.n	8008c6c <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8008c5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c60:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d001      	beq.n	8008c70 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_ERROR;
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	e000      	b.n	8008c72 <HAL_RCC_OscConfig+0x4ba>
        }
      }
    }
  }
  return HAL_OK;
 8008c70:	2300      	movs	r3, #0
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3740      	adds	r7, #64	; 0x40
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop
 8008c7c:	40007000 	.word	0x40007000
 8008c80:	40023870 	.word	0x40023870
 8008c84:	40023800 	.word	0x40023800
 8008c88:	42470060 	.word	0x42470060

08008c8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b086      	sub	sp, #24
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d101      	bne.n	8008ca0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	e0d2      	b.n	8008e46 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008ca0:	4b6b      	ldr	r3, [pc, #428]	; (8008e50 <HAL_RCC_ClockConfig+0x1c4>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f003 030f 	and.w	r3, r3, #15
 8008ca8:	683a      	ldr	r2, [r7, #0]
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d90c      	bls.n	8008cc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008cae:	4b68      	ldr	r3, [pc, #416]	; (8008e50 <HAL_RCC_ClockConfig+0x1c4>)
 8008cb0:	683a      	ldr	r2, [r7, #0]
 8008cb2:	b2d2      	uxtb	r2, r2
 8008cb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008cb6:	4b66      	ldr	r3, [pc, #408]	; (8008e50 <HAL_RCC_ClockConfig+0x1c4>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f003 030f 	and.w	r3, r3, #15
 8008cbe:	683a      	ldr	r2, [r7, #0]
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	d001      	beq.n	8008cc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	e0be      	b.n	8008e46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f003 0302 	and.w	r3, r3, #2
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d020      	beq.n	8008d16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f003 0304 	and.w	r3, r3, #4
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d005      	beq.n	8008cec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008ce0:	4b5c      	ldr	r3, [pc, #368]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008ce2:	689b      	ldr	r3, [r3, #8]
 8008ce4:	4a5b      	ldr	r2, [pc, #364]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008ce6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008cea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f003 0308 	and.w	r3, r3, #8
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d005      	beq.n	8008d04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8008cf8:	4b56      	ldr	r3, [pc, #344]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	4a55      	ldr	r2, [pc, #340]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008cfe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008d02:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d04:	4b53      	ldr	r3, [pc, #332]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	689b      	ldr	r3, [r3, #8]
 8008d10:	4950      	ldr	r1, [pc, #320]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008d12:	4313      	orrs	r3, r2
 8008d14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 0301 	and.w	r3, r3, #1
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d040      	beq.n	8008da4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d107      	bne.n	8008d3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d2a:	4b4a      	ldr	r3, [pc, #296]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d115      	bne.n	8008d62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	e085      	b.n	8008e46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	2b02      	cmp	r3, #2
 8008d40:	d107      	bne.n	8008d52 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008d42:	4b44      	ldr	r3, [pc, #272]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d109      	bne.n	8008d62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	e079      	b.n	8008e46 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d52:	4b40      	ldr	r3, [pc, #256]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f003 0302 	and.w	r3, r3, #2
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d101      	bne.n	8008d62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	e071      	b.n	8008e46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008d62:	4b3c      	ldr	r3, [pc, #240]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008d64:	689b      	ldr	r3, [r3, #8]
 8008d66:	f023 0203 	bic.w	r2, r3, #3
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	685b      	ldr	r3, [r3, #4]
 8008d6e:	4939      	ldr	r1, [pc, #228]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008d70:	4313      	orrs	r3, r2
 8008d72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008d74:	f7fa fb4a 	bl	800340c <HAL_GetTick>
 8008d78:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d7a:	e00a      	b.n	8008d92 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d7c:	f7fa fb46 	bl	800340c <HAL_GetTick>
 8008d80:	4602      	mov	r2, r0
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	1ad3      	subs	r3, r2, r3
 8008d86:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d901      	bls.n	8008d92 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8008d8e:	2303      	movs	r3, #3
 8008d90:	e059      	b.n	8008e46 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d92:	4b30      	ldr	r3, [pc, #192]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	f003 020c 	and.w	r2, r3, #12
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	685b      	ldr	r3, [r3, #4]
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	429a      	cmp	r2, r3
 8008da2:	d1eb      	bne.n	8008d7c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008da4:	4b2a      	ldr	r3, [pc, #168]	; (8008e50 <HAL_RCC_ClockConfig+0x1c4>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f003 030f 	and.w	r3, r3, #15
 8008dac:	683a      	ldr	r2, [r7, #0]
 8008dae:	429a      	cmp	r2, r3
 8008db0:	d20c      	bcs.n	8008dcc <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008db2:	4b27      	ldr	r3, [pc, #156]	; (8008e50 <HAL_RCC_ClockConfig+0x1c4>)
 8008db4:	683a      	ldr	r2, [r7, #0]
 8008db6:	b2d2      	uxtb	r2, r2
 8008db8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008dba:	4b25      	ldr	r3, [pc, #148]	; (8008e50 <HAL_RCC_ClockConfig+0x1c4>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f003 030f 	and.w	r3, r3, #15
 8008dc2:	683a      	ldr	r2, [r7, #0]
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	d001      	beq.n	8008dcc <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	e03c      	b.n	8008e46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f003 0304 	and.w	r3, r3, #4
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d008      	beq.n	8008dea <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008dd8:	4b1e      	ldr	r3, [pc, #120]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008dda:	689b      	ldr	r3, [r3, #8]
 8008ddc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	68db      	ldr	r3, [r3, #12]
 8008de4:	491b      	ldr	r1, [pc, #108]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008de6:	4313      	orrs	r3, r2
 8008de8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f003 0308 	and.w	r3, r3, #8
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d009      	beq.n	8008e0a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008df6:	4b17      	ldr	r3, [pc, #92]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	691b      	ldr	r3, [r3, #16]
 8008e02:	00db      	lsls	r3, r3, #3
 8008e04:	4913      	ldr	r1, [pc, #76]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008e06:	4313      	orrs	r3, r2
 8008e08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8008e0a:	f000 f82b 	bl	8008e64 <HAL_RCC_GetSysClockFreq>
 8008e0e:	4601      	mov	r1, r0
 8008e10:	4b10      	ldr	r3, [pc, #64]	; (8008e54 <HAL_RCC_ClockConfig+0x1c8>)
 8008e12:	689b      	ldr	r3, [r3, #8]
 8008e14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e18:	22f0      	movs	r2, #240	; 0xf0
 8008e1a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e1c:	693a      	ldr	r2, [r7, #16]
 8008e1e:	fa92 f2a2 	rbit	r2, r2
 8008e22:	60fa      	str	r2, [r7, #12]
  return result;
 8008e24:	68fa      	ldr	r2, [r7, #12]
 8008e26:	fab2 f282 	clz	r2, r2
 8008e2a:	b2d2      	uxtb	r2, r2
 8008e2c:	40d3      	lsrs	r3, r2
 8008e2e:	4a0a      	ldr	r2, [pc, #40]	; (8008e58 <HAL_RCC_ClockConfig+0x1cc>)
 8008e30:	5cd3      	ldrb	r3, [r2, r3]
 8008e32:	fa21 f303 	lsr.w	r3, r1, r3
 8008e36:	4a09      	ldr	r2, [pc, #36]	; (8008e5c <HAL_RCC_ClockConfig+0x1d0>)
 8008e38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008e3a:	4b09      	ldr	r3, [pc, #36]	; (8008e60 <HAL_RCC_ClockConfig+0x1d4>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f7fa faa2 	bl	8003388 <HAL_InitTick>

  return HAL_OK;
 8008e44:	2300      	movs	r3, #0
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3718      	adds	r7, #24
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}
 8008e4e:	bf00      	nop
 8008e50:	40023c00 	.word	0x40023c00
 8008e54:	40023800 	.word	0x40023800
 8008e58:	0801a70c 	.word	0x0801a70c
 8008e5c:	20000008 	.word	0x20000008
 8008e60:	2000000c 	.word	0x2000000c

08008e64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008e64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e66:	b085      	sub	sp, #20
 8008e68:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	607b      	str	r3, [r7, #4]
 8008e6e:	2300      	movs	r3, #0
 8008e70:	60fb      	str	r3, [r7, #12]
 8008e72:	2300      	movs	r3, #0
 8008e74:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008e76:	2300      	movs	r3, #0
 8008e78:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008e7a:	4b63      	ldr	r3, [pc, #396]	; (8009008 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	f003 030c 	and.w	r3, r3, #12
 8008e82:	2b04      	cmp	r3, #4
 8008e84:	d007      	beq.n	8008e96 <HAL_RCC_GetSysClockFreq+0x32>
 8008e86:	2b08      	cmp	r3, #8
 8008e88:	d008      	beq.n	8008e9c <HAL_RCC_GetSysClockFreq+0x38>
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	f040 80b4 	bne.w	8008ff8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008e90:	4b5e      	ldr	r3, [pc, #376]	; (800900c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008e92:	60bb      	str	r3, [r7, #8]
       break;
 8008e94:	e0b3      	b.n	8008ffe <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008e96:	4b5e      	ldr	r3, [pc, #376]	; (8009010 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8008e98:	60bb      	str	r3, [r7, #8]
      break;
 8008e9a:	e0b0      	b.n	8008ffe <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008e9c:	4b5a      	ldr	r3, [pc, #360]	; (8009008 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008ea4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008ea6:	4b58      	ldr	r3, [pc, #352]	; (8009008 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008ea8:	685b      	ldr	r3, [r3, #4]
 8008eaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d04a      	beq.n	8008f48 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008eb2:	4b55      	ldr	r3, [pc, #340]	; (8009008 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	099b      	lsrs	r3, r3, #6
 8008eb8:	f04f 0400 	mov.w	r4, #0
 8008ebc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008ec0:	f04f 0200 	mov.w	r2, #0
 8008ec4:	ea03 0501 	and.w	r5, r3, r1
 8008ec8:	ea04 0602 	and.w	r6, r4, r2
 8008ecc:	4629      	mov	r1, r5
 8008ece:	4632      	mov	r2, r6
 8008ed0:	f04f 0300 	mov.w	r3, #0
 8008ed4:	f04f 0400 	mov.w	r4, #0
 8008ed8:	0154      	lsls	r4, r2, #5
 8008eda:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008ede:	014b      	lsls	r3, r1, #5
 8008ee0:	4619      	mov	r1, r3
 8008ee2:	4622      	mov	r2, r4
 8008ee4:	1b49      	subs	r1, r1, r5
 8008ee6:	eb62 0206 	sbc.w	r2, r2, r6
 8008eea:	f04f 0300 	mov.w	r3, #0
 8008eee:	f04f 0400 	mov.w	r4, #0
 8008ef2:	0194      	lsls	r4, r2, #6
 8008ef4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008ef8:	018b      	lsls	r3, r1, #6
 8008efa:	1a5b      	subs	r3, r3, r1
 8008efc:	eb64 0402 	sbc.w	r4, r4, r2
 8008f00:	f04f 0100 	mov.w	r1, #0
 8008f04:	f04f 0200 	mov.w	r2, #0
 8008f08:	00e2      	lsls	r2, r4, #3
 8008f0a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008f0e:	00d9      	lsls	r1, r3, #3
 8008f10:	460b      	mov	r3, r1
 8008f12:	4614      	mov	r4, r2
 8008f14:	195b      	adds	r3, r3, r5
 8008f16:	eb44 0406 	adc.w	r4, r4, r6
 8008f1a:	f04f 0100 	mov.w	r1, #0
 8008f1e:	f04f 0200 	mov.w	r2, #0
 8008f22:	0262      	lsls	r2, r4, #9
 8008f24:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008f28:	0259      	lsls	r1, r3, #9
 8008f2a:	460b      	mov	r3, r1
 8008f2c:	4614      	mov	r4, r2
 8008f2e:	4618      	mov	r0, r3
 8008f30:	4621      	mov	r1, r4
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f04f 0400 	mov.w	r4, #0
 8008f38:	461a      	mov	r2, r3
 8008f3a:	4623      	mov	r3, r4
 8008f3c:	f7f8 f8d4 	bl	80010e8 <__aeabi_uldivmod>
 8008f40:	4603      	mov	r3, r0
 8008f42:	460c      	mov	r4, r1
 8008f44:	60fb      	str	r3, [r7, #12]
 8008f46:	e049      	b.n	8008fdc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008f48:	4b2f      	ldr	r3, [pc, #188]	; (8009008 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	099b      	lsrs	r3, r3, #6
 8008f4e:	f04f 0400 	mov.w	r4, #0
 8008f52:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008f56:	f04f 0200 	mov.w	r2, #0
 8008f5a:	ea03 0501 	and.w	r5, r3, r1
 8008f5e:	ea04 0602 	and.w	r6, r4, r2
 8008f62:	4629      	mov	r1, r5
 8008f64:	4632      	mov	r2, r6
 8008f66:	f04f 0300 	mov.w	r3, #0
 8008f6a:	f04f 0400 	mov.w	r4, #0
 8008f6e:	0154      	lsls	r4, r2, #5
 8008f70:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008f74:	014b      	lsls	r3, r1, #5
 8008f76:	4619      	mov	r1, r3
 8008f78:	4622      	mov	r2, r4
 8008f7a:	1b49      	subs	r1, r1, r5
 8008f7c:	eb62 0206 	sbc.w	r2, r2, r6
 8008f80:	f04f 0300 	mov.w	r3, #0
 8008f84:	f04f 0400 	mov.w	r4, #0
 8008f88:	0194      	lsls	r4, r2, #6
 8008f8a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008f8e:	018b      	lsls	r3, r1, #6
 8008f90:	1a5b      	subs	r3, r3, r1
 8008f92:	eb64 0402 	sbc.w	r4, r4, r2
 8008f96:	f04f 0100 	mov.w	r1, #0
 8008f9a:	f04f 0200 	mov.w	r2, #0
 8008f9e:	00e2      	lsls	r2, r4, #3
 8008fa0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008fa4:	00d9      	lsls	r1, r3, #3
 8008fa6:	460b      	mov	r3, r1
 8008fa8:	4614      	mov	r4, r2
 8008faa:	195b      	adds	r3, r3, r5
 8008fac:	eb44 0406 	adc.w	r4, r4, r6
 8008fb0:	f04f 0100 	mov.w	r1, #0
 8008fb4:	f04f 0200 	mov.w	r2, #0
 8008fb8:	02a2      	lsls	r2, r4, #10
 8008fba:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8008fbe:	0299      	lsls	r1, r3, #10
 8008fc0:	460b      	mov	r3, r1
 8008fc2:	4614      	mov	r4, r2
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	4621      	mov	r1, r4
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f04f 0400 	mov.w	r4, #0
 8008fce:	461a      	mov	r2, r3
 8008fd0:	4623      	mov	r3, r4
 8008fd2:	f7f8 f889 	bl	80010e8 <__aeabi_uldivmod>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	460c      	mov	r4, r1
 8008fda:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008fdc:	4b0a      	ldr	r3, [pc, #40]	; (8009008 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	0c1b      	lsrs	r3, r3, #16
 8008fe2:	f003 0303 	and.w	r3, r3, #3
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	005b      	lsls	r3, r3, #1
 8008fea:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008fec:	68fa      	ldr	r2, [r7, #12]
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ff4:	60bb      	str	r3, [r7, #8]
      break;
 8008ff6:	e002      	b.n	8008ffe <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008ff8:	4b04      	ldr	r3, [pc, #16]	; (800900c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008ffa:	60bb      	str	r3, [r7, #8]
      break;
 8008ffc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008ffe:	68bb      	ldr	r3, [r7, #8]
}
 8009000:	4618      	mov	r0, r3
 8009002:	3714      	adds	r7, #20
 8009004:	46bd      	mov	sp, r7
 8009006:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009008:	40023800 	.word	0x40023800
 800900c:	00f42400 	.word	0x00f42400
 8009010:	007a1200 	.word	0x007a1200

08009014 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009014:	b480      	push	{r7}
 8009016:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009018:	4b02      	ldr	r3, [pc, #8]	; (8009024 <HAL_RCC_GetHCLKFreq+0x10>)
 800901a:	681b      	ldr	r3, [r3, #0]
}
 800901c:	4618      	mov	r0, r3
 800901e:	46bd      	mov	sp, r7
 8009020:	bc80      	pop	{r7}
 8009022:	4770      	bx	lr
 8009024:	20000008 	.word	0x20000008

08009028 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b082      	sub	sp, #8
 800902c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800902e:	f7ff fff1 	bl	8009014 <HAL_RCC_GetHCLKFreq>
 8009032:	4601      	mov	r1, r0
 8009034:	4b0b      	ldr	r3, [pc, #44]	; (8009064 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8009036:	689b      	ldr	r3, [r3, #8]
 8009038:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800903c:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8009040:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009042:	687a      	ldr	r2, [r7, #4]
 8009044:	fa92 f2a2 	rbit	r2, r2
 8009048:	603a      	str	r2, [r7, #0]
  return result;
 800904a:	683a      	ldr	r2, [r7, #0]
 800904c:	fab2 f282 	clz	r2, r2
 8009050:	b2d2      	uxtb	r2, r2
 8009052:	40d3      	lsrs	r3, r2
 8009054:	4a04      	ldr	r2, [pc, #16]	; (8009068 <HAL_RCC_GetPCLK1Freq+0x40>)
 8009056:	5cd3      	ldrb	r3, [r2, r3]
 8009058:	fa21 f303 	lsr.w	r3, r1, r3
}
 800905c:	4618      	mov	r0, r3
 800905e:	3708      	adds	r7, #8
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}
 8009064:	40023800 	.word	0x40023800
 8009068:	0801a71c 	.word	0x0801a71c

0800906c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b082      	sub	sp, #8
 8009070:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8009072:	f7ff ffcf 	bl	8009014 <HAL_RCC_GetHCLKFreq>
 8009076:	4601      	mov	r1, r0
 8009078:	4b0b      	ldr	r3, [pc, #44]	; (80090a8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009080:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8009084:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009086:	687a      	ldr	r2, [r7, #4]
 8009088:	fa92 f2a2 	rbit	r2, r2
 800908c:	603a      	str	r2, [r7, #0]
  return result;
 800908e:	683a      	ldr	r2, [r7, #0]
 8009090:	fab2 f282 	clz	r2, r2
 8009094:	b2d2      	uxtb	r2, r2
 8009096:	40d3      	lsrs	r3, r2
 8009098:	4a04      	ldr	r2, [pc, #16]	; (80090ac <HAL_RCC_GetPCLK2Freq+0x40>)
 800909a:	5cd3      	ldrb	r3, [r2, r3]
 800909c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3708      	adds	r7, #8
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}
 80090a8:	40023800 	.word	0x40023800
 80090ac:	0801a71c 	.word	0x0801a71c

080090b0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b082      	sub	sp, #8
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d101      	bne.n	80090c2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	e022      	b.n	8009108 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80090c8:	b2db      	uxtb	r3, r3
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d105      	bne.n	80090da <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2200      	movs	r2, #0
 80090d2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f7f9 fbb5 	bl	8002844 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2203      	movs	r2, #3
 80090de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f000 f814 	bl	8009110 <HAL_SD_InitCard>
 80090e8:	4603      	mov	r3, r0
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d001      	beq.n	80090f2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80090ee:	2301      	movs	r3, #1
 80090f0:	e00a      	b.n	8009108 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2200      	movs	r2, #0
 80090f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2200      	movs	r2, #0
 80090fc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2201      	movs	r2, #1
 8009102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8009106:	2300      	movs	r3, #0
}
 8009108:	4618      	mov	r0, r3
 800910a:	3708      	adds	r7, #8
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009110:	b5b0      	push	{r4, r5, r7, lr}
 8009112:	b08e      	sub	sp, #56	; 0x38
 8009114:	af04      	add	r7, sp, #16
 8009116:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8009118:	2300      	movs	r3, #0
 800911a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800911c:	2300      	movs	r3, #0
 800911e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8009120:	2300      	movs	r3, #0
 8009122:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8009124:	2300      	movs	r3, #0
 8009126:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8009128:	2300      	movs	r3, #0
 800912a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800912c:	2376      	movs	r3, #118	; 0x76
 800912e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681d      	ldr	r5, [r3, #0]
 8009134:	466c      	mov	r4, sp
 8009136:	f107 0314 	add.w	r3, r7, #20
 800913a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800913e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009142:	f107 0308 	add.w	r3, r7, #8
 8009146:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009148:	4628      	mov	r0, r5
 800914a:	f002 fbc1 	bl	800b8d0 <SDIO_Init>
 800914e:	4603      	mov	r3, r0
 8009150:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8009154:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009158:	2b00      	cmp	r3, #0
 800915a:	d001      	beq.n	8009160 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800915c:	2301      	movs	r3, #1
 800915e:	e031      	b.n	80091c4 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8009160:	4b1a      	ldr	r3, [pc, #104]	; (80091cc <HAL_SD_InitCard+0xbc>)
 8009162:	2200      	movs	r2, #0
 8009164:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4618      	mov	r0, r3
 800916c:	f002 fbf6 	bl	800b95c <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8009170:	4b16      	ldr	r3, [pc, #88]	; (80091cc <HAL_SD_InitCard+0xbc>)
 8009172:	2201      	movs	r2, #1
 8009174:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f000 ffc6 	bl	800a108 <SD_PowerON>
 800917c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800917e:	6a3b      	ldr	r3, [r7, #32]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d00b      	beq.n	800919c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2201      	movs	r2, #1
 8009188:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009190:	6a3b      	ldr	r3, [r7, #32]
 8009192:	431a      	orrs	r2, r3
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8009198:	2301      	movs	r3, #1
 800919a:	e013      	b.n	80091c4 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f000 fee5 	bl	8009f6c <SD_InitCard>
 80091a2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80091a4:	6a3b      	ldr	r3, [r7, #32]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d00b      	beq.n	80091c2 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2201      	movs	r2, #1
 80091ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80091b6:	6a3b      	ldr	r3, [r7, #32]
 80091b8:	431a      	orrs	r2, r3
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80091be:	2301      	movs	r3, #1
 80091c0:	e000      	b.n	80091c4 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80091c2:	2300      	movs	r3, #0
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3728      	adds	r7, #40	; 0x28
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bdb0      	pop	{r4, r5, r7, pc}
 80091cc:	422580a0 	.word	0x422580a0

080091d0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b08c      	sub	sp, #48	; 0x30
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	60f8      	str	r0, [r7, #12]
 80091d8:	60b9      	str	r1, [r7, #8]
 80091da:	607a      	str	r2, [r7, #4]
 80091dc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d107      	bne.n	80091f8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091ec:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	e0c7      	b.n	8009388 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	2b01      	cmp	r3, #1
 8009202:	f040 80c0 	bne.w	8009386 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	2200      	movs	r2, #0
 800920a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800920c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	441a      	add	r2, r3
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009216:	429a      	cmp	r2, r3
 8009218:	d907      	bls.n	800922a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800921e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8009226:	2301      	movs	r3, #1
 8009228:	e0ae      	b.n	8009388 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2203      	movs	r2, #3
 800922e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	2200      	movs	r2, #0
 8009238:	62da      	str	r2, [r3, #44]	; 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8009248:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800924e:	4a50      	ldr	r2, [pc, #320]	; (8009390 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8009250:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009256:	4a4f      	ldr	r2, [pc, #316]	; (8009394 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 8009258:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800925e:	2200      	movs	r2, #0
 8009260:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	3380      	adds	r3, #128	; 0x80
 800926c:	4619      	mov	r1, r3
 800926e:	68ba      	ldr	r2, [r7, #8]
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	025b      	lsls	r3, r3, #9
 8009274:	089b      	lsrs	r3, r3, #2
 8009276:	f7fb fea5 	bl	8004fc4 <HAL_DMA_Start_IT>
 800927a:	4603      	mov	r3, r0
 800927c:	2b00      	cmp	r3, #0
 800927e:	d017      	beq.n	80092b0 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800928e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a40      	ldr	r2, [pc, #256]	; (8009398 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8009296:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800929c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2201      	movs	r2, #1
 80092a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80092ac:	2301      	movs	r3, #1
 80092ae:	e06b      	b.n	8009388 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80092b0:	4b3a      	ldr	r3, [pc, #232]	; (800939c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 80092b2:	2201      	movs	r2, #1
 80092b4:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092ba:	2b01      	cmp	r3, #1
 80092bc:	d002      	beq.n	80092c4 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 80092be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c0:	025b      	lsls	r3, r3, #9
 80092c2:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80092cc:	4618      	mov	r0, r3
 80092ce:	f002 fbd3 	bl	800ba78 <SDMMC_CmdBlockLength>
 80092d2:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 80092d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d00f      	beq.n	80092fa <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	4a2e      	ldr	r2, [pc, #184]	; (8009398 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 80092e0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092e8:	431a      	orrs	r2, r3
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	2201      	movs	r2, #1
 80092f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 80092f6:	2301      	movs	r3, #1
 80092f8:	e046      	b.n	8009388 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80092fa:	f04f 33ff 	mov.w	r3, #4294967295
 80092fe:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	025b      	lsls	r3, r3, #9
 8009304:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009306:	2390      	movs	r3, #144	; 0x90
 8009308:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800930a:	2302      	movs	r3, #2
 800930c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800930e:	2300      	movs	r3, #0
 8009310:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8009312:	2301      	movs	r3, #1
 8009314:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f107 0210 	add.w	r2, r7, #16
 800931e:	4611      	mov	r1, r2
 8009320:	4618      	mov	r0, r3
 8009322:	f002 fb7e 	bl	800ba22 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	2b01      	cmp	r3, #1
 800932a:	d90a      	bls.n	8009342 <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2282      	movs	r2, #130	; 0x82
 8009330:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009338:	4618      	mov	r0, r3
 800933a:	f002 fbe1 	bl	800bb00 <SDMMC_CmdReadMultiBlock>
 800933e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009340:	e009      	b.n	8009356 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	2281      	movs	r2, #129	; 0x81
 8009346:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800934e:	4618      	mov	r0, r3
 8009350:	f002 fbb4 	bl	800babc <SDMMC_CmdReadSingleBlock>
 8009354:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8009356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009358:	2b00      	cmp	r3, #0
 800935a:	d012      	beq.n	8009382 <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	4a0d      	ldr	r2, [pc, #52]	; (8009398 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8009362:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800936a:	431a      	orrs	r2, r3
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2201      	movs	r2, #1
 8009374:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2200      	movs	r2, #0
 800937c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800937e:	2301      	movs	r3, #1
 8009380:	e002      	b.n	8009388 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 8009382:	2300      	movs	r3, #0
 8009384:	e000      	b.n	8009388 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 8009386:	2302      	movs	r3, #2
  }
}
 8009388:	4618      	mov	r0, r3
 800938a:	3730      	adds	r7, #48	; 0x30
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}
 8009390:	08009d7d 	.word	0x08009d7d
 8009394:	08009ded 	.word	0x08009ded
 8009398:	004005ff 	.word	0x004005ff
 800939c:	4225858c 	.word	0x4225858c

080093a0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b08c      	sub	sp, #48	; 0x30
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	607a      	str	r2, [r7, #4]
 80093ac:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d107      	bne.n	80093c8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093bc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80093c4:	2301      	movs	r3, #1
 80093c6:	e0ca      	b.n	800955e <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80093ce:	b2db      	uxtb	r3, r3
 80093d0:	2b01      	cmp	r3, #1
 80093d2:	f040 80c3 	bne.w	800955c <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2200      	movs	r2, #0
 80093da:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80093dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	441a      	add	r2, r3
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d907      	bls.n	80093fa <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ee:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80093f6:	2301      	movs	r3, #1
 80093f8:	e0b1      	b.n	800955e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2203      	movs	r2, #3
 80093fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2200      	movs	r2, #0
 8009408:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f042 021a 	orr.w	r2, r2, #26
 8009418:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800941e:	4a52      	ldr	r2, [pc, #328]	; (8009568 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8009420:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009426:	4a51      	ldr	r2, [pc, #324]	; (800956c <HAL_SD_WriteBlocks_DMA+0x1cc>)
 8009428:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800942e:	2200      	movs	r2, #0
 8009430:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009436:	2b01      	cmp	r3, #1
 8009438:	d002      	beq.n	8009440 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800943a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800943c:	025b      	lsls	r3, r3, #9
 800943e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009448:	4618      	mov	r0, r3
 800944a:	f002 fb15 	bl	800ba78 <SDMMC_CmdBlockLength>
 800944e:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009452:	2b00      	cmp	r3, #0
 8009454:	d00f      	beq.n	8009476 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4a45      	ldr	r2, [pc, #276]	; (8009570 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800945c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009464:	431a      	orrs	r2, r3
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2201      	movs	r2, #1
 800946e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8009472:	2301      	movs	r3, #1
 8009474:	e073      	b.n	800955e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	2b01      	cmp	r3, #1
 800947a:	d90a      	bls.n	8009492 <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	22a0      	movs	r2, #160	; 0xa0
 8009480:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009488:	4618      	mov	r0, r3
 800948a:	f002 fb7d 	bl	800bb88 <SDMMC_CmdWriteMultiBlock>
 800948e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009490:	e009      	b.n	80094a6 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2290      	movs	r2, #144	; 0x90
 8009496:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800949e:	4618      	mov	r0, r3
 80094a0:	f002 fb50 	bl	800bb44 <SDMMC_CmdWriteSingleBlock>
 80094a4:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80094a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d012      	beq.n	80094d2 <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4a2f      	ldr	r2, [pc, #188]	; (8009570 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 80094b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094ba:	431a      	orrs	r2, r3
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	2201      	movs	r2, #1
 80094c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	2200      	movs	r2, #0
 80094cc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80094ce:	2301      	movs	r3, #1
 80094d0:	e045      	b.n	800955e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80094d2:	4b28      	ldr	r3, [pc, #160]	; (8009574 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 80094d4:	2201      	movs	r2, #1
 80094d6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80094dc:	68b9      	ldr	r1, [r7, #8]
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	3380      	adds	r3, #128	; 0x80
 80094e4:	461a      	mov	r2, r3
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	025b      	lsls	r3, r3, #9
 80094ea:	089b      	lsrs	r3, r3, #2
 80094ec:	f7fb fd6a 	bl	8004fc4 <HAL_DMA_Start_IT>
 80094f0:	4603      	mov	r3, r0
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d01a      	beq.n	800952c <HAL_SD_WriteBlocks_DMA+0x18c>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f022 021a 	bic.w	r2, r2, #26
 8009504:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4a19      	ldr	r2, [pc, #100]	; (8009570 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800950c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009512:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	2201      	movs	r2, #1
 800951e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2200      	movs	r2, #0
 8009526:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009528:	2301      	movs	r3, #1
 800952a:	e018      	b.n	800955e <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800952c:	f04f 33ff 	mov.w	r3, #4294967295
 8009530:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	025b      	lsls	r3, r3, #9
 8009536:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009538:	2390      	movs	r3, #144	; 0x90
 800953a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800953c:	2300      	movs	r3, #0
 800953e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009540:	2300      	movs	r3, #0
 8009542:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8009544:	2301      	movs	r3, #1
 8009546:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f107 0210 	add.w	r2, r7, #16
 8009550:	4611      	mov	r1, r2
 8009552:	4618      	mov	r0, r3
 8009554:	f002 fa65 	bl	800ba22 <SDIO_ConfigData>

      return HAL_OK;
 8009558:	2300      	movs	r3, #0
 800955a:	e000      	b.n	800955e <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800955c:	2302      	movs	r3, #2
  }
}
 800955e:	4618      	mov	r0, r3
 8009560:	3730      	adds	r7, #48	; 0x30
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
 8009566:	bf00      	nop
 8009568:	08009d55 	.word	0x08009d55
 800956c:	08009ded 	.word	0x08009ded
 8009570:	004005ff 	.word	0x004005ff
 8009574:	4225858c 	.word	0x4225858c

08009578 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b084      	sub	sp, #16
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009584:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800958c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009590:	2b00      	cmp	r3, #0
 8009592:	d008      	beq.n	80095a6 <HAL_SD_IRQHandler+0x2e>
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f003 0308 	and.w	r3, r3, #8
 800959a:	2b00      	cmp	r3, #0
 800959c:	d003      	beq.n	80095a6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f000 ffc8 	bl	800a534 <SD_Read_IT>
 80095a4:	e157      	b.n	8009856 <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	f000 808f 	beq.w	80096d4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80095be:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095c6:	687a      	ldr	r2, [r7, #4]
 80095c8:	6812      	ldr	r2, [r2, #0]
 80095ca:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 80095ce:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80095d2:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f022 0201 	bic.w	r2, r2, #1
 80095e2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	f003 0308 	and.w	r3, r3, #8
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d039      	beq.n	8009662 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	f003 0302 	and.w	r3, r3, #2
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d104      	bne.n	8009602 <HAL_SD_IRQHandler+0x8a>
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	f003 0320 	and.w	r3, r3, #32
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d011      	beq.n	8009626 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4618      	mov	r0, r3
 8009608:	f002 fae0 	bl	800bbcc <SDMMC_CmdStopTransfer>
 800960c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d008      	beq.n	8009626 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	431a      	orrs	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f000 f921 	bl	8009868 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f240 523a 	movw	r2, #1338	; 0x53a
 800962e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2201      	movs	r2, #1
 8009634:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f003 0301 	and.w	r3, r3, #1
 8009644:	2b00      	cmp	r3, #0
 8009646:	d104      	bne.n	8009652 <HAL_SD_IRQHandler+0xda>
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	f003 0302 	and.w	r3, r3, #2
 800964e:	2b00      	cmp	r3, #0
 8009650:	d003      	beq.n	800965a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f004 fabc 	bl	800dbd0 <HAL_SD_RxCpltCallback>
 8009658:	e0fd      	b.n	8009856 <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f004 faae 	bl	800dbbc <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009660:	e0f9      	b.n	8009856 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009668:	2b00      	cmp	r3, #0
 800966a:	f000 80f4 	beq.w	8009856 <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	f003 0320 	and.w	r3, r3, #32
 8009674:	2b00      	cmp	r3, #0
 8009676:	d011      	beq.n	800969c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4618      	mov	r0, r3
 800967e:	f002 faa5 	bl	800bbcc <SDMMC_CmdStopTransfer>
 8009682:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d008      	beq.n	800969c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	431a      	orrs	r2, r3
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f000 f8e6 	bl	8009868 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	f003 0301 	and.w	r3, r3, #1
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	f040 80d7 	bne.w	8009856 <HAL_SD_IRQHandler+0x2de>
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f003 0302 	and.w	r3, r3, #2
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	f040 80d1 	bne.w	8009856 <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	f022 0208 	bic.w	r2, r2, #8
 80096c2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2201      	movs	r2, #1
 80096c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80096cc:	6878      	ldr	r0, [r7, #4]
 80096ce:	f004 fa75 	bl	800dbbc <HAL_SD_TxCpltCallback>
}
 80096d2:	e0c0      	b.n	8009856 <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d008      	beq.n	80096f4 <HAL_SD_IRQHandler+0x17c>
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	f003 0308 	and.w	r3, r3, #8
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d003      	beq.n	80096f4 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f000 ff72 	bl	800a5d6 <SD_Write_IT>
 80096f2:	e0b0      	b.n	8009856 <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096fa:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80096fe:	2b00      	cmp	r3, #0
 8009700:	f000 80a9 	beq.w	8009856 <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800970a:	f003 0302 	and.w	r3, r3, #2
 800970e:	2b00      	cmp	r3, #0
 8009710:	d005      	beq.n	800971e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009716:	f043 0202 	orr.w	r2, r3, #2
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009724:	f003 0308 	and.w	r3, r3, #8
 8009728:	2b00      	cmp	r3, #0
 800972a:	d005      	beq.n	8009738 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009730:	f043 0208 	orr.w	r2, r3, #8
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800973e:	f003 0320 	and.w	r3, r3, #32
 8009742:	2b00      	cmp	r3, #0
 8009744:	d005      	beq.n	8009752 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800974a:	f043 0220 	orr.w	r2, r3, #32
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009758:	f003 0310 	and.w	r3, r3, #16
 800975c:	2b00      	cmp	r3, #0
 800975e:	d005      	beq.n	800976c <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009764:	f043 0210 	orr.w	r2, r3, #16
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	f240 723a 	movw	r2, #1850	; 0x73a
 8009774:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800977c:	687a      	ldr	r2, [r7, #4]
 800977e:	6812      	ldr	r2, [r2, #0]
 8009780:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8009784:	f023 0302 	bic.w	r3, r3, #2
 8009788:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	4618      	mov	r0, r3
 8009790:	f002 fa1c 	bl	800bbcc <SDMMC_CmdStopTransfer>
 8009794:	4602      	mov	r2, r0
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800979a:	431a      	orrs	r2, r3
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	f003 0308 	and.w	r3, r3, #8
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d00a      	beq.n	80097c0 <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2201      	movs	r2, #1
 80097ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f000 f855 	bl	8009868 <HAL_SD_ErrorCallback>
}
 80097be:	e04a      	b.n	8009856 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d045      	beq.n	8009856 <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	f003 0310 	and.w	r3, r3, #16
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d104      	bne.n	80097de <HAL_SD_IRQHandler+0x266>
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	f003 0320 	and.w	r3, r3, #32
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d011      	beq.n	8009802 <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097e2:	4a1f      	ldr	r2, [pc, #124]	; (8009860 <HAL_SD_IRQHandler+0x2e8>)
 80097e4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097ea:	4618      	mov	r0, r3
 80097ec:	f7fb fcb2 	bl	8005154 <HAL_DMA_Abort_IT>
 80097f0:	4603      	mov	r3, r0
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d02f      	beq.n	8009856 <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097fa:	4618      	mov	r0, r3
 80097fc:	f000 fb48 	bl	8009e90 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009800:	e029      	b.n	8009856 <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	f003 0301 	and.w	r3, r3, #1
 8009808:	2b00      	cmp	r3, #0
 800980a:	d104      	bne.n	8009816 <HAL_SD_IRQHandler+0x29e>
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f003 0302 	and.w	r3, r3, #2
 8009812:	2b00      	cmp	r3, #0
 8009814:	d011      	beq.n	800983a <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800981a:	4a12      	ldr	r2, [pc, #72]	; (8009864 <HAL_SD_IRQHandler+0x2ec>)
 800981c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009822:	4618      	mov	r0, r3
 8009824:	f7fb fc96 	bl	8005154 <HAL_DMA_Abort_IT>
 8009828:	4603      	mov	r3, r0
 800982a:	2b00      	cmp	r3, #0
 800982c:	d013      	beq.n	8009856 <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009832:	4618      	mov	r0, r3
 8009834:	f000 fb63 	bl	8009efe <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009838:	e00d      	b.n	8009856 <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2200      	movs	r2, #0
 800983e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2201      	movs	r2, #1
 8009844:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2200      	movs	r2, #0
 800984c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	f004 f9aa 	bl	800dba8 <HAL_SD_AbortCallback>
}
 8009854:	e7ff      	b.n	8009856 <HAL_SD_IRQHandler+0x2de>
 8009856:	bf00      	nop
 8009858:	3710      	adds	r7, #16
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}
 800985e:	bf00      	nop
 8009860:	08009e91 	.word	0x08009e91
 8009864:	08009eff 	.word	0x08009eff

08009868 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009868:	b480      	push	{r7}
 800986a:	b083      	sub	sp, #12
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009870:	bf00      	nop
 8009872:	370c      	adds	r7, #12
 8009874:	46bd      	mov	sp, r7
 8009876:	bc80      	pop	{r7}
 8009878:	4770      	bx	lr
	...

0800987c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800987c:	b480      	push	{r7}
 800987e:	b083      	sub	sp, #12
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800988a:	0f9b      	lsrs	r3, r3, #30
 800988c:	b2da      	uxtb	r2, r3
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009896:	0e9b      	lsrs	r3, r3, #26
 8009898:	b2db      	uxtb	r3, r3
 800989a:	f003 030f 	and.w	r3, r3, #15
 800989e:	b2da      	uxtb	r2, r3
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80098a8:	0e1b      	lsrs	r3, r3, #24
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	f003 0303 	and.w	r3, r3, #3
 80098b0:	b2da      	uxtb	r2, r3
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80098ba:	0c1b      	lsrs	r3, r3, #16
 80098bc:	b2da      	uxtb	r2, r3
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80098c6:	0a1b      	lsrs	r3, r3, #8
 80098c8:	b2da      	uxtb	r2, r3
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80098d2:	b2da      	uxtb	r2, r3
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098dc:	0d1b      	lsrs	r3, r3, #20
 80098de:	b29a      	uxth	r2, r3
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098e8:	0c1b      	lsrs	r3, r3, #16
 80098ea:	b2db      	uxtb	r3, r3
 80098ec:	f003 030f 	and.w	r3, r3, #15
 80098f0:	b2da      	uxtb	r2, r3
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098fa:	0bdb      	lsrs	r3, r3, #15
 80098fc:	b2db      	uxtb	r3, r3
 80098fe:	f003 0301 	and.w	r3, r3, #1
 8009902:	b2da      	uxtb	r2, r3
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800990c:	0b9b      	lsrs	r3, r3, #14
 800990e:	b2db      	uxtb	r3, r3
 8009910:	f003 0301 	and.w	r3, r3, #1
 8009914:	b2da      	uxtb	r2, r3
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800991e:	0b5b      	lsrs	r3, r3, #13
 8009920:	b2db      	uxtb	r3, r3
 8009922:	f003 0301 	and.w	r3, r3, #1
 8009926:	b2da      	uxtb	r2, r3
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009930:	0b1b      	lsrs	r3, r3, #12
 8009932:	b2db      	uxtb	r3, r3
 8009934:	f003 0301 	and.w	r3, r3, #1
 8009938:	b2da      	uxtb	r2, r3
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	2200      	movs	r2, #0
 8009942:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009948:	2b00      	cmp	r3, #0
 800994a:	d163      	bne.n	8009a14 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009950:	009a      	lsls	r2, r3, #2
 8009952:	f640 73fc 	movw	r3, #4092	; 0xffc
 8009956:	4013      	ands	r3, r2
 8009958:	687a      	ldr	r2, [r7, #4]
 800995a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800995c:	0f92      	lsrs	r2, r2, #30
 800995e:	431a      	orrs	r2, r3
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009968:	0edb      	lsrs	r3, r3, #27
 800996a:	b2db      	uxtb	r3, r3
 800996c:	f003 0307 	and.w	r3, r3, #7
 8009970:	b2da      	uxtb	r2, r3
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800997a:	0e1b      	lsrs	r3, r3, #24
 800997c:	b2db      	uxtb	r3, r3
 800997e:	f003 0307 	and.w	r3, r3, #7
 8009982:	b2da      	uxtb	r2, r3
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800998c:	0d5b      	lsrs	r3, r3, #21
 800998e:	b2db      	uxtb	r3, r3
 8009990:	f003 0307 	and.w	r3, r3, #7
 8009994:	b2da      	uxtb	r2, r3
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800999e:	0c9b      	lsrs	r3, r3, #18
 80099a0:	b2db      	uxtb	r3, r3
 80099a2:	f003 0307 	and.w	r3, r3, #7
 80099a6:	b2da      	uxtb	r2, r3
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80099b0:	0bdb      	lsrs	r3, r3, #15
 80099b2:	b2db      	uxtb	r3, r3
 80099b4:	f003 0307 	and.w	r3, r3, #7
 80099b8:	b2da      	uxtb	r2, r3
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	691b      	ldr	r3, [r3, #16]
 80099c2:	1c5a      	adds	r2, r3, #1
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	7e1b      	ldrb	r3, [r3, #24]
 80099cc:	b2db      	uxtb	r3, r3
 80099ce:	f003 0307 	and.w	r3, r3, #7
 80099d2:	3302      	adds	r3, #2
 80099d4:	2201      	movs	r2, #1
 80099d6:	fa02 f303 	lsl.w	r3, r2, r3
 80099da:	687a      	ldr	r2, [r7, #4]
 80099dc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80099de:	fb02 f203 	mul.w	r2, r2, r3
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	7a1b      	ldrb	r3, [r3, #8]
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	f003 030f 	and.w	r3, r3, #15
 80099f0:	2201      	movs	r2, #1
 80099f2:	409a      	lsls	r2, r3
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099fc:	687a      	ldr	r2, [r7, #4]
 80099fe:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8009a00:	0a52      	lsrs	r2, r2, #9
 8009a02:	fb02 f203 	mul.w	r2, r2, r3
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009a10:	661a      	str	r2, [r3, #96]	; 0x60
 8009a12:	e031      	b.n	8009a78 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d11d      	bne.n	8009a58 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009a20:	041b      	lsls	r3, r3, #16
 8009a22:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a2a:	0c1b      	lsrs	r3, r3, #16
 8009a2c:	431a      	orrs	r2, r3
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	691b      	ldr	r3, [r3, #16]
 8009a36:	3301      	adds	r3, #1
 8009a38:	029a      	lsls	r2, r3, #10
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009a4c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	661a      	str	r2, [r3, #96]	; 0x60
 8009a56:	e00f      	b.n	8009a78 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4a58      	ldr	r2, [pc, #352]	; (8009bc0 <HAL_SD_GetCardCSD+0x344>)
 8009a5e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a64:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2201      	movs	r2, #1
 8009a70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009a74:	2301      	movs	r3, #1
 8009a76:	e09d      	b.n	8009bb4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a7c:	0b9b      	lsrs	r3, r3, #14
 8009a7e:	b2db      	uxtb	r3, r3
 8009a80:	f003 0301 	and.w	r3, r3, #1
 8009a84:	b2da      	uxtb	r2, r3
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a8e:	09db      	lsrs	r3, r3, #7
 8009a90:	b2db      	uxtb	r3, r3
 8009a92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a96:	b2da      	uxtb	r2, r3
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009aa0:	b2db      	uxtb	r3, r3
 8009aa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009aa6:	b2da      	uxtb	r2, r3
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ab0:	0fdb      	lsrs	r3, r3, #31
 8009ab2:	b2da      	uxtb	r2, r3
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009abc:	0f5b      	lsrs	r3, r3, #29
 8009abe:	b2db      	uxtb	r3, r3
 8009ac0:	f003 0303 	and.w	r3, r3, #3
 8009ac4:	b2da      	uxtb	r2, r3
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ace:	0e9b      	lsrs	r3, r3, #26
 8009ad0:	b2db      	uxtb	r3, r3
 8009ad2:	f003 0307 	and.w	r3, r3, #7
 8009ad6:	b2da      	uxtb	r2, r3
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ae0:	0d9b      	lsrs	r3, r3, #22
 8009ae2:	b2db      	uxtb	r3, r3
 8009ae4:	f003 030f 	and.w	r3, r3, #15
 8009ae8:	b2da      	uxtb	r2, r3
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009af2:	0d5b      	lsrs	r3, r3, #21
 8009af4:	b2db      	uxtb	r3, r3
 8009af6:	f003 0301 	and.w	r3, r3, #1
 8009afa:	b2da      	uxtb	r2, r3
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	2200      	movs	r2, #0
 8009b06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b0e:	0c1b      	lsrs	r3, r3, #16
 8009b10:	b2db      	uxtb	r3, r3
 8009b12:	f003 0301 	and.w	r3, r3, #1
 8009b16:	b2da      	uxtb	r2, r3
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b22:	0bdb      	lsrs	r3, r3, #15
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	f003 0301 	and.w	r3, r3, #1
 8009b2a:	b2da      	uxtb	r2, r3
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b36:	0b9b      	lsrs	r3, r3, #14
 8009b38:	b2db      	uxtb	r3, r3
 8009b3a:	f003 0301 	and.w	r3, r3, #1
 8009b3e:	b2da      	uxtb	r2, r3
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b4a:	0b5b      	lsrs	r3, r3, #13
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	f003 0301 	and.w	r3, r3, #1
 8009b52:	b2da      	uxtb	r2, r3
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b5e:	0b1b      	lsrs	r3, r3, #12
 8009b60:	b2db      	uxtb	r3, r3
 8009b62:	f003 0301 	and.w	r3, r3, #1
 8009b66:	b2da      	uxtb	r2, r3
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b72:	0a9b      	lsrs	r3, r3, #10
 8009b74:	b2db      	uxtb	r3, r3
 8009b76:	f003 0303 	and.w	r3, r3, #3
 8009b7a:	b2da      	uxtb	r2, r3
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b86:	0a1b      	lsrs	r3, r3, #8
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	f003 0303 	and.w	r3, r3, #3
 8009b8e:	b2da      	uxtb	r2, r3
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b9a:	085b      	lsrs	r3, r3, #1
 8009b9c:	b2db      	uxtb	r3, r3
 8009b9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ba2:	b2da      	uxtb	r2, r3
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	2201      	movs	r2, #1
 8009bae:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8009bb2:	2300      	movs	r3, #0
}
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	370c      	adds	r7, #12
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bc80      	pop	{r7}
 8009bbc:	4770      	bx	lr
 8009bbe:	bf00      	nop
 8009bc0:	004005ff 	.word	0x004005ff

08009bc4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b083      	sub	sp, #12
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
 8009bcc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8009c0e:	2300      	movs	r3, #0
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	370c      	adds	r7, #12
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bc80      	pop	{r7}
 8009c18:	4770      	bx	lr
	...

08009c1c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8009c1c:	b5b0      	push	{r4, r5, r7, lr}
 8009c1e:	b08e      	sub	sp, #56	; 0x38
 8009c20:	af04      	add	r7, sp, #16
 8009c22:	6078      	str	r0, [r7, #4]
 8009c24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2203      	movs	r2, #3
 8009c2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c32:	2b03      	cmp	r3, #3
 8009c34:	d02e      	beq.n	8009c94 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c3c:	d106      	bne.n	8009c4c <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c42:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	639a      	str	r2, [r3, #56]	; 0x38
 8009c4a:	e029      	b.n	8009ca0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c52:	d10a      	bne.n	8009c6a <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f000 fb0d 	bl	800a274 <SD_WideBus_Enable>
 8009c5a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c62:	431a      	orrs	r2, r3
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	639a      	str	r2, [r3, #56]	; 0x38
 8009c68:	e01a      	b.n	8009ca0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d10a      	bne.n	8009c86 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f000 fb4a 	bl	800a30a <SD_WideBus_Disable>
 8009c76:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c7e:	431a      	orrs	r2, r3
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	639a      	str	r2, [r3, #56]	; 0x38
 8009c84:	e00c      	b.n	8009ca0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c8a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	639a      	str	r2, [r3, #56]	; 0x38
 8009c92:	e005      	b.n	8009ca0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c98:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d009      	beq.n	8009cbc <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a18      	ldr	r2, [pc, #96]	; (8009d10 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8009cae:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009cb8:	2301      	movs	r3, #1
 8009cba:	e024      	b.n	8009d06 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	685b      	ldr	r3, [r3, #4]
 8009cc0:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	689b      	ldr	r3, [r3, #8]
 8009cc6:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	68db      	ldr	r3, [r3, #12]
 8009ccc:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	695b      	ldr	r3, [r3, #20]
 8009cd6:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	699b      	ldr	r3, [r3, #24]
 8009cdc:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681d      	ldr	r5, [r3, #0]
 8009ce2:	466c      	mov	r4, sp
 8009ce4:	f107 0318 	add.w	r3, r7, #24
 8009ce8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009cec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009cf0:	f107 030c 	add.w	r3, r7, #12
 8009cf4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009cf6:	4628      	mov	r0, r5
 8009cf8:	f001 fdea 	bl	800b8d0 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2201      	movs	r2, #1
 8009d00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8009d04:	2300      	movs	r3, #0
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3728      	adds	r7, #40	; 0x28
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bdb0      	pop	{r4, r5, r7, pc}
 8009d0e:	bf00      	nop
 8009d10:	004005ff 	.word	0x004005ff

08009d14 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b086      	sub	sp, #24
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009d20:	f107 030c 	add.w	r3, r7, #12
 8009d24:	4619      	mov	r1, r3
 8009d26:	6878      	ldr	r0, [r7, #4]
 8009d28:	f000 fa7c 	bl	800a224 <SD_SendStatus>
 8009d2c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d005      	beq.n	8009d40 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	431a      	orrs	r2, r3
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	0a5b      	lsrs	r3, r3, #9
 8009d44:	f003 030f 	and.w	r3, r3, #15
 8009d48:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009d4a:	693b      	ldr	r3, [r7, #16]
}
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	3718      	adds	r7, #24
 8009d50:	46bd      	mov	sp, r7
 8009d52:	bd80      	pop	{r7, pc}

08009d54 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b085      	sub	sp, #20
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d60:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d70:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8009d72:	bf00      	nop
 8009d74:	3714      	adds	r7, #20
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bc80      	pop	{r7}
 8009d7a:	4770      	bx	lr

08009d7c <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b084      	sub	sp, #16
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d88:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d8e:	2b82      	cmp	r3, #130	; 0x82
 8009d90:	d111      	bne.n	8009db6 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4618      	mov	r0, r3
 8009d98:	f001 ff18 	bl	800bbcc <SDMMC_CmdStopTransfer>
 8009d9c:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d008      	beq.n	8009db6 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	431a      	orrs	r2, r3
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8009db0:	68f8      	ldr	r0, [r7, #12]
 8009db2:	f7ff fd59 	bl	8009868 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f022 0208 	bic.w	r2, r2, #8
 8009dc4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f240 523a 	movw	r2, #1338	; 0x53a
 8009dce:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8009dde:	68f8      	ldr	r0, [r7, #12]
 8009de0:	f003 fef6 	bl	800dbd0 <HAL_SD_RxCpltCallback>
#endif
}
 8009de4:	bf00      	nop
 8009de6:	3710      	adds	r7, #16
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}

08009dec <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b086      	sub	sp, #24
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009df8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f7fb fc34 	bl	8005668 <HAL_DMA_GetError>
 8009e00:	4603      	mov	r3, r0
 8009e02:	2b02      	cmp	r3, #2
 8009e04:	d03e      	beq.n	8009e84 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e0c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e14:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	2b01      	cmp	r3, #1
 8009e1a:	d002      	beq.n	8009e22 <SD_DMAError+0x36>
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2b01      	cmp	r3, #1
 8009e20:	d12d      	bne.n	8009e7e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009e22:	697b      	ldr	r3, [r7, #20]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	4a19      	ldr	r2, [pc, #100]	; (8009e8c <SD_DMAError+0xa0>)
 8009e28:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009e2a:	697b      	ldr	r3, [r7, #20]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8009e38:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e3e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009e42:	697b      	ldr	r3, [r7, #20]
 8009e44:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8009e46:	6978      	ldr	r0, [r7, #20]
 8009e48:	f7ff ff64 	bl	8009d14 <HAL_SD_GetCardState>
 8009e4c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	2b06      	cmp	r3, #6
 8009e52:	d002      	beq.n	8009e5a <SD_DMAError+0x6e>
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	2b05      	cmp	r3, #5
 8009e58:	d10a      	bne.n	8009e70 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f001 feb4 	bl	800bbcc <SDMMC_CmdStopTransfer>
 8009e64:	4602      	mov	r2, r0
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e6a:	431a      	orrs	r2, r3
 8009e6c:	697b      	ldr	r3, [r7, #20]
 8009e6e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	2201      	movs	r2, #1
 8009e74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009e78:	697b      	ldr	r3, [r7, #20]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8009e7e:	6978      	ldr	r0, [r7, #20]
 8009e80:	f7ff fcf2 	bl	8009868 <HAL_SD_ErrorCallback>
#endif
  }
}
 8009e84:	bf00      	nop
 8009e86:	3718      	adds	r7, #24
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}
 8009e8c:	004005ff 	.word	0x004005ff

08009e90 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	b084      	sub	sp, #16
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e9c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	f240 523a 	movw	r2, #1338	; 0x53a
 8009ea6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009ea8:	68f8      	ldr	r0, [r7, #12]
 8009eaa:	f7ff ff33 	bl	8009d14 <HAL_SD_GetCardState>
 8009eae:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	2b06      	cmp	r3, #6
 8009ec2:	d002      	beq.n	8009eca <SD_DMATxAbort+0x3a>
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	2b05      	cmp	r3, #5
 8009ec8:	d10a      	bne.n	8009ee0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	4618      	mov	r0, r3
 8009ed0:	f001 fe7c 	bl	800bbcc <SDMMC_CmdStopTransfer>
 8009ed4:	4602      	mov	r2, r0
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009eda:	431a      	orrs	r2, r3
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d103      	bne.n	8009ef0 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009ee8:	68f8      	ldr	r0, [r7, #12]
 8009eea:	f003 fe5d 	bl	800dba8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009eee:	e002      	b.n	8009ef6 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009ef0:	68f8      	ldr	r0, [r7, #12]
 8009ef2:	f7ff fcb9 	bl	8009868 <HAL_SD_ErrorCallback>
}
 8009ef6:	bf00      	nop
 8009ef8:	3710      	adds	r7, #16
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}

08009efe <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8009efe:	b580      	push	{r7, lr}
 8009f00:	b084      	sub	sp, #16
 8009f02:	af00      	add	r7, sp, #0
 8009f04:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f0a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f240 523a 	movw	r2, #1338	; 0x53a
 8009f14:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009f16:	68f8      	ldr	r0, [r7, #12]
 8009f18:	f7ff fefc 	bl	8009d14 <HAL_SD_GetCardState>
 8009f1c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	2201      	movs	r2, #1
 8009f22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	2200      	movs	r2, #0
 8009f2a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	2b06      	cmp	r3, #6
 8009f30:	d002      	beq.n	8009f38 <SD_DMARxAbort+0x3a>
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	2b05      	cmp	r3, #5
 8009f36:	d10a      	bne.n	8009f4e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	f001 fe45 	bl	800bbcc <SDMMC_CmdStopTransfer>
 8009f42:	4602      	mov	r2, r0
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f48:	431a      	orrs	r2, r3
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d103      	bne.n	8009f5e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009f56:	68f8      	ldr	r0, [r7, #12]
 8009f58:	f003 fe26 	bl	800dba8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009f5c:	e002      	b.n	8009f64 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8009f5e:	68f8      	ldr	r0, [r7, #12]
 8009f60:	f7ff fc82 	bl	8009868 <HAL_SD_ErrorCallback>
}
 8009f64:	bf00      	nop
 8009f66:	3710      	adds	r7, #16
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009f6c:	b5b0      	push	{r4, r5, r7, lr}
 8009f6e:	b094      	sub	sp, #80	; 0x50
 8009f70:	af04      	add	r7, sp, #16
 8009f72:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009f74:	2301      	movs	r3, #1
 8009f76:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f001 fcfc 	bl	800b97a <SDIO_GetPowerState>
 8009f82:	4603      	mov	r3, r0
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d102      	bne.n	8009f8e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009f88:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009f8c:	e0b7      	b.n	800a0fe <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f92:	2b03      	cmp	r3, #3
 8009f94:	d02f      	beq.n	8009ff6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f001 ff20 	bl	800bde0 <SDMMC_CmdSendCID>
 8009fa0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d001      	beq.n	8009fac <SD_InitCard+0x40>
    {
      return errorstate;
 8009fa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009faa:	e0a8      	b.n	800a0fe <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2100      	movs	r1, #0
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f001 fd23 	bl	800b9fe <SDIO_GetResponse>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	2104      	movs	r1, #4
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	f001 fd1a 	bl	800b9fe <SDIO_GetResponse>
 8009fca:	4602      	mov	r2, r0
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	2108      	movs	r1, #8
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f001 fd11 	bl	800b9fe <SDIO_GetResponse>
 8009fdc:	4602      	mov	r2, r0
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	210c      	movs	r1, #12
 8009fe8:	4618      	mov	r0, r3
 8009fea:	f001 fd08 	bl	800b9fe <SDIO_GetResponse>
 8009fee:	4602      	mov	r2, r0
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ffa:	2b03      	cmp	r3, #3
 8009ffc:	d00d      	beq.n	800a01a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f107 020e 	add.w	r2, r7, #14
 800a006:	4611      	mov	r1, r2
 800a008:	4618      	mov	r0, r3
 800a00a:	f001 ff26 	bl	800be5a <SDMMC_CmdSetRelAdd>
 800a00e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a010:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a012:	2b00      	cmp	r3, #0
 800a014:	d001      	beq.n	800a01a <SD_InitCard+0xae>
    {
      return errorstate;
 800a016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a018:	e071      	b.n	800a0fe <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a01e:	2b03      	cmp	r3, #3
 800a020:	d036      	beq.n	800a090 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800a022:	89fb      	ldrh	r3, [r7, #14]
 800a024:	461a      	mov	r2, r3
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681a      	ldr	r2, [r3, #0]
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a032:	041b      	lsls	r3, r3, #16
 800a034:	4619      	mov	r1, r3
 800a036:	4610      	mov	r0, r2
 800a038:	f001 fef0 	bl	800be1c <SDMMC_CmdSendCSD>
 800a03c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a03e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a040:	2b00      	cmp	r3, #0
 800a042:	d001      	beq.n	800a048 <SD_InitCard+0xdc>
    {
      return errorstate;
 800a044:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a046:	e05a      	b.n	800a0fe <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	2100      	movs	r1, #0
 800a04e:	4618      	mov	r0, r3
 800a050:	f001 fcd5 	bl	800b9fe <SDIO_GetResponse>
 800a054:	4602      	mov	r2, r0
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	2104      	movs	r1, #4
 800a060:	4618      	mov	r0, r3
 800a062:	f001 fccc 	bl	800b9fe <SDIO_GetResponse>
 800a066:	4602      	mov	r2, r0
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2108      	movs	r1, #8
 800a072:	4618      	mov	r0, r3
 800a074:	f001 fcc3 	bl	800b9fe <SDIO_GetResponse>
 800a078:	4602      	mov	r2, r0
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	210c      	movs	r1, #12
 800a084:	4618      	mov	r0, r3
 800a086:	f001 fcba 	bl	800b9fe <SDIO_GetResponse>
 800a08a:	4602      	mov	r2, r0
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2104      	movs	r1, #4
 800a096:	4618      	mov	r0, r3
 800a098:	f001 fcb1 	bl	800b9fe <SDIO_GetResponse>
 800a09c:	4603      	mov	r3, r0
 800a09e:	0d1a      	lsrs	r2, r3, #20
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a0a4:	f107 0310 	add.w	r3, r7, #16
 800a0a8:	4619      	mov	r1, r3
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f7ff fbe6 	bl	800987c <HAL_SD_GetCardCSD>
 800a0b0:	4603      	mov	r3, r0
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d002      	beq.n	800a0bc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a0b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a0ba:	e020      	b.n	800a0fe <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	6819      	ldr	r1, [r3, #0]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0c4:	041b      	lsls	r3, r3, #16
 800a0c6:	f04f 0400 	mov.w	r4, #0
 800a0ca:	461a      	mov	r2, r3
 800a0cc:	4623      	mov	r3, r4
 800a0ce:	4608      	mov	r0, r1
 800a0d0:	f001 fd9e 	bl	800bc10 <SDMMC_CmdSelDesel>
 800a0d4:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800a0d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d001      	beq.n	800a0e0 <SD_InitCard+0x174>
  {
    return errorstate;
 800a0dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0de:	e00e      	b.n	800a0fe <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681d      	ldr	r5, [r3, #0]
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	466c      	mov	r4, sp
 800a0e8:	f103 0210 	add.w	r2, r3, #16
 800a0ec:	ca07      	ldmia	r2, {r0, r1, r2}
 800a0ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a0f2:	3304      	adds	r3, #4
 800a0f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a0f6:	4628      	mov	r0, r5
 800a0f8:	f001 fbea 	bl	800b8d0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800a0fc:	2300      	movs	r3, #0
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3740      	adds	r7, #64	; 0x40
 800a102:	46bd      	mov	sp, r7
 800a104:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800a108 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b086      	sub	sp, #24
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a110:	2300      	movs	r3, #0
 800a112:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800a114:	2300      	movs	r3, #0
 800a116:	617b      	str	r3, [r7, #20]
 800a118:	2300      	movs	r3, #0
 800a11a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4618      	mov	r0, r3
 800a122:	f001 fd98 	bl	800bc56 <SDMMC_CmdGoIdleState>
 800a126:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d001      	beq.n	800a132 <SD_PowerON+0x2a>
  {
    return errorstate;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	e072      	b.n	800a218 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4618      	mov	r0, r3
 800a138:	f001 fdab 	bl	800bc92 <SDMMC_CmdOperCond>
 800a13c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d00d      	beq.n	800a160 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	2200      	movs	r2, #0
 800a148:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4618      	mov	r0, r3
 800a150:	f001 fd81 	bl	800bc56 <SDMMC_CmdGoIdleState>
 800a154:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d004      	beq.n	800a166 <SD_PowerON+0x5e>
    {
      return errorstate;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	e05b      	b.n	800a218 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2201      	movs	r2, #1
 800a164:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a16a:	2b01      	cmp	r3, #1
 800a16c:	d137      	bne.n	800a1de <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2100      	movs	r1, #0
 800a174:	4618      	mov	r0, r3
 800a176:	f001 fdab 	bl	800bcd0 <SDMMC_CmdAppCommand>
 800a17a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d02d      	beq.n	800a1de <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a182:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a186:	e047      	b.n	800a218 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	2100      	movs	r1, #0
 800a18e:	4618      	mov	r0, r3
 800a190:	f001 fd9e 	bl	800bcd0 <SDMMC_CmdAppCommand>
 800a194:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d001      	beq.n	800a1a0 <SD_PowerON+0x98>
    {
      return errorstate;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	e03b      	b.n	800a218 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	491e      	ldr	r1, [pc, #120]	; (800a220 <SD_PowerON+0x118>)
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f001 fdb4 	bl	800bd14 <SDMMC_CmdAppOperCommand>
 800a1ac:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d002      	beq.n	800a1ba <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a1b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a1b8:	e02e      	b.n	800a218 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	2100      	movs	r1, #0
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	f001 fc1c 	bl	800b9fe <SDIO_GetResponse>
 800a1c6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	0fdb      	lsrs	r3, r3, #31
 800a1cc:	2b01      	cmp	r3, #1
 800a1ce:	d101      	bne.n	800a1d4 <SD_PowerON+0xcc>
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	e000      	b.n	800a1d6 <SD_PowerON+0xce>
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	613b      	str	r3, [r7, #16]

    count++;
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	3301      	adds	r3, #1
 800a1dc:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800a1e4:	4293      	cmp	r3, r2
 800a1e6:	d802      	bhi.n	800a1ee <SD_PowerON+0xe6>
 800a1e8:	693b      	ldr	r3, [r7, #16]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d0cc      	beq.n	800a188 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d902      	bls.n	800a1fe <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a1f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a1fc:	e00c      	b.n	800a218 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a204:	2b00      	cmp	r3, #0
 800a206:	d003      	beq.n	800a210 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2201      	movs	r2, #1
 800a20c:	645a      	str	r2, [r3, #68]	; 0x44
 800a20e:	e002      	b.n	800a216 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2200      	movs	r2, #0
 800a214:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800a216:	2300      	movs	r3, #0
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3718      	adds	r7, #24
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}
 800a220:	c1100000 	.word	0xc1100000

0800a224 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b084      	sub	sp, #16
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
 800a22c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d102      	bne.n	800a23a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800a234:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a238:	e018      	b.n	800a26c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a242:	041b      	lsls	r3, r3, #16
 800a244:	4619      	mov	r1, r3
 800a246:	4610      	mov	r0, r2
 800a248:	f001 fe28 	bl	800be9c <SDMMC_CmdSendStatus>
 800a24c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d001      	beq.n	800a258 <SD_SendStatus+0x34>
  {
    return errorstate;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	e009      	b.n	800a26c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	2100      	movs	r1, #0
 800a25e:	4618      	mov	r0, r3
 800a260:	f001 fbcd 	bl	800b9fe <SDIO_GetResponse>
 800a264:	4602      	mov	r2, r0
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800a26a:	2300      	movs	r3, #0
}
 800a26c:	4618      	mov	r0, r3
 800a26e:	3710      	adds	r7, #16
 800a270:	46bd      	mov	sp, r7
 800a272:	bd80      	pop	{r7, pc}

0800a274 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b086      	sub	sp, #24
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a27c:	2300      	movs	r3, #0
 800a27e:	60fb      	str	r3, [r7, #12]
 800a280:	2300      	movs	r3, #0
 800a282:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	2100      	movs	r1, #0
 800a28a:	4618      	mov	r0, r3
 800a28c:	f001 fbb7 	bl	800b9fe <SDIO_GetResponse>
 800a290:	4603      	mov	r3, r0
 800a292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a296:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a29a:	d102      	bne.n	800a2a2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a29c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a2a0:	e02f      	b.n	800a302 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a2a2:	f107 030c 	add.w	r3, r7, #12
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f000 f879 	bl	800a3a0 <SD_FindSCR>
 800a2ae:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a2b0:	697b      	ldr	r3, [r7, #20]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d001      	beq.n	800a2ba <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800a2b6:	697b      	ldr	r3, [r7, #20]
 800a2b8:	e023      	b.n	800a302 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d01c      	beq.n	800a2fe <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681a      	ldr	r2, [r3, #0]
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2cc:	041b      	lsls	r3, r3, #16
 800a2ce:	4619      	mov	r1, r3
 800a2d0:	4610      	mov	r0, r2
 800a2d2:	f001 fcfd 	bl	800bcd0 <SDMMC_CmdAppCommand>
 800a2d6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d001      	beq.n	800a2e2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800a2de:	697b      	ldr	r3, [r7, #20]
 800a2e0:	e00f      	b.n	800a302 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	2102      	movs	r1, #2
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	f001 fd36 	bl	800bd5a <SDMMC_CmdBusWidth>
 800a2ee:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a2f0:	697b      	ldr	r3, [r7, #20]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d001      	beq.n	800a2fa <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	e003      	b.n	800a302 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	e001      	b.n	800a302 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a2fe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800a302:	4618      	mov	r0, r3
 800a304:	3718      	adds	r7, #24
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}

0800a30a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800a30a:	b580      	push	{r7, lr}
 800a30c:	b086      	sub	sp, #24
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a312:	2300      	movs	r3, #0
 800a314:	60fb      	str	r3, [r7, #12]
 800a316:	2300      	movs	r3, #0
 800a318:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	2100      	movs	r1, #0
 800a320:	4618      	mov	r0, r3
 800a322:	f001 fb6c 	bl	800b9fe <SDIO_GetResponse>
 800a326:	4603      	mov	r3, r0
 800a328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a32c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a330:	d102      	bne.n	800a338 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a332:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a336:	e02f      	b.n	800a398 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a338:	f107 030c 	add.w	r3, r7, #12
 800a33c:	4619      	mov	r1, r3
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f000 f82e 	bl	800a3a0 <SD_FindSCR>
 800a344:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d001      	beq.n	800a350 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800a34c:	697b      	ldr	r3, [r7, #20]
 800a34e:	e023      	b.n	800a398 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a350:	693b      	ldr	r3, [r7, #16]
 800a352:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a356:	2b00      	cmp	r3, #0
 800a358:	d01c      	beq.n	800a394 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681a      	ldr	r2, [r3, #0]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a362:	041b      	lsls	r3, r3, #16
 800a364:	4619      	mov	r1, r3
 800a366:	4610      	mov	r0, r2
 800a368:	f001 fcb2 	bl	800bcd0 <SDMMC_CmdAppCommand>
 800a36c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d001      	beq.n	800a378 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	e00f      	b.n	800a398 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	2100      	movs	r1, #0
 800a37e:	4618      	mov	r0, r3
 800a380:	f001 fceb 	bl	800bd5a <SDMMC_CmdBusWidth>
 800a384:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d001      	beq.n	800a390 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	e003      	b.n	800a398 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a390:	2300      	movs	r3, #0
 800a392:	e001      	b.n	800a398 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a394:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800a398:	4618      	mov	r0, r3
 800a39a:	3718      	adds	r7, #24
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}

0800a3a0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800a3a0:	b590      	push	{r4, r7, lr}
 800a3a2:	b08f      	sub	sp, #60	; 0x3c
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800a3aa:	f7f9 f82f 	bl	800340c <HAL_GetTick>
 800a3ae:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	60bb      	str	r3, [r7, #8]
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	2108      	movs	r1, #8
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f001 fb56 	bl	800ba78 <SDMMC_CmdBlockLength>
 800a3cc:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a3ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d001      	beq.n	800a3d8 <SD_FindSCR+0x38>
  {
    return errorstate;
 800a3d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3d6:	e0a9      	b.n	800a52c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681a      	ldr	r2, [r3, #0]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3e0:	041b      	lsls	r3, r3, #16
 800a3e2:	4619      	mov	r1, r3
 800a3e4:	4610      	mov	r0, r2
 800a3e6:	f001 fc73 	bl	800bcd0 <SDMMC_CmdAppCommand>
 800a3ea:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d001      	beq.n	800a3f6 <SD_FindSCR+0x56>
  {
    return errorstate;
 800a3f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3f4:	e09a      	b.n	800a52c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a3f6:	f04f 33ff 	mov.w	r3, #4294967295
 800a3fa:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800a3fc:	2308      	movs	r3, #8
 800a3fe:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800a400:	2330      	movs	r3, #48	; 0x30
 800a402:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800a404:	2302      	movs	r3, #2
 800a406:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800a408:	2300      	movs	r3, #0
 800a40a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800a40c:	2301      	movs	r3, #1
 800a40e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f107 0210 	add.w	r2, r7, #16
 800a418:	4611      	mov	r1, r2
 800a41a:	4618      	mov	r0, r3
 800a41c:	f001 fb01 	bl	800ba22 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	4618      	mov	r0, r3
 800a426:	f001 fcba 	bl	800bd9e <SDMMC_CmdSendSCR>
 800a42a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a42c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d022      	beq.n	800a478 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800a432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a434:	e07a      	b.n	800a52c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a43c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a440:	2b00      	cmp	r3, #0
 800a442:	d00e      	beq.n	800a462 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6819      	ldr	r1, [r3, #0]
 800a448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a44a:	009b      	lsls	r3, r3, #2
 800a44c:	f107 0208 	add.w	r2, r7, #8
 800a450:	18d4      	adds	r4, r2, r3
 800a452:	4608      	mov	r0, r1
 800a454:	f001 fa66 	bl	800b924 <SDIO_ReadFIFO>
 800a458:	4603      	mov	r3, r0
 800a45a:	6023      	str	r3, [r4, #0]
      index++;
 800a45c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a45e:	3301      	adds	r3, #1
 800a460:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a462:	f7f8 ffd3 	bl	800340c <HAL_GetTick>
 800a466:	4602      	mov	r2, r0
 800a468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a46a:	1ad3      	subs	r3, r2, r3
 800a46c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a470:	d102      	bne.n	800a478 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800a472:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a476:	e059      	b.n	800a52c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a47e:	f240 432a 	movw	r3, #1066	; 0x42a
 800a482:	4013      	ands	r3, r2
 800a484:	2b00      	cmp	r3, #0
 800a486:	d0d6      	beq.n	800a436 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a48e:	f003 0308 	and.w	r3, r3, #8
 800a492:	2b00      	cmp	r3, #0
 800a494:	d005      	beq.n	800a4a2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	2208      	movs	r2, #8
 800a49c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800a49e:	2308      	movs	r3, #8
 800a4a0:	e044      	b.n	800a52c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4a8:	f003 0302 	and.w	r3, r3, #2
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d005      	beq.n	800a4bc <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	2202      	movs	r2, #2
 800a4b6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800a4b8:	2302      	movs	r3, #2
 800a4ba:	e037      	b.n	800a52c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4c2:	f003 0320 	and.w	r3, r3, #32
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d005      	beq.n	800a4d6 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	2220      	movs	r2, #32
 800a4d0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800a4d2:	2320      	movs	r3, #32
 800a4d4:	e02a      	b.n	800a52c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f240 523a 	movw	r2, #1338	; 0x53a
 800a4de:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	061a      	lsls	r2, r3, #24
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	021b      	lsls	r3, r3, #8
 800a4e8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a4ec:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	0a1b      	lsrs	r3, r3, #8
 800a4f2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a4f6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	0e1b      	lsrs	r3, r3, #24
 800a4fc:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a4fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a500:	601a      	str	r2, [r3, #0]
    scr++;
 800a502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a504:	3304      	adds	r3, #4
 800a506:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	061a      	lsls	r2, r3, #24
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	021b      	lsls	r3, r3, #8
 800a510:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a514:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	0a1b      	lsrs	r3, r3, #8
 800a51a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a51e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	0e1b      	lsrs	r3, r3, #24
 800a524:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a528:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800a52a:	2300      	movs	r3, #0
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	373c      	adds	r7, #60	; 0x3c
 800a530:	46bd      	mov	sp, r7
 800a532:	bd90      	pop	{r4, r7, pc}

0800a534 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b086      	sub	sp, #24
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a540:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a546:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d03f      	beq.n	800a5ce <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800a54e:	2300      	movs	r3, #0
 800a550:	617b      	str	r3, [r7, #20]
 800a552:	e033      	b.n	800a5bc <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	4618      	mov	r0, r3
 800a55a:	f001 f9e3 	bl	800b924 <SDIO_ReadFIFO>
 800a55e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800a560:	68bb      	ldr	r3, [r7, #8]
 800a562:	b2da      	uxtb	r2, r3
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	3301      	adds	r3, #1
 800a56c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	3b01      	subs	r3, #1
 800a572:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	0a1b      	lsrs	r3, r3, #8
 800a578:	b2da      	uxtb	r2, r3
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	3301      	adds	r3, #1
 800a582:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	3b01      	subs	r3, #1
 800a588:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	0c1b      	lsrs	r3, r3, #16
 800a58e:	b2da      	uxtb	r2, r3
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	3301      	adds	r3, #1
 800a598:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	3b01      	subs	r3, #1
 800a59e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	0e1b      	lsrs	r3, r3, #24
 800a5a4:	b2da      	uxtb	r2, r3
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	3b01      	subs	r3, #1
 800a5b4:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	3301      	adds	r3, #1
 800a5ba:	617b      	str	r3, [r7, #20]
 800a5bc:	697b      	ldr	r3, [r7, #20]
 800a5be:	2b07      	cmp	r3, #7
 800a5c0:	d9c8      	bls.n	800a554 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	68fa      	ldr	r2, [r7, #12]
 800a5c6:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	693a      	ldr	r2, [r7, #16]
 800a5cc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800a5ce:	bf00      	nop
 800a5d0:	3718      	adds	r7, #24
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}

0800a5d6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800a5d6:	b580      	push	{r7, lr}
 800a5d8:	b086      	sub	sp, #24
 800a5da:	af00      	add	r7, sp, #0
 800a5dc:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6a1b      	ldr	r3, [r3, #32]
 800a5e2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5e8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d043      	beq.n	800a678 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	617b      	str	r3, [r7, #20]
 800a5f4:	e037      	b.n	800a666 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	781b      	ldrb	r3, [r3, #0]
 800a5fa:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	3301      	adds	r3, #1
 800a600:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a602:	693b      	ldr	r3, [r7, #16]
 800a604:	3b01      	subs	r3, #1
 800a606:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	781b      	ldrb	r3, [r3, #0]
 800a60c:	021a      	lsls	r2, r3, #8
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	4313      	orrs	r3, r2
 800a612:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	3301      	adds	r3, #1
 800a618:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a61a:	693b      	ldr	r3, [r7, #16]
 800a61c:	3b01      	subs	r3, #1
 800a61e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	781b      	ldrb	r3, [r3, #0]
 800a624:	041a      	lsls	r2, r3, #16
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	4313      	orrs	r3, r2
 800a62a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	3301      	adds	r3, #1
 800a630:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a632:	693b      	ldr	r3, [r7, #16]
 800a634:	3b01      	subs	r3, #1
 800a636:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	781b      	ldrb	r3, [r3, #0]
 800a63c:	061a      	lsls	r2, r3, #24
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	4313      	orrs	r3, r2
 800a642:	60bb      	str	r3, [r7, #8]
      tmp++;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	3301      	adds	r3, #1
 800a648:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a64a:	693b      	ldr	r3, [r7, #16]
 800a64c:	3b01      	subs	r3, #1
 800a64e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f107 0208 	add.w	r2, r7, #8
 800a658:	4611      	mov	r1, r2
 800a65a:	4618      	mov	r0, r3
 800a65c:	f001 f96e 	bl	800b93c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	3301      	adds	r3, #1
 800a664:	617b      	str	r3, [r7, #20]
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	2b07      	cmp	r3, #7
 800a66a:	d9c4      	bls.n	800a5f6 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	68fa      	ldr	r2, [r7, #12]
 800a670:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	693a      	ldr	r2, [r7, #16]
 800a676:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800a678:	bf00      	nop
 800a67a:	3718      	adds	r7, #24
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}

0800a680 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b082      	sub	sp, #8
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d101      	bne.n	800a692 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a68e:	2301      	movs	r3, #1
 800a690:	e056      	b.n	800a740 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2200      	movs	r2, #0
 800a696:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a69e:	b2db      	uxtb	r3, r3
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d106      	bne.n	800a6b2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a6ac:	6878      	ldr	r0, [r7, #4]
 800a6ae:	f7f8 f9c9 	bl	8002a44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2202      	movs	r2, #2
 800a6b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	681a      	ldr	r2, [r3, #0]
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a6c8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	685a      	ldr	r2, [r3, #4]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	689b      	ldr	r3, [r3, #8]
 800a6d2:	431a      	orrs	r2, r3
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	68db      	ldr	r3, [r3, #12]
 800a6d8:	431a      	orrs	r2, r3
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	691b      	ldr	r3, [r3, #16]
 800a6de:	431a      	orrs	r2, r3
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	695b      	ldr	r3, [r3, #20]
 800a6e4:	431a      	orrs	r2, r3
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	699b      	ldr	r3, [r3, #24]
 800a6ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a6ee:	431a      	orrs	r2, r3
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	69db      	ldr	r3, [r3, #28]
 800a6f4:	431a      	orrs	r2, r3
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6a1b      	ldr	r3, [r3, #32]
 800a6fa:	ea42 0103 	orr.w	r1, r2, r3
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	430a      	orrs	r2, r1
 800a708:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	699b      	ldr	r3, [r3, #24]
 800a70e:	0c1b      	lsrs	r3, r3, #16
 800a710:	f003 0104 	and.w	r1, r3, #4
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	430a      	orrs	r2, r1
 800a71e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	69da      	ldr	r2, [r3, #28]
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a72e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2200      	movs	r2, #0
 800a734:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2201      	movs	r2, #1
 800a73a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a73e:	2300      	movs	r3, #0
}
 800a740:	4618      	mov	r0, r3
 800a742:	3708      	adds	r7, #8
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}

0800a748 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b088      	sub	sp, #32
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	60f8      	str	r0, [r7, #12]
 800a750:	60b9      	str	r1, [r7, #8]
 800a752:	603b      	str	r3, [r7, #0]
 800a754:	4613      	mov	r3, r2
 800a756:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a758:	2300      	movs	r3, #0
 800a75a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a762:	2b01      	cmp	r3, #1
 800a764:	d101      	bne.n	800a76a <HAL_SPI_Transmit+0x22>
 800a766:	2302      	movs	r3, #2
 800a768:	e11e      	b.n	800a9a8 <HAL_SPI_Transmit+0x260>
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2201      	movs	r2, #1
 800a76e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a772:	f7f8 fe4b 	bl	800340c <HAL_GetTick>
 800a776:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a778:	88fb      	ldrh	r3, [r7, #6]
 800a77a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a782:	b2db      	uxtb	r3, r3
 800a784:	2b01      	cmp	r3, #1
 800a786:	d002      	beq.n	800a78e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a788:	2302      	movs	r3, #2
 800a78a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a78c:	e103      	b.n	800a996 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d002      	beq.n	800a79a <HAL_SPI_Transmit+0x52>
 800a794:	88fb      	ldrh	r3, [r7, #6]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d102      	bne.n	800a7a0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a79a:	2301      	movs	r3, #1
 800a79c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a79e:	e0fa      	b.n	800a996 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	2203      	movs	r2, #3
 800a7a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	68ba      	ldr	r2, [r7, #8]
 800a7b2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	88fa      	ldrh	r2, [r7, #6]
 800a7b8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	88fa      	ldrh	r2, [r7, #6]
 800a7be:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	2200      	movs	r2, #0
 800a7dc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	689b      	ldr	r3, [r3, #8]
 800a7e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7e6:	d107      	bne.n	800a7f8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	681a      	ldr	r2, [r3, #0]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a7f6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a802:	2b40      	cmp	r3, #64	; 0x40
 800a804:	d007      	beq.n	800a816 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	681a      	ldr	r2, [r3, #0]
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a814:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	68db      	ldr	r3, [r3, #12]
 800a81a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a81e:	d14b      	bne.n	800a8b8 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	685b      	ldr	r3, [r3, #4]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d002      	beq.n	800a82e <HAL_SPI_Transmit+0xe6>
 800a828:	8afb      	ldrh	r3, [r7, #22]
 800a82a:	2b01      	cmp	r3, #1
 800a82c:	d13e      	bne.n	800a8ac <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a832:	881a      	ldrh	r2, [r3, #0]
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a83e:	1c9a      	adds	r2, r3, #2
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a848:	b29b      	uxth	r3, r3
 800a84a:	3b01      	subs	r3, #1
 800a84c:	b29a      	uxth	r2, r3
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a852:	e02b      	b.n	800a8ac <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	689b      	ldr	r3, [r3, #8]
 800a85a:	f003 0302 	and.w	r3, r3, #2
 800a85e:	2b02      	cmp	r3, #2
 800a860:	d112      	bne.n	800a888 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a866:	881a      	ldrh	r2, [r3, #0]
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a872:	1c9a      	adds	r2, r3, #2
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a87c:	b29b      	uxth	r3, r3
 800a87e:	3b01      	subs	r3, #1
 800a880:	b29a      	uxth	r2, r3
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	86da      	strh	r2, [r3, #54]	; 0x36
 800a886:	e011      	b.n	800a8ac <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a888:	f7f8 fdc0 	bl	800340c <HAL_GetTick>
 800a88c:	4602      	mov	r2, r0
 800a88e:	69bb      	ldr	r3, [r7, #24]
 800a890:	1ad3      	subs	r3, r2, r3
 800a892:	683a      	ldr	r2, [r7, #0]
 800a894:	429a      	cmp	r2, r3
 800a896:	d803      	bhi.n	800a8a0 <HAL_SPI_Transmit+0x158>
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a89e:	d102      	bne.n	800a8a6 <HAL_SPI_Transmit+0x15e>
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d102      	bne.n	800a8ac <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800a8a6:	2303      	movs	r3, #3
 800a8a8:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a8aa:	e074      	b.n	800a996 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8b0:	b29b      	uxth	r3, r3
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d1ce      	bne.n	800a854 <HAL_SPI_Transmit+0x10c>
 800a8b6:	e04c      	b.n	800a952 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d002      	beq.n	800a8c6 <HAL_SPI_Transmit+0x17e>
 800a8c0:	8afb      	ldrh	r3, [r7, #22]
 800a8c2:	2b01      	cmp	r3, #1
 800a8c4:	d140      	bne.n	800a948 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	330c      	adds	r3, #12
 800a8d0:	7812      	ldrb	r2, [r2, #0]
 800a8d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8d8:	1c5a      	adds	r2, r3, #1
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	3b01      	subs	r3, #1
 800a8e6:	b29a      	uxth	r2, r3
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a8ec:	e02c      	b.n	800a948 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	689b      	ldr	r3, [r3, #8]
 800a8f4:	f003 0302 	and.w	r3, r3, #2
 800a8f8:	2b02      	cmp	r3, #2
 800a8fa:	d113      	bne.n	800a924 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	330c      	adds	r3, #12
 800a906:	7812      	ldrb	r2, [r2, #0]
 800a908:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a90e:	1c5a      	adds	r2, r3, #1
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a918:	b29b      	uxth	r3, r3
 800a91a:	3b01      	subs	r3, #1
 800a91c:	b29a      	uxth	r2, r3
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	86da      	strh	r2, [r3, #54]	; 0x36
 800a922:	e011      	b.n	800a948 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a924:	f7f8 fd72 	bl	800340c <HAL_GetTick>
 800a928:	4602      	mov	r2, r0
 800a92a:	69bb      	ldr	r3, [r7, #24]
 800a92c:	1ad3      	subs	r3, r2, r3
 800a92e:	683a      	ldr	r2, [r7, #0]
 800a930:	429a      	cmp	r2, r3
 800a932:	d803      	bhi.n	800a93c <HAL_SPI_Transmit+0x1f4>
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a93a:	d102      	bne.n	800a942 <HAL_SPI_Transmit+0x1fa>
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d102      	bne.n	800a948 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800a942:	2303      	movs	r3, #3
 800a944:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a946:	e026      	b.n	800a996 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a94c:	b29b      	uxth	r3, r3
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d1cd      	bne.n	800a8ee <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a952:	69ba      	ldr	r2, [r7, #24]
 800a954:	6839      	ldr	r1, [r7, #0]
 800a956:	68f8      	ldr	r0, [r7, #12]
 800a958:	f000 f9b1 	bl	800acbe <SPI_EndRxTxTransaction>
 800a95c:	4603      	mov	r3, r0
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d002      	beq.n	800a968 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	2220      	movs	r2, #32
 800a966:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	689b      	ldr	r3, [r3, #8]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d10a      	bne.n	800a986 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a970:	2300      	movs	r3, #0
 800a972:	613b      	str	r3, [r7, #16]
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	68db      	ldr	r3, [r3, #12]
 800a97a:	613b      	str	r3, [r7, #16]
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	689b      	ldr	r3, [r3, #8]
 800a982:	613b      	str	r3, [r7, #16]
 800a984:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d002      	beq.n	800a994 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800a98e:	2301      	movs	r3, #1
 800a990:	77fb      	strb	r3, [r7, #31]
 800a992:	e000      	b.n	800a996 <HAL_SPI_Transmit+0x24e>
  }

error:
 800a994:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	2201      	movs	r2, #1
 800a99a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a9a6:	7ffb      	ldrb	r3, [r7, #31]
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3720      	adds	r7, #32
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}

0800a9b0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b088      	sub	sp, #32
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	685b      	ldr	r3, [r3, #4]
 800a9be:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	689b      	ldr	r3, [r3, #8]
 800a9c6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a9c8:	69bb      	ldr	r3, [r7, #24]
 800a9ca:	099b      	lsrs	r3, r3, #6
 800a9cc:	f003 0301 	and.w	r3, r3, #1
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d10f      	bne.n	800a9f4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a9d4:	69bb      	ldr	r3, [r7, #24]
 800a9d6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d00a      	beq.n	800a9f4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a9de:	69fb      	ldr	r3, [r7, #28]
 800a9e0:	099b      	lsrs	r3, r3, #6
 800a9e2:	f003 0301 	and.w	r3, r3, #1
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d004      	beq.n	800a9f4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9ee:	6878      	ldr	r0, [r7, #4]
 800a9f0:	4798      	blx	r3
    return;
 800a9f2:	e0d8      	b.n	800aba6 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a9f4:	69bb      	ldr	r3, [r7, #24]
 800a9f6:	085b      	lsrs	r3, r3, #1
 800a9f8:	f003 0301 	and.w	r3, r3, #1
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d00a      	beq.n	800aa16 <HAL_SPI_IRQHandler+0x66>
 800aa00:	69fb      	ldr	r3, [r7, #28]
 800aa02:	09db      	lsrs	r3, r3, #7
 800aa04:	f003 0301 	and.w	r3, r3, #1
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d004      	beq.n	800aa16 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	4798      	blx	r3
    return;
 800aa14:	e0c7      	b.n	800aba6 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800aa16:	69bb      	ldr	r3, [r7, #24]
 800aa18:	095b      	lsrs	r3, r3, #5
 800aa1a:	f003 0301 	and.w	r3, r3, #1
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d10c      	bne.n	800aa3c <HAL_SPI_IRQHandler+0x8c>
 800aa22:	69bb      	ldr	r3, [r7, #24]
 800aa24:	099b      	lsrs	r3, r3, #6
 800aa26:	f003 0301 	and.w	r3, r3, #1
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d106      	bne.n	800aa3c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800aa2e:	69bb      	ldr	r3, [r7, #24]
 800aa30:	0a1b      	lsrs	r3, r3, #8
 800aa32:	f003 0301 	and.w	r3, r3, #1
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	f000 80b5 	beq.w	800aba6 <HAL_SPI_IRQHandler+0x1f6>
 800aa3c:	69fb      	ldr	r3, [r7, #28]
 800aa3e:	095b      	lsrs	r3, r3, #5
 800aa40:	f003 0301 	and.w	r3, r3, #1
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	f000 80ae 	beq.w	800aba6 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800aa4a:	69bb      	ldr	r3, [r7, #24]
 800aa4c:	099b      	lsrs	r3, r3, #6
 800aa4e:	f003 0301 	and.w	r3, r3, #1
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d023      	beq.n	800aa9e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	2b03      	cmp	r3, #3
 800aa60:	d011      	beq.n	800aa86 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa66:	f043 0204 	orr.w	r2, r3, #4
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aa6e:	2300      	movs	r3, #0
 800aa70:	617b      	str	r3, [r7, #20]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	68db      	ldr	r3, [r3, #12]
 800aa78:	617b      	str	r3, [r7, #20]
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	689b      	ldr	r3, [r3, #8]
 800aa80:	617b      	str	r3, [r7, #20]
 800aa82:	697b      	ldr	r3, [r7, #20]
 800aa84:	e00b      	b.n	800aa9e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aa86:	2300      	movs	r3, #0
 800aa88:	613b      	str	r3, [r7, #16]
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	68db      	ldr	r3, [r3, #12]
 800aa90:	613b      	str	r3, [r7, #16]
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	689b      	ldr	r3, [r3, #8]
 800aa98:	613b      	str	r3, [r7, #16]
 800aa9a:	693b      	ldr	r3, [r7, #16]
        return;
 800aa9c:	e083      	b.n	800aba6 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800aa9e:	69bb      	ldr	r3, [r7, #24]
 800aaa0:	095b      	lsrs	r3, r3, #5
 800aaa2:	f003 0301 	and.w	r3, r3, #1
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d014      	beq.n	800aad4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aaae:	f043 0201 	orr.w	r2, r3, #1
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800aab6:	2300      	movs	r3, #0
 800aab8:	60fb      	str	r3, [r7, #12]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	689b      	ldr	r3, [r3, #8]
 800aac0:	60fb      	str	r3, [r7, #12]
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	681a      	ldr	r2, [r3, #0]
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aad0:	601a      	str	r2, [r3, #0]
 800aad2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800aad4:	69bb      	ldr	r3, [r7, #24]
 800aad6:	0a1b      	lsrs	r3, r3, #8
 800aad8:	f003 0301 	and.w	r3, r3, #1
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d00c      	beq.n	800aafa <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aae4:	f043 0208 	orr.w	r2, r3, #8
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800aaec:	2300      	movs	r3, #0
 800aaee:	60bb      	str	r3, [r7, #8]
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	689b      	ldr	r3, [r3, #8]
 800aaf6:	60bb      	str	r3, [r7, #8]
 800aaf8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d050      	beq.n	800aba4 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	685a      	ldr	r2, [r3, #4]
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ab10:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2201      	movs	r2, #1
 800ab16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800ab1a:	69fb      	ldr	r3, [r7, #28]
 800ab1c:	f003 0302 	and.w	r3, r3, #2
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d104      	bne.n	800ab2e <HAL_SPI_IRQHandler+0x17e>
 800ab24:	69fb      	ldr	r3, [r7, #28]
 800ab26:	f003 0301 	and.w	r3, r3, #1
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d034      	beq.n	800ab98 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	685a      	ldr	r2, [r3, #4]
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f022 0203 	bic.w	r2, r2, #3
 800ab3c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d011      	beq.n	800ab6a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab4a:	4a18      	ldr	r2, [pc, #96]	; (800abac <HAL_SPI_IRQHandler+0x1fc>)
 800ab4c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab52:	4618      	mov	r0, r3
 800ab54:	f7fa fafe 	bl	8005154 <HAL_DMA_Abort_IT>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d005      	beq.n	800ab6a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab62:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d016      	beq.n	800aba0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab76:	4a0d      	ldr	r2, [pc, #52]	; (800abac <HAL_SPI_IRQHandler+0x1fc>)
 800ab78:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f7fa fae8 	bl	8005154 <HAL_DMA_Abort_IT>
 800ab84:	4603      	mov	r3, r0
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d00a      	beq.n	800aba0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab8e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800ab96:	e003      	b.n	800aba0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f000 f809 	bl	800abb0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800ab9e:	e000      	b.n	800aba2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800aba0:	bf00      	nop
    return;
 800aba2:	bf00      	nop
 800aba4:	bf00      	nop
  }
}
 800aba6:	3720      	adds	r7, #32
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bd80      	pop	{r7, pc}
 800abac:	0800abc3 	.word	0x0800abc3

0800abb0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800abb0:	b480      	push	{r7}
 800abb2:	b083      	sub	sp, #12
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800abb8:	bf00      	nop
 800abba:	370c      	adds	r7, #12
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bc80      	pop	{r7}
 800abc0:	4770      	bx	lr

0800abc2 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800abc2:	b580      	push	{r7, lr}
 800abc4:	b084      	sub	sp, #16
 800abc6:	af00      	add	r7, sp, #0
 800abc8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abce:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	2200      	movs	r2, #0
 800abd4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2200      	movs	r2, #0
 800abda:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800abdc:	68f8      	ldr	r0, [r7, #12]
 800abde:	f7ff ffe7 	bl	800abb0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800abe2:	bf00      	nop
 800abe4:	3710      	adds	r7, #16
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bd80      	pop	{r7, pc}

0800abea <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800abea:	b580      	push	{r7, lr}
 800abec:	b084      	sub	sp, #16
 800abee:	af00      	add	r7, sp, #0
 800abf0:	60f8      	str	r0, [r7, #12]
 800abf2:	60b9      	str	r1, [r7, #8]
 800abf4:	603b      	str	r3, [r7, #0]
 800abf6:	4613      	mov	r3, r2
 800abf8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800abfa:	e04c      	b.n	800ac96 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac02:	d048      	beq.n	800ac96 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800ac04:	f7f8 fc02 	bl	800340c <HAL_GetTick>
 800ac08:	4602      	mov	r2, r0
 800ac0a:	69bb      	ldr	r3, [r7, #24]
 800ac0c:	1ad3      	subs	r3, r2, r3
 800ac0e:	683a      	ldr	r2, [r7, #0]
 800ac10:	429a      	cmp	r2, r3
 800ac12:	d902      	bls.n	800ac1a <SPI_WaitFlagStateUntilTimeout+0x30>
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d13d      	bne.n	800ac96 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	685a      	ldr	r2, [r3, #4]
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ac28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	685b      	ldr	r3, [r3, #4]
 800ac2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac32:	d111      	bne.n	800ac58 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	689b      	ldr	r3, [r3, #8]
 800ac38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac3c:	d004      	beq.n	800ac48 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	689b      	ldr	r3, [r3, #8]
 800ac42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac46:	d107      	bne.n	800ac58 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	681a      	ldr	r2, [r3, #0]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac56:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac60:	d10f      	bne.n	800ac82 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	681a      	ldr	r2, [r3, #0]
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ac70:	601a      	str	r2, [r3, #0]
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	681a      	ldr	r2, [r3, #0]
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ac80:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2201      	movs	r2, #1
 800ac86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800ac92:	2303      	movs	r3, #3
 800ac94:	e00f      	b.n	800acb6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	689a      	ldr	r2, [r3, #8]
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	4013      	ands	r3, r2
 800aca0:	68ba      	ldr	r2, [r7, #8]
 800aca2:	429a      	cmp	r2, r3
 800aca4:	bf0c      	ite	eq
 800aca6:	2301      	moveq	r3, #1
 800aca8:	2300      	movne	r3, #0
 800acaa:	b2db      	uxtb	r3, r3
 800acac:	461a      	mov	r2, r3
 800acae:	79fb      	ldrb	r3, [r7, #7]
 800acb0:	429a      	cmp	r2, r3
 800acb2:	d1a3      	bne.n	800abfc <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800acb4:	2300      	movs	r3, #0
}
 800acb6:	4618      	mov	r0, r3
 800acb8:	3710      	adds	r7, #16
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd80      	pop	{r7, pc}

0800acbe <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800acbe:	b580      	push	{r7, lr}
 800acc0:	b086      	sub	sp, #24
 800acc2:	af02      	add	r7, sp, #8
 800acc4:	60f8      	str	r0, [r7, #12]
 800acc6:	60b9      	str	r1, [r7, #8]
 800acc8:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	9300      	str	r3, [sp, #0]
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	2200      	movs	r2, #0
 800acd2:	2180      	movs	r1, #128	; 0x80
 800acd4:	68f8      	ldr	r0, [r7, #12]
 800acd6:	f7ff ff88 	bl	800abea <SPI_WaitFlagStateUntilTimeout>
 800acda:	4603      	mov	r3, r0
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d007      	beq.n	800acf0 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ace4:	f043 0220 	orr.w	r2, r3, #32
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800acec:	2303      	movs	r3, #3
 800acee:	e000      	b.n	800acf2 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800acf0:	2300      	movs	r3, #0
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3710      	adds	r7, #16
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}

0800acfa <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800acfa:	b580      	push	{r7, lr}
 800acfc:	b086      	sub	sp, #24
 800acfe:	af00      	add	r7, sp, #0
 800ad00:	6078      	str	r0, [r7, #4]
 800ad02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d101      	bne.n	800ad0e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800ad0a:	2301      	movs	r3, #1
 800ad0c:	e083      	b.n	800ae16 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ad14:	b2db      	uxtb	r3, r3
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d106      	bne.n	800ad28 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f7f7 ff62 	bl	8002bec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2202      	movs	r2, #2
 800ad2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	689b      	ldr	r3, [r3, #8]
 800ad36:	687a      	ldr	r2, [r7, #4]
 800ad38:	6812      	ldr	r2, [r2, #0]
 800ad3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ad3e:	f023 0307 	bic.w	r3, r3, #7
 800ad42:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681a      	ldr	r2, [r3, #0]
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	3304      	adds	r3, #4
 800ad4c:	4619      	mov	r1, r3
 800ad4e:	4610      	mov	r0, r2
 800ad50:	f000 f89c 	bl	800ae8c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	689b      	ldr	r3, [r3, #8]
 800ad5a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	699b      	ldr	r3, [r3, #24]
 800ad62:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	6a1b      	ldr	r3, [r3, #32]
 800ad6a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	697a      	ldr	r2, [r7, #20]
 800ad72:	4313      	orrs	r3, r2
 800ad74:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ad76:	693b      	ldr	r3, [r7, #16]
 800ad78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad7c:	f023 0303 	bic.w	r3, r3, #3
 800ad80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	689a      	ldr	r2, [r3, #8]
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	699b      	ldr	r3, [r3, #24]
 800ad8a:	021b      	lsls	r3, r3, #8
 800ad8c:	4313      	orrs	r3, r2
 800ad8e:	693a      	ldr	r2, [r7, #16]
 800ad90:	4313      	orrs	r3, r2
 800ad92:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ad94:	693b      	ldr	r3, [r7, #16]
 800ad96:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800ad9a:	f023 030c 	bic.w	r3, r3, #12
 800ad9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ada0:	693b      	ldr	r3, [r7, #16]
 800ada2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ada6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800adaa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	68da      	ldr	r2, [r3, #12]
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	69db      	ldr	r3, [r3, #28]
 800adb4:	021b      	lsls	r3, r3, #8
 800adb6:	4313      	orrs	r3, r2
 800adb8:	693a      	ldr	r2, [r7, #16]
 800adba:	4313      	orrs	r3, r2
 800adbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	691b      	ldr	r3, [r3, #16]
 800adc2:	011a      	lsls	r2, r3, #4
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	6a1b      	ldr	r3, [r3, #32]
 800adc8:	031b      	lsls	r3, r3, #12
 800adca:	4313      	orrs	r3, r2
 800adcc:	693a      	ldr	r2, [r7, #16]
 800adce:	4313      	orrs	r3, r2
 800add0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800add8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800ade0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	685a      	ldr	r2, [r3, #4]
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	695b      	ldr	r3, [r3, #20]
 800adea:	011b      	lsls	r3, r3, #4
 800adec:	4313      	orrs	r3, r2
 800adee:	68fa      	ldr	r2, [r7, #12]
 800adf0:	4313      	orrs	r3, r2
 800adf2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	697a      	ldr	r2, [r7, #20]
 800adfa:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	693a      	ldr	r2, [r7, #16]
 800ae02:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	68fa      	ldr	r2, [r7, #12]
 800ae0a:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2201      	movs	r2, #1
 800ae10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ae14:	2300      	movs	r3, #0
}
 800ae16:	4618      	mov	r0, r3
 800ae18:	3718      	adds	r7, #24
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}

0800ae1e <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ae1e:	b580      	push	{r7, lr}
 800ae20:	b082      	sub	sp, #8
 800ae22:	af00      	add	r7, sp, #0
 800ae24:	6078      	str	r0, [r7, #4]
 800ae26:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d002      	beq.n	800ae34 <HAL_TIM_Encoder_Start+0x16>
 800ae2e:	2b04      	cmp	r3, #4
 800ae30:	d008      	beq.n	800ae44 <HAL_TIM_Encoder_Start+0x26>
 800ae32:	e00f      	b.n	800ae54 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2201      	movs	r2, #1
 800ae3a:	2100      	movs	r1, #0
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	f000 f8c3 	bl	800afc8 <TIM_CCxChannelCmd>
      break;
 800ae42:	e016      	b.n	800ae72 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	2201      	movs	r2, #1
 800ae4a:	2104      	movs	r1, #4
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f000 f8bb 	bl	800afc8 <TIM_CCxChannelCmd>
      break;
 800ae52:	e00e      	b.n	800ae72 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	2201      	movs	r2, #1
 800ae5a:	2100      	movs	r1, #0
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	f000 f8b3 	bl	800afc8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	2201      	movs	r2, #1
 800ae68:	2104      	movs	r1, #4
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	f000 f8ac 	bl	800afc8 <TIM_CCxChannelCmd>
      break;
 800ae70:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	681a      	ldr	r2, [r3, #0]
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	f042 0201 	orr.w	r2, r2, #1
 800ae80:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ae82:	2300      	movs	r3, #0
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	3708      	adds	r7, #8
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bd80      	pop	{r7, pc}

0800ae8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b085      	sub	sp, #20
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
 800ae94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	4a3f      	ldr	r2, [pc, #252]	; (800af9c <TIM_Base_SetConfig+0x110>)
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d013      	beq.n	800aecc <TIM_Base_SetConfig+0x40>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aeaa:	d00f      	beq.n	800aecc <TIM_Base_SetConfig+0x40>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	4a3c      	ldr	r2, [pc, #240]	; (800afa0 <TIM_Base_SetConfig+0x114>)
 800aeb0:	4293      	cmp	r3, r2
 800aeb2:	d00b      	beq.n	800aecc <TIM_Base_SetConfig+0x40>
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	4a3b      	ldr	r2, [pc, #236]	; (800afa4 <TIM_Base_SetConfig+0x118>)
 800aeb8:	4293      	cmp	r3, r2
 800aeba:	d007      	beq.n	800aecc <TIM_Base_SetConfig+0x40>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	4a3a      	ldr	r2, [pc, #232]	; (800afa8 <TIM_Base_SetConfig+0x11c>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d003      	beq.n	800aecc <TIM_Base_SetConfig+0x40>
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	4a39      	ldr	r2, [pc, #228]	; (800afac <TIM_Base_SetConfig+0x120>)
 800aec8:	4293      	cmp	r3, r2
 800aeca:	d108      	bne.n	800aede <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aed2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	68fa      	ldr	r2, [r7, #12]
 800aeda:	4313      	orrs	r3, r2
 800aedc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	4a2e      	ldr	r2, [pc, #184]	; (800af9c <TIM_Base_SetConfig+0x110>)
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d02b      	beq.n	800af3e <TIM_Base_SetConfig+0xb2>
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aeec:	d027      	beq.n	800af3e <TIM_Base_SetConfig+0xb2>
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	4a2b      	ldr	r2, [pc, #172]	; (800afa0 <TIM_Base_SetConfig+0x114>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d023      	beq.n	800af3e <TIM_Base_SetConfig+0xb2>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	4a2a      	ldr	r2, [pc, #168]	; (800afa4 <TIM_Base_SetConfig+0x118>)
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d01f      	beq.n	800af3e <TIM_Base_SetConfig+0xb2>
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	4a29      	ldr	r2, [pc, #164]	; (800afa8 <TIM_Base_SetConfig+0x11c>)
 800af02:	4293      	cmp	r3, r2
 800af04:	d01b      	beq.n	800af3e <TIM_Base_SetConfig+0xb2>
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	4a28      	ldr	r2, [pc, #160]	; (800afac <TIM_Base_SetConfig+0x120>)
 800af0a:	4293      	cmp	r3, r2
 800af0c:	d017      	beq.n	800af3e <TIM_Base_SetConfig+0xb2>
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	4a27      	ldr	r2, [pc, #156]	; (800afb0 <TIM_Base_SetConfig+0x124>)
 800af12:	4293      	cmp	r3, r2
 800af14:	d013      	beq.n	800af3e <TIM_Base_SetConfig+0xb2>
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	4a26      	ldr	r2, [pc, #152]	; (800afb4 <TIM_Base_SetConfig+0x128>)
 800af1a:	4293      	cmp	r3, r2
 800af1c:	d00f      	beq.n	800af3e <TIM_Base_SetConfig+0xb2>
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	4a25      	ldr	r2, [pc, #148]	; (800afb8 <TIM_Base_SetConfig+0x12c>)
 800af22:	4293      	cmp	r3, r2
 800af24:	d00b      	beq.n	800af3e <TIM_Base_SetConfig+0xb2>
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	4a24      	ldr	r2, [pc, #144]	; (800afbc <TIM_Base_SetConfig+0x130>)
 800af2a:	4293      	cmp	r3, r2
 800af2c:	d007      	beq.n	800af3e <TIM_Base_SetConfig+0xb2>
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	4a23      	ldr	r2, [pc, #140]	; (800afc0 <TIM_Base_SetConfig+0x134>)
 800af32:	4293      	cmp	r3, r2
 800af34:	d003      	beq.n	800af3e <TIM_Base_SetConfig+0xb2>
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	4a22      	ldr	r2, [pc, #136]	; (800afc4 <TIM_Base_SetConfig+0x138>)
 800af3a:	4293      	cmp	r3, r2
 800af3c:	d108      	bne.n	800af50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	68db      	ldr	r3, [r3, #12]
 800af4a:	68fa      	ldr	r2, [r7, #12]
 800af4c:	4313      	orrs	r3, r2
 800af4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	695b      	ldr	r3, [r3, #20]
 800af5a:	4313      	orrs	r3, r2
 800af5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	68fa      	ldr	r2, [r7, #12]
 800af62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	689a      	ldr	r2, [r3, #8]
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	681a      	ldr	r2, [r3, #0]
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	4a09      	ldr	r2, [pc, #36]	; (800af9c <TIM_Base_SetConfig+0x110>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d003      	beq.n	800af84 <TIM_Base_SetConfig+0xf8>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	4a0b      	ldr	r2, [pc, #44]	; (800afac <TIM_Base_SetConfig+0x120>)
 800af80:	4293      	cmp	r3, r2
 800af82:	d103      	bne.n	800af8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	691a      	ldr	r2, [r3, #16]
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2201      	movs	r2, #1
 800af90:	615a      	str	r2, [r3, #20]
}
 800af92:	bf00      	nop
 800af94:	3714      	adds	r7, #20
 800af96:	46bd      	mov	sp, r7
 800af98:	bc80      	pop	{r7}
 800af9a:	4770      	bx	lr
 800af9c:	40010000 	.word	0x40010000
 800afa0:	40000400 	.word	0x40000400
 800afa4:	40000800 	.word	0x40000800
 800afa8:	40000c00 	.word	0x40000c00
 800afac:	40010400 	.word	0x40010400
 800afb0:	40014000 	.word	0x40014000
 800afb4:	40014400 	.word	0x40014400
 800afb8:	40014800 	.word	0x40014800
 800afbc:	40001800 	.word	0x40001800
 800afc0:	40001c00 	.word	0x40001c00
 800afc4:	40002000 	.word	0x40002000

0800afc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800afc8:	b480      	push	{r7}
 800afca:	b087      	sub	sp, #28
 800afcc:	af00      	add	r7, sp, #0
 800afce:	60f8      	str	r0, [r7, #12]
 800afd0:	60b9      	str	r1, [r7, #8]
 800afd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	f003 031f 	and.w	r3, r3, #31
 800afda:	2201      	movs	r2, #1
 800afdc:	fa02 f303 	lsl.w	r3, r2, r3
 800afe0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	6a1a      	ldr	r2, [r3, #32]
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	43db      	mvns	r3, r3
 800afea:	401a      	ands	r2, r3
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	6a1a      	ldr	r2, [r3, #32]
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	f003 031f 	and.w	r3, r3, #31
 800affa:	6879      	ldr	r1, [r7, #4]
 800affc:	fa01 f303 	lsl.w	r3, r1, r3
 800b000:	431a      	orrs	r2, r3
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	621a      	str	r2, [r3, #32]
}
 800b006:	bf00      	nop
 800b008:	371c      	adds	r7, #28
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bc80      	pop	{r7}
 800b00e:	4770      	bx	lr

0800b010 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b010:	b480      	push	{r7}
 800b012:	b085      	sub	sp, #20
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
 800b018:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b020:	2b01      	cmp	r3, #1
 800b022:	d101      	bne.n	800b028 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b024:	2302      	movs	r3, #2
 800b026:	e032      	b.n	800b08e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2201      	movs	r2, #1
 800b02c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2202      	movs	r2, #2
 800b034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	689b      	ldr	r3, [r3, #8]
 800b046:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b04e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b050:	683b      	ldr	r3, [r7, #0]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	68fa      	ldr	r2, [r7, #12]
 800b056:	4313      	orrs	r3, r2
 800b058:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b060:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	68ba      	ldr	r2, [r7, #8]
 800b068:	4313      	orrs	r3, r2
 800b06a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	68fa      	ldr	r2, [r7, #12]
 800b072:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	68ba      	ldr	r2, [r7, #8]
 800b07a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2201      	movs	r2, #1
 800b080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2200      	movs	r2, #0
 800b088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b08c:	2300      	movs	r3, #0
}
 800b08e:	4618      	mov	r0, r3
 800b090:	3714      	adds	r7, #20
 800b092:	46bd      	mov	sp, r7
 800b094:	bc80      	pop	{r7}
 800b096:	4770      	bx	lr

0800b098 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b082      	sub	sp, #8
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d101      	bne.n	800b0aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	e03f      	b.n	800b12a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b0b0:	b2db      	uxtb	r3, r3
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d106      	bne.n	800b0c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f7f7 fddc 	bl	8002c7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2224      	movs	r2, #36	; 0x24
 800b0c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	68da      	ldr	r2, [r3, #12]
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b0da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f000 fa63 	bl	800b5a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	691a      	ldr	r2, [r3, #16]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b0f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	695a      	ldr	r2, [r3, #20]
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b100:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	68da      	ldr	r2, [r3, #12]
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b110:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2200      	movs	r2, #0
 800b116:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2220      	movs	r2, #32
 800b11c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2220      	movs	r2, #32
 800b124:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800b128:	2300      	movs	r3, #0
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3708      	adds	r7, #8
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}
	...

0800b134 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b088      	sub	sp, #32
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	68db      	ldr	r3, [r3, #12]
 800b14a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	695b      	ldr	r3, [r3, #20]
 800b152:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800b154:	2300      	movs	r3, #0
 800b156:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800b158:	2300      	movs	r3, #0
 800b15a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b15c:	69fb      	ldr	r3, [r7, #28]
 800b15e:	f003 030f 	and.w	r3, r3, #15
 800b162:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d10d      	bne.n	800b186 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b16a:	69fb      	ldr	r3, [r7, #28]
 800b16c:	f003 0320 	and.w	r3, r3, #32
 800b170:	2b00      	cmp	r3, #0
 800b172:	d008      	beq.n	800b186 <HAL_UART_IRQHandler+0x52>
 800b174:	69bb      	ldr	r3, [r7, #24]
 800b176:	f003 0320 	and.w	r3, r3, #32
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d003      	beq.n	800b186 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f000 f991 	bl	800b4a6 <UART_Receive_IT>
      return;
 800b184:	e0d1      	b.n	800b32a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b186:	693b      	ldr	r3, [r7, #16]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	f000 80b0 	beq.w	800b2ee <HAL_UART_IRQHandler+0x1ba>
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	f003 0301 	and.w	r3, r3, #1
 800b194:	2b00      	cmp	r3, #0
 800b196:	d105      	bne.n	800b1a4 <HAL_UART_IRQHandler+0x70>
 800b198:	69bb      	ldr	r3, [r7, #24]
 800b19a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	f000 80a5 	beq.w	800b2ee <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b1a4:	69fb      	ldr	r3, [r7, #28]
 800b1a6:	f003 0301 	and.w	r3, r3, #1
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d00a      	beq.n	800b1c4 <HAL_UART_IRQHandler+0x90>
 800b1ae:	69bb      	ldr	r3, [r7, #24]
 800b1b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d005      	beq.n	800b1c4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1bc:	f043 0201 	orr.w	r2, r3, #1
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b1c4:	69fb      	ldr	r3, [r7, #28]
 800b1c6:	f003 0304 	and.w	r3, r3, #4
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d00a      	beq.n	800b1e4 <HAL_UART_IRQHandler+0xb0>
 800b1ce:	697b      	ldr	r3, [r7, #20]
 800b1d0:	f003 0301 	and.w	r3, r3, #1
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d005      	beq.n	800b1e4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1dc:	f043 0202 	orr.w	r2, r3, #2
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b1e4:	69fb      	ldr	r3, [r7, #28]
 800b1e6:	f003 0302 	and.w	r3, r3, #2
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d00a      	beq.n	800b204 <HAL_UART_IRQHandler+0xd0>
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	f003 0301 	and.w	r3, r3, #1
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d005      	beq.n	800b204 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1fc:	f043 0204 	orr.w	r2, r3, #4
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800b204:	69fb      	ldr	r3, [r7, #28]
 800b206:	f003 0308 	and.w	r3, r3, #8
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d00f      	beq.n	800b22e <HAL_UART_IRQHandler+0xfa>
 800b20e:	69bb      	ldr	r3, [r7, #24]
 800b210:	f003 0320 	and.w	r3, r3, #32
 800b214:	2b00      	cmp	r3, #0
 800b216:	d104      	bne.n	800b222 <HAL_UART_IRQHandler+0xee>
 800b218:	697b      	ldr	r3, [r7, #20]
 800b21a:	f003 0301 	and.w	r3, r3, #1
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d005      	beq.n	800b22e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b226:	f043 0208 	orr.w	r2, r3, #8
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b232:	2b00      	cmp	r3, #0
 800b234:	d078      	beq.n	800b328 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b236:	69fb      	ldr	r3, [r7, #28]
 800b238:	f003 0320 	and.w	r3, r3, #32
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d007      	beq.n	800b250 <HAL_UART_IRQHandler+0x11c>
 800b240:	69bb      	ldr	r3, [r7, #24]
 800b242:	f003 0320 	and.w	r3, r3, #32
 800b246:	2b00      	cmp	r3, #0
 800b248:	d002      	beq.n	800b250 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800b24a:	6878      	ldr	r0, [r7, #4]
 800b24c:	f000 f92b 	bl	800b4a6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	695b      	ldr	r3, [r3, #20]
 800b256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b25a:	2b40      	cmp	r3, #64	; 0x40
 800b25c:	bf0c      	ite	eq
 800b25e:	2301      	moveq	r3, #1
 800b260:	2300      	movne	r3, #0
 800b262:	b2db      	uxtb	r3, r3
 800b264:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b26a:	f003 0308 	and.w	r3, r3, #8
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d102      	bne.n	800b278 <HAL_UART_IRQHandler+0x144>
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d031      	beq.n	800b2dc <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b278:	6878      	ldr	r0, [r7, #4]
 800b27a:	f000 f876 	bl	800b36a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	695b      	ldr	r3, [r3, #20]
 800b284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b288:	2b40      	cmp	r3, #64	; 0x40
 800b28a:	d123      	bne.n	800b2d4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	695a      	ldr	r2, [r3, #20]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b29a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d013      	beq.n	800b2cc <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2a8:	4a21      	ldr	r2, [pc, #132]	; (800b330 <HAL_UART_IRQHandler+0x1fc>)
 800b2aa:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	f7f9 ff4f 	bl	8005154 <HAL_DMA_Abort_IT>
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d016      	beq.n	800b2ea <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b2c2:	687a      	ldr	r2, [r7, #4]
 800b2c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b2c6:	4610      	mov	r0, r2
 800b2c8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2ca:	e00e      	b.n	800b2ea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b2cc:	6878      	ldr	r0, [r7, #4]
 800b2ce:	f000 f843 	bl	800b358 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2d2:	e00a      	b.n	800b2ea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f000 f83f 	bl	800b358 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2da:	e006      	b.n	800b2ea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b2dc:	6878      	ldr	r0, [r7, #4]
 800b2de:	f000 f83b 	bl	800b358 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800b2e8:	e01e      	b.n	800b328 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2ea:	bf00      	nop
    return;
 800b2ec:	e01c      	b.n	800b328 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b2ee:	69fb      	ldr	r3, [r7, #28]
 800b2f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d008      	beq.n	800b30a <HAL_UART_IRQHandler+0x1d6>
 800b2f8:	69bb      	ldr	r3, [r7, #24]
 800b2fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d003      	beq.n	800b30a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800b302:	6878      	ldr	r0, [r7, #4]
 800b304:	f000 f862 	bl	800b3cc <UART_Transmit_IT>
    return;
 800b308:	e00f      	b.n	800b32a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b30a:	69fb      	ldr	r3, [r7, #28]
 800b30c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b310:	2b00      	cmp	r3, #0
 800b312:	d00a      	beq.n	800b32a <HAL_UART_IRQHandler+0x1f6>
 800b314:	69bb      	ldr	r3, [r7, #24]
 800b316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d005      	beq.n	800b32a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800b31e:	6878      	ldr	r0, [r7, #4]
 800b320:	f000 f8a9 	bl	800b476 <UART_EndTransmit_IT>
    return;
 800b324:	bf00      	nop
 800b326:	e000      	b.n	800b32a <HAL_UART_IRQHandler+0x1f6>
    return;
 800b328:	bf00      	nop
  }
}
 800b32a:	3720      	adds	r7, #32
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bd80      	pop	{r7, pc}
 800b330:	0800b3a5 	.word	0x0800b3a5

0800b334 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b334:	b480      	push	{r7}
 800b336:	b083      	sub	sp, #12
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b33c:	bf00      	nop
 800b33e:	370c      	adds	r7, #12
 800b340:	46bd      	mov	sp, r7
 800b342:	bc80      	pop	{r7}
 800b344:	4770      	bx	lr

0800b346 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b346:	b480      	push	{r7}
 800b348:	b083      	sub	sp, #12
 800b34a:	af00      	add	r7, sp, #0
 800b34c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b34e:	bf00      	nop
 800b350:	370c      	adds	r7, #12
 800b352:	46bd      	mov	sp, r7
 800b354:	bc80      	pop	{r7}
 800b356:	4770      	bx	lr

0800b358 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b358:	b480      	push	{r7}
 800b35a:	b083      	sub	sp, #12
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b360:	bf00      	nop
 800b362:	370c      	adds	r7, #12
 800b364:	46bd      	mov	sp, r7
 800b366:	bc80      	pop	{r7}
 800b368:	4770      	bx	lr

0800b36a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b36a:	b480      	push	{r7}
 800b36c:	b083      	sub	sp, #12
 800b36e:	af00      	add	r7, sp, #0
 800b370:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	68da      	ldr	r2, [r3, #12]
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b380:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	695a      	ldr	r2, [r3, #20]
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	f022 0201 	bic.w	r2, r2, #1
 800b390:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2220      	movs	r2, #32
 800b396:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b39a:	bf00      	nop
 800b39c:	370c      	adds	r7, #12
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bc80      	pop	{r7}
 800b3a2:	4770      	bx	lr

0800b3a4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b084      	sub	sp, #16
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	2200      	movs	r2, #0
 800b3b6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b3be:	68f8      	ldr	r0, [r7, #12]
 800b3c0:	f7ff ffca 	bl	800b358 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b3c4:	bf00      	nop
 800b3c6:	3710      	adds	r7, #16
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}

0800b3cc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b085      	sub	sp, #20
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b3da:	b2db      	uxtb	r3, r3
 800b3dc:	2b21      	cmp	r3, #33	; 0x21
 800b3de:	d144      	bne.n	800b46a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	689b      	ldr	r3, [r3, #8]
 800b3e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3e8:	d11a      	bne.n	800b420 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6a1b      	ldr	r3, [r3, #32]
 800b3ee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	881b      	ldrh	r3, [r3, #0]
 800b3f4:	461a      	mov	r2, r3
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b3fe:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	691b      	ldr	r3, [r3, #16]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d105      	bne.n	800b414 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6a1b      	ldr	r3, [r3, #32]
 800b40c:	1c9a      	adds	r2, r3, #2
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	621a      	str	r2, [r3, #32]
 800b412:	e00e      	b.n	800b432 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	6a1b      	ldr	r3, [r3, #32]
 800b418:	1c5a      	adds	r2, r3, #1
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	621a      	str	r2, [r3, #32]
 800b41e:	e008      	b.n	800b432 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	6a1b      	ldr	r3, [r3, #32]
 800b424:	1c59      	adds	r1, r3, #1
 800b426:	687a      	ldr	r2, [r7, #4]
 800b428:	6211      	str	r1, [r2, #32]
 800b42a:	781a      	ldrb	r2, [r3, #0]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b436:	b29b      	uxth	r3, r3
 800b438:	3b01      	subs	r3, #1
 800b43a:	b29b      	uxth	r3, r3
 800b43c:	687a      	ldr	r2, [r7, #4]
 800b43e:	4619      	mov	r1, r3
 800b440:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b442:	2b00      	cmp	r3, #0
 800b444:	d10f      	bne.n	800b466 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	68da      	ldr	r2, [r3, #12]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b454:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	68da      	ldr	r2, [r3, #12]
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b464:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b466:	2300      	movs	r3, #0
 800b468:	e000      	b.n	800b46c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b46a:	2302      	movs	r3, #2
  }
}
 800b46c:	4618      	mov	r0, r3
 800b46e:	3714      	adds	r7, #20
 800b470:	46bd      	mov	sp, r7
 800b472:	bc80      	pop	{r7}
 800b474:	4770      	bx	lr

0800b476 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b476:	b580      	push	{r7, lr}
 800b478:	b082      	sub	sp, #8
 800b47a:	af00      	add	r7, sp, #0
 800b47c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	68da      	ldr	r2, [r3, #12]
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b48c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	2220      	movs	r2, #32
 800b492:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b496:	6878      	ldr	r0, [r7, #4]
 800b498:	f7ff ff4c 	bl	800b334 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b49c:	2300      	movs	r3, #0
}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	3708      	adds	r7, #8
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}

0800b4a6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b4a6:	b580      	push	{r7, lr}
 800b4a8:	b084      	sub	sp, #16
 800b4aa:	af00      	add	r7, sp, #0
 800b4ac:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b4b4:	b2db      	uxtb	r3, r3
 800b4b6:	2b22      	cmp	r3, #34	; 0x22
 800b4b8:	d171      	bne.n	800b59e <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	689b      	ldr	r3, [r3, #8]
 800b4be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4c2:	d123      	bne.n	800b50c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4c8:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	691b      	ldr	r3, [r3, #16]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d10e      	bne.n	800b4f0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	685b      	ldr	r3, [r3, #4]
 800b4d8:	b29b      	uxth	r3, r3
 800b4da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4de:	b29a      	uxth	r2, r3
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4e8:	1c9a      	adds	r2, r3, #2
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	629a      	str	r2, [r3, #40]	; 0x28
 800b4ee:	e029      	b.n	800b544 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	685b      	ldr	r3, [r3, #4]
 800b4f6:	b29b      	uxth	r3, r3
 800b4f8:	b2db      	uxtb	r3, r3
 800b4fa:	b29a      	uxth	r2, r3
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b504:	1c5a      	adds	r2, r3, #1
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	629a      	str	r2, [r3, #40]	; 0x28
 800b50a:	e01b      	b.n	800b544 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	691b      	ldr	r3, [r3, #16]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d10a      	bne.n	800b52a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	6858      	ldr	r0, [r3, #4]
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b51e:	1c59      	adds	r1, r3, #1
 800b520:	687a      	ldr	r2, [r7, #4]
 800b522:	6291      	str	r1, [r2, #40]	; 0x28
 800b524:	b2c2      	uxtb	r2, r0
 800b526:	701a      	strb	r2, [r3, #0]
 800b528:	e00c      	b.n	800b544 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	685b      	ldr	r3, [r3, #4]
 800b530:	b2da      	uxtb	r2, r3
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b536:	1c58      	adds	r0, r3, #1
 800b538:	6879      	ldr	r1, [r7, #4]
 800b53a:	6288      	str	r0, [r1, #40]	; 0x28
 800b53c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b540:	b2d2      	uxtb	r2, r2
 800b542:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b548:	b29b      	uxth	r3, r3
 800b54a:	3b01      	subs	r3, #1
 800b54c:	b29b      	uxth	r3, r3
 800b54e:	687a      	ldr	r2, [r7, #4]
 800b550:	4619      	mov	r1, r3
 800b552:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b554:	2b00      	cmp	r3, #0
 800b556:	d120      	bne.n	800b59a <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	68da      	ldr	r2, [r3, #12]
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f022 0220 	bic.w	r2, r2, #32
 800b566:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	68da      	ldr	r2, [r3, #12]
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b576:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	695a      	ldr	r2, [r3, #20]
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	f022 0201 	bic.w	r2, r2, #1
 800b586:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2220      	movs	r2, #32
 800b58c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f7ff fed8 	bl	800b346 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800b596:	2300      	movs	r3, #0
 800b598:	e002      	b.n	800b5a0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800b59a:	2300      	movs	r3, #0
 800b59c:	e000      	b.n	800b5a0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800b59e:	2302      	movs	r3, #2
  }
}
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	3710      	adds	r7, #16
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}

0800b5a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b084      	sub	sp, #16
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	691b      	ldr	r3, [r3, #16]
 800b5b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	68da      	ldr	r2, [r3, #12]
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	430a      	orrs	r2, r1
 800b5c4:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	689a      	ldr	r2, [r3, #8]
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	691b      	ldr	r3, [r3, #16]
 800b5ce:	431a      	orrs	r2, r3
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	695b      	ldr	r3, [r3, #20]
 800b5d4:	431a      	orrs	r2, r3
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	69db      	ldr	r3, [r3, #28]
 800b5da:	4313      	orrs	r3, r2
 800b5dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	68db      	ldr	r3, [r3, #12]
 800b5e4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b5e8:	f023 030c 	bic.w	r3, r3, #12
 800b5ec:	687a      	ldr	r2, [r7, #4]
 800b5ee:	6812      	ldr	r2, [r2, #0]
 800b5f0:	68f9      	ldr	r1, [r7, #12]
 800b5f2:	430b      	orrs	r3, r1
 800b5f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	695b      	ldr	r3, [r3, #20]
 800b5fc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	699a      	ldr	r2, [r3, #24]
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	430a      	orrs	r2, r1
 800b60a:	615a      	str	r2, [r3, #20]

/* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	69db      	ldr	r3, [r3, #28]
 800b610:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b614:	f040 80aa 	bne.w	800b76c <UART_SetConfig+0x1c4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	4aa9      	ldr	r2, [pc, #676]	; (800b8c4 <UART_SetConfig+0x31c>)
 800b61e:	4293      	cmp	r3, r2
 800b620:	d004      	beq.n	800b62c <UART_SetConfig+0x84>
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	4aa8      	ldr	r2, [pc, #672]	; (800b8c8 <UART_SetConfig+0x320>)
 800b628:	4293      	cmp	r3, r2
 800b62a:	d14f      	bne.n	800b6cc <UART_SetConfig+0x124>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b62c:	f7fd fd1e 	bl	800906c <HAL_RCC_GetPCLK2Freq>
 800b630:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b632:	68ba      	ldr	r2, [r7, #8]
 800b634:	4613      	mov	r3, r2
 800b636:	009b      	lsls	r3, r3, #2
 800b638:	4413      	add	r3, r2
 800b63a:	009a      	lsls	r2, r3, #2
 800b63c:	441a      	add	r2, r3
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	685b      	ldr	r3, [r3, #4]
 800b642:	005b      	lsls	r3, r3, #1
 800b644:	fbb2 f3f3 	udiv	r3, r2, r3
 800b648:	4aa0      	ldr	r2, [pc, #640]	; (800b8cc <UART_SetConfig+0x324>)
 800b64a:	fba2 2303 	umull	r2, r3, r2, r3
 800b64e:	095b      	lsrs	r3, r3, #5
 800b650:	0119      	lsls	r1, r3, #4
 800b652:	68ba      	ldr	r2, [r7, #8]
 800b654:	4613      	mov	r3, r2
 800b656:	009b      	lsls	r3, r3, #2
 800b658:	4413      	add	r3, r2
 800b65a:	009a      	lsls	r2, r3, #2
 800b65c:	441a      	add	r2, r3
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	685b      	ldr	r3, [r3, #4]
 800b662:	005b      	lsls	r3, r3, #1
 800b664:	fbb2 f2f3 	udiv	r2, r2, r3
 800b668:	4b98      	ldr	r3, [pc, #608]	; (800b8cc <UART_SetConfig+0x324>)
 800b66a:	fba3 0302 	umull	r0, r3, r3, r2
 800b66e:	095b      	lsrs	r3, r3, #5
 800b670:	2064      	movs	r0, #100	; 0x64
 800b672:	fb00 f303 	mul.w	r3, r0, r3
 800b676:	1ad3      	subs	r3, r2, r3
 800b678:	00db      	lsls	r3, r3, #3
 800b67a:	3332      	adds	r3, #50	; 0x32
 800b67c:	4a93      	ldr	r2, [pc, #588]	; (800b8cc <UART_SetConfig+0x324>)
 800b67e:	fba2 2303 	umull	r2, r3, r2, r3
 800b682:	095b      	lsrs	r3, r3, #5
 800b684:	005b      	lsls	r3, r3, #1
 800b686:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b68a:	4419      	add	r1, r3
 800b68c:	68ba      	ldr	r2, [r7, #8]
 800b68e:	4613      	mov	r3, r2
 800b690:	009b      	lsls	r3, r3, #2
 800b692:	4413      	add	r3, r2
 800b694:	009a      	lsls	r2, r3, #2
 800b696:	441a      	add	r2, r3
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	685b      	ldr	r3, [r3, #4]
 800b69c:	005b      	lsls	r3, r3, #1
 800b69e:	fbb2 f2f3 	udiv	r2, r2, r3
 800b6a2:	4b8a      	ldr	r3, [pc, #552]	; (800b8cc <UART_SetConfig+0x324>)
 800b6a4:	fba3 0302 	umull	r0, r3, r3, r2
 800b6a8:	095b      	lsrs	r3, r3, #5
 800b6aa:	2064      	movs	r0, #100	; 0x64
 800b6ac:	fb00 f303 	mul.w	r3, r0, r3
 800b6b0:	1ad3      	subs	r3, r2, r3
 800b6b2:	00db      	lsls	r3, r3, #3
 800b6b4:	3332      	adds	r3, #50	; 0x32
 800b6b6:	4a85      	ldr	r2, [pc, #532]	; (800b8cc <UART_SetConfig+0x324>)
 800b6b8:	fba2 2303 	umull	r2, r3, r2, r3
 800b6bc:	095b      	lsrs	r3, r3, #5
 800b6be:	f003 0207 	and.w	r2, r3, #7
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	440a      	add	r2, r1
 800b6c8:	609a      	str	r2, [r3, #8]
 800b6ca:	e0f7      	b.n	800b8bc <UART_SetConfig+0x314>
    }
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b6cc:	f7fd fcac 	bl	8009028 <HAL_RCC_GetPCLK1Freq>
 800b6d0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b6d2:	68ba      	ldr	r2, [r7, #8]
 800b6d4:	4613      	mov	r3, r2
 800b6d6:	009b      	lsls	r3, r3, #2
 800b6d8:	4413      	add	r3, r2
 800b6da:	009a      	lsls	r2, r3, #2
 800b6dc:	441a      	add	r2, r3
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	685b      	ldr	r3, [r3, #4]
 800b6e2:	005b      	lsls	r3, r3, #1
 800b6e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6e8:	4a78      	ldr	r2, [pc, #480]	; (800b8cc <UART_SetConfig+0x324>)
 800b6ea:	fba2 2303 	umull	r2, r3, r2, r3
 800b6ee:	095b      	lsrs	r3, r3, #5
 800b6f0:	0119      	lsls	r1, r3, #4
 800b6f2:	68ba      	ldr	r2, [r7, #8]
 800b6f4:	4613      	mov	r3, r2
 800b6f6:	009b      	lsls	r3, r3, #2
 800b6f8:	4413      	add	r3, r2
 800b6fa:	009a      	lsls	r2, r3, #2
 800b6fc:	441a      	add	r2, r3
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	685b      	ldr	r3, [r3, #4]
 800b702:	005b      	lsls	r3, r3, #1
 800b704:	fbb2 f2f3 	udiv	r2, r2, r3
 800b708:	4b70      	ldr	r3, [pc, #448]	; (800b8cc <UART_SetConfig+0x324>)
 800b70a:	fba3 0302 	umull	r0, r3, r3, r2
 800b70e:	095b      	lsrs	r3, r3, #5
 800b710:	2064      	movs	r0, #100	; 0x64
 800b712:	fb00 f303 	mul.w	r3, r0, r3
 800b716:	1ad3      	subs	r3, r2, r3
 800b718:	00db      	lsls	r3, r3, #3
 800b71a:	3332      	adds	r3, #50	; 0x32
 800b71c:	4a6b      	ldr	r2, [pc, #428]	; (800b8cc <UART_SetConfig+0x324>)
 800b71e:	fba2 2303 	umull	r2, r3, r2, r3
 800b722:	095b      	lsrs	r3, r3, #5
 800b724:	005b      	lsls	r3, r3, #1
 800b726:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b72a:	4419      	add	r1, r3
 800b72c:	68ba      	ldr	r2, [r7, #8]
 800b72e:	4613      	mov	r3, r2
 800b730:	009b      	lsls	r3, r3, #2
 800b732:	4413      	add	r3, r2
 800b734:	009a      	lsls	r2, r3, #2
 800b736:	441a      	add	r2, r3
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	685b      	ldr	r3, [r3, #4]
 800b73c:	005b      	lsls	r3, r3, #1
 800b73e:	fbb2 f2f3 	udiv	r2, r2, r3
 800b742:	4b62      	ldr	r3, [pc, #392]	; (800b8cc <UART_SetConfig+0x324>)
 800b744:	fba3 0302 	umull	r0, r3, r3, r2
 800b748:	095b      	lsrs	r3, r3, #5
 800b74a:	2064      	movs	r0, #100	; 0x64
 800b74c:	fb00 f303 	mul.w	r3, r0, r3
 800b750:	1ad3      	subs	r3, r2, r3
 800b752:	00db      	lsls	r3, r3, #3
 800b754:	3332      	adds	r3, #50	; 0x32
 800b756:	4a5d      	ldr	r2, [pc, #372]	; (800b8cc <UART_SetConfig+0x324>)
 800b758:	fba2 2303 	umull	r2, r3, r2, r3
 800b75c:	095b      	lsrs	r3, r3, #5
 800b75e:	f003 0207 	and.w	r2, r3, #7
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	440a      	add	r2, r1
 800b768:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b76a:	e0a7      	b.n	800b8bc <UART_SetConfig+0x314>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	4a54      	ldr	r2, [pc, #336]	; (800b8c4 <UART_SetConfig+0x31c>)
 800b772:	4293      	cmp	r3, r2
 800b774:	d004      	beq.n	800b780 <UART_SetConfig+0x1d8>
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	4a53      	ldr	r2, [pc, #332]	; (800b8c8 <UART_SetConfig+0x320>)
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d14e      	bne.n	800b81e <UART_SetConfig+0x276>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b780:	f7fd fc74 	bl	800906c <HAL_RCC_GetPCLK2Freq>
 800b784:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b786:	68ba      	ldr	r2, [r7, #8]
 800b788:	4613      	mov	r3, r2
 800b78a:	009b      	lsls	r3, r3, #2
 800b78c:	4413      	add	r3, r2
 800b78e:	009a      	lsls	r2, r3, #2
 800b790:	441a      	add	r2, r3
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	685b      	ldr	r3, [r3, #4]
 800b796:	009b      	lsls	r3, r3, #2
 800b798:	fbb2 f3f3 	udiv	r3, r2, r3
 800b79c:	4a4b      	ldr	r2, [pc, #300]	; (800b8cc <UART_SetConfig+0x324>)
 800b79e:	fba2 2303 	umull	r2, r3, r2, r3
 800b7a2:	095b      	lsrs	r3, r3, #5
 800b7a4:	0119      	lsls	r1, r3, #4
 800b7a6:	68ba      	ldr	r2, [r7, #8]
 800b7a8:	4613      	mov	r3, r2
 800b7aa:	009b      	lsls	r3, r3, #2
 800b7ac:	4413      	add	r3, r2
 800b7ae:	009a      	lsls	r2, r3, #2
 800b7b0:	441a      	add	r2, r3
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	685b      	ldr	r3, [r3, #4]
 800b7b6:	009b      	lsls	r3, r3, #2
 800b7b8:	fbb2 f2f3 	udiv	r2, r2, r3
 800b7bc:	4b43      	ldr	r3, [pc, #268]	; (800b8cc <UART_SetConfig+0x324>)
 800b7be:	fba3 0302 	umull	r0, r3, r3, r2
 800b7c2:	095b      	lsrs	r3, r3, #5
 800b7c4:	2064      	movs	r0, #100	; 0x64
 800b7c6:	fb00 f303 	mul.w	r3, r0, r3
 800b7ca:	1ad3      	subs	r3, r2, r3
 800b7cc:	011b      	lsls	r3, r3, #4
 800b7ce:	3332      	adds	r3, #50	; 0x32
 800b7d0:	4a3e      	ldr	r2, [pc, #248]	; (800b8cc <UART_SetConfig+0x324>)
 800b7d2:	fba2 2303 	umull	r2, r3, r2, r3
 800b7d6:	095b      	lsrs	r3, r3, #5
 800b7d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b7dc:	4419      	add	r1, r3
 800b7de:	68ba      	ldr	r2, [r7, #8]
 800b7e0:	4613      	mov	r3, r2
 800b7e2:	009b      	lsls	r3, r3, #2
 800b7e4:	4413      	add	r3, r2
 800b7e6:	009a      	lsls	r2, r3, #2
 800b7e8:	441a      	add	r2, r3
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	685b      	ldr	r3, [r3, #4]
 800b7ee:	009b      	lsls	r3, r3, #2
 800b7f0:	fbb2 f2f3 	udiv	r2, r2, r3
 800b7f4:	4b35      	ldr	r3, [pc, #212]	; (800b8cc <UART_SetConfig+0x324>)
 800b7f6:	fba3 0302 	umull	r0, r3, r3, r2
 800b7fa:	095b      	lsrs	r3, r3, #5
 800b7fc:	2064      	movs	r0, #100	; 0x64
 800b7fe:	fb00 f303 	mul.w	r3, r0, r3
 800b802:	1ad3      	subs	r3, r2, r3
 800b804:	011b      	lsls	r3, r3, #4
 800b806:	3332      	adds	r3, #50	; 0x32
 800b808:	4a30      	ldr	r2, [pc, #192]	; (800b8cc <UART_SetConfig+0x324>)
 800b80a:	fba2 2303 	umull	r2, r3, r2, r3
 800b80e:	095b      	lsrs	r3, r3, #5
 800b810:	f003 020f 	and.w	r2, r3, #15
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	440a      	add	r2, r1
 800b81a:	609a      	str	r2, [r3, #8]
 800b81c:	e04e      	b.n	800b8bc <UART_SetConfig+0x314>
      pclk = HAL_RCC_GetPCLK1Freq();
 800b81e:	f7fd fc03 	bl	8009028 <HAL_RCC_GetPCLK1Freq>
 800b822:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b824:	68ba      	ldr	r2, [r7, #8]
 800b826:	4613      	mov	r3, r2
 800b828:	009b      	lsls	r3, r3, #2
 800b82a:	4413      	add	r3, r2
 800b82c:	009a      	lsls	r2, r3, #2
 800b82e:	441a      	add	r2, r3
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	685b      	ldr	r3, [r3, #4]
 800b834:	009b      	lsls	r3, r3, #2
 800b836:	fbb2 f3f3 	udiv	r3, r2, r3
 800b83a:	4a24      	ldr	r2, [pc, #144]	; (800b8cc <UART_SetConfig+0x324>)
 800b83c:	fba2 2303 	umull	r2, r3, r2, r3
 800b840:	095b      	lsrs	r3, r3, #5
 800b842:	0119      	lsls	r1, r3, #4
 800b844:	68ba      	ldr	r2, [r7, #8]
 800b846:	4613      	mov	r3, r2
 800b848:	009b      	lsls	r3, r3, #2
 800b84a:	4413      	add	r3, r2
 800b84c:	009a      	lsls	r2, r3, #2
 800b84e:	441a      	add	r2, r3
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	685b      	ldr	r3, [r3, #4]
 800b854:	009b      	lsls	r3, r3, #2
 800b856:	fbb2 f2f3 	udiv	r2, r2, r3
 800b85a:	4b1c      	ldr	r3, [pc, #112]	; (800b8cc <UART_SetConfig+0x324>)
 800b85c:	fba3 0302 	umull	r0, r3, r3, r2
 800b860:	095b      	lsrs	r3, r3, #5
 800b862:	2064      	movs	r0, #100	; 0x64
 800b864:	fb00 f303 	mul.w	r3, r0, r3
 800b868:	1ad3      	subs	r3, r2, r3
 800b86a:	011b      	lsls	r3, r3, #4
 800b86c:	3332      	adds	r3, #50	; 0x32
 800b86e:	4a17      	ldr	r2, [pc, #92]	; (800b8cc <UART_SetConfig+0x324>)
 800b870:	fba2 2303 	umull	r2, r3, r2, r3
 800b874:	095b      	lsrs	r3, r3, #5
 800b876:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b87a:	4419      	add	r1, r3
 800b87c:	68ba      	ldr	r2, [r7, #8]
 800b87e:	4613      	mov	r3, r2
 800b880:	009b      	lsls	r3, r3, #2
 800b882:	4413      	add	r3, r2
 800b884:	009a      	lsls	r2, r3, #2
 800b886:	441a      	add	r2, r3
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	009b      	lsls	r3, r3, #2
 800b88e:	fbb2 f2f3 	udiv	r2, r2, r3
 800b892:	4b0e      	ldr	r3, [pc, #56]	; (800b8cc <UART_SetConfig+0x324>)
 800b894:	fba3 0302 	umull	r0, r3, r3, r2
 800b898:	095b      	lsrs	r3, r3, #5
 800b89a:	2064      	movs	r0, #100	; 0x64
 800b89c:	fb00 f303 	mul.w	r3, r0, r3
 800b8a0:	1ad3      	subs	r3, r2, r3
 800b8a2:	011b      	lsls	r3, r3, #4
 800b8a4:	3332      	adds	r3, #50	; 0x32
 800b8a6:	4a09      	ldr	r2, [pc, #36]	; (800b8cc <UART_SetConfig+0x324>)
 800b8a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b8ac:	095b      	lsrs	r3, r3, #5
 800b8ae:	f003 020f 	and.w	r2, r3, #15
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	440a      	add	r2, r1
 800b8b8:	609a      	str	r2, [r3, #8]
}
 800b8ba:	e7ff      	b.n	800b8bc <UART_SetConfig+0x314>
 800b8bc:	bf00      	nop
 800b8be:	3710      	adds	r7, #16
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	bd80      	pop	{r7, pc}
 800b8c4:	40011000 	.word	0x40011000
 800b8c8:	40011400 	.word	0x40011400
 800b8cc:	51eb851f 	.word	0x51eb851f

0800b8d0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800b8d0:	b084      	sub	sp, #16
 800b8d2:	b480      	push	{r7}
 800b8d4:	b085      	sub	sp, #20
 800b8d6:	af00      	add	r7, sp, #0
 800b8d8:	6078      	str	r0, [r7, #4]
 800b8da:	f107 001c 	add.w	r0, r7, #28
 800b8de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800b8e6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800b8e8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800b8ea:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800b8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800b8ee:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800b8f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800b8f2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800b8f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800b8f6:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b8f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800b8fa:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800b8fc:	68fa      	ldr	r2, [r7, #12]
 800b8fe:	4313      	orrs	r3, r2
 800b900:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	685b      	ldr	r3, [r3, #4]
 800b906:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800b90a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b90e:	68fa      	ldr	r2, [r7, #12]
 800b910:	431a      	orrs	r2, r3
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b916:	2300      	movs	r3, #0
}
 800b918:	4618      	mov	r0, r3
 800b91a:	3714      	adds	r7, #20
 800b91c:	46bd      	mov	sp, r7
 800b91e:	bc80      	pop	{r7}
 800b920:	b004      	add	sp, #16
 800b922:	4770      	bx	lr

0800b924 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800b924:	b480      	push	{r7}
 800b926:	b083      	sub	sp, #12
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800b932:	4618      	mov	r0, r3
 800b934:	370c      	adds	r7, #12
 800b936:	46bd      	mov	sp, r7
 800b938:	bc80      	pop	{r7}
 800b93a:	4770      	bx	lr

0800b93c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800b93c:	b480      	push	{r7}
 800b93e:	b083      	sub	sp, #12
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
 800b944:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	681a      	ldr	r2, [r3, #0]
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b950:	2300      	movs	r3, #0
}
 800b952:	4618      	mov	r0, r3
 800b954:	370c      	adds	r7, #12
 800b956:	46bd      	mov	sp, r7
 800b958:	bc80      	pop	{r7}
 800b95a:	4770      	bx	lr

0800b95c <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b082      	sub	sp, #8
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2203      	movs	r2, #3
 800b968:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800b96a:	2002      	movs	r0, #2
 800b96c:	f7f7 fd58 	bl	8003420 <HAL_Delay>
  
  return HAL_OK;
 800b970:	2300      	movs	r3, #0
}
 800b972:	4618      	mov	r0, r3
 800b974:	3708      	adds	r7, #8
 800b976:	46bd      	mov	sp, r7
 800b978:	bd80      	pop	{r7, pc}

0800b97a <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800b97a:	b480      	push	{r7}
 800b97c:	b083      	sub	sp, #12
 800b97e:	af00      	add	r7, sp, #0
 800b980:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	f003 0303 	and.w	r3, r3, #3
}
 800b98a:	4618      	mov	r0, r3
 800b98c:	370c      	adds	r7, #12
 800b98e:	46bd      	mov	sp, r7
 800b990:	bc80      	pop	{r7}
 800b992:	4770      	bx	lr

0800b994 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800b994:	b480      	push	{r7}
 800b996:	b085      	sub	sp, #20
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
 800b99c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b99e:	2300      	movs	r3, #0
 800b9a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	681a      	ldr	r2, [r3, #0]
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b9aa:	683b      	ldr	r3, [r7, #0]
 800b9ac:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b9b2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b9b8:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b9be:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b9c0:	68fa      	ldr	r2, [r7, #12]
 800b9c2:	4313      	orrs	r3, r2
 800b9c4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	68db      	ldr	r3, [r3, #12]
 800b9ca:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800b9ce:	f023 030f 	bic.w	r3, r3, #15
 800b9d2:	68fa      	ldr	r2, [r7, #12]
 800b9d4:	431a      	orrs	r2, r3
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b9da:	2300      	movs	r3, #0
}
 800b9dc:	4618      	mov	r0, r3
 800b9de:	3714      	adds	r7, #20
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	bc80      	pop	{r7}
 800b9e4:	4770      	bx	lr

0800b9e6 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800b9e6:	b480      	push	{r7}
 800b9e8:	b083      	sub	sp, #12
 800b9ea:	af00      	add	r7, sp, #0
 800b9ec:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	691b      	ldr	r3, [r3, #16]
 800b9f2:	b2db      	uxtb	r3, r3
}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	370c      	adds	r7, #12
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	bc80      	pop	{r7}
 800b9fc:	4770      	bx	lr

0800b9fe <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800b9fe:	b480      	push	{r7}
 800ba00:	b085      	sub	sp, #20
 800ba02:	af00      	add	r7, sp, #0
 800ba04:	6078      	str	r0, [r7, #4]
 800ba06:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	3314      	adds	r3, #20
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	4413      	add	r3, r2
 800ba12:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	681b      	ldr	r3, [r3, #0]
}  
 800ba18:	4618      	mov	r0, r3
 800ba1a:	3714      	adds	r7, #20
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bc80      	pop	{r7}
 800ba20:	4770      	bx	lr

0800ba22 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800ba22:	b480      	push	{r7}
 800ba24:	b085      	sub	sp, #20
 800ba26:	af00      	add	r7, sp, #0
 800ba28:	6078      	str	r0, [r7, #4]
 800ba2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	681a      	ldr	r2, [r3, #0]
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	685a      	ldr	r2, [r3, #4]
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ba48:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800ba4e:	431a      	orrs	r2, r3
                       Data->DPSM);
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800ba54:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800ba56:	68fa      	ldr	r2, [r7, #12]
 800ba58:	4313      	orrs	r3, r2
 800ba5a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba60:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	431a      	orrs	r2, r3
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800ba6c:	2300      	movs	r3, #0

}
 800ba6e:	4618      	mov	r0, r3
 800ba70:	3714      	adds	r7, #20
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bc80      	pop	{r7}
 800ba76:	4770      	bx	lr

0800ba78 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b088      	sub	sp, #32
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	6078      	str	r0, [r7, #4]
 800ba80:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800ba82:	683b      	ldr	r3, [r7, #0]
 800ba84:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800ba86:	2310      	movs	r3, #16
 800ba88:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ba8a:	2340      	movs	r3, #64	; 0x40
 800ba8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ba8e:	2300      	movs	r3, #0
 800ba90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ba92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba96:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ba98:	f107 0308 	add.w	r3, r7, #8
 800ba9c:	4619      	mov	r1, r3
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f7ff ff78 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800baa4:	f241 3288 	movw	r2, #5000	; 0x1388
 800baa8:	2110      	movs	r1, #16
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f000 fa40 	bl	800bf30 <SDMMC_GetCmdResp1>
 800bab0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bab2:	69fb      	ldr	r3, [r7, #28]
}
 800bab4:	4618      	mov	r0, r3
 800bab6:	3720      	adds	r7, #32
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}

0800babc <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b088      	sub	sp, #32
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
 800bac4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800baca:	2311      	movs	r3, #17
 800bacc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bace:	2340      	movs	r3, #64	; 0x40
 800bad0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bad2:	2300      	movs	r3, #0
 800bad4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bad6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bada:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800badc:	f107 0308 	add.w	r3, r7, #8
 800bae0:	4619      	mov	r1, r3
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f7ff ff56 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800bae8:	f241 3288 	movw	r2, #5000	; 0x1388
 800baec:	2111      	movs	r1, #17
 800baee:	6878      	ldr	r0, [r7, #4]
 800baf0:	f000 fa1e 	bl	800bf30 <SDMMC_GetCmdResp1>
 800baf4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800baf6:	69fb      	ldr	r3, [r7, #28]
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	3720      	adds	r7, #32
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bd80      	pop	{r7, pc}

0800bb00 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b088      	sub	sp, #32
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
 800bb08:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800bb0a:	683b      	ldr	r3, [r7, #0]
 800bb0c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800bb0e:	2312      	movs	r3, #18
 800bb10:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bb12:	2340      	movs	r3, #64	; 0x40
 800bb14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bb16:	2300      	movs	r3, #0
 800bb18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bb1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb1e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bb20:	f107 0308 	add.w	r3, r7, #8
 800bb24:	4619      	mov	r1, r3
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f7ff ff34 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800bb2c:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb30:	2112      	movs	r1, #18
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f000 f9fc 	bl	800bf30 <SDMMC_GetCmdResp1>
 800bb38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bb3a:	69fb      	ldr	r3, [r7, #28]
}
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	3720      	adds	r7, #32
 800bb40:	46bd      	mov	sp, r7
 800bb42:	bd80      	pop	{r7, pc}

0800bb44 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b088      	sub	sp, #32
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
 800bb4c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800bb52:	2318      	movs	r3, #24
 800bb54:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bb56:	2340      	movs	r3, #64	; 0x40
 800bb58:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bb5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb62:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bb64:	f107 0308 	add.w	r3, r7, #8
 800bb68:	4619      	mov	r1, r3
 800bb6a:	6878      	ldr	r0, [r7, #4]
 800bb6c:	f7ff ff12 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800bb70:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb74:	2118      	movs	r1, #24
 800bb76:	6878      	ldr	r0, [r7, #4]
 800bb78:	f000 f9da 	bl	800bf30 <SDMMC_GetCmdResp1>
 800bb7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bb7e:	69fb      	ldr	r3, [r7, #28]
}
 800bb80:	4618      	mov	r0, r3
 800bb82:	3720      	adds	r7, #32
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}

0800bb88 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b088      	sub	sp, #32
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
 800bb90:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800bb92:	683b      	ldr	r3, [r7, #0]
 800bb94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800bb96:	2319      	movs	r3, #25
 800bb98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bb9a:	2340      	movs	r3, #64	; 0x40
 800bb9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bb9e:	2300      	movs	r3, #0
 800bba0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bba2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bba6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bba8:	f107 0308 	add.w	r3, r7, #8
 800bbac:	4619      	mov	r1, r3
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f7ff fef0 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800bbb4:	f241 3288 	movw	r2, #5000	; 0x1388
 800bbb8:	2119      	movs	r1, #25
 800bbba:	6878      	ldr	r0, [r7, #4]
 800bbbc:	f000 f9b8 	bl	800bf30 <SDMMC_GetCmdResp1>
 800bbc0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bbc2:	69fb      	ldr	r3, [r7, #28]
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3720      	adds	r7, #32
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bd80      	pop	{r7, pc}

0800bbcc <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b088      	sub	sp, #32
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800bbd8:	230c      	movs	r3, #12
 800bbda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bbdc:	2340      	movs	r3, #64	; 0x40
 800bbde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bbe4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bbe8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bbea:	f107 0308 	add.w	r3, r7, #8
 800bbee:	4619      	mov	r1, r3
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	f7ff fecf 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800bbf6:	4a05      	ldr	r2, [pc, #20]	; (800bc0c <SDMMC_CmdStopTransfer+0x40>)
 800bbf8:	210c      	movs	r1, #12
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f000 f998 	bl	800bf30 <SDMMC_GetCmdResp1>
 800bc00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bc02:	69fb      	ldr	r3, [r7, #28]
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	3720      	adds	r7, #32
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}
 800bc0c:	05f5e100 	.word	0x05f5e100

0800bc10 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b08a      	sub	sp, #40	; 0x28
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	60f8      	str	r0, [r7, #12]
 800bc18:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800bc20:	2307      	movs	r3, #7
 800bc22:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bc24:	2340      	movs	r3, #64	; 0x40
 800bc26:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bc2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc30:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bc32:	f107 0310 	add.w	r3, r7, #16
 800bc36:	4619      	mov	r1, r3
 800bc38:	68f8      	ldr	r0, [r7, #12]
 800bc3a:	f7ff feab 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800bc3e:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc42:	2107      	movs	r1, #7
 800bc44:	68f8      	ldr	r0, [r7, #12]
 800bc46:	f000 f973 	bl	800bf30 <SDMMC_GetCmdResp1>
 800bc4a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800bc4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	3728      	adds	r7, #40	; 0x28
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bd80      	pop	{r7, pc}

0800bc56 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800bc56:	b580      	push	{r7, lr}
 800bc58:	b088      	sub	sp, #32
 800bc5a:	af00      	add	r7, sp, #0
 800bc5c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800bc62:	2300      	movs	r3, #0
 800bc64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800bc66:	2300      	movs	r3, #0
 800bc68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bc6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc72:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bc74:	f107 0308 	add.w	r3, r7, #8
 800bc78:	4619      	mov	r1, r3
 800bc7a:	6878      	ldr	r0, [r7, #4]
 800bc7c:	f7ff fe8a 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800bc80:	6878      	ldr	r0, [r7, #4]
 800bc82:	f000 f92d 	bl	800bee0 <SDMMC_GetCmdError>
 800bc86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bc88:	69fb      	ldr	r3, [r7, #28]
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3720      	adds	r7, #32
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}

0800bc92 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800bc92:	b580      	push	{r7, lr}
 800bc94:	b088      	sub	sp, #32
 800bc96:	af00      	add	r7, sp, #0
 800bc98:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800bc9a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800bc9e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800bca0:	2308      	movs	r3, #8
 800bca2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bca4:	2340      	movs	r3, #64	; 0x40
 800bca6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bca8:	2300      	movs	r3, #0
 800bcaa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bcac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bcb0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bcb2:	f107 0308 	add.w	r3, r7, #8
 800bcb6:	4619      	mov	r1, r3
 800bcb8:	6878      	ldr	r0, [r7, #4]
 800bcba:	f7ff fe6b 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f000 fb16 	bl	800c2f0 <SDMMC_GetCmdResp7>
 800bcc4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bcc6:	69fb      	ldr	r3, [r7, #28]
}
 800bcc8:	4618      	mov	r0, r3
 800bcca:	3720      	adds	r7, #32
 800bccc:	46bd      	mov	sp, r7
 800bcce:	bd80      	pop	{r7, pc}

0800bcd0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b088      	sub	sp, #32
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
 800bcd8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800bcde:	2337      	movs	r3, #55	; 0x37
 800bce0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bce2:	2340      	movs	r3, #64	; 0x40
 800bce4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bce6:	2300      	movs	r3, #0
 800bce8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bcea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bcee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bcf0:	f107 0308 	add.w	r3, r7, #8
 800bcf4:	4619      	mov	r1, r3
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f7ff fe4c 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800bcfc:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd00:	2137      	movs	r1, #55	; 0x37
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f000 f914 	bl	800bf30 <SDMMC_GetCmdResp1>
 800bd08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd0a:	69fb      	ldr	r3, [r7, #28]
}
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	3720      	adds	r7, #32
 800bd10:	46bd      	mov	sp, r7
 800bd12:	bd80      	pop	{r7, pc}

0800bd14 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b088      	sub	sp, #32
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
 800bd1c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800bd1e:	683b      	ldr	r3, [r7, #0]
 800bd20:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800bd24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800bd2a:	2329      	movs	r3, #41	; 0x29
 800bd2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bd2e:	2340      	movs	r3, #64	; 0x40
 800bd30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bd32:	2300      	movs	r3, #0
 800bd34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bd36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd3a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bd3c:	f107 0308 	add.w	r3, r7, #8
 800bd40:	4619      	mov	r1, r3
 800bd42:	6878      	ldr	r0, [r7, #4]
 800bd44:	f7ff fe26 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800bd48:	6878      	ldr	r0, [r7, #4]
 800bd4a:	f000 fa23 	bl	800c194 <SDMMC_GetCmdResp3>
 800bd4e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd50:	69fb      	ldr	r3, [r7, #28]
}
 800bd52:	4618      	mov	r0, r3
 800bd54:	3720      	adds	r7, #32
 800bd56:	46bd      	mov	sp, r7
 800bd58:	bd80      	pop	{r7, pc}

0800bd5a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800bd5a:	b580      	push	{r7, lr}
 800bd5c:	b088      	sub	sp, #32
 800bd5e:	af00      	add	r7, sp, #0
 800bd60:	6078      	str	r0, [r7, #4]
 800bd62:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800bd64:	683b      	ldr	r3, [r7, #0]
 800bd66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800bd68:	2306      	movs	r3, #6
 800bd6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bd6c:	2340      	movs	r3, #64	; 0x40
 800bd6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bd70:	2300      	movs	r3, #0
 800bd72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bd74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd78:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bd7a:	f107 0308 	add.w	r3, r7, #8
 800bd7e:	4619      	mov	r1, r3
 800bd80:	6878      	ldr	r0, [r7, #4]
 800bd82:	f7ff fe07 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800bd86:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd8a:	2106      	movs	r1, #6
 800bd8c:	6878      	ldr	r0, [r7, #4]
 800bd8e:	f000 f8cf 	bl	800bf30 <SDMMC_GetCmdResp1>
 800bd92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd94:	69fb      	ldr	r3, [r7, #28]
}
 800bd96:	4618      	mov	r0, r3
 800bd98:	3720      	adds	r7, #32
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	bd80      	pop	{r7, pc}

0800bd9e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800bd9e:	b580      	push	{r7, lr}
 800bda0:	b088      	sub	sp, #32
 800bda2:	af00      	add	r7, sp, #0
 800bda4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800bda6:	2300      	movs	r3, #0
 800bda8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800bdaa:	2333      	movs	r3, #51	; 0x33
 800bdac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bdae:	2340      	movs	r3, #64	; 0x40
 800bdb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bdb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bdba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bdbc:	f107 0308 	add.w	r3, r7, #8
 800bdc0:	4619      	mov	r1, r3
 800bdc2:	6878      	ldr	r0, [r7, #4]
 800bdc4:	f7ff fde6 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800bdc8:	f241 3288 	movw	r2, #5000	; 0x1388
 800bdcc:	2133      	movs	r1, #51	; 0x33
 800bdce:	6878      	ldr	r0, [r7, #4]
 800bdd0:	f000 f8ae 	bl	800bf30 <SDMMC_GetCmdResp1>
 800bdd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bdd6:	69fb      	ldr	r3, [r7, #28]
}
 800bdd8:	4618      	mov	r0, r3
 800bdda:	3720      	adds	r7, #32
 800bddc:	46bd      	mov	sp, r7
 800bdde:	bd80      	pop	{r7, pc}

0800bde0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b088      	sub	sp, #32
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800bde8:	2300      	movs	r3, #0
 800bdea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800bdec:	2302      	movs	r3, #2
 800bdee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800bdf0:	23c0      	movs	r3, #192	; 0xc0
 800bdf2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bdf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bdfc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bdfe:	f107 0308 	add.w	r3, r7, #8
 800be02:	4619      	mov	r1, r3
 800be04:	6878      	ldr	r0, [r7, #4]
 800be06:	f7ff fdc5 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f000 f97c 	bl	800c108 <SDMMC_GetCmdResp2>
 800be10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800be12:	69fb      	ldr	r3, [r7, #28]
}
 800be14:	4618      	mov	r0, r3
 800be16:	3720      	adds	r7, #32
 800be18:	46bd      	mov	sp, r7
 800be1a:	bd80      	pop	{r7, pc}

0800be1c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b088      	sub	sp, #32
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
 800be24:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800be2a:	2309      	movs	r3, #9
 800be2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800be2e:	23c0      	movs	r3, #192	; 0xc0
 800be30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800be32:	2300      	movs	r3, #0
 800be34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800be36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800be3a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800be3c:	f107 0308 	add.w	r3, r7, #8
 800be40:	4619      	mov	r1, r3
 800be42:	6878      	ldr	r0, [r7, #4]
 800be44:	f7ff fda6 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800be48:	6878      	ldr	r0, [r7, #4]
 800be4a:	f000 f95d 	bl	800c108 <SDMMC_GetCmdResp2>
 800be4e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800be50:	69fb      	ldr	r3, [r7, #28]
}
 800be52:	4618      	mov	r0, r3
 800be54:	3720      	adds	r7, #32
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}

0800be5a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800be5a:	b580      	push	{r7, lr}
 800be5c:	b088      	sub	sp, #32
 800be5e:	af00      	add	r7, sp, #0
 800be60:	6078      	str	r0, [r7, #4]
 800be62:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800be64:	2300      	movs	r3, #0
 800be66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800be68:	2303      	movs	r3, #3
 800be6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800be6c:	2340      	movs	r3, #64	; 0x40
 800be6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800be70:	2300      	movs	r3, #0
 800be72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800be74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800be78:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800be7a:	f107 0308 	add.w	r3, r7, #8
 800be7e:	4619      	mov	r1, r3
 800be80:	6878      	ldr	r0, [r7, #4]
 800be82:	f7ff fd87 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800be86:	683a      	ldr	r2, [r7, #0]
 800be88:	2103      	movs	r1, #3
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	f000 f9bc 	bl	800c208 <SDMMC_GetCmdResp6>
 800be90:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800be92:	69fb      	ldr	r3, [r7, #28]
}
 800be94:	4618      	mov	r0, r3
 800be96:	3720      	adds	r7, #32
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd80      	pop	{r7, pc}

0800be9c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b088      	sub	sp, #32
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
 800bea4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800beaa:	230d      	movs	r3, #13
 800beac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800beae:	2340      	movs	r3, #64	; 0x40
 800beb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800beb2:	2300      	movs	r3, #0
 800beb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800beb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800beba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bebc:	f107 0308 	add.w	r3, r7, #8
 800bec0:	4619      	mov	r1, r3
 800bec2:	6878      	ldr	r0, [r7, #4]
 800bec4:	f7ff fd66 	bl	800b994 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800bec8:	f241 3288 	movw	r2, #5000	; 0x1388
 800becc:	210d      	movs	r1, #13
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	f000 f82e 	bl	800bf30 <SDMMC_GetCmdResp1>
 800bed4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bed6:	69fb      	ldr	r3, [r7, #28]
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3720      	adds	r7, #32
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}

0800bee0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800bee0:	b490      	push	{r4, r7}
 800bee2:	b082      	sub	sp, #8
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bee8:	4b0f      	ldr	r3, [pc, #60]	; (800bf28 <SDMMC_GetCmdError+0x48>)
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	4a0f      	ldr	r2, [pc, #60]	; (800bf2c <SDMMC_GetCmdError+0x4c>)
 800beee:	fba2 2303 	umull	r2, r3, r2, r3
 800bef2:	0a5b      	lsrs	r3, r3, #9
 800bef4:	f241 3288 	movw	r2, #5000	; 0x1388
 800bef8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800befc:	4623      	mov	r3, r4
 800befe:	1e5c      	subs	r4, r3, #1
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d102      	bne.n	800bf0a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bf04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bf08:	e009      	b.n	800bf1e <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d0f2      	beq.n	800befc <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	22c5      	movs	r2, #197	; 0xc5
 800bf1a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800bf1c:	2300      	movs	r3, #0
}
 800bf1e:	4618      	mov	r0, r3
 800bf20:	3708      	adds	r7, #8
 800bf22:	46bd      	mov	sp, r7
 800bf24:	bc90      	pop	{r4, r7}
 800bf26:	4770      	bx	lr
 800bf28:	20000008 	.word	0x20000008
 800bf2c:	10624dd3 	.word	0x10624dd3

0800bf30 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800bf30:	b590      	push	{r4, r7, lr}
 800bf32:	b087      	sub	sp, #28
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	60f8      	str	r0, [r7, #12]
 800bf38:	460b      	mov	r3, r1
 800bf3a:	607a      	str	r2, [r7, #4]
 800bf3c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800bf3e:	4b6f      	ldr	r3, [pc, #444]	; (800c0fc <SDMMC_GetCmdResp1+0x1cc>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	4a6f      	ldr	r2, [pc, #444]	; (800c100 <SDMMC_GetCmdResp1+0x1d0>)
 800bf44:	fba2 2303 	umull	r2, r3, r2, r3
 800bf48:	0a5b      	lsrs	r3, r3, #9
 800bf4a:	687a      	ldr	r2, [r7, #4]
 800bf4c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bf50:	4623      	mov	r3, r4
 800bf52:	1e5c      	subs	r4, r3, #1
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d102      	bne.n	800bf5e <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bf58:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bf5c:	e0c9      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf62:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bf64:	697b      	ldr	r3, [r7, #20]
 800bf66:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d0f0      	beq.n	800bf50 <SDMMC_GetCmdResp1+0x20>
 800bf6e:	697b      	ldr	r3, [r7, #20]
 800bf70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d1eb      	bne.n	800bf50 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf7c:	f003 0304 	and.w	r3, r3, #4
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d004      	beq.n	800bf8e <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	2204      	movs	r2, #4
 800bf88:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bf8a:	2304      	movs	r3, #4
 800bf8c:	e0b1      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf92:	f003 0301 	and.w	r3, r3, #1
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d004      	beq.n	800bfa4 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	2201      	movs	r2, #1
 800bf9e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bfa0:	2301      	movs	r3, #1
 800bfa2:	e0a6      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	22c5      	movs	r2, #197	; 0xc5
 800bfa8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800bfaa:	68f8      	ldr	r0, [r7, #12]
 800bfac:	f7ff fd1b 	bl	800b9e6 <SDIO_GetCommandResponse>
 800bfb0:	4603      	mov	r3, r0
 800bfb2:	461a      	mov	r2, r3
 800bfb4:	7afb      	ldrb	r3, [r7, #11]
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d001      	beq.n	800bfbe <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bfba:	2301      	movs	r3, #1
 800bfbc:	e099      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800bfbe:	2100      	movs	r1, #0
 800bfc0:	68f8      	ldr	r0, [r7, #12]
 800bfc2:	f7ff fd1c 	bl	800b9fe <SDIO_GetResponse>
 800bfc6:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800bfc8:	693a      	ldr	r2, [r7, #16]
 800bfca:	4b4e      	ldr	r3, [pc, #312]	; (800c104 <SDMMC_GetCmdResp1+0x1d4>)
 800bfcc:	4013      	ands	r3, r2
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d101      	bne.n	800bfd6 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	e08d      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800bfd6:	693b      	ldr	r3, [r7, #16]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	da02      	bge.n	800bfe2 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800bfdc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bfe0:	e087      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800bfe2:	693b      	ldr	r3, [r7, #16]
 800bfe4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d001      	beq.n	800bff0 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800bfec:	2340      	movs	r3, #64	; 0x40
 800bfee:	e080      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800bff0:	693b      	ldr	r3, [r7, #16]
 800bff2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d001      	beq.n	800bffe <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800bffa:	2380      	movs	r3, #128	; 0x80
 800bffc:	e079      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800bffe:	693b      	ldr	r3, [r7, #16]
 800c000:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c004:	2b00      	cmp	r3, #0
 800c006:	d002      	beq.n	800c00e <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c008:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c00c:	e071      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c00e:	693b      	ldr	r3, [r7, #16]
 800c010:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c014:	2b00      	cmp	r3, #0
 800c016:	d002      	beq.n	800c01e <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c018:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c01c:	e069      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c01e:	693b      	ldr	r3, [r7, #16]
 800c020:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c024:	2b00      	cmp	r3, #0
 800c026:	d002      	beq.n	800c02e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c028:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c02c:	e061      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c02e:	693b      	ldr	r3, [r7, #16]
 800c030:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c034:	2b00      	cmp	r3, #0
 800c036:	d002      	beq.n	800c03e <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c038:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c03c:	e059      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c03e:	693b      	ldr	r3, [r7, #16]
 800c040:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c044:	2b00      	cmp	r3, #0
 800c046:	d002      	beq.n	800c04e <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c048:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c04c:	e051      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c04e:	693b      	ldr	r3, [r7, #16]
 800c050:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c054:	2b00      	cmp	r3, #0
 800c056:	d002      	beq.n	800c05e <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c058:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c05c:	e049      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c05e:	693b      	ldr	r3, [r7, #16]
 800c060:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c064:	2b00      	cmp	r3, #0
 800c066:	d002      	beq.n	800c06e <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c068:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c06c:	e041      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c06e:	693b      	ldr	r3, [r7, #16]
 800c070:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c074:	2b00      	cmp	r3, #0
 800c076:	d002      	beq.n	800c07e <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800c078:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c07c:	e039      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c07e:	693b      	ldr	r3, [r7, #16]
 800c080:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c084:	2b00      	cmp	r3, #0
 800c086:	d002      	beq.n	800c08e <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c088:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800c08c:	e031      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c094:	2b00      	cmp	r3, #0
 800c096:	d002      	beq.n	800c09e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c098:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800c09c:	e029      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c09e:	693b      	ldr	r3, [r7, #16]
 800c0a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d002      	beq.n	800c0ae <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c0a8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800c0ac:	e021      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c0ae:	693b      	ldr	r3, [r7, #16]
 800c0b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d002      	beq.n	800c0be <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c0b8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800c0bc:	e019      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d002      	beq.n	800c0ce <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c0c8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800c0cc:	e011      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c0ce:	693b      	ldr	r3, [r7, #16]
 800c0d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d002      	beq.n	800c0de <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800c0d8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c0dc:	e009      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800c0de:	693b      	ldr	r3, [r7, #16]
 800c0e0:	f003 0308 	and.w	r3, r3, #8
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d002      	beq.n	800c0ee <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c0e8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800c0ec:	e001      	b.n	800c0f2 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c0ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	371c      	adds	r7, #28
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd90      	pop	{r4, r7, pc}
 800c0fa:	bf00      	nop
 800c0fc:	20000008 	.word	0x20000008
 800c100:	10624dd3 	.word	0x10624dd3
 800c104:	fdffe008 	.word	0xfdffe008

0800c108 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800c108:	b490      	push	{r4, r7}
 800c10a:	b084      	sub	sp, #16
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c110:	4b1e      	ldr	r3, [pc, #120]	; (800c18c <SDMMC_GetCmdResp2+0x84>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	4a1e      	ldr	r2, [pc, #120]	; (800c190 <SDMMC_GetCmdResp2+0x88>)
 800c116:	fba2 2303 	umull	r2, r3, r2, r3
 800c11a:	0a5b      	lsrs	r3, r3, #9
 800c11c:	f241 3288 	movw	r2, #5000	; 0x1388
 800c120:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800c124:	4623      	mov	r3, r4
 800c126:	1e5c      	subs	r4, r3, #1
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d102      	bne.n	800c132 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c12c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c130:	e026      	b.n	800c180 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c136:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d0f0      	beq.n	800c124 <SDMMC_GetCmdResp2+0x1c>
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d1eb      	bne.n	800c124 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c150:	f003 0304 	and.w	r3, r3, #4
 800c154:	2b00      	cmp	r3, #0
 800c156:	d004      	beq.n	800c162 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2204      	movs	r2, #4
 800c15c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c15e:	2304      	movs	r3, #4
 800c160:	e00e      	b.n	800c180 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c166:	f003 0301 	and.w	r3, r3, #1
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d004      	beq.n	800c178 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2201      	movs	r2, #1
 800c172:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c174:	2301      	movs	r3, #1
 800c176:	e003      	b.n	800c180 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	22c5      	movs	r2, #197	; 0xc5
 800c17c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800c17e:	2300      	movs	r3, #0
}
 800c180:	4618      	mov	r0, r3
 800c182:	3710      	adds	r7, #16
 800c184:	46bd      	mov	sp, r7
 800c186:	bc90      	pop	{r4, r7}
 800c188:	4770      	bx	lr
 800c18a:	bf00      	nop
 800c18c:	20000008 	.word	0x20000008
 800c190:	10624dd3 	.word	0x10624dd3

0800c194 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800c194:	b490      	push	{r4, r7}
 800c196:	b084      	sub	sp, #16
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c19c:	4b18      	ldr	r3, [pc, #96]	; (800c200 <SDMMC_GetCmdResp3+0x6c>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	4a18      	ldr	r2, [pc, #96]	; (800c204 <SDMMC_GetCmdResp3+0x70>)
 800c1a2:	fba2 2303 	umull	r2, r3, r2, r3
 800c1a6:	0a5b      	lsrs	r3, r3, #9
 800c1a8:	f241 3288 	movw	r2, #5000	; 0x1388
 800c1ac:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800c1b0:	4623      	mov	r3, r4
 800c1b2:	1e5c      	subs	r4, r3, #1
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d102      	bne.n	800c1be <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c1b8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c1bc:	e01b      	b.n	800c1f6 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c1c2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d0f0      	beq.n	800c1b0 <SDMMC_GetCmdResp3+0x1c>
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d1eb      	bne.n	800c1b0 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c1dc:	f003 0304 	and.w	r3, r3, #4
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d004      	beq.n	800c1ee <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	2204      	movs	r2, #4
 800c1e8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c1ea:	2304      	movs	r3, #4
 800c1ec:	e003      	b.n	800c1f6 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	22c5      	movs	r2, #197	; 0xc5
 800c1f2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800c1f4:	2300      	movs	r3, #0
}
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	3710      	adds	r7, #16
 800c1fa:	46bd      	mov	sp, r7
 800c1fc:	bc90      	pop	{r4, r7}
 800c1fe:	4770      	bx	lr
 800c200:	20000008 	.word	0x20000008
 800c204:	10624dd3 	.word	0x10624dd3

0800c208 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800c208:	b590      	push	{r4, r7, lr}
 800c20a:	b087      	sub	sp, #28
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	60f8      	str	r0, [r7, #12]
 800c210:	460b      	mov	r3, r1
 800c212:	607a      	str	r2, [r7, #4]
 800c214:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c216:	4b34      	ldr	r3, [pc, #208]	; (800c2e8 <SDMMC_GetCmdResp6+0xe0>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	4a34      	ldr	r2, [pc, #208]	; (800c2ec <SDMMC_GetCmdResp6+0xe4>)
 800c21c:	fba2 2303 	umull	r2, r3, r2, r3
 800c220:	0a5b      	lsrs	r3, r3, #9
 800c222:	f241 3288 	movw	r2, #5000	; 0x1388
 800c226:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800c22a:	4623      	mov	r3, r4
 800c22c:	1e5c      	subs	r4, r3, #1
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d102      	bne.n	800c238 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c232:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c236:	e052      	b.n	800c2de <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c23c:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c23e:	697b      	ldr	r3, [r7, #20]
 800c240:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c244:	2b00      	cmp	r3, #0
 800c246:	d0f0      	beq.n	800c22a <SDMMC_GetCmdResp6+0x22>
 800c248:	697b      	ldr	r3, [r7, #20]
 800c24a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d1eb      	bne.n	800c22a <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c256:	f003 0304 	and.w	r3, r3, #4
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d004      	beq.n	800c268 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	2204      	movs	r2, #4
 800c262:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c264:	2304      	movs	r3, #4
 800c266:	e03a      	b.n	800c2de <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c26c:	f003 0301 	and.w	r3, r3, #1
 800c270:	2b00      	cmp	r3, #0
 800c272:	d004      	beq.n	800c27e <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	2201      	movs	r2, #1
 800c278:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c27a:	2301      	movs	r3, #1
 800c27c:	e02f      	b.n	800c2de <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800c27e:	68f8      	ldr	r0, [r7, #12]
 800c280:	f7ff fbb1 	bl	800b9e6 <SDIO_GetCommandResponse>
 800c284:	4603      	mov	r3, r0
 800c286:	461a      	mov	r2, r3
 800c288:	7afb      	ldrb	r3, [r7, #11]
 800c28a:	4293      	cmp	r3, r2
 800c28c:	d001      	beq.n	800c292 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c28e:	2301      	movs	r3, #1
 800c290:	e025      	b.n	800c2de <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	22c5      	movs	r2, #197	; 0xc5
 800c296:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800c298:	2100      	movs	r1, #0
 800c29a:	68f8      	ldr	r0, [r7, #12]
 800c29c:	f7ff fbaf 	bl	800b9fe <SDIO_GetResponse>
 800c2a0:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800c2a2:	693b      	ldr	r3, [r7, #16]
 800c2a4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d106      	bne.n	800c2ba <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800c2ac:	693b      	ldr	r3, [r7, #16]
 800c2ae:	0c1b      	lsrs	r3, r3, #16
 800c2b0:	b29a      	uxth	r2, r3
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	e011      	b.n	800c2de <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800c2ba:	693b      	ldr	r3, [r7, #16]
 800c2bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d002      	beq.n	800c2ca <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c2c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c2c8:	e009      	b.n	800c2de <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800c2ca:	693b      	ldr	r3, [r7, #16]
 800c2cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d002      	beq.n	800c2da <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c2d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c2d8:	e001      	b.n	800c2de <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c2da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800c2de:	4618      	mov	r0, r3
 800c2e0:	371c      	adds	r7, #28
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bd90      	pop	{r4, r7, pc}
 800c2e6:	bf00      	nop
 800c2e8:	20000008 	.word	0x20000008
 800c2ec:	10624dd3 	.word	0x10624dd3

0800c2f0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800c2f0:	b490      	push	{r4, r7}
 800c2f2:	b084      	sub	sp, #16
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c2f8:	4b21      	ldr	r3, [pc, #132]	; (800c380 <SDMMC_GetCmdResp7+0x90>)
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	4a21      	ldr	r2, [pc, #132]	; (800c384 <SDMMC_GetCmdResp7+0x94>)
 800c2fe:	fba2 2303 	umull	r2, r3, r2, r3
 800c302:	0a5b      	lsrs	r3, r3, #9
 800c304:	f241 3288 	movw	r2, #5000	; 0x1388
 800c308:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800c30c:	4623      	mov	r3, r4
 800c30e:	1e5c      	subs	r4, r3, #1
 800c310:	2b00      	cmp	r3, #0
 800c312:	d102      	bne.n	800c31a <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c314:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c318:	e02c      	b.n	800c374 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c31e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c326:	2b00      	cmp	r3, #0
 800c328:	d0f0      	beq.n	800c30c <SDMMC_GetCmdResp7+0x1c>
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c330:	2b00      	cmp	r3, #0
 800c332:	d1eb      	bne.n	800c30c <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c338:	f003 0304 	and.w	r3, r3, #4
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d004      	beq.n	800c34a <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2204      	movs	r2, #4
 800c344:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c346:	2304      	movs	r3, #4
 800c348:	e014      	b.n	800c374 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c34e:	f003 0301 	and.w	r3, r3, #1
 800c352:	2b00      	cmp	r3, #0
 800c354:	d004      	beq.n	800c360 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2201      	movs	r2, #1
 800c35a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c35c:	2301      	movs	r3, #1
 800c35e:	e009      	b.n	800c374 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d002      	beq.n	800c372 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2240      	movs	r2, #64	; 0x40
 800c370:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800c372:	2300      	movs	r3, #0
  
}
 800c374:	4618      	mov	r0, r3
 800c376:	3710      	adds	r7, #16
 800c378:	46bd      	mov	sp, r7
 800c37a:	bc90      	pop	{r4, r7}
 800c37c:	4770      	bx	lr
 800c37e:	bf00      	nop
 800c380:	20000008 	.word	0x20000008
 800c384:	10624dd3 	.word	0x10624dd3

0800c388 <LL_TIM_SetPrescaler>:
{
 800c388:	b480      	push	{r7}
 800c38a:	b083      	sub	sp, #12
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	6078      	str	r0, [r7, #4]
 800c390:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	683a      	ldr	r2, [r7, #0]
 800c396:	629a      	str	r2, [r3, #40]	; 0x28
}
 800c398:	bf00      	nop
 800c39a:	370c      	adds	r7, #12
 800c39c:	46bd      	mov	sp, r7
 800c39e:	bc80      	pop	{r7}
 800c3a0:	4770      	bx	lr

0800c3a2 <LL_TIM_SetAutoReload>:
{
 800c3a2:	b480      	push	{r7}
 800c3a4:	b083      	sub	sp, #12
 800c3a6:	af00      	add	r7, sp, #0
 800c3a8:	6078      	str	r0, [r7, #4]
 800c3aa:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	683a      	ldr	r2, [r7, #0]
 800c3b0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800c3b2:	bf00      	nop
 800c3b4:	370c      	adds	r7, #12
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	bc80      	pop	{r7}
 800c3ba:	4770      	bx	lr

0800c3bc <LL_TIM_SetRepetitionCounter>:
{
 800c3bc:	b480      	push	{r7}
 800c3be:	b083      	sub	sp, #12
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	6078      	str	r0, [r7, #4]
 800c3c4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	683a      	ldr	r2, [r7, #0]
 800c3ca:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c3cc:	bf00      	nop
 800c3ce:	370c      	adds	r7, #12
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	bc80      	pop	{r7}
 800c3d4:	4770      	bx	lr

0800c3d6 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800c3d6:	b480      	push	{r7}
 800c3d8:	b083      	sub	sp, #12
 800c3da:	af00      	add	r7, sp, #0
 800c3dc:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	695b      	ldr	r3, [r3, #20]
 800c3e2:	f043 0201 	orr.w	r2, r3, #1
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	615a      	str	r2, [r3, #20]
}
 800c3ea:	bf00      	nop
 800c3ec:	370c      	adds	r7, #12
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bc80      	pop	{r7}
 800c3f2:	4770      	bx	lr

0800c3f4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b084      	sub	sp, #16
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
 800c3fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	4a3d      	ldr	r2, [pc, #244]	; (800c4fc <LL_TIM_Init+0x108>)
 800c408:	4293      	cmp	r3, r2
 800c40a:	d013      	beq.n	800c434 <LL_TIM_Init+0x40>
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c412:	d00f      	beq.n	800c434 <LL_TIM_Init+0x40>
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	4a3a      	ldr	r2, [pc, #232]	; (800c500 <LL_TIM_Init+0x10c>)
 800c418:	4293      	cmp	r3, r2
 800c41a:	d00b      	beq.n	800c434 <LL_TIM_Init+0x40>
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	4a39      	ldr	r2, [pc, #228]	; (800c504 <LL_TIM_Init+0x110>)
 800c420:	4293      	cmp	r3, r2
 800c422:	d007      	beq.n	800c434 <LL_TIM_Init+0x40>
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	4a38      	ldr	r2, [pc, #224]	; (800c508 <LL_TIM_Init+0x114>)
 800c428:	4293      	cmp	r3, r2
 800c42a:	d003      	beq.n	800c434 <LL_TIM_Init+0x40>
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	4a37      	ldr	r2, [pc, #220]	; (800c50c <LL_TIM_Init+0x118>)
 800c430:	4293      	cmp	r3, r2
 800c432:	d106      	bne.n	800c442 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	685b      	ldr	r3, [r3, #4]
 800c43e:	4313      	orrs	r3, r2
 800c440:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	4a2d      	ldr	r2, [pc, #180]	; (800c4fc <LL_TIM_Init+0x108>)
 800c446:	4293      	cmp	r3, r2
 800c448:	d02b      	beq.n	800c4a2 <LL_TIM_Init+0xae>
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c450:	d027      	beq.n	800c4a2 <LL_TIM_Init+0xae>
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	4a2a      	ldr	r2, [pc, #168]	; (800c500 <LL_TIM_Init+0x10c>)
 800c456:	4293      	cmp	r3, r2
 800c458:	d023      	beq.n	800c4a2 <LL_TIM_Init+0xae>
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	4a29      	ldr	r2, [pc, #164]	; (800c504 <LL_TIM_Init+0x110>)
 800c45e:	4293      	cmp	r3, r2
 800c460:	d01f      	beq.n	800c4a2 <LL_TIM_Init+0xae>
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	4a28      	ldr	r2, [pc, #160]	; (800c508 <LL_TIM_Init+0x114>)
 800c466:	4293      	cmp	r3, r2
 800c468:	d01b      	beq.n	800c4a2 <LL_TIM_Init+0xae>
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	4a27      	ldr	r2, [pc, #156]	; (800c50c <LL_TIM_Init+0x118>)
 800c46e:	4293      	cmp	r3, r2
 800c470:	d017      	beq.n	800c4a2 <LL_TIM_Init+0xae>
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	4a26      	ldr	r2, [pc, #152]	; (800c510 <LL_TIM_Init+0x11c>)
 800c476:	4293      	cmp	r3, r2
 800c478:	d013      	beq.n	800c4a2 <LL_TIM_Init+0xae>
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	4a25      	ldr	r2, [pc, #148]	; (800c514 <LL_TIM_Init+0x120>)
 800c47e:	4293      	cmp	r3, r2
 800c480:	d00f      	beq.n	800c4a2 <LL_TIM_Init+0xae>
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	4a24      	ldr	r2, [pc, #144]	; (800c518 <LL_TIM_Init+0x124>)
 800c486:	4293      	cmp	r3, r2
 800c488:	d00b      	beq.n	800c4a2 <LL_TIM_Init+0xae>
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	4a23      	ldr	r2, [pc, #140]	; (800c51c <LL_TIM_Init+0x128>)
 800c48e:	4293      	cmp	r3, r2
 800c490:	d007      	beq.n	800c4a2 <LL_TIM_Init+0xae>
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	4a22      	ldr	r2, [pc, #136]	; (800c520 <LL_TIM_Init+0x12c>)
 800c496:	4293      	cmp	r3, r2
 800c498:	d003      	beq.n	800c4a2 <LL_TIM_Init+0xae>
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	4a21      	ldr	r2, [pc, #132]	; (800c524 <LL_TIM_Init+0x130>)
 800c49e:	4293      	cmp	r3, r2
 800c4a0:	d106      	bne.n	800c4b0 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	68db      	ldr	r3, [r3, #12]
 800c4ac:	4313      	orrs	r3, r2
 800c4ae:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	68fa      	ldr	r2, [r7, #12]
 800c4b4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	689b      	ldr	r3, [r3, #8]
 800c4ba:	4619      	mov	r1, r3
 800c4bc:	6878      	ldr	r0, [r7, #4]
 800c4be:	f7ff ff70 	bl	800c3a2 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	881b      	ldrh	r3, [r3, #0]
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	6878      	ldr	r0, [r7, #4]
 800c4ca:	f7ff ff5d 	bl	800c388 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	4a0a      	ldr	r2, [pc, #40]	; (800c4fc <LL_TIM_Init+0x108>)
 800c4d2:	4293      	cmp	r3, r2
 800c4d4:	d003      	beq.n	800c4de <LL_TIM_Init+0xea>
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	4a0c      	ldr	r2, [pc, #48]	; (800c50c <LL_TIM_Init+0x118>)
 800c4da:	4293      	cmp	r3, r2
 800c4dc:	d105      	bne.n	800c4ea <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	7c1b      	ldrb	r3, [r3, #16]
 800c4e2:	4619      	mov	r1, r3
 800c4e4:	6878      	ldr	r0, [r7, #4]
 800c4e6:	f7ff ff69 	bl	800c3bc <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800c4ea:	6878      	ldr	r0, [r7, #4]
 800c4ec:	f7ff ff73 	bl	800c3d6 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800c4f0:	2300      	movs	r3, #0
}
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	3710      	adds	r7, #16
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	bd80      	pop	{r7, pc}
 800c4fa:	bf00      	nop
 800c4fc:	40010000 	.word	0x40010000
 800c500:	40000400 	.word	0x40000400
 800c504:	40000800 	.word	0x40000800
 800c508:	40000c00 	.word	0x40000c00
 800c50c:	40010400 	.word	0x40010400
 800c510:	40014000 	.word	0x40014000
 800c514:	40014400 	.word	0x40014400
 800c518:	40014800 	.word	0x40014800
 800c51c:	40001800 	.word	0x40001800
 800c520:	40001c00 	.word	0x40001c00
 800c524:	40002000 	.word	0x40002000

0800c528 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c528:	b084      	sub	sp, #16
 800c52a:	b580      	push	{r7, lr}
 800c52c:	b084      	sub	sp, #16
 800c52e:	af00      	add	r7, sp, #0
 800c530:	6078      	str	r0, [r7, #4]
 800c532:	f107 001c 	add.w	r0, r7, #28
 800c536:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c53a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c53c:	2b01      	cmp	r3, #1
 800c53e:	d122      	bne.n	800c586 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c544:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	68db      	ldr	r3, [r3, #12]
 800c550:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800c554:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c558:	687a      	ldr	r2, [r7, #4]
 800c55a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	68db      	ldr	r3, [r3, #12]
 800c560:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c568:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c56a:	2b01      	cmp	r3, #1
 800c56c:	d105      	bne.n	800c57a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	68db      	ldr	r3, [r3, #12]
 800c572:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800c57a:	6878      	ldr	r0, [r7, #4]
 800c57c:	f001 fa58 	bl	800da30 <USB_CoreReset>
 800c580:	4603      	mov	r3, r0
 800c582:	73fb      	strb	r3, [r7, #15]
 800c584:	e010      	b.n	800c5a8 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	68db      	ldr	r3, [r3, #12]
 800c58a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f001 fa4c 	bl	800da30 <USB_CoreReset>
 800c598:	4603      	mov	r3, r0
 800c59a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5a0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800c5a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5aa:	2b01      	cmp	r3, #1
 800c5ac:	d10b      	bne.n	800c5c6 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	689b      	ldr	r3, [r3, #8]
 800c5b2:	f043 0206 	orr.w	r2, r3, #6
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	689b      	ldr	r3, [r3, #8]
 800c5be:	f043 0220 	orr.w	r2, r3, #32
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c5c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	3710      	adds	r7, #16
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c5d2:	b004      	add	sp, #16
 800c5d4:	4770      	bx	lr
	...

0800c5d8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c5d8:	b480      	push	{r7}
 800c5da:	b087      	sub	sp, #28
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	60f8      	str	r0, [r7, #12]
 800c5e0:	60b9      	str	r1, [r7, #8]
 800c5e2:	4613      	mov	r3, r2
 800c5e4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c5e6:	79fb      	ldrb	r3, [r7, #7]
 800c5e8:	2b02      	cmp	r3, #2
 800c5ea:	d165      	bne.n	800c6b8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	4a41      	ldr	r2, [pc, #260]	; (800c6f4 <USB_SetTurnaroundTime+0x11c>)
 800c5f0:	4293      	cmp	r3, r2
 800c5f2:	d906      	bls.n	800c602 <USB_SetTurnaroundTime+0x2a>
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	4a40      	ldr	r2, [pc, #256]	; (800c6f8 <USB_SetTurnaroundTime+0x120>)
 800c5f8:	4293      	cmp	r3, r2
 800c5fa:	d802      	bhi.n	800c602 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c5fc:	230f      	movs	r3, #15
 800c5fe:	617b      	str	r3, [r7, #20]
 800c600:	e062      	b.n	800c6c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c602:	68bb      	ldr	r3, [r7, #8]
 800c604:	4a3c      	ldr	r2, [pc, #240]	; (800c6f8 <USB_SetTurnaroundTime+0x120>)
 800c606:	4293      	cmp	r3, r2
 800c608:	d906      	bls.n	800c618 <USB_SetTurnaroundTime+0x40>
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	4a3b      	ldr	r2, [pc, #236]	; (800c6fc <USB_SetTurnaroundTime+0x124>)
 800c60e:	4293      	cmp	r3, r2
 800c610:	d802      	bhi.n	800c618 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c612:	230e      	movs	r3, #14
 800c614:	617b      	str	r3, [r7, #20]
 800c616:	e057      	b.n	800c6c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	4a38      	ldr	r2, [pc, #224]	; (800c6fc <USB_SetTurnaroundTime+0x124>)
 800c61c:	4293      	cmp	r3, r2
 800c61e:	d906      	bls.n	800c62e <USB_SetTurnaroundTime+0x56>
 800c620:	68bb      	ldr	r3, [r7, #8]
 800c622:	4a37      	ldr	r2, [pc, #220]	; (800c700 <USB_SetTurnaroundTime+0x128>)
 800c624:	4293      	cmp	r3, r2
 800c626:	d802      	bhi.n	800c62e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c628:	230d      	movs	r3, #13
 800c62a:	617b      	str	r3, [r7, #20]
 800c62c:	e04c      	b.n	800c6c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c62e:	68bb      	ldr	r3, [r7, #8]
 800c630:	4a33      	ldr	r2, [pc, #204]	; (800c700 <USB_SetTurnaroundTime+0x128>)
 800c632:	4293      	cmp	r3, r2
 800c634:	d906      	bls.n	800c644 <USB_SetTurnaroundTime+0x6c>
 800c636:	68bb      	ldr	r3, [r7, #8]
 800c638:	4a32      	ldr	r2, [pc, #200]	; (800c704 <USB_SetTurnaroundTime+0x12c>)
 800c63a:	4293      	cmp	r3, r2
 800c63c:	d802      	bhi.n	800c644 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c63e:	230c      	movs	r3, #12
 800c640:	617b      	str	r3, [r7, #20]
 800c642:	e041      	b.n	800c6c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c644:	68bb      	ldr	r3, [r7, #8]
 800c646:	4a2f      	ldr	r2, [pc, #188]	; (800c704 <USB_SetTurnaroundTime+0x12c>)
 800c648:	4293      	cmp	r3, r2
 800c64a:	d906      	bls.n	800c65a <USB_SetTurnaroundTime+0x82>
 800c64c:	68bb      	ldr	r3, [r7, #8]
 800c64e:	4a2e      	ldr	r2, [pc, #184]	; (800c708 <USB_SetTurnaroundTime+0x130>)
 800c650:	4293      	cmp	r3, r2
 800c652:	d802      	bhi.n	800c65a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c654:	230b      	movs	r3, #11
 800c656:	617b      	str	r3, [r7, #20]
 800c658:	e036      	b.n	800c6c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c65a:	68bb      	ldr	r3, [r7, #8]
 800c65c:	4a2a      	ldr	r2, [pc, #168]	; (800c708 <USB_SetTurnaroundTime+0x130>)
 800c65e:	4293      	cmp	r3, r2
 800c660:	d906      	bls.n	800c670 <USB_SetTurnaroundTime+0x98>
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	4a29      	ldr	r2, [pc, #164]	; (800c70c <USB_SetTurnaroundTime+0x134>)
 800c666:	4293      	cmp	r3, r2
 800c668:	d802      	bhi.n	800c670 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c66a:	230a      	movs	r3, #10
 800c66c:	617b      	str	r3, [r7, #20]
 800c66e:	e02b      	b.n	800c6c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c670:	68bb      	ldr	r3, [r7, #8]
 800c672:	4a26      	ldr	r2, [pc, #152]	; (800c70c <USB_SetTurnaroundTime+0x134>)
 800c674:	4293      	cmp	r3, r2
 800c676:	d906      	bls.n	800c686 <USB_SetTurnaroundTime+0xae>
 800c678:	68bb      	ldr	r3, [r7, #8]
 800c67a:	4a25      	ldr	r2, [pc, #148]	; (800c710 <USB_SetTurnaroundTime+0x138>)
 800c67c:	4293      	cmp	r3, r2
 800c67e:	d802      	bhi.n	800c686 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c680:	2309      	movs	r3, #9
 800c682:	617b      	str	r3, [r7, #20]
 800c684:	e020      	b.n	800c6c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c686:	68bb      	ldr	r3, [r7, #8]
 800c688:	4a21      	ldr	r2, [pc, #132]	; (800c710 <USB_SetTurnaroundTime+0x138>)
 800c68a:	4293      	cmp	r3, r2
 800c68c:	d906      	bls.n	800c69c <USB_SetTurnaroundTime+0xc4>
 800c68e:	68bb      	ldr	r3, [r7, #8]
 800c690:	4a20      	ldr	r2, [pc, #128]	; (800c714 <USB_SetTurnaroundTime+0x13c>)
 800c692:	4293      	cmp	r3, r2
 800c694:	d802      	bhi.n	800c69c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c696:	2308      	movs	r3, #8
 800c698:	617b      	str	r3, [r7, #20]
 800c69a:	e015      	b.n	800c6c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c69c:	68bb      	ldr	r3, [r7, #8]
 800c69e:	4a1d      	ldr	r2, [pc, #116]	; (800c714 <USB_SetTurnaroundTime+0x13c>)
 800c6a0:	4293      	cmp	r3, r2
 800c6a2:	d906      	bls.n	800c6b2 <USB_SetTurnaroundTime+0xda>
 800c6a4:	68bb      	ldr	r3, [r7, #8]
 800c6a6:	4a1c      	ldr	r2, [pc, #112]	; (800c718 <USB_SetTurnaroundTime+0x140>)
 800c6a8:	4293      	cmp	r3, r2
 800c6aa:	d802      	bhi.n	800c6b2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c6ac:	2307      	movs	r3, #7
 800c6ae:	617b      	str	r3, [r7, #20]
 800c6b0:	e00a      	b.n	800c6c8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c6b2:	2306      	movs	r3, #6
 800c6b4:	617b      	str	r3, [r7, #20]
 800c6b6:	e007      	b.n	800c6c8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c6b8:	79fb      	ldrb	r3, [r7, #7]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d102      	bne.n	800c6c4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c6be:	2309      	movs	r3, #9
 800c6c0:	617b      	str	r3, [r7, #20]
 800c6c2:	e001      	b.n	800c6c8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c6c4:	2309      	movs	r3, #9
 800c6c6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	68db      	ldr	r3, [r3, #12]
 800c6cc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	68da      	ldr	r2, [r3, #12]
 800c6d8:	697b      	ldr	r3, [r7, #20]
 800c6da:	029b      	lsls	r3, r3, #10
 800c6dc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800c6e0:	431a      	orrs	r2, r3
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c6e6:	2300      	movs	r3, #0
}
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	371c      	adds	r7, #28
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	bc80      	pop	{r7}
 800c6f0:	4770      	bx	lr
 800c6f2:	bf00      	nop
 800c6f4:	00d8acbf 	.word	0x00d8acbf
 800c6f8:	00e4e1bf 	.word	0x00e4e1bf
 800c6fc:	00f423ff 	.word	0x00f423ff
 800c700:	0106737f 	.word	0x0106737f
 800c704:	011a499f 	.word	0x011a499f
 800c708:	01312cff 	.word	0x01312cff
 800c70c:	014ca43f 	.word	0x014ca43f
 800c710:	016e35ff 	.word	0x016e35ff
 800c714:	01a6ab1f 	.word	0x01a6ab1f
 800c718:	01e847ff 	.word	0x01e847ff

0800c71c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b083      	sub	sp, #12
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	689b      	ldr	r3, [r3, #8]
 800c728:	f043 0201 	orr.w	r2, r3, #1
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c730:	2300      	movs	r3, #0
}
 800c732:	4618      	mov	r0, r3
 800c734:	370c      	adds	r7, #12
 800c736:	46bd      	mov	sp, r7
 800c738:	bc80      	pop	{r7}
 800c73a:	4770      	bx	lr

0800c73c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c73c:	b480      	push	{r7}
 800c73e:	b083      	sub	sp, #12
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	689b      	ldr	r3, [r3, #8]
 800c748:	f023 0201 	bic.w	r2, r3, #1
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c750:	2300      	movs	r3, #0
}
 800c752:	4618      	mov	r0, r3
 800c754:	370c      	adds	r7, #12
 800c756:	46bd      	mov	sp, r7
 800c758:	bc80      	pop	{r7}
 800c75a:	4770      	bx	lr

0800c75c <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b082      	sub	sp, #8
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
 800c764:	460b      	mov	r3, r1
 800c766:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	68db      	ldr	r3, [r3, #12]
 800c76c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c774:	78fb      	ldrb	r3, [r7, #3]
 800c776:	2b01      	cmp	r3, #1
 800c778:	d106      	bne.n	800c788 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	68db      	ldr	r3, [r3, #12]
 800c77e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	60da      	str	r2, [r3, #12]
 800c786:	e00b      	b.n	800c7a0 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800c788:	78fb      	ldrb	r3, [r7, #3]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d106      	bne.n	800c79c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	68db      	ldr	r3, [r3, #12]
 800c792:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	60da      	str	r2, [r3, #12]
 800c79a:	e001      	b.n	800c7a0 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800c79c:	2301      	movs	r3, #1
 800c79e:	e003      	b.n	800c7a8 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800c7a0:	2032      	movs	r0, #50	; 0x32
 800c7a2:	f7f6 fe3d 	bl	8003420 <HAL_Delay>

  return HAL_OK;
 800c7a6:	2300      	movs	r3, #0
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	3708      	adds	r7, #8
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}

0800c7b0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c7b0:	b084      	sub	sp, #16
 800c7b2:	b580      	push	{r7, lr}
 800c7b4:	b086      	sub	sp, #24
 800c7b6:	af00      	add	r7, sp, #0
 800c7b8:	6078      	str	r0, [r7, #4]
 800c7ba:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c7be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	613b      	str	r3, [r7, #16]
 800c7ce:	e009      	b.n	800c7e4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c7d0:	687a      	ldr	r2, [r7, #4]
 800c7d2:	693b      	ldr	r3, [r7, #16]
 800c7d4:	3340      	adds	r3, #64	; 0x40
 800c7d6:	009b      	lsls	r3, r3, #2
 800c7d8:	4413      	add	r3, r2
 800c7da:	2200      	movs	r2, #0
 800c7dc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c7de:	693b      	ldr	r3, [r7, #16]
 800c7e0:	3301      	adds	r3, #1
 800c7e2:	613b      	str	r3, [r7, #16]
 800c7e4:	693b      	ldr	r3, [r7, #16]
 800c7e6:	2b0e      	cmp	r3, #14
 800c7e8:	d9f2      	bls.n	800c7d0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c7ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d112      	bne.n	800c816 <USB_DevInit+0x66>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7f4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c800:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c80c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	639a      	str	r2, [r3, #56]	; 0x38
 800c814:	e00b      	b.n	800c82e <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c81a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c826:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c834:	461a      	mov	r2, r3
 800c836:	2300      	movs	r3, #0
 800c838:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c840:	4619      	mov	r1, r3
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c848:	461a      	mov	r2, r3
 800c84a:	680b      	ldr	r3, [r1, #0]
 800c84c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c84e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c850:	2b01      	cmp	r3, #1
 800c852:	d10c      	bne.n	800c86e <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c856:	2b00      	cmp	r3, #0
 800c858:	d104      	bne.n	800c864 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c85a:	2100      	movs	r1, #0
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f000 f95d 	bl	800cb1c <USB_SetDevSpeed>
 800c862:	e008      	b.n	800c876 <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c864:	2101      	movs	r1, #1
 800c866:	6878      	ldr	r0, [r7, #4]
 800c868:	f000 f958 	bl	800cb1c <USB_SetDevSpeed>
 800c86c:	e003      	b.n	800c876 <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c86e:	2103      	movs	r1, #3
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f000 f953 	bl	800cb1c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c876:	2110      	movs	r1, #16
 800c878:	6878      	ldr	r0, [r7, #4]
 800c87a:	f000 f90b 	bl	800ca94 <USB_FlushTxFifo>
 800c87e:	4603      	mov	r3, r0
 800c880:	2b00      	cmp	r3, #0
 800c882:	d001      	beq.n	800c888 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 800c884:	2301      	movs	r3, #1
 800c886:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c888:	6878      	ldr	r0, [r7, #4]
 800c88a:	f000 f927 	bl	800cadc <USB_FlushRxFifo>
 800c88e:	4603      	mov	r3, r0
 800c890:	2b00      	cmp	r3, #0
 800c892:	d001      	beq.n	800c898 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 800c894:	2301      	movs	r3, #1
 800c896:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c89e:	461a      	mov	r2, r3
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8aa:	461a      	mov	r2, r3
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8b6:	461a      	mov	r2, r3
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c8bc:	2300      	movs	r3, #0
 800c8be:	613b      	str	r3, [r7, #16]
 800c8c0:	e043      	b.n	800c94a <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c8c2:	693b      	ldr	r3, [r7, #16]
 800c8c4:	015a      	lsls	r2, r3, #5
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	4413      	add	r3, r2
 800c8ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c8d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c8d8:	d118      	bne.n	800c90c <USB_DevInit+0x15c>
    {
      if (i == 0U)
 800c8da:	693b      	ldr	r3, [r7, #16]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d10a      	bne.n	800c8f6 <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c8e0:	693b      	ldr	r3, [r7, #16]
 800c8e2:	015a      	lsls	r2, r3, #5
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	4413      	add	r3, r2
 800c8e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8ec:	461a      	mov	r2, r3
 800c8ee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c8f2:	6013      	str	r3, [r2, #0]
 800c8f4:	e013      	b.n	800c91e <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c8f6:	693b      	ldr	r3, [r7, #16]
 800c8f8:	015a      	lsls	r2, r3, #5
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	4413      	add	r3, r2
 800c8fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c902:	461a      	mov	r2, r3
 800c904:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c908:	6013      	str	r3, [r2, #0]
 800c90a:	e008      	b.n	800c91e <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c90c:	693b      	ldr	r3, [r7, #16]
 800c90e:	015a      	lsls	r2, r3, #5
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	4413      	add	r3, r2
 800c914:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c918:	461a      	mov	r2, r3
 800c91a:	2300      	movs	r3, #0
 800c91c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c91e:	693b      	ldr	r3, [r7, #16]
 800c920:	015a      	lsls	r2, r3, #5
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	4413      	add	r3, r2
 800c926:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c92a:	461a      	mov	r2, r3
 800c92c:	2300      	movs	r3, #0
 800c92e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	015a      	lsls	r2, r3, #5
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	4413      	add	r3, r2
 800c938:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c93c:	461a      	mov	r2, r3
 800c93e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c942:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c944:	693b      	ldr	r3, [r7, #16]
 800c946:	3301      	adds	r3, #1
 800c948:	613b      	str	r3, [r7, #16]
 800c94a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c94c:	693a      	ldr	r2, [r7, #16]
 800c94e:	429a      	cmp	r2, r3
 800c950:	d3b7      	bcc.n	800c8c2 <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c952:	2300      	movs	r3, #0
 800c954:	613b      	str	r3, [r7, #16]
 800c956:	e043      	b.n	800c9e0 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	015a      	lsls	r2, r3, #5
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	4413      	add	r3, r2
 800c960:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c96a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c96e:	d118      	bne.n	800c9a2 <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 800c970:	693b      	ldr	r3, [r7, #16]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d10a      	bne.n	800c98c <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	015a      	lsls	r2, r3, #5
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	4413      	add	r3, r2
 800c97e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c982:	461a      	mov	r2, r3
 800c984:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c988:	6013      	str	r3, [r2, #0]
 800c98a:	e013      	b.n	800c9b4 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c98c:	693b      	ldr	r3, [r7, #16]
 800c98e:	015a      	lsls	r2, r3, #5
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	4413      	add	r3, r2
 800c994:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c998:	461a      	mov	r2, r3
 800c99a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c99e:	6013      	str	r3, [r2, #0]
 800c9a0:	e008      	b.n	800c9b4 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c9a2:	693b      	ldr	r3, [r7, #16]
 800c9a4:	015a      	lsls	r2, r3, #5
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	4413      	add	r3, r2
 800c9aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9ae:	461a      	mov	r2, r3
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c9b4:	693b      	ldr	r3, [r7, #16]
 800c9b6:	015a      	lsls	r2, r3, #5
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	4413      	add	r3, r2
 800c9bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9c0:	461a      	mov	r2, r3
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c9c6:	693b      	ldr	r3, [r7, #16]
 800c9c8:	015a      	lsls	r2, r3, #5
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	4413      	add	r3, r2
 800c9ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9d2:	461a      	mov	r2, r3
 800c9d4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c9d8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c9da:	693b      	ldr	r3, [r7, #16]
 800c9dc:	3301      	adds	r3, #1
 800c9de:	613b      	str	r3, [r7, #16]
 800c9e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9e2:	693a      	ldr	r2, [r7, #16]
 800c9e4:	429a      	cmp	r2, r3
 800c9e6:	d3b7      	bcc.n	800c958 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c9ee:	691b      	ldr	r3, [r3, #16]
 800c9f0:	68fa      	ldr	r2, [r7, #12]
 800c9f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c9f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c9fa:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 800c9fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9fe:	2b01      	cmp	r3, #1
 800ca00:	d111      	bne.n	800ca26 <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca08:	461a      	mov	r2, r3
 800ca0a:	4b20      	ldr	r3, [pc, #128]	; (800ca8c <USB_DevInit+0x2dc>)
 800ca0c:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca16:	68fa      	ldr	r2, [r7, #12]
 800ca18:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ca1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ca20:	f043 0303 	orr.w	r3, r3, #3
 800ca24:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	2200      	movs	r2, #0
 800ca2a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ca32:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ca34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d105      	bne.n	800ca46 <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	699b      	ldr	r3, [r3, #24]
 800ca3e:	f043 0210 	orr.w	r2, r3, #16
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	699a      	ldr	r2, [r3, #24]
 800ca4a:	4b11      	ldr	r3, [pc, #68]	; (800ca90 <USB_DevInit+0x2e0>)
 800ca4c:	4313      	orrs	r3, r2
 800ca4e:	687a      	ldr	r2, [r7, #4]
 800ca50:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ca52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d005      	beq.n	800ca64 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	699b      	ldr	r3, [r3, #24]
 800ca5c:	f043 0208 	orr.w	r2, r3, #8
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ca64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca66:	2b01      	cmp	r3, #1
 800ca68:	d107      	bne.n	800ca7a <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	699b      	ldr	r3, [r3, #24]
 800ca6e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ca72:	f043 0304 	orr.w	r3, r3, #4
 800ca76:	687a      	ldr	r2, [r7, #4]
 800ca78:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ca7a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	3718      	adds	r7, #24
 800ca80:	46bd      	mov	sp, r7
 800ca82:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ca86:	b004      	add	sp, #16
 800ca88:	4770      	bx	lr
 800ca8a:	bf00      	nop
 800ca8c:	00800100 	.word	0x00800100
 800ca90:	803c3800 	.word	0x803c3800

0800ca94 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ca94:	b480      	push	{r7}
 800ca96:	b085      	sub	sp, #20
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	6078      	str	r0, [r7, #4]
 800ca9c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800ca9e:	2300      	movs	r3, #0
 800caa0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	019b      	lsls	r3, r3, #6
 800caa6:	f043 0220 	orr.w	r2, r3, #32
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	3301      	adds	r3, #1
 800cab2:	60fb      	str	r3, [r7, #12]
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	4a08      	ldr	r2, [pc, #32]	; (800cad8 <USB_FlushTxFifo+0x44>)
 800cab8:	4293      	cmp	r3, r2
 800caba:	d901      	bls.n	800cac0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800cabc:	2303      	movs	r3, #3
 800cabe:	e006      	b.n	800cace <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	691b      	ldr	r3, [r3, #16]
 800cac4:	f003 0320 	and.w	r3, r3, #32
 800cac8:	2b20      	cmp	r3, #32
 800caca:	d0f0      	beq.n	800caae <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800cacc:	2300      	movs	r3, #0
}
 800cace:	4618      	mov	r0, r3
 800cad0:	3714      	adds	r7, #20
 800cad2:	46bd      	mov	sp, r7
 800cad4:	bc80      	pop	{r7}
 800cad6:	4770      	bx	lr
 800cad8:	00030d40 	.word	0x00030d40

0800cadc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800cadc:	b480      	push	{r7}
 800cade:	b085      	sub	sp, #20
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800cae4:	2300      	movs	r3, #0
 800cae6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2210      	movs	r2, #16
 800caec:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	3301      	adds	r3, #1
 800caf2:	60fb      	str	r3, [r7, #12]
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	4a08      	ldr	r2, [pc, #32]	; (800cb18 <USB_FlushRxFifo+0x3c>)
 800caf8:	4293      	cmp	r3, r2
 800cafa:	d901      	bls.n	800cb00 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800cafc:	2303      	movs	r3, #3
 800cafe:	e006      	b.n	800cb0e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	691b      	ldr	r3, [r3, #16]
 800cb04:	f003 0310 	and.w	r3, r3, #16
 800cb08:	2b10      	cmp	r3, #16
 800cb0a:	d0f0      	beq.n	800caee <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800cb0c:	2300      	movs	r3, #0
}
 800cb0e:	4618      	mov	r0, r3
 800cb10:	3714      	adds	r7, #20
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bc80      	pop	{r7}
 800cb16:	4770      	bx	lr
 800cb18:	00030d40 	.word	0x00030d40

0800cb1c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800cb1c:	b480      	push	{r7}
 800cb1e:	b085      	sub	sp, #20
 800cb20:	af00      	add	r7, sp, #0
 800cb22:	6078      	str	r0, [r7, #4]
 800cb24:	460b      	mov	r3, r1
 800cb26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb32:	681a      	ldr	r2, [r3, #0]
 800cb34:	78fb      	ldrb	r3, [r7, #3]
 800cb36:	68f9      	ldr	r1, [r7, #12]
 800cb38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cb3c:	4313      	orrs	r3, r2
 800cb3e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800cb40:	2300      	movs	r3, #0
}
 800cb42:	4618      	mov	r0, r3
 800cb44:	3714      	adds	r7, #20
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bc80      	pop	{r7}
 800cb4a:	4770      	bx	lr

0800cb4c <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800cb4c:	b480      	push	{r7}
 800cb4e:	b087      	sub	sp, #28
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800cb58:	693b      	ldr	r3, [r7, #16]
 800cb5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb5e:	689b      	ldr	r3, [r3, #8]
 800cb60:	f003 0306 	and.w	r3, r3, #6
 800cb64:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d102      	bne.n	800cb72 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	75fb      	strb	r3, [r7, #23]
 800cb70:	e00a      	b.n	800cb88 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	2b02      	cmp	r3, #2
 800cb76:	d002      	beq.n	800cb7e <USB_GetDevSpeed+0x32>
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	2b06      	cmp	r3, #6
 800cb7c:	d102      	bne.n	800cb84 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800cb7e:	2302      	movs	r3, #2
 800cb80:	75fb      	strb	r3, [r7, #23]
 800cb82:	e001      	b.n	800cb88 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800cb84:	230f      	movs	r3, #15
 800cb86:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800cb88:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	371c      	adds	r7, #28
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	bc80      	pop	{r7}
 800cb92:	4770      	bx	lr

0800cb94 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cb94:	b480      	push	{r7}
 800cb96:	b085      	sub	sp, #20
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
 800cb9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	781b      	ldrb	r3, [r3, #0]
 800cba6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	785b      	ldrb	r3, [r3, #1]
 800cbac:	2b01      	cmp	r3, #1
 800cbae:	d13a      	bne.n	800cc26 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cbb6:	69da      	ldr	r2, [r3, #28]
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	781b      	ldrb	r3, [r3, #0]
 800cbbc:	f003 030f 	and.w	r3, r3, #15
 800cbc0:	2101      	movs	r1, #1
 800cbc2:	fa01 f303 	lsl.w	r3, r1, r3
 800cbc6:	b29b      	uxth	r3, r3
 800cbc8:	68f9      	ldr	r1, [r7, #12]
 800cbca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cbce:	4313      	orrs	r3, r2
 800cbd0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800cbd2:	68bb      	ldr	r3, [r7, #8]
 800cbd4:	015a      	lsls	r2, r3, #5
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	4413      	add	r3, r2
 800cbda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d155      	bne.n	800cc94 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cbe8:	68bb      	ldr	r3, [r7, #8]
 800cbea:	015a      	lsls	r2, r3, #5
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	4413      	add	r3, r2
 800cbf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbf4:	681a      	ldr	r2, [r3, #0]
 800cbf6:	683b      	ldr	r3, [r7, #0]
 800cbf8:	689b      	ldr	r3, [r3, #8]
 800cbfa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cbfe:	683b      	ldr	r3, [r7, #0]
 800cc00:	78db      	ldrb	r3, [r3, #3]
 800cc02:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cc04:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cc06:	68bb      	ldr	r3, [r7, #8]
 800cc08:	059b      	lsls	r3, r3, #22
 800cc0a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cc0c:	4313      	orrs	r3, r2
 800cc0e:	68ba      	ldr	r2, [r7, #8]
 800cc10:	0151      	lsls	r1, r2, #5
 800cc12:	68fa      	ldr	r2, [r7, #12]
 800cc14:	440a      	add	r2, r1
 800cc16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cc1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cc22:	6013      	str	r3, [r2, #0]
 800cc24:	e036      	b.n	800cc94 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc2c:	69da      	ldr	r2, [r3, #28]
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	781b      	ldrb	r3, [r3, #0]
 800cc32:	f003 030f 	and.w	r3, r3, #15
 800cc36:	2101      	movs	r1, #1
 800cc38:	fa01 f303 	lsl.w	r3, r1, r3
 800cc3c:	041b      	lsls	r3, r3, #16
 800cc3e:	68f9      	ldr	r1, [r7, #12]
 800cc40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc44:	4313      	orrs	r3, r2
 800cc46:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800cc48:	68bb      	ldr	r3, [r7, #8]
 800cc4a:	015a      	lsls	r2, r3, #5
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	4413      	add	r3, r2
 800cc50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d11a      	bne.n	800cc94 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cc5e:	68bb      	ldr	r3, [r7, #8]
 800cc60:	015a      	lsls	r2, r3, #5
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	4413      	add	r3, r2
 800cc66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc6a:	681a      	ldr	r2, [r3, #0]
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	689b      	ldr	r3, [r3, #8]
 800cc70:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	78db      	ldrb	r3, [r3, #3]
 800cc78:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cc7a:	430b      	orrs	r3, r1
 800cc7c:	4313      	orrs	r3, r2
 800cc7e:	68ba      	ldr	r2, [r7, #8]
 800cc80:	0151      	lsls	r1, r2, #5
 800cc82:	68fa      	ldr	r2, [r7, #12]
 800cc84:	440a      	add	r2, r1
 800cc86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cc8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cc92:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800cc94:	2300      	movs	r3, #0
}
 800cc96:	4618      	mov	r0, r3
 800cc98:	3714      	adds	r7, #20
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	bc80      	pop	{r7}
 800cc9e:	4770      	bx	lr

0800cca0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cca0:	b480      	push	{r7}
 800cca2:	b085      	sub	sp, #20
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
 800cca8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ccae:	683b      	ldr	r3, [r7, #0]
 800ccb0:	781b      	ldrb	r3, [r3, #0]
 800ccb2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ccb4:	683b      	ldr	r3, [r7, #0]
 800ccb6:	785b      	ldrb	r3, [r3, #1]
 800ccb8:	2b01      	cmp	r3, #1
 800ccba:	d135      	bne.n	800cd28 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ccc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ccc4:	683b      	ldr	r3, [r7, #0]
 800ccc6:	781b      	ldrb	r3, [r3, #0]
 800ccc8:	f003 030f 	and.w	r3, r3, #15
 800cccc:	2101      	movs	r1, #1
 800ccce:	fa01 f303 	lsl.w	r3, r1, r3
 800ccd2:	b29b      	uxth	r3, r3
 800ccd4:	43db      	mvns	r3, r3
 800ccd6:	68f9      	ldr	r1, [r7, #12]
 800ccd8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ccdc:	4013      	ands	r3, r2
 800ccde:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cce6:	69da      	ldr	r2, [r3, #28]
 800cce8:	683b      	ldr	r3, [r7, #0]
 800ccea:	781b      	ldrb	r3, [r3, #0]
 800ccec:	f003 030f 	and.w	r3, r3, #15
 800ccf0:	2101      	movs	r1, #1
 800ccf2:	fa01 f303 	lsl.w	r3, r1, r3
 800ccf6:	b29b      	uxth	r3, r3
 800ccf8:	43db      	mvns	r3, r3
 800ccfa:	68f9      	ldr	r1, [r7, #12]
 800ccfc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd00:	4013      	ands	r3, r2
 800cd02:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	015a      	lsls	r2, r3, #5
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	4413      	add	r3, r2
 800cd0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd10:	681a      	ldr	r2, [r3, #0]
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	0159      	lsls	r1, r3, #5
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	440b      	add	r3, r1
 800cd1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd1e:	4619      	mov	r1, r3
 800cd20:	4b1f      	ldr	r3, [pc, #124]	; (800cda0 <USB_DeactivateEndpoint+0x100>)
 800cd22:	4013      	ands	r3, r2
 800cd24:	600b      	str	r3, [r1, #0]
 800cd26:	e034      	b.n	800cd92 <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cd30:	683b      	ldr	r3, [r7, #0]
 800cd32:	781b      	ldrb	r3, [r3, #0]
 800cd34:	f003 030f 	and.w	r3, r3, #15
 800cd38:	2101      	movs	r1, #1
 800cd3a:	fa01 f303 	lsl.w	r3, r1, r3
 800cd3e:	041b      	lsls	r3, r3, #16
 800cd40:	43db      	mvns	r3, r3
 800cd42:	68f9      	ldr	r1, [r7, #12]
 800cd44:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd48:	4013      	ands	r3, r2
 800cd4a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd52:	69da      	ldr	r2, [r3, #28]
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	781b      	ldrb	r3, [r3, #0]
 800cd58:	f003 030f 	and.w	r3, r3, #15
 800cd5c:	2101      	movs	r1, #1
 800cd5e:	fa01 f303 	lsl.w	r3, r1, r3
 800cd62:	041b      	lsls	r3, r3, #16
 800cd64:	43db      	mvns	r3, r3
 800cd66:	68f9      	ldr	r1, [r7, #12]
 800cd68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd6c:	4013      	ands	r3, r2
 800cd6e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800cd70:	68bb      	ldr	r3, [r7, #8]
 800cd72:	015a      	lsls	r2, r3, #5
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	4413      	add	r3, r2
 800cd78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd7c:	681a      	ldr	r2, [r3, #0]
 800cd7e:	68bb      	ldr	r3, [r7, #8]
 800cd80:	0159      	lsls	r1, r3, #5
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	440b      	add	r3, r1
 800cd86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd8a:	4619      	mov	r1, r3
 800cd8c:	4b05      	ldr	r3, [pc, #20]	; (800cda4 <USB_DeactivateEndpoint+0x104>)
 800cd8e:	4013      	ands	r3, r2
 800cd90:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800cd92:	2300      	movs	r3, #0
}
 800cd94:	4618      	mov	r0, r3
 800cd96:	3714      	adds	r7, #20
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	bc80      	pop	{r7}
 800cd9c:	4770      	bx	lr
 800cd9e:	bf00      	nop
 800cda0:	ec337800 	.word	0xec337800
 800cda4:	eff37800 	.word	0xeff37800

0800cda8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b08a      	sub	sp, #40	; 0x28
 800cdac:	af02      	add	r7, sp, #8
 800cdae:	60f8      	str	r0, [r7, #12]
 800cdb0:	60b9      	str	r1, [r7, #8]
 800cdb2:	4613      	mov	r3, r2
 800cdb4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800cdba:	68bb      	ldr	r3, [r7, #8]
 800cdbc:	781b      	ldrb	r3, [r3, #0]
 800cdbe:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	785b      	ldrb	r3, [r3, #1]
 800cdc4:	2b01      	cmp	r3, #1
 800cdc6:	f040 815c 	bne.w	800d082 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cdca:	68bb      	ldr	r3, [r7, #8]
 800cdcc:	695b      	ldr	r3, [r3, #20]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d132      	bne.n	800ce38 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cdd2:	69bb      	ldr	r3, [r7, #24]
 800cdd4:	015a      	lsls	r2, r3, #5
 800cdd6:	69fb      	ldr	r3, [r7, #28]
 800cdd8:	4413      	add	r3, r2
 800cdda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdde:	691b      	ldr	r3, [r3, #16]
 800cde0:	69ba      	ldr	r2, [r7, #24]
 800cde2:	0151      	lsls	r1, r2, #5
 800cde4:	69fa      	ldr	r2, [r7, #28]
 800cde6:	440a      	add	r2, r1
 800cde8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cdec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cdf0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cdf4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cdf6:	69bb      	ldr	r3, [r7, #24]
 800cdf8:	015a      	lsls	r2, r3, #5
 800cdfa:	69fb      	ldr	r3, [r7, #28]
 800cdfc:	4413      	add	r3, r2
 800cdfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce02:	691b      	ldr	r3, [r3, #16]
 800ce04:	69ba      	ldr	r2, [r7, #24]
 800ce06:	0151      	lsls	r1, r2, #5
 800ce08:	69fa      	ldr	r2, [r7, #28]
 800ce0a:	440a      	add	r2, r1
 800ce0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ce14:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ce16:	69bb      	ldr	r3, [r7, #24]
 800ce18:	015a      	lsls	r2, r3, #5
 800ce1a:	69fb      	ldr	r3, [r7, #28]
 800ce1c:	4413      	add	r3, r2
 800ce1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce22:	691b      	ldr	r3, [r3, #16]
 800ce24:	69ba      	ldr	r2, [r7, #24]
 800ce26:	0151      	lsls	r1, r2, #5
 800ce28:	69fa      	ldr	r2, [r7, #28]
 800ce2a:	440a      	add	r2, r1
 800ce2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce30:	0cdb      	lsrs	r3, r3, #19
 800ce32:	04db      	lsls	r3, r3, #19
 800ce34:	6113      	str	r3, [r2, #16]
 800ce36:	e074      	b.n	800cf22 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ce38:	69bb      	ldr	r3, [r7, #24]
 800ce3a:	015a      	lsls	r2, r3, #5
 800ce3c:	69fb      	ldr	r3, [r7, #28]
 800ce3e:	4413      	add	r3, r2
 800ce40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce44:	691b      	ldr	r3, [r3, #16]
 800ce46:	69ba      	ldr	r2, [r7, #24]
 800ce48:	0151      	lsls	r1, r2, #5
 800ce4a:	69fa      	ldr	r2, [r7, #28]
 800ce4c:	440a      	add	r2, r1
 800ce4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce52:	0cdb      	lsrs	r3, r3, #19
 800ce54:	04db      	lsls	r3, r3, #19
 800ce56:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ce58:	69bb      	ldr	r3, [r7, #24]
 800ce5a:	015a      	lsls	r2, r3, #5
 800ce5c:	69fb      	ldr	r3, [r7, #28]
 800ce5e:	4413      	add	r3, r2
 800ce60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce64:	691b      	ldr	r3, [r3, #16]
 800ce66:	69ba      	ldr	r2, [r7, #24]
 800ce68:	0151      	lsls	r1, r2, #5
 800ce6a:	69fa      	ldr	r2, [r7, #28]
 800ce6c:	440a      	add	r2, r1
 800ce6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce72:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ce76:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ce7a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ce7c:	69bb      	ldr	r3, [r7, #24]
 800ce7e:	015a      	lsls	r2, r3, #5
 800ce80:	69fb      	ldr	r3, [r7, #28]
 800ce82:	4413      	add	r3, r2
 800ce84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce88:	691a      	ldr	r2, [r3, #16]
 800ce8a:	68bb      	ldr	r3, [r7, #8]
 800ce8c:	6959      	ldr	r1, [r3, #20]
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	689b      	ldr	r3, [r3, #8]
 800ce92:	440b      	add	r3, r1
 800ce94:	1e59      	subs	r1, r3, #1
 800ce96:	68bb      	ldr	r3, [r7, #8]
 800ce98:	689b      	ldr	r3, [r3, #8]
 800ce9a:	fbb1 f3f3 	udiv	r3, r1, r3
 800ce9e:	04d9      	lsls	r1, r3, #19
 800cea0:	4b9d      	ldr	r3, [pc, #628]	; (800d118 <USB_EPStartXfer+0x370>)
 800cea2:	400b      	ands	r3, r1
 800cea4:	69b9      	ldr	r1, [r7, #24]
 800cea6:	0148      	lsls	r0, r1, #5
 800cea8:	69f9      	ldr	r1, [r7, #28]
 800ceaa:	4401      	add	r1, r0
 800ceac:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ceb0:	4313      	orrs	r3, r2
 800ceb2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ceb4:	69bb      	ldr	r3, [r7, #24]
 800ceb6:	015a      	lsls	r2, r3, #5
 800ceb8:	69fb      	ldr	r3, [r7, #28]
 800ceba:	4413      	add	r3, r2
 800cebc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cec0:	691a      	ldr	r2, [r3, #16]
 800cec2:	68bb      	ldr	r3, [r7, #8]
 800cec4:	695b      	ldr	r3, [r3, #20]
 800cec6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ceca:	69b9      	ldr	r1, [r7, #24]
 800cecc:	0148      	lsls	r0, r1, #5
 800cece:	69f9      	ldr	r1, [r7, #28]
 800ced0:	4401      	add	r1, r0
 800ced2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ced6:	4313      	orrs	r3, r2
 800ced8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ceda:	68bb      	ldr	r3, [r7, #8]
 800cedc:	78db      	ldrb	r3, [r3, #3]
 800cede:	2b01      	cmp	r3, #1
 800cee0:	d11f      	bne.n	800cf22 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800cee2:	69bb      	ldr	r3, [r7, #24]
 800cee4:	015a      	lsls	r2, r3, #5
 800cee6:	69fb      	ldr	r3, [r7, #28]
 800cee8:	4413      	add	r3, r2
 800ceea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ceee:	691b      	ldr	r3, [r3, #16]
 800cef0:	69ba      	ldr	r2, [r7, #24]
 800cef2:	0151      	lsls	r1, r2, #5
 800cef4:	69fa      	ldr	r2, [r7, #28]
 800cef6:	440a      	add	r2, r1
 800cef8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cefc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800cf00:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800cf02:	69bb      	ldr	r3, [r7, #24]
 800cf04:	015a      	lsls	r2, r3, #5
 800cf06:	69fb      	ldr	r3, [r7, #28]
 800cf08:	4413      	add	r3, r2
 800cf0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf0e:	691b      	ldr	r3, [r3, #16]
 800cf10:	69ba      	ldr	r2, [r7, #24]
 800cf12:	0151      	lsls	r1, r2, #5
 800cf14:	69fa      	ldr	r2, [r7, #28]
 800cf16:	440a      	add	r2, r1
 800cf18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf1c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cf20:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800cf22:	79fb      	ldrb	r3, [r7, #7]
 800cf24:	2b01      	cmp	r3, #1
 800cf26:	d14b      	bne.n	800cfc0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cf28:	68bb      	ldr	r3, [r7, #8]
 800cf2a:	691b      	ldr	r3, [r3, #16]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d009      	beq.n	800cf44 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cf30:	69bb      	ldr	r3, [r7, #24]
 800cf32:	015a      	lsls	r2, r3, #5
 800cf34:	69fb      	ldr	r3, [r7, #28]
 800cf36:	4413      	add	r3, r2
 800cf38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf3c:	461a      	mov	r2, r3
 800cf3e:	68bb      	ldr	r3, [r7, #8]
 800cf40:	691b      	ldr	r3, [r3, #16]
 800cf42:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800cf44:	68bb      	ldr	r3, [r7, #8]
 800cf46:	78db      	ldrb	r3, [r3, #3]
 800cf48:	2b01      	cmp	r3, #1
 800cf4a:	d128      	bne.n	800cf9e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cf4c:	69fb      	ldr	r3, [r7, #28]
 800cf4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf52:	689b      	ldr	r3, [r3, #8]
 800cf54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d110      	bne.n	800cf7e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cf5c:	69bb      	ldr	r3, [r7, #24]
 800cf5e:	015a      	lsls	r2, r3, #5
 800cf60:	69fb      	ldr	r3, [r7, #28]
 800cf62:	4413      	add	r3, r2
 800cf64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	69ba      	ldr	r2, [r7, #24]
 800cf6c:	0151      	lsls	r1, r2, #5
 800cf6e:	69fa      	ldr	r2, [r7, #28]
 800cf70:	440a      	add	r2, r1
 800cf72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf76:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cf7a:	6013      	str	r3, [r2, #0]
 800cf7c:	e00f      	b.n	800cf9e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800cf7e:	69bb      	ldr	r3, [r7, #24]
 800cf80:	015a      	lsls	r2, r3, #5
 800cf82:	69fb      	ldr	r3, [r7, #28]
 800cf84:	4413      	add	r3, r2
 800cf86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	69ba      	ldr	r2, [r7, #24]
 800cf8e:	0151      	lsls	r1, r2, #5
 800cf90:	69fa      	ldr	r2, [r7, #28]
 800cf92:	440a      	add	r2, r1
 800cf94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf9c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cf9e:	69bb      	ldr	r3, [r7, #24]
 800cfa0:	015a      	lsls	r2, r3, #5
 800cfa2:	69fb      	ldr	r3, [r7, #28]
 800cfa4:	4413      	add	r3, r2
 800cfa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	69ba      	ldr	r2, [r7, #24]
 800cfae:	0151      	lsls	r1, r2, #5
 800cfb0:	69fa      	ldr	r2, [r7, #28]
 800cfb2:	440a      	add	r2, r1
 800cfb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfb8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cfbc:	6013      	str	r3, [r2, #0]
 800cfbe:	e12f      	b.n	800d220 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cfc0:	69bb      	ldr	r3, [r7, #24]
 800cfc2:	015a      	lsls	r2, r3, #5
 800cfc4:	69fb      	ldr	r3, [r7, #28]
 800cfc6:	4413      	add	r3, r2
 800cfc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	69ba      	ldr	r2, [r7, #24]
 800cfd0:	0151      	lsls	r1, r2, #5
 800cfd2:	69fa      	ldr	r2, [r7, #28]
 800cfd4:	440a      	add	r2, r1
 800cfd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfda:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cfde:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cfe0:	68bb      	ldr	r3, [r7, #8]
 800cfe2:	78db      	ldrb	r3, [r3, #3]
 800cfe4:	2b01      	cmp	r3, #1
 800cfe6:	d015      	beq.n	800d014 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800cfe8:	68bb      	ldr	r3, [r7, #8]
 800cfea:	695b      	ldr	r3, [r3, #20]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	f000 8117 	beq.w	800d220 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cff2:	69fb      	ldr	r3, [r7, #28]
 800cff4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cff8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cffa:	68bb      	ldr	r3, [r7, #8]
 800cffc:	781b      	ldrb	r3, [r3, #0]
 800cffe:	f003 030f 	and.w	r3, r3, #15
 800d002:	2101      	movs	r1, #1
 800d004:	fa01 f303 	lsl.w	r3, r1, r3
 800d008:	69f9      	ldr	r1, [r7, #28]
 800d00a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d00e:	4313      	orrs	r3, r2
 800d010:	634b      	str	r3, [r1, #52]	; 0x34
 800d012:	e105      	b.n	800d220 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d014:	69fb      	ldr	r3, [r7, #28]
 800d016:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d01a:	689b      	ldr	r3, [r3, #8]
 800d01c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d020:	2b00      	cmp	r3, #0
 800d022:	d110      	bne.n	800d046 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d024:	69bb      	ldr	r3, [r7, #24]
 800d026:	015a      	lsls	r2, r3, #5
 800d028:	69fb      	ldr	r3, [r7, #28]
 800d02a:	4413      	add	r3, r2
 800d02c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	69ba      	ldr	r2, [r7, #24]
 800d034:	0151      	lsls	r1, r2, #5
 800d036:	69fa      	ldr	r2, [r7, #28]
 800d038:	440a      	add	r2, r1
 800d03a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d03e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d042:	6013      	str	r3, [r2, #0]
 800d044:	e00f      	b.n	800d066 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d046:	69bb      	ldr	r3, [r7, #24]
 800d048:	015a      	lsls	r2, r3, #5
 800d04a:	69fb      	ldr	r3, [r7, #28]
 800d04c:	4413      	add	r3, r2
 800d04e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	69ba      	ldr	r2, [r7, #24]
 800d056:	0151      	lsls	r1, r2, #5
 800d058:	69fa      	ldr	r2, [r7, #28]
 800d05a:	440a      	add	r2, r1
 800d05c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d064:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d066:	68bb      	ldr	r3, [r7, #8]
 800d068:	68d9      	ldr	r1, [r3, #12]
 800d06a:	68bb      	ldr	r3, [r7, #8]
 800d06c:	781a      	ldrb	r2, [r3, #0]
 800d06e:	68bb      	ldr	r3, [r7, #8]
 800d070:	695b      	ldr	r3, [r3, #20]
 800d072:	b298      	uxth	r0, r3
 800d074:	79fb      	ldrb	r3, [r7, #7]
 800d076:	9300      	str	r3, [sp, #0]
 800d078:	4603      	mov	r3, r0
 800d07a:	68f8      	ldr	r0, [r7, #12]
 800d07c:	f000 fa2a 	bl	800d4d4 <USB_WritePacket>
 800d080:	e0ce      	b.n	800d220 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d082:	69bb      	ldr	r3, [r7, #24]
 800d084:	015a      	lsls	r2, r3, #5
 800d086:	69fb      	ldr	r3, [r7, #28]
 800d088:	4413      	add	r3, r2
 800d08a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d08e:	691b      	ldr	r3, [r3, #16]
 800d090:	69ba      	ldr	r2, [r7, #24]
 800d092:	0151      	lsls	r1, r2, #5
 800d094:	69fa      	ldr	r2, [r7, #28]
 800d096:	440a      	add	r2, r1
 800d098:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d09c:	0cdb      	lsrs	r3, r3, #19
 800d09e:	04db      	lsls	r3, r3, #19
 800d0a0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d0a2:	69bb      	ldr	r3, [r7, #24]
 800d0a4:	015a      	lsls	r2, r3, #5
 800d0a6:	69fb      	ldr	r3, [r7, #28]
 800d0a8:	4413      	add	r3, r2
 800d0aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0ae:	691b      	ldr	r3, [r3, #16]
 800d0b0:	69ba      	ldr	r2, [r7, #24]
 800d0b2:	0151      	lsls	r1, r2, #5
 800d0b4:	69fa      	ldr	r2, [r7, #28]
 800d0b6:	440a      	add	r2, r1
 800d0b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d0bc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d0c0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d0c4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800d0c6:	68bb      	ldr	r3, [r7, #8]
 800d0c8:	695b      	ldr	r3, [r3, #20]
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d126      	bne.n	800d11c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d0ce:	69bb      	ldr	r3, [r7, #24]
 800d0d0:	015a      	lsls	r2, r3, #5
 800d0d2:	69fb      	ldr	r3, [r7, #28]
 800d0d4:	4413      	add	r3, r2
 800d0d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0da:	691a      	ldr	r2, [r3, #16]
 800d0dc:	68bb      	ldr	r3, [r7, #8]
 800d0de:	689b      	ldr	r3, [r3, #8]
 800d0e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d0e4:	69b9      	ldr	r1, [r7, #24]
 800d0e6:	0148      	lsls	r0, r1, #5
 800d0e8:	69f9      	ldr	r1, [r7, #28]
 800d0ea:	4401      	add	r1, r0
 800d0ec:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d0f0:	4313      	orrs	r3, r2
 800d0f2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d0f4:	69bb      	ldr	r3, [r7, #24]
 800d0f6:	015a      	lsls	r2, r3, #5
 800d0f8:	69fb      	ldr	r3, [r7, #28]
 800d0fa:	4413      	add	r3, r2
 800d0fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d100:	691b      	ldr	r3, [r3, #16]
 800d102:	69ba      	ldr	r2, [r7, #24]
 800d104:	0151      	lsls	r1, r2, #5
 800d106:	69fa      	ldr	r2, [r7, #28]
 800d108:	440a      	add	r2, r1
 800d10a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d10e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d112:	6113      	str	r3, [r2, #16]
 800d114:	e036      	b.n	800d184 <USB_EPStartXfer+0x3dc>
 800d116:	bf00      	nop
 800d118:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d11c:	68bb      	ldr	r3, [r7, #8]
 800d11e:	695a      	ldr	r2, [r3, #20]
 800d120:	68bb      	ldr	r3, [r7, #8]
 800d122:	689b      	ldr	r3, [r3, #8]
 800d124:	4413      	add	r3, r2
 800d126:	1e5a      	subs	r2, r3, #1
 800d128:	68bb      	ldr	r3, [r7, #8]
 800d12a:	689b      	ldr	r3, [r3, #8]
 800d12c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d130:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d132:	69bb      	ldr	r3, [r7, #24]
 800d134:	015a      	lsls	r2, r3, #5
 800d136:	69fb      	ldr	r3, [r7, #28]
 800d138:	4413      	add	r3, r2
 800d13a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d13e:	691a      	ldr	r2, [r3, #16]
 800d140:	8afb      	ldrh	r3, [r7, #22]
 800d142:	04d9      	lsls	r1, r3, #19
 800d144:	4b39      	ldr	r3, [pc, #228]	; (800d22c <USB_EPStartXfer+0x484>)
 800d146:	400b      	ands	r3, r1
 800d148:	69b9      	ldr	r1, [r7, #24]
 800d14a:	0148      	lsls	r0, r1, #5
 800d14c:	69f9      	ldr	r1, [r7, #28]
 800d14e:	4401      	add	r1, r0
 800d150:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d154:	4313      	orrs	r3, r2
 800d156:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d158:	69bb      	ldr	r3, [r7, #24]
 800d15a:	015a      	lsls	r2, r3, #5
 800d15c:	69fb      	ldr	r3, [r7, #28]
 800d15e:	4413      	add	r3, r2
 800d160:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d164:	691a      	ldr	r2, [r3, #16]
 800d166:	68bb      	ldr	r3, [r7, #8]
 800d168:	689b      	ldr	r3, [r3, #8]
 800d16a:	8af9      	ldrh	r1, [r7, #22]
 800d16c:	fb01 f303 	mul.w	r3, r1, r3
 800d170:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d174:	69b9      	ldr	r1, [r7, #24]
 800d176:	0148      	lsls	r0, r1, #5
 800d178:	69f9      	ldr	r1, [r7, #28]
 800d17a:	4401      	add	r1, r0
 800d17c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d180:	4313      	orrs	r3, r2
 800d182:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d184:	79fb      	ldrb	r3, [r7, #7]
 800d186:	2b01      	cmp	r3, #1
 800d188:	d10d      	bne.n	800d1a6 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d18a:	68bb      	ldr	r3, [r7, #8]
 800d18c:	68db      	ldr	r3, [r3, #12]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d009      	beq.n	800d1a6 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d192:	68bb      	ldr	r3, [r7, #8]
 800d194:	68d9      	ldr	r1, [r3, #12]
 800d196:	69bb      	ldr	r3, [r7, #24]
 800d198:	015a      	lsls	r2, r3, #5
 800d19a:	69fb      	ldr	r3, [r7, #28]
 800d19c:	4413      	add	r3, r2
 800d19e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1a2:	460a      	mov	r2, r1
 800d1a4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d1a6:	68bb      	ldr	r3, [r7, #8]
 800d1a8:	78db      	ldrb	r3, [r3, #3]
 800d1aa:	2b01      	cmp	r3, #1
 800d1ac:	d128      	bne.n	800d200 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d1ae:	69fb      	ldr	r3, [r7, #28]
 800d1b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1b4:	689b      	ldr	r3, [r3, #8]
 800d1b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d110      	bne.n	800d1e0 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d1be:	69bb      	ldr	r3, [r7, #24]
 800d1c0:	015a      	lsls	r2, r3, #5
 800d1c2:	69fb      	ldr	r3, [r7, #28]
 800d1c4:	4413      	add	r3, r2
 800d1c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	69ba      	ldr	r2, [r7, #24]
 800d1ce:	0151      	lsls	r1, r2, #5
 800d1d0:	69fa      	ldr	r2, [r7, #28]
 800d1d2:	440a      	add	r2, r1
 800d1d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d1d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d1dc:	6013      	str	r3, [r2, #0]
 800d1de:	e00f      	b.n	800d200 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d1e0:	69bb      	ldr	r3, [r7, #24]
 800d1e2:	015a      	lsls	r2, r3, #5
 800d1e4:	69fb      	ldr	r3, [r7, #28]
 800d1e6:	4413      	add	r3, r2
 800d1e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	69ba      	ldr	r2, [r7, #24]
 800d1f0:	0151      	lsls	r1, r2, #5
 800d1f2:	69fa      	ldr	r2, [r7, #28]
 800d1f4:	440a      	add	r2, r1
 800d1f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d1fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d1fe:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d200:	69bb      	ldr	r3, [r7, #24]
 800d202:	015a      	lsls	r2, r3, #5
 800d204:	69fb      	ldr	r3, [r7, #28]
 800d206:	4413      	add	r3, r2
 800d208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	69ba      	ldr	r2, [r7, #24]
 800d210:	0151      	lsls	r1, r2, #5
 800d212:	69fa      	ldr	r2, [r7, #28]
 800d214:	440a      	add	r2, r1
 800d216:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d21a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d21e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d220:	2300      	movs	r3, #0
}
 800d222:	4618      	mov	r0, r3
 800d224:	3720      	adds	r7, #32
 800d226:	46bd      	mov	sp, r7
 800d228:	bd80      	pop	{r7, pc}
 800d22a:	bf00      	nop
 800d22c:	1ff80000 	.word	0x1ff80000

0800d230 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d230:	b480      	push	{r7}
 800d232:	b087      	sub	sp, #28
 800d234:	af00      	add	r7, sp, #0
 800d236:	60f8      	str	r0, [r7, #12]
 800d238:	60b9      	str	r1, [r7, #8]
 800d23a:	4613      	mov	r3, r2
 800d23c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800d242:	68bb      	ldr	r3, [r7, #8]
 800d244:	781b      	ldrb	r3, [r3, #0]
 800d246:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d248:	68bb      	ldr	r3, [r7, #8]
 800d24a:	785b      	ldrb	r3, [r3, #1]
 800d24c:	2b01      	cmp	r3, #1
 800d24e:	f040 80cd 	bne.w	800d3ec <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d252:	68bb      	ldr	r3, [r7, #8]
 800d254:	695b      	ldr	r3, [r3, #20]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d132      	bne.n	800d2c0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d25a:	693b      	ldr	r3, [r7, #16]
 800d25c:	015a      	lsls	r2, r3, #5
 800d25e:	697b      	ldr	r3, [r7, #20]
 800d260:	4413      	add	r3, r2
 800d262:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d266:	691b      	ldr	r3, [r3, #16]
 800d268:	693a      	ldr	r2, [r7, #16]
 800d26a:	0151      	lsls	r1, r2, #5
 800d26c:	697a      	ldr	r2, [r7, #20]
 800d26e:	440a      	add	r2, r1
 800d270:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d274:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d278:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d27c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d27e:	693b      	ldr	r3, [r7, #16]
 800d280:	015a      	lsls	r2, r3, #5
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	4413      	add	r3, r2
 800d286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d28a:	691b      	ldr	r3, [r3, #16]
 800d28c:	693a      	ldr	r2, [r7, #16]
 800d28e:	0151      	lsls	r1, r2, #5
 800d290:	697a      	ldr	r2, [r7, #20]
 800d292:	440a      	add	r2, r1
 800d294:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d298:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d29c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d29e:	693b      	ldr	r3, [r7, #16]
 800d2a0:	015a      	lsls	r2, r3, #5
 800d2a2:	697b      	ldr	r3, [r7, #20]
 800d2a4:	4413      	add	r3, r2
 800d2a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2aa:	691b      	ldr	r3, [r3, #16]
 800d2ac:	693a      	ldr	r2, [r7, #16]
 800d2ae:	0151      	lsls	r1, r2, #5
 800d2b0:	697a      	ldr	r2, [r7, #20]
 800d2b2:	440a      	add	r2, r1
 800d2b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d2b8:	0cdb      	lsrs	r3, r3, #19
 800d2ba:	04db      	lsls	r3, r3, #19
 800d2bc:	6113      	str	r3, [r2, #16]
 800d2be:	e04e      	b.n	800d35e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	015a      	lsls	r2, r3, #5
 800d2c4:	697b      	ldr	r3, [r7, #20]
 800d2c6:	4413      	add	r3, r2
 800d2c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2cc:	691b      	ldr	r3, [r3, #16]
 800d2ce:	693a      	ldr	r2, [r7, #16]
 800d2d0:	0151      	lsls	r1, r2, #5
 800d2d2:	697a      	ldr	r2, [r7, #20]
 800d2d4:	440a      	add	r2, r1
 800d2d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d2da:	0cdb      	lsrs	r3, r3, #19
 800d2dc:	04db      	lsls	r3, r3, #19
 800d2de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d2e0:	693b      	ldr	r3, [r7, #16]
 800d2e2:	015a      	lsls	r2, r3, #5
 800d2e4:	697b      	ldr	r3, [r7, #20]
 800d2e6:	4413      	add	r3, r2
 800d2e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2ec:	691b      	ldr	r3, [r3, #16]
 800d2ee:	693a      	ldr	r2, [r7, #16]
 800d2f0:	0151      	lsls	r1, r2, #5
 800d2f2:	697a      	ldr	r2, [r7, #20]
 800d2f4:	440a      	add	r2, r1
 800d2f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d2fa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d2fe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d302:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800d304:	68bb      	ldr	r3, [r7, #8]
 800d306:	695a      	ldr	r2, [r3, #20]
 800d308:	68bb      	ldr	r3, [r7, #8]
 800d30a:	689b      	ldr	r3, [r3, #8]
 800d30c:	429a      	cmp	r2, r3
 800d30e:	d903      	bls.n	800d318 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800d310:	68bb      	ldr	r3, [r7, #8]
 800d312:	689a      	ldr	r2, [r3, #8]
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d318:	693b      	ldr	r3, [r7, #16]
 800d31a:	015a      	lsls	r2, r3, #5
 800d31c:	697b      	ldr	r3, [r7, #20]
 800d31e:	4413      	add	r3, r2
 800d320:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d324:	691b      	ldr	r3, [r3, #16]
 800d326:	693a      	ldr	r2, [r7, #16]
 800d328:	0151      	lsls	r1, r2, #5
 800d32a:	697a      	ldr	r2, [r7, #20]
 800d32c:	440a      	add	r2, r1
 800d32e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d332:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d336:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d338:	693b      	ldr	r3, [r7, #16]
 800d33a:	015a      	lsls	r2, r3, #5
 800d33c:	697b      	ldr	r3, [r7, #20]
 800d33e:	4413      	add	r3, r2
 800d340:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d344:	691a      	ldr	r2, [r3, #16]
 800d346:	68bb      	ldr	r3, [r7, #8]
 800d348:	695b      	ldr	r3, [r3, #20]
 800d34a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d34e:	6939      	ldr	r1, [r7, #16]
 800d350:	0148      	lsls	r0, r1, #5
 800d352:	6979      	ldr	r1, [r7, #20]
 800d354:	4401      	add	r1, r0
 800d356:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d35a:	4313      	orrs	r3, r2
 800d35c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d35e:	79fb      	ldrb	r3, [r7, #7]
 800d360:	2b01      	cmp	r3, #1
 800d362:	d11e      	bne.n	800d3a2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d364:	68bb      	ldr	r3, [r7, #8]
 800d366:	691b      	ldr	r3, [r3, #16]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d009      	beq.n	800d380 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d36c:	693b      	ldr	r3, [r7, #16]
 800d36e:	015a      	lsls	r2, r3, #5
 800d370:	697b      	ldr	r3, [r7, #20]
 800d372:	4413      	add	r3, r2
 800d374:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d378:	461a      	mov	r2, r3
 800d37a:	68bb      	ldr	r3, [r7, #8]
 800d37c:	691b      	ldr	r3, [r3, #16]
 800d37e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d380:	693b      	ldr	r3, [r7, #16]
 800d382:	015a      	lsls	r2, r3, #5
 800d384:	697b      	ldr	r3, [r7, #20]
 800d386:	4413      	add	r3, r2
 800d388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	693a      	ldr	r2, [r7, #16]
 800d390:	0151      	lsls	r1, r2, #5
 800d392:	697a      	ldr	r2, [r7, #20]
 800d394:	440a      	add	r2, r1
 800d396:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d39a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d39e:	6013      	str	r3, [r2, #0]
 800d3a0:	e092      	b.n	800d4c8 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d3a2:	693b      	ldr	r3, [r7, #16]
 800d3a4:	015a      	lsls	r2, r3, #5
 800d3a6:	697b      	ldr	r3, [r7, #20]
 800d3a8:	4413      	add	r3, r2
 800d3aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	693a      	ldr	r2, [r7, #16]
 800d3b2:	0151      	lsls	r1, r2, #5
 800d3b4:	697a      	ldr	r2, [r7, #20]
 800d3b6:	440a      	add	r2, r1
 800d3b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d3bc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d3c0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800d3c2:	68bb      	ldr	r3, [r7, #8]
 800d3c4:	695b      	ldr	r3, [r3, #20]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d07e      	beq.n	800d4c8 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d3ca:	697b      	ldr	r3, [r7, #20]
 800d3cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d3d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d3d2:	68bb      	ldr	r3, [r7, #8]
 800d3d4:	781b      	ldrb	r3, [r3, #0]
 800d3d6:	f003 030f 	and.w	r3, r3, #15
 800d3da:	2101      	movs	r1, #1
 800d3dc:	fa01 f303 	lsl.w	r3, r1, r3
 800d3e0:	6979      	ldr	r1, [r7, #20]
 800d3e2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d3e6:	4313      	orrs	r3, r2
 800d3e8:	634b      	str	r3, [r1, #52]	; 0x34
 800d3ea:	e06d      	b.n	800d4c8 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d3ec:	693b      	ldr	r3, [r7, #16]
 800d3ee:	015a      	lsls	r2, r3, #5
 800d3f0:	697b      	ldr	r3, [r7, #20]
 800d3f2:	4413      	add	r3, r2
 800d3f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3f8:	691b      	ldr	r3, [r3, #16]
 800d3fa:	693a      	ldr	r2, [r7, #16]
 800d3fc:	0151      	lsls	r1, r2, #5
 800d3fe:	697a      	ldr	r2, [r7, #20]
 800d400:	440a      	add	r2, r1
 800d402:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d406:	0cdb      	lsrs	r3, r3, #19
 800d408:	04db      	lsls	r3, r3, #19
 800d40a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d40c:	693b      	ldr	r3, [r7, #16]
 800d40e:	015a      	lsls	r2, r3, #5
 800d410:	697b      	ldr	r3, [r7, #20]
 800d412:	4413      	add	r3, r2
 800d414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d418:	691b      	ldr	r3, [r3, #16]
 800d41a:	693a      	ldr	r2, [r7, #16]
 800d41c:	0151      	lsls	r1, r2, #5
 800d41e:	697a      	ldr	r2, [r7, #20]
 800d420:	440a      	add	r2, r1
 800d422:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d426:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d42a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d42e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800d430:	68bb      	ldr	r3, [r7, #8]
 800d432:	695b      	ldr	r3, [r3, #20]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d003      	beq.n	800d440 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800d438:	68bb      	ldr	r3, [r7, #8]
 800d43a:	689a      	ldr	r2, [r3, #8]
 800d43c:	68bb      	ldr	r3, [r7, #8]
 800d43e:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d440:	693b      	ldr	r3, [r7, #16]
 800d442:	015a      	lsls	r2, r3, #5
 800d444:	697b      	ldr	r3, [r7, #20]
 800d446:	4413      	add	r3, r2
 800d448:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d44c:	691b      	ldr	r3, [r3, #16]
 800d44e:	693a      	ldr	r2, [r7, #16]
 800d450:	0151      	lsls	r1, r2, #5
 800d452:	697a      	ldr	r2, [r7, #20]
 800d454:	440a      	add	r2, r1
 800d456:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d45a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d45e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800d460:	693b      	ldr	r3, [r7, #16]
 800d462:	015a      	lsls	r2, r3, #5
 800d464:	697b      	ldr	r3, [r7, #20]
 800d466:	4413      	add	r3, r2
 800d468:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d46c:	691a      	ldr	r2, [r3, #16]
 800d46e:	68bb      	ldr	r3, [r7, #8]
 800d470:	689b      	ldr	r3, [r3, #8]
 800d472:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d476:	6939      	ldr	r1, [r7, #16]
 800d478:	0148      	lsls	r0, r1, #5
 800d47a:	6979      	ldr	r1, [r7, #20]
 800d47c:	4401      	add	r1, r0
 800d47e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d482:	4313      	orrs	r3, r2
 800d484:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800d486:	79fb      	ldrb	r3, [r7, #7]
 800d488:	2b01      	cmp	r3, #1
 800d48a:	d10d      	bne.n	800d4a8 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d48c:	68bb      	ldr	r3, [r7, #8]
 800d48e:	68db      	ldr	r3, [r3, #12]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d009      	beq.n	800d4a8 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	68d9      	ldr	r1, [r3, #12]
 800d498:	693b      	ldr	r3, [r7, #16]
 800d49a:	015a      	lsls	r2, r3, #5
 800d49c:	697b      	ldr	r3, [r7, #20]
 800d49e:	4413      	add	r3, r2
 800d4a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4a4:	460a      	mov	r2, r1
 800d4a6:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d4a8:	693b      	ldr	r3, [r7, #16]
 800d4aa:	015a      	lsls	r2, r3, #5
 800d4ac:	697b      	ldr	r3, [r7, #20]
 800d4ae:	4413      	add	r3, r2
 800d4b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	693a      	ldr	r2, [r7, #16]
 800d4b8:	0151      	lsls	r1, r2, #5
 800d4ba:	697a      	ldr	r2, [r7, #20]
 800d4bc:	440a      	add	r2, r1
 800d4be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d4c2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d4c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d4c8:	2300      	movs	r3, #0
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	371c      	adds	r7, #28
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bc80      	pop	{r7}
 800d4d2:	4770      	bx	lr

0800d4d4 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d4d4:	b480      	push	{r7}
 800d4d6:	b089      	sub	sp, #36	; 0x24
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	60f8      	str	r0, [r7, #12]
 800d4dc:	60b9      	str	r1, [r7, #8]
 800d4de:	4611      	mov	r1, r2
 800d4e0:	461a      	mov	r2, r3
 800d4e2:	460b      	mov	r3, r1
 800d4e4:	71fb      	strb	r3, [r7, #7]
 800d4e6:	4613      	mov	r3, r2
 800d4e8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800d4ee:	68bb      	ldr	r3, [r7, #8]
 800d4f0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800d4f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d11a      	bne.n	800d530 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d4fa:	88bb      	ldrh	r3, [r7, #4]
 800d4fc:	3303      	adds	r3, #3
 800d4fe:	089b      	lsrs	r3, r3, #2
 800d500:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d502:	2300      	movs	r3, #0
 800d504:	61bb      	str	r3, [r7, #24]
 800d506:	e00f      	b.n	800d528 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d508:	79fb      	ldrb	r3, [r7, #7]
 800d50a:	031a      	lsls	r2, r3, #12
 800d50c:	697b      	ldr	r3, [r7, #20]
 800d50e:	4413      	add	r3, r2
 800d510:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d514:	461a      	mov	r2, r3
 800d516:	69fb      	ldr	r3, [r7, #28]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d51c:	69fb      	ldr	r3, [r7, #28]
 800d51e:	3304      	adds	r3, #4
 800d520:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d522:	69bb      	ldr	r3, [r7, #24]
 800d524:	3301      	adds	r3, #1
 800d526:	61bb      	str	r3, [r7, #24]
 800d528:	69ba      	ldr	r2, [r7, #24]
 800d52a:	693b      	ldr	r3, [r7, #16]
 800d52c:	429a      	cmp	r2, r3
 800d52e:	d3eb      	bcc.n	800d508 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d530:	2300      	movs	r3, #0
}
 800d532:	4618      	mov	r0, r3
 800d534:	3724      	adds	r7, #36	; 0x24
 800d536:	46bd      	mov	sp, r7
 800d538:	bc80      	pop	{r7}
 800d53a:	4770      	bx	lr

0800d53c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d53c:	b480      	push	{r7}
 800d53e:	b089      	sub	sp, #36	; 0x24
 800d540:	af00      	add	r7, sp, #0
 800d542:	60f8      	str	r0, [r7, #12]
 800d544:	60b9      	str	r1, [r7, #8]
 800d546:	4613      	mov	r3, r2
 800d548:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800d54e:	68bb      	ldr	r3, [r7, #8]
 800d550:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800d552:	88fb      	ldrh	r3, [r7, #6]
 800d554:	3303      	adds	r3, #3
 800d556:	089b      	lsrs	r3, r3, #2
 800d558:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800d55a:	2300      	movs	r3, #0
 800d55c:	61bb      	str	r3, [r7, #24]
 800d55e:	e00b      	b.n	800d578 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d560:	697b      	ldr	r3, [r7, #20]
 800d562:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d566:	681a      	ldr	r2, [r3, #0]
 800d568:	69fb      	ldr	r3, [r7, #28]
 800d56a:	601a      	str	r2, [r3, #0]
    pDest++;
 800d56c:	69fb      	ldr	r3, [r7, #28]
 800d56e:	3304      	adds	r3, #4
 800d570:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800d572:	69bb      	ldr	r3, [r7, #24]
 800d574:	3301      	adds	r3, #1
 800d576:	61bb      	str	r3, [r7, #24]
 800d578:	69ba      	ldr	r2, [r7, #24]
 800d57a:	693b      	ldr	r3, [r7, #16]
 800d57c:	429a      	cmp	r2, r3
 800d57e:	d3ef      	bcc.n	800d560 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800d580:	69fb      	ldr	r3, [r7, #28]
}
 800d582:	4618      	mov	r0, r3
 800d584:	3724      	adds	r7, #36	; 0x24
 800d586:	46bd      	mov	sp, r7
 800d588:	bc80      	pop	{r7}
 800d58a:	4770      	bx	lr

0800d58c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d58c:	b480      	push	{r7}
 800d58e:	b085      	sub	sp, #20
 800d590:	af00      	add	r7, sp, #0
 800d592:	6078      	str	r0, [r7, #4]
 800d594:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	781b      	ldrb	r3, [r3, #0]
 800d59e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	785b      	ldrb	r3, [r3, #1]
 800d5a4:	2b01      	cmp	r3, #1
 800d5a6:	d12c      	bne.n	800d602 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d5a8:	68bb      	ldr	r3, [r7, #8]
 800d5aa:	015a      	lsls	r2, r3, #5
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	4413      	add	r3, r2
 800d5b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	db12      	blt.n	800d5e0 <USB_EPSetStall+0x54>
 800d5ba:	68bb      	ldr	r3, [r7, #8]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d00f      	beq.n	800d5e0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d5c0:	68bb      	ldr	r3, [r7, #8]
 800d5c2:	015a      	lsls	r2, r3, #5
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	4413      	add	r3, r2
 800d5c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	68ba      	ldr	r2, [r7, #8]
 800d5d0:	0151      	lsls	r1, r2, #5
 800d5d2:	68fa      	ldr	r2, [r7, #12]
 800d5d4:	440a      	add	r2, r1
 800d5d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d5da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d5de:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d5e0:	68bb      	ldr	r3, [r7, #8]
 800d5e2:	015a      	lsls	r2, r3, #5
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	4413      	add	r3, r2
 800d5e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	68ba      	ldr	r2, [r7, #8]
 800d5f0:	0151      	lsls	r1, r2, #5
 800d5f2:	68fa      	ldr	r2, [r7, #12]
 800d5f4:	440a      	add	r2, r1
 800d5f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d5fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d5fe:	6013      	str	r3, [r2, #0]
 800d600:	e02b      	b.n	800d65a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d602:	68bb      	ldr	r3, [r7, #8]
 800d604:	015a      	lsls	r2, r3, #5
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	4413      	add	r3, r2
 800d60a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	2b00      	cmp	r3, #0
 800d612:	db12      	blt.n	800d63a <USB_EPSetStall+0xae>
 800d614:	68bb      	ldr	r3, [r7, #8]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d00f      	beq.n	800d63a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d61a:	68bb      	ldr	r3, [r7, #8]
 800d61c:	015a      	lsls	r2, r3, #5
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	4413      	add	r3, r2
 800d622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	68ba      	ldr	r2, [r7, #8]
 800d62a:	0151      	lsls	r1, r2, #5
 800d62c:	68fa      	ldr	r2, [r7, #12]
 800d62e:	440a      	add	r2, r1
 800d630:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d634:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d638:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d63a:	68bb      	ldr	r3, [r7, #8]
 800d63c:	015a      	lsls	r2, r3, #5
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	4413      	add	r3, r2
 800d642:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	68ba      	ldr	r2, [r7, #8]
 800d64a:	0151      	lsls	r1, r2, #5
 800d64c:	68fa      	ldr	r2, [r7, #12]
 800d64e:	440a      	add	r2, r1
 800d650:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d654:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d658:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d65a:	2300      	movs	r3, #0
}
 800d65c:	4618      	mov	r0, r3
 800d65e:	3714      	adds	r7, #20
 800d660:	46bd      	mov	sp, r7
 800d662:	bc80      	pop	{r7}
 800d664:	4770      	bx	lr

0800d666 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d666:	b480      	push	{r7}
 800d668:	b085      	sub	sp, #20
 800d66a:	af00      	add	r7, sp, #0
 800d66c:	6078      	str	r0, [r7, #4]
 800d66e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d674:	683b      	ldr	r3, [r7, #0]
 800d676:	781b      	ldrb	r3, [r3, #0]
 800d678:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d67a:	683b      	ldr	r3, [r7, #0]
 800d67c:	785b      	ldrb	r3, [r3, #1]
 800d67e:	2b01      	cmp	r3, #1
 800d680:	d128      	bne.n	800d6d4 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d682:	68bb      	ldr	r3, [r7, #8]
 800d684:	015a      	lsls	r2, r3, #5
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	4413      	add	r3, r2
 800d68a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	68ba      	ldr	r2, [r7, #8]
 800d692:	0151      	lsls	r1, r2, #5
 800d694:	68fa      	ldr	r2, [r7, #12]
 800d696:	440a      	add	r2, r1
 800d698:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d69c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d6a0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	78db      	ldrb	r3, [r3, #3]
 800d6a6:	2b03      	cmp	r3, #3
 800d6a8:	d003      	beq.n	800d6b2 <USB_EPClearStall+0x4c>
 800d6aa:	683b      	ldr	r3, [r7, #0]
 800d6ac:	78db      	ldrb	r3, [r3, #3]
 800d6ae:	2b02      	cmp	r3, #2
 800d6b0:	d138      	bne.n	800d724 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	015a      	lsls	r2, r3, #5
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	4413      	add	r3, r2
 800d6ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	68ba      	ldr	r2, [r7, #8]
 800d6c2:	0151      	lsls	r1, r2, #5
 800d6c4:	68fa      	ldr	r2, [r7, #12]
 800d6c6:	440a      	add	r2, r1
 800d6c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d6cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d6d0:	6013      	str	r3, [r2, #0]
 800d6d2:	e027      	b.n	800d724 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	015a      	lsls	r2, r3, #5
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	4413      	add	r3, r2
 800d6dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	68ba      	ldr	r2, [r7, #8]
 800d6e4:	0151      	lsls	r1, r2, #5
 800d6e6:	68fa      	ldr	r2, [r7, #12]
 800d6e8:	440a      	add	r2, r1
 800d6ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d6ee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d6f2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d6f4:	683b      	ldr	r3, [r7, #0]
 800d6f6:	78db      	ldrb	r3, [r3, #3]
 800d6f8:	2b03      	cmp	r3, #3
 800d6fa:	d003      	beq.n	800d704 <USB_EPClearStall+0x9e>
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	78db      	ldrb	r3, [r3, #3]
 800d700:	2b02      	cmp	r3, #2
 800d702:	d10f      	bne.n	800d724 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d704:	68bb      	ldr	r3, [r7, #8]
 800d706:	015a      	lsls	r2, r3, #5
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	4413      	add	r3, r2
 800d70c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	68ba      	ldr	r2, [r7, #8]
 800d714:	0151      	lsls	r1, r2, #5
 800d716:	68fa      	ldr	r2, [r7, #12]
 800d718:	440a      	add	r2, r1
 800d71a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d71e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d722:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d724:	2300      	movs	r3, #0
}
 800d726:	4618      	mov	r0, r3
 800d728:	3714      	adds	r7, #20
 800d72a:	46bd      	mov	sp, r7
 800d72c:	bc80      	pop	{r7}
 800d72e:	4770      	bx	lr

0800d730 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d730:	b480      	push	{r7}
 800d732:	b085      	sub	sp, #20
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
 800d738:	460b      	mov	r3, r1
 800d73a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	68fa      	ldr	r2, [r7, #12]
 800d74a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d74e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800d752:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d75a:	681a      	ldr	r2, [r3, #0]
 800d75c:	78fb      	ldrb	r3, [r7, #3]
 800d75e:	011b      	lsls	r3, r3, #4
 800d760:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800d764:	68f9      	ldr	r1, [r7, #12]
 800d766:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d76a:	4313      	orrs	r3, r2
 800d76c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d76e:	2300      	movs	r3, #0
}
 800d770:	4618      	mov	r0, r3
 800d772:	3714      	adds	r7, #20
 800d774:	46bd      	mov	sp, r7
 800d776:	bc80      	pop	{r7}
 800d778:	4770      	bx	lr

0800d77a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d77a:	b580      	push	{r7, lr}
 800d77c:	b084      	sub	sp, #16
 800d77e:	af00      	add	r7, sp, #0
 800d780:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d78c:	685b      	ldr	r3, [r3, #4]
 800d78e:	68fa      	ldr	r2, [r7, #12]
 800d790:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d794:	f023 0302 	bic.w	r3, r3, #2
 800d798:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d79a:	2003      	movs	r0, #3
 800d79c:	f7f5 fe40 	bl	8003420 <HAL_Delay>

  return HAL_OK;
 800d7a0:	2300      	movs	r3, #0
}
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	3710      	adds	r7, #16
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	bd80      	pop	{r7, pc}

0800d7aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d7aa:	b580      	push	{r7, lr}
 800d7ac:	b084      	sub	sp, #16
 800d7ae:	af00      	add	r7, sp, #0
 800d7b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d7bc:	685b      	ldr	r3, [r3, #4]
 800d7be:	68fa      	ldr	r2, [r7, #12]
 800d7c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d7c4:	f043 0302 	orr.w	r3, r3, #2
 800d7c8:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d7ca:	2003      	movs	r0, #3
 800d7cc:	f7f5 fe28 	bl	8003420 <HAL_Delay>

  return HAL_OK;
 800d7d0:	2300      	movs	r3, #0
}
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	3710      	adds	r7, #16
 800d7d6:	46bd      	mov	sp, r7
 800d7d8:	bd80      	pop	{r7, pc}

0800d7da <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d7da:	b480      	push	{r7}
 800d7dc:	b085      	sub	sp, #20
 800d7de:	af00      	add	r7, sp, #0
 800d7e0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	695b      	ldr	r3, [r3, #20]
 800d7e6:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	699b      	ldr	r3, [r3, #24]
 800d7ec:	68fa      	ldr	r2, [r7, #12]
 800d7ee:	4013      	ands	r3, r2
 800d7f0:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d7f2:	68fb      	ldr	r3, [r7, #12]
}
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	3714      	adds	r7, #20
 800d7f8:	46bd      	mov	sp, r7
 800d7fa:	bc80      	pop	{r7}
 800d7fc:	4770      	bx	lr

0800d7fe <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d7fe:	b480      	push	{r7}
 800d800:	b085      	sub	sp, #20
 800d802:	af00      	add	r7, sp, #0
 800d804:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d810:	699b      	ldr	r3, [r3, #24]
 800d812:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d81a:	69db      	ldr	r3, [r3, #28]
 800d81c:	68ba      	ldr	r2, [r7, #8]
 800d81e:	4013      	ands	r3, r2
 800d820:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d822:	68bb      	ldr	r3, [r7, #8]
 800d824:	0c1b      	lsrs	r3, r3, #16
}
 800d826:	4618      	mov	r0, r3
 800d828:	3714      	adds	r7, #20
 800d82a:	46bd      	mov	sp, r7
 800d82c:	bc80      	pop	{r7}
 800d82e:	4770      	bx	lr

0800d830 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d830:	b480      	push	{r7}
 800d832:	b085      	sub	sp, #20
 800d834:	af00      	add	r7, sp, #0
 800d836:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d842:	699b      	ldr	r3, [r3, #24]
 800d844:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d84c:	69db      	ldr	r3, [r3, #28]
 800d84e:	68ba      	ldr	r2, [r7, #8]
 800d850:	4013      	ands	r3, r2
 800d852:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d854:	68bb      	ldr	r3, [r7, #8]
 800d856:	b29b      	uxth	r3, r3
}
 800d858:	4618      	mov	r0, r3
 800d85a:	3714      	adds	r7, #20
 800d85c:	46bd      	mov	sp, r7
 800d85e:	bc80      	pop	{r7}
 800d860:	4770      	bx	lr

0800d862 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d862:	b480      	push	{r7}
 800d864:	b085      	sub	sp, #20
 800d866:	af00      	add	r7, sp, #0
 800d868:	6078      	str	r0, [r7, #4]
 800d86a:	460b      	mov	r3, r1
 800d86c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d872:	78fb      	ldrb	r3, [r7, #3]
 800d874:	015a      	lsls	r2, r3, #5
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	4413      	add	r3, r2
 800d87a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d87e:	689b      	ldr	r3, [r3, #8]
 800d880:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d888:	695b      	ldr	r3, [r3, #20]
 800d88a:	68ba      	ldr	r2, [r7, #8]
 800d88c:	4013      	ands	r3, r2
 800d88e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d890:	68bb      	ldr	r3, [r7, #8]
}
 800d892:	4618      	mov	r0, r3
 800d894:	3714      	adds	r7, #20
 800d896:	46bd      	mov	sp, r7
 800d898:	bc80      	pop	{r7}
 800d89a:	4770      	bx	lr

0800d89c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d89c:	b480      	push	{r7}
 800d89e:	b087      	sub	sp, #28
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
 800d8a4:	460b      	mov	r3, r1
 800d8a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d8ac:	697b      	ldr	r3, [r7, #20]
 800d8ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d8b2:	691b      	ldr	r3, [r3, #16]
 800d8b4:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d8b6:	697b      	ldr	r3, [r7, #20]
 800d8b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d8bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d8be:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d8c0:	78fb      	ldrb	r3, [r7, #3]
 800d8c2:	f003 030f 	and.w	r3, r3, #15
 800d8c6:	68fa      	ldr	r2, [r7, #12]
 800d8c8:	fa22 f303 	lsr.w	r3, r2, r3
 800d8cc:	01db      	lsls	r3, r3, #7
 800d8ce:	b2db      	uxtb	r3, r3
 800d8d0:	693a      	ldr	r2, [r7, #16]
 800d8d2:	4313      	orrs	r3, r2
 800d8d4:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d8d6:	78fb      	ldrb	r3, [r7, #3]
 800d8d8:	015a      	lsls	r2, r3, #5
 800d8da:	697b      	ldr	r3, [r7, #20]
 800d8dc:	4413      	add	r3, r2
 800d8de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d8e2:	689b      	ldr	r3, [r3, #8]
 800d8e4:	693a      	ldr	r2, [r7, #16]
 800d8e6:	4013      	ands	r3, r2
 800d8e8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d8ea:	68bb      	ldr	r3, [r7, #8]
}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	371c      	adds	r7, #28
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	bc80      	pop	{r7}
 800d8f4:	4770      	bx	lr

0800d8f6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d8f6:	b480      	push	{r7}
 800d8f8:	b083      	sub	sp, #12
 800d8fa:	af00      	add	r7, sp, #0
 800d8fc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	695b      	ldr	r3, [r3, #20]
 800d902:	f003 0301 	and.w	r3, r3, #1
}
 800d906:	4618      	mov	r0, r3
 800d908:	370c      	adds	r7, #12
 800d90a:	46bd      	mov	sp, r7
 800d90c:	bc80      	pop	{r7}
 800d90e:	4770      	bx	lr

0800d910 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d910:	b480      	push	{r7}
 800d912:	b085      	sub	sp, #20
 800d914:	af00      	add	r7, sp, #0
 800d916:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	68fa      	ldr	r2, [r7, #12]
 800d926:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d92a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d92e:	f023 0307 	bic.w	r3, r3, #7
 800d932:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d93a:	689b      	ldr	r3, [r3, #8]
 800d93c:	f003 0306 	and.w	r3, r3, #6
 800d940:	2b04      	cmp	r3, #4
 800d942:	d109      	bne.n	800d958 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	68fa      	ldr	r2, [r7, #12]
 800d94e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d952:	f043 0303 	orr.w	r3, r3, #3
 800d956:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d95e:	685b      	ldr	r3, [r3, #4]
 800d960:	68fa      	ldr	r2, [r7, #12]
 800d962:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d966:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d96a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d96c:	2300      	movs	r3, #0
}
 800d96e:	4618      	mov	r0, r3
 800d970:	3714      	adds	r7, #20
 800d972:	46bd      	mov	sp, r7
 800d974:	bc80      	pop	{r7}
 800d976:	4770      	bx	lr

0800d978 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d978:	b480      	push	{r7}
 800d97a:	b087      	sub	sp, #28
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	60f8      	str	r0, [r7, #12]
 800d980:	460b      	mov	r3, r1
 800d982:	607a      	str	r2, [r7, #4]
 800d984:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	333c      	adds	r3, #60	; 0x3c
 800d98e:	3304      	adds	r3, #4
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d994:	693b      	ldr	r3, [r7, #16]
 800d996:	4a25      	ldr	r2, [pc, #148]	; (800da2c <USB_EP0_OutStart+0xb4>)
 800d998:	4293      	cmp	r3, r2
 800d99a:	d90a      	bls.n	800d9b2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d99c:	697b      	ldr	r3, [r7, #20]
 800d99e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d9a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d9ac:	d101      	bne.n	800d9b2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d9ae:	2300      	movs	r3, #0
 800d9b0:	e037      	b.n	800da22 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d9b2:	697b      	ldr	r3, [r7, #20]
 800d9b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d9b8:	461a      	mov	r2, r3
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d9be:	697b      	ldr	r3, [r7, #20]
 800d9c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d9c4:	691b      	ldr	r3, [r3, #16]
 800d9c6:	697a      	ldr	r2, [r7, #20]
 800d9c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d9cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d9d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d9d2:	697b      	ldr	r3, [r7, #20]
 800d9d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d9d8:	691b      	ldr	r3, [r3, #16]
 800d9da:	697a      	ldr	r2, [r7, #20]
 800d9dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d9e0:	f043 0318 	orr.w	r3, r3, #24
 800d9e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d9e6:	697b      	ldr	r3, [r7, #20]
 800d9e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d9ec:	691b      	ldr	r3, [r3, #16]
 800d9ee:	697a      	ldr	r2, [r7, #20]
 800d9f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d9f4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d9f8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d9fa:	7afb      	ldrb	r3, [r7, #11]
 800d9fc:	2b01      	cmp	r3, #1
 800d9fe:	d10f      	bne.n	800da20 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800da00:	697b      	ldr	r3, [r7, #20]
 800da02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da06:	461a      	mov	r2, r3
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800da0c:	697b      	ldr	r3, [r7, #20]
 800da0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	697a      	ldr	r2, [r7, #20]
 800da16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da1a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800da1e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800da20:	2300      	movs	r3, #0
}
 800da22:	4618      	mov	r0, r3
 800da24:	371c      	adds	r7, #28
 800da26:	46bd      	mov	sp, r7
 800da28:	bc80      	pop	{r7}
 800da2a:	4770      	bx	lr
 800da2c:	4f54300a 	.word	0x4f54300a

0800da30 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800da30:	b480      	push	{r7}
 800da32:	b085      	sub	sp, #20
 800da34:	af00      	add	r7, sp, #0
 800da36:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800da38:	2300      	movs	r3, #0
 800da3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	3301      	adds	r3, #1
 800da40:	60fb      	str	r3, [r7, #12]
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	4a12      	ldr	r2, [pc, #72]	; (800da90 <USB_CoreReset+0x60>)
 800da46:	4293      	cmp	r3, r2
 800da48:	d901      	bls.n	800da4e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800da4a:	2303      	movs	r3, #3
 800da4c:	e01b      	b.n	800da86 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	691b      	ldr	r3, [r3, #16]
 800da52:	2b00      	cmp	r3, #0
 800da54:	daf2      	bge.n	800da3c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800da56:	2300      	movs	r3, #0
 800da58:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	691b      	ldr	r3, [r3, #16]
 800da5e:	f043 0201 	orr.w	r2, r3, #1
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	3301      	adds	r3, #1
 800da6a:	60fb      	str	r3, [r7, #12]
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	4a08      	ldr	r2, [pc, #32]	; (800da90 <USB_CoreReset+0x60>)
 800da70:	4293      	cmp	r3, r2
 800da72:	d901      	bls.n	800da78 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800da74:	2303      	movs	r3, #3
 800da76:	e006      	b.n	800da86 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	691b      	ldr	r3, [r3, #16]
 800da7c:	f003 0301 	and.w	r3, r3, #1
 800da80:	2b01      	cmp	r3, #1
 800da82:	d0f0      	beq.n	800da66 <USB_CoreReset+0x36>

  return HAL_OK;
 800da84:	2300      	movs	r3, #0
}
 800da86:	4618      	mov	r0, r3
 800da88:	3714      	adds	r7, #20
 800da8a:	46bd      	mov	sp, r7
 800da8c:	bc80      	pop	{r7}
 800da8e:	4770      	bx	lr
 800da90:	00030d40 	.word	0x00030d40

0800da94 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800da94:	b580      	push	{r7, lr}
 800da96:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800da98:	4904      	ldr	r1, [pc, #16]	; (800daac <MX_FATFS_Init+0x18>)
 800da9a:	4805      	ldr	r0, [pc, #20]	; (800dab0 <MX_FATFS_Init+0x1c>)
 800da9c:	f002 f9a0 	bl	800fde0 <FATFS_LinkDriver>
 800daa0:	4603      	mov	r3, r0
 800daa2:	461a      	mov	r2, r3
 800daa4:	4b03      	ldr	r3, [pc, #12]	; (800dab4 <MX_FATFS_Init+0x20>)
 800daa6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800daa8:	bf00      	nop
 800daaa:	bd80      	pop	{r7, pc}
 800daac:	200009cc 	.word	0x200009cc
 800dab0:	0801a72c 	.word	0x0801a72c
 800dab4:	20001148 	.word	0x20001148

0800dab8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b082      	sub	sp, #8
 800dabc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800dabe:	2300      	movs	r3, #0
 800dac0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800dac2:	f000 f895 	bl	800dbf0 <BSP_SD_IsDetected>
 800dac6:	4603      	mov	r3, r0
 800dac8:	2b01      	cmp	r3, #1
 800daca:	d001      	beq.n	800dad0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800dacc:	2301      	movs	r3, #1
 800dace:	e012      	b.n	800daf6 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800dad0:	480b      	ldr	r0, [pc, #44]	; (800db00 <BSP_SD_Init+0x48>)
 800dad2:	f7fb faed 	bl	80090b0 <HAL_SD_Init>
 800dad6:	4603      	mov	r3, r0
 800dad8:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800dada:	79fb      	ldrb	r3, [r7, #7]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d109      	bne.n	800daf4 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800dae0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800dae4:	4806      	ldr	r0, [pc, #24]	; (800db00 <BSP_SD_Init+0x48>)
 800dae6:	f7fc f899 	bl	8009c1c <HAL_SD_ConfigWideBusOperation>
 800daea:	4603      	mov	r3, r0
 800daec:	2b00      	cmp	r3, #0
 800daee:	d001      	beq.n	800daf4 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800daf0:	2301      	movs	r3, #1
 800daf2:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800daf4:	79fb      	ldrb	r3, [r7, #7]
}
 800daf6:	4618      	mov	r0, r3
 800daf8:	3708      	adds	r7, #8
 800dafa:	46bd      	mov	sp, r7
 800dafc:	bd80      	pop	{r7, pc}
 800dafe:	bf00      	nop
 800db00:	20000cd0 	.word	0x20000cd0

0800db04 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b086      	sub	sp, #24
 800db08:	af00      	add	r7, sp, #0
 800db0a:	60f8      	str	r0, [r7, #12]
 800db0c:	60b9      	str	r1, [r7, #8]
 800db0e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800db10:	2300      	movs	r3, #0
 800db12:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	68ba      	ldr	r2, [r7, #8]
 800db18:	68f9      	ldr	r1, [r7, #12]
 800db1a:	4806      	ldr	r0, [pc, #24]	; (800db34 <BSP_SD_ReadBlocks_DMA+0x30>)
 800db1c:	f7fb fb58 	bl	80091d0 <HAL_SD_ReadBlocks_DMA>
 800db20:	4603      	mov	r3, r0
 800db22:	2b00      	cmp	r3, #0
 800db24:	d001      	beq.n	800db2a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800db26:	2301      	movs	r3, #1
 800db28:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800db2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800db2c:	4618      	mov	r0, r3
 800db2e:	3718      	adds	r7, #24
 800db30:	46bd      	mov	sp, r7
 800db32:	bd80      	pop	{r7, pc}
 800db34:	20000cd0 	.word	0x20000cd0

0800db38 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b086      	sub	sp, #24
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	60f8      	str	r0, [r7, #12]
 800db40:	60b9      	str	r1, [r7, #8]
 800db42:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800db44:	2300      	movs	r3, #0
 800db46:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	68ba      	ldr	r2, [r7, #8]
 800db4c:	68f9      	ldr	r1, [r7, #12]
 800db4e:	4806      	ldr	r0, [pc, #24]	; (800db68 <BSP_SD_WriteBlocks_DMA+0x30>)
 800db50:	f7fb fc26 	bl	80093a0 <HAL_SD_WriteBlocks_DMA>
 800db54:	4603      	mov	r3, r0
 800db56:	2b00      	cmp	r3, #0
 800db58:	d001      	beq.n	800db5e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800db5a:	2301      	movs	r3, #1
 800db5c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800db5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800db60:	4618      	mov	r0, r3
 800db62:	3718      	adds	r7, #24
 800db64:	46bd      	mov	sp, r7
 800db66:	bd80      	pop	{r7, pc}
 800db68:	20000cd0 	.word	0x20000cd0

0800db6c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800db6c:	b580      	push	{r7, lr}
 800db6e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800db70:	4805      	ldr	r0, [pc, #20]	; (800db88 <BSP_SD_GetCardState+0x1c>)
 800db72:	f7fc f8cf 	bl	8009d14 <HAL_SD_GetCardState>
 800db76:	4603      	mov	r3, r0
 800db78:	2b04      	cmp	r3, #4
 800db7a:	bf14      	ite	ne
 800db7c:	2301      	movne	r3, #1
 800db7e:	2300      	moveq	r3, #0
 800db80:	b2db      	uxtb	r3, r3
}
 800db82:	4618      	mov	r0, r3
 800db84:	bd80      	pop	{r7, pc}
 800db86:	bf00      	nop
 800db88:	20000cd0 	.word	0x20000cd0

0800db8c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b082      	sub	sp, #8
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800db94:	6879      	ldr	r1, [r7, #4]
 800db96:	4803      	ldr	r0, [pc, #12]	; (800dba4 <BSP_SD_GetCardInfo+0x18>)
 800db98:	f7fc f814 	bl	8009bc4 <HAL_SD_GetCardInfo>
}
 800db9c:	bf00      	nop
 800db9e:	3708      	adds	r7, #8
 800dba0:	46bd      	mov	sp, r7
 800dba2:	bd80      	pop	{r7, pc}
 800dba4:	20000cd0 	.word	0x20000cd0

0800dba8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b082      	sub	sp, #8
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800dbb0:	f000 f818 	bl	800dbe4 <BSP_SD_AbortCallback>
}
 800dbb4:	bf00      	nop
 800dbb6:	3708      	adds	r7, #8
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}

0800dbbc <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	b082      	sub	sp, #8
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800dbc4:	f002 fa54 	bl	8010070 <BSP_SD_WriteCpltCallback>
}
 800dbc8:	bf00      	nop
 800dbca:	3708      	adds	r7, #8
 800dbcc:	46bd      	mov	sp, r7
 800dbce:	bd80      	pop	{r7, pc}

0800dbd0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b082      	sub	sp, #8
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800dbd8:	f002 fa56 	bl	8010088 <BSP_SD_ReadCpltCallback>
}
 800dbdc:	bf00      	nop
 800dbde:	3708      	adds	r7, #8
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	bd80      	pop	{r7, pc}

0800dbe4 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800dbe4:	b480      	push	{r7}
 800dbe6:	af00      	add	r7, sp, #0

}
 800dbe8:	bf00      	nop
 800dbea:	46bd      	mov	sp, r7
 800dbec:	bc80      	pop	{r7}
 800dbee:	4770      	bx	lr

0800dbf0 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800dbf0:	b580      	push	{r7, lr}
 800dbf2:	b082      	sub	sp, #8
 800dbf4:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800dbf6:	2301      	movs	r3, #1
 800dbf8:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800dbfa:	f000 f80b 	bl	800dc14 <BSP_PlatformIsDetected>
 800dbfe:	4603      	mov	r3, r0
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d101      	bne.n	800dc08 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800dc04:	2300      	movs	r3, #0
 800dc06:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800dc08:	79fb      	ldrb	r3, [r7, #7]
 800dc0a:	b2db      	uxtb	r3, r3
}
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	3708      	adds	r7, #8
 800dc10:	46bd      	mov	sp, r7
 800dc12:	bd80      	pop	{r7, pc}

0800dc14 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800dc14:	b580      	push	{r7, lr}
 800dc16:	b082      	sub	sp, #8
 800dc18:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800dc1a:	2301      	movs	r3, #1
 800dc1c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800dc1e:	2104      	movs	r1, #4
 800dc20:	4806      	ldr	r0, [pc, #24]	; (800dc3c <BSP_PlatformIsDetected+0x28>)
 800dc22:	f7f9 fc0d 	bl	8007440 <HAL_GPIO_ReadPin>
 800dc26:	4603      	mov	r3, r0
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d001      	beq.n	800dc30 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800dc30:	79fb      	ldrb	r3, [r7, #7]
}
 800dc32:	4618      	mov	r0, r3
 800dc34:	3708      	adds	r7, #8
 800dc36:	46bd      	mov	sp, r7
 800dc38:	bd80      	pop	{r7, pc}
 800dc3a:	bf00      	nop
 800dc3c:	40021800 	.word	0x40021800

0800dc40 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b084      	sub	sp, #16
 800dc44:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800dc46:	4b8d      	ldr	r3, [pc, #564]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dc48:	22c0      	movs	r2, #192	; 0xc0
 800dc4a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800dc4c:	4b8b      	ldr	r3, [pc, #556]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dc4e:	22a8      	movs	r2, #168	; 0xa8
 800dc50:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800dc52:	4b8a      	ldr	r3, [pc, #552]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dc54:	2201      	movs	r2, #1
 800dc56:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 230;
 800dc58:	4b88      	ldr	r3, [pc, #544]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dc5a:	22e6      	movs	r2, #230	; 0xe6
 800dc5c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800dc5e:	4b88      	ldr	r3, [pc, #544]	; (800de80 <MX_LWIP_Init+0x240>)
 800dc60:	22ff      	movs	r2, #255	; 0xff
 800dc62:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800dc64:	4b86      	ldr	r3, [pc, #536]	; (800de80 <MX_LWIP_Init+0x240>)
 800dc66:	22ff      	movs	r2, #255	; 0xff
 800dc68:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800dc6a:	4b85      	ldr	r3, [pc, #532]	; (800de80 <MX_LWIP_Init+0x240>)
 800dc6c:	22ff      	movs	r2, #255	; 0xff
 800dc6e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800dc70:	4b83      	ldr	r3, [pc, #524]	; (800de80 <MX_LWIP_Init+0x240>)
 800dc72:	2200      	movs	r2, #0
 800dc74:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800dc76:	4b83      	ldr	r3, [pc, #524]	; (800de84 <MX_LWIP_Init+0x244>)
 800dc78:	22c0      	movs	r2, #192	; 0xc0
 800dc7a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800dc7c:	4b81      	ldr	r3, [pc, #516]	; (800de84 <MX_LWIP_Init+0x244>)
 800dc7e:	22a8      	movs	r2, #168	; 0xa8
 800dc80:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800dc82:	4b80      	ldr	r3, [pc, #512]	; (800de84 <MX_LWIP_Init+0x244>)
 800dc84:	2201      	movs	r2, #1
 800dc86:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800dc88:	4b7e      	ldr	r3, [pc, #504]	; (800de84 <MX_LWIP_Init+0x244>)
 800dc8a:	2201      	movs	r2, #1
 800dc8c:	70da      	strb	r2, [r3, #3]

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800dc8e:	f002 fa14 	bl	80100ba <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800dc92:	4b7a      	ldr	r3, [pc, #488]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dc94:	781b      	ldrb	r3, [r3, #0]
 800dc96:	061a      	lsls	r2, r3, #24
 800dc98:	4b78      	ldr	r3, [pc, #480]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dc9a:	785b      	ldrb	r3, [r3, #1]
 800dc9c:	041b      	lsls	r3, r3, #16
 800dc9e:	431a      	orrs	r2, r3
 800dca0:	4b76      	ldr	r3, [pc, #472]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dca2:	789b      	ldrb	r3, [r3, #2]
 800dca4:	021b      	lsls	r3, r3, #8
 800dca6:	4313      	orrs	r3, r2
 800dca8:	4a74      	ldr	r2, [pc, #464]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dcaa:	78d2      	ldrb	r2, [r2, #3]
 800dcac:	4313      	orrs	r3, r2
 800dcae:	061a      	lsls	r2, r3, #24
 800dcb0:	4b72      	ldr	r3, [pc, #456]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dcb2:	781b      	ldrb	r3, [r3, #0]
 800dcb4:	0619      	lsls	r1, r3, #24
 800dcb6:	4b71      	ldr	r3, [pc, #452]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dcb8:	785b      	ldrb	r3, [r3, #1]
 800dcba:	041b      	lsls	r3, r3, #16
 800dcbc:	4319      	orrs	r1, r3
 800dcbe:	4b6f      	ldr	r3, [pc, #444]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dcc0:	789b      	ldrb	r3, [r3, #2]
 800dcc2:	021b      	lsls	r3, r3, #8
 800dcc4:	430b      	orrs	r3, r1
 800dcc6:	496d      	ldr	r1, [pc, #436]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dcc8:	78c9      	ldrb	r1, [r1, #3]
 800dcca:	430b      	orrs	r3, r1
 800dccc:	021b      	lsls	r3, r3, #8
 800dcce:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dcd2:	431a      	orrs	r2, r3
 800dcd4:	4b69      	ldr	r3, [pc, #420]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dcd6:	781b      	ldrb	r3, [r3, #0]
 800dcd8:	0619      	lsls	r1, r3, #24
 800dcda:	4b68      	ldr	r3, [pc, #416]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dcdc:	785b      	ldrb	r3, [r3, #1]
 800dcde:	041b      	lsls	r3, r3, #16
 800dce0:	4319      	orrs	r1, r3
 800dce2:	4b66      	ldr	r3, [pc, #408]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dce4:	789b      	ldrb	r3, [r3, #2]
 800dce6:	021b      	lsls	r3, r3, #8
 800dce8:	430b      	orrs	r3, r1
 800dcea:	4964      	ldr	r1, [pc, #400]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dcec:	78c9      	ldrb	r1, [r1, #3]
 800dcee:	430b      	orrs	r3, r1
 800dcf0:	0a1b      	lsrs	r3, r3, #8
 800dcf2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dcf6:	431a      	orrs	r2, r3
 800dcf8:	4b60      	ldr	r3, [pc, #384]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dcfa:	781b      	ldrb	r3, [r3, #0]
 800dcfc:	0619      	lsls	r1, r3, #24
 800dcfe:	4b5f      	ldr	r3, [pc, #380]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dd00:	785b      	ldrb	r3, [r3, #1]
 800dd02:	041b      	lsls	r3, r3, #16
 800dd04:	4319      	orrs	r1, r3
 800dd06:	4b5d      	ldr	r3, [pc, #372]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dd08:	789b      	ldrb	r3, [r3, #2]
 800dd0a:	021b      	lsls	r3, r3, #8
 800dd0c:	430b      	orrs	r3, r1
 800dd0e:	495b      	ldr	r1, [pc, #364]	; (800de7c <MX_LWIP_Init+0x23c>)
 800dd10:	78c9      	ldrb	r1, [r1, #3]
 800dd12:	430b      	orrs	r3, r1
 800dd14:	0e1b      	lsrs	r3, r3, #24
 800dd16:	4313      	orrs	r3, r2
 800dd18:	4a5b      	ldr	r2, [pc, #364]	; (800de88 <MX_LWIP_Init+0x248>)
 800dd1a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800dd1c:	4b58      	ldr	r3, [pc, #352]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd1e:	781b      	ldrb	r3, [r3, #0]
 800dd20:	061a      	lsls	r2, r3, #24
 800dd22:	4b57      	ldr	r3, [pc, #348]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd24:	785b      	ldrb	r3, [r3, #1]
 800dd26:	041b      	lsls	r3, r3, #16
 800dd28:	431a      	orrs	r2, r3
 800dd2a:	4b55      	ldr	r3, [pc, #340]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd2c:	789b      	ldrb	r3, [r3, #2]
 800dd2e:	021b      	lsls	r3, r3, #8
 800dd30:	4313      	orrs	r3, r2
 800dd32:	4a53      	ldr	r2, [pc, #332]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd34:	78d2      	ldrb	r2, [r2, #3]
 800dd36:	4313      	orrs	r3, r2
 800dd38:	061a      	lsls	r2, r3, #24
 800dd3a:	4b51      	ldr	r3, [pc, #324]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd3c:	781b      	ldrb	r3, [r3, #0]
 800dd3e:	0619      	lsls	r1, r3, #24
 800dd40:	4b4f      	ldr	r3, [pc, #316]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd42:	785b      	ldrb	r3, [r3, #1]
 800dd44:	041b      	lsls	r3, r3, #16
 800dd46:	4319      	orrs	r1, r3
 800dd48:	4b4d      	ldr	r3, [pc, #308]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd4a:	789b      	ldrb	r3, [r3, #2]
 800dd4c:	021b      	lsls	r3, r3, #8
 800dd4e:	430b      	orrs	r3, r1
 800dd50:	494b      	ldr	r1, [pc, #300]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd52:	78c9      	ldrb	r1, [r1, #3]
 800dd54:	430b      	orrs	r3, r1
 800dd56:	021b      	lsls	r3, r3, #8
 800dd58:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dd5c:	431a      	orrs	r2, r3
 800dd5e:	4b48      	ldr	r3, [pc, #288]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd60:	781b      	ldrb	r3, [r3, #0]
 800dd62:	0619      	lsls	r1, r3, #24
 800dd64:	4b46      	ldr	r3, [pc, #280]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd66:	785b      	ldrb	r3, [r3, #1]
 800dd68:	041b      	lsls	r3, r3, #16
 800dd6a:	4319      	orrs	r1, r3
 800dd6c:	4b44      	ldr	r3, [pc, #272]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd6e:	789b      	ldrb	r3, [r3, #2]
 800dd70:	021b      	lsls	r3, r3, #8
 800dd72:	430b      	orrs	r3, r1
 800dd74:	4942      	ldr	r1, [pc, #264]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd76:	78c9      	ldrb	r1, [r1, #3]
 800dd78:	430b      	orrs	r3, r1
 800dd7a:	0a1b      	lsrs	r3, r3, #8
 800dd7c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dd80:	431a      	orrs	r2, r3
 800dd82:	4b3f      	ldr	r3, [pc, #252]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd84:	781b      	ldrb	r3, [r3, #0]
 800dd86:	0619      	lsls	r1, r3, #24
 800dd88:	4b3d      	ldr	r3, [pc, #244]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd8a:	785b      	ldrb	r3, [r3, #1]
 800dd8c:	041b      	lsls	r3, r3, #16
 800dd8e:	4319      	orrs	r1, r3
 800dd90:	4b3b      	ldr	r3, [pc, #236]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd92:	789b      	ldrb	r3, [r3, #2]
 800dd94:	021b      	lsls	r3, r3, #8
 800dd96:	430b      	orrs	r3, r1
 800dd98:	4939      	ldr	r1, [pc, #228]	; (800de80 <MX_LWIP_Init+0x240>)
 800dd9a:	78c9      	ldrb	r1, [r1, #3]
 800dd9c:	430b      	orrs	r3, r1
 800dd9e:	0e1b      	lsrs	r3, r3, #24
 800dda0:	4313      	orrs	r3, r2
 800dda2:	4a3a      	ldr	r2, [pc, #232]	; (800de8c <MX_LWIP_Init+0x24c>)
 800dda4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800dda6:	4b37      	ldr	r3, [pc, #220]	; (800de84 <MX_LWIP_Init+0x244>)
 800dda8:	781b      	ldrb	r3, [r3, #0]
 800ddaa:	061a      	lsls	r2, r3, #24
 800ddac:	4b35      	ldr	r3, [pc, #212]	; (800de84 <MX_LWIP_Init+0x244>)
 800ddae:	785b      	ldrb	r3, [r3, #1]
 800ddb0:	041b      	lsls	r3, r3, #16
 800ddb2:	431a      	orrs	r2, r3
 800ddb4:	4b33      	ldr	r3, [pc, #204]	; (800de84 <MX_LWIP_Init+0x244>)
 800ddb6:	789b      	ldrb	r3, [r3, #2]
 800ddb8:	021b      	lsls	r3, r3, #8
 800ddba:	4313      	orrs	r3, r2
 800ddbc:	4a31      	ldr	r2, [pc, #196]	; (800de84 <MX_LWIP_Init+0x244>)
 800ddbe:	78d2      	ldrb	r2, [r2, #3]
 800ddc0:	4313      	orrs	r3, r2
 800ddc2:	061a      	lsls	r2, r3, #24
 800ddc4:	4b2f      	ldr	r3, [pc, #188]	; (800de84 <MX_LWIP_Init+0x244>)
 800ddc6:	781b      	ldrb	r3, [r3, #0]
 800ddc8:	0619      	lsls	r1, r3, #24
 800ddca:	4b2e      	ldr	r3, [pc, #184]	; (800de84 <MX_LWIP_Init+0x244>)
 800ddcc:	785b      	ldrb	r3, [r3, #1]
 800ddce:	041b      	lsls	r3, r3, #16
 800ddd0:	4319      	orrs	r1, r3
 800ddd2:	4b2c      	ldr	r3, [pc, #176]	; (800de84 <MX_LWIP_Init+0x244>)
 800ddd4:	789b      	ldrb	r3, [r3, #2]
 800ddd6:	021b      	lsls	r3, r3, #8
 800ddd8:	430b      	orrs	r3, r1
 800ddda:	492a      	ldr	r1, [pc, #168]	; (800de84 <MX_LWIP_Init+0x244>)
 800dddc:	78c9      	ldrb	r1, [r1, #3]
 800ddde:	430b      	orrs	r3, r1
 800dde0:	021b      	lsls	r3, r3, #8
 800dde2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dde6:	431a      	orrs	r2, r3
 800dde8:	4b26      	ldr	r3, [pc, #152]	; (800de84 <MX_LWIP_Init+0x244>)
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	0619      	lsls	r1, r3, #24
 800ddee:	4b25      	ldr	r3, [pc, #148]	; (800de84 <MX_LWIP_Init+0x244>)
 800ddf0:	785b      	ldrb	r3, [r3, #1]
 800ddf2:	041b      	lsls	r3, r3, #16
 800ddf4:	4319      	orrs	r1, r3
 800ddf6:	4b23      	ldr	r3, [pc, #140]	; (800de84 <MX_LWIP_Init+0x244>)
 800ddf8:	789b      	ldrb	r3, [r3, #2]
 800ddfa:	021b      	lsls	r3, r3, #8
 800ddfc:	430b      	orrs	r3, r1
 800ddfe:	4921      	ldr	r1, [pc, #132]	; (800de84 <MX_LWIP_Init+0x244>)
 800de00:	78c9      	ldrb	r1, [r1, #3]
 800de02:	430b      	orrs	r3, r1
 800de04:	0a1b      	lsrs	r3, r3, #8
 800de06:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800de0a:	431a      	orrs	r2, r3
 800de0c:	4b1d      	ldr	r3, [pc, #116]	; (800de84 <MX_LWIP_Init+0x244>)
 800de0e:	781b      	ldrb	r3, [r3, #0]
 800de10:	0619      	lsls	r1, r3, #24
 800de12:	4b1c      	ldr	r3, [pc, #112]	; (800de84 <MX_LWIP_Init+0x244>)
 800de14:	785b      	ldrb	r3, [r3, #1]
 800de16:	041b      	lsls	r3, r3, #16
 800de18:	4319      	orrs	r1, r3
 800de1a:	4b1a      	ldr	r3, [pc, #104]	; (800de84 <MX_LWIP_Init+0x244>)
 800de1c:	789b      	ldrb	r3, [r3, #2]
 800de1e:	021b      	lsls	r3, r3, #8
 800de20:	430b      	orrs	r3, r1
 800de22:	4918      	ldr	r1, [pc, #96]	; (800de84 <MX_LWIP_Init+0x244>)
 800de24:	78c9      	ldrb	r1, [r1, #3]
 800de26:	430b      	orrs	r3, r1
 800de28:	0e1b      	lsrs	r3, r3, #24
 800de2a:	4313      	orrs	r3, r2
 800de2c:	4a18      	ldr	r2, [pc, #96]	; (800de90 <MX_LWIP_Init+0x250>)
 800de2e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800de30:	4b18      	ldr	r3, [pc, #96]	; (800de94 <MX_LWIP_Init+0x254>)
 800de32:	9302      	str	r3, [sp, #8]
 800de34:	4b18      	ldr	r3, [pc, #96]	; (800de98 <MX_LWIP_Init+0x258>)
 800de36:	9301      	str	r3, [sp, #4]
 800de38:	2300      	movs	r3, #0
 800de3a:	9300      	str	r3, [sp, #0]
 800de3c:	4b14      	ldr	r3, [pc, #80]	; (800de90 <MX_LWIP_Init+0x250>)
 800de3e:	4a13      	ldr	r2, [pc, #76]	; (800de8c <MX_LWIP_Init+0x24c>)
 800de40:	4911      	ldr	r1, [pc, #68]	; (800de88 <MX_LWIP_Init+0x248>)
 800de42:	4816      	ldr	r0, [pc, #88]	; (800de9c <MX_LWIP_Init+0x25c>)
 800de44:	f002 fd36 	bl	80108b4 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800de48:	4814      	ldr	r0, [pc, #80]	; (800de9c <MX_LWIP_Init+0x25c>)
 800de4a:	f002 fe0d 	bl	8010a68 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800de4e:	4b13      	ldr	r3, [pc, #76]	; (800de9c <MX_LWIP_Init+0x25c>)
 800de50:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800de54:	089b      	lsrs	r3, r3, #2
 800de56:	f003 0301 	and.w	r3, r3, #1
 800de5a:	b2db      	uxtb	r3, r3
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d003      	beq.n	800de68 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800de60:	480e      	ldr	r0, [pc, #56]	; (800de9c <MX_LWIP_Init+0x25c>)
 800de62:	f002 fe0f 	bl	8010a84 <netif_set_up>
 800de66:	e002      	b.n	800de6e <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800de68:	480c      	ldr	r0, [pc, #48]	; (800de9c <MX_LWIP_Init+0x25c>)
 800de6a:	f002 fe4f 	bl	8010b0c <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800de6e:	490c      	ldr	r1, [pc, #48]	; (800dea0 <MX_LWIP_Init+0x260>)
 800de70:	480a      	ldr	r0, [pc, #40]	; (800de9c <MX_LWIP_Init+0x25c>)
 800de72:	f002 fe6d 	bl	8010b50 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800de76:	bf00      	nop
 800de78:	46bd      	mov	sp, r7
 800de7a:	bd80      	pop	{r7, pc}
 800de7c:	200015e8 	.word	0x200015e8
 800de80:	200015e4 	.word	0x200015e4
 800de84:	200015a8 	.word	0x200015a8
 800de88:	200015e0 	.word	0x200015e0
 800de8c:	200015ec 	.word	0x200015ec
 800de90:	200015f0 	.word	0x200015f0
 800de94:	08014239 	.word	0x08014239
 800de98:	0800e495 	.word	0x0800e495
 800de9c:	200015ac 	.word	0x200015ac
 800dea0:	0800e501 	.word	0x0800e501

0800dea4 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800dea4:	b580      	push	{r7, lr}
 800dea6:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800dea8:	4803      	ldr	r0, [pc, #12]	; (800deb8 <MX_LWIP_Process+0x14>)
 800deaa:	f000 fad3 	bl	800e454 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800deae:	f003 fcad 	bl	801180c <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800deb2:	bf00      	nop
 800deb4:	bd80      	pop	{r7, pc}
 800deb6:	bf00      	nop
 800deb8:	200015ac 	.word	0x200015ac

0800debc <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b08e      	sub	sp, #56	; 0x38
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dec4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dec8:	2200      	movs	r2, #0
 800deca:	601a      	str	r2, [r3, #0]
 800decc:	605a      	str	r2, [r3, #4]
 800dece:	609a      	str	r2, [r3, #8]
 800ded0:	60da      	str	r2, [r3, #12]
 800ded2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	4a5d      	ldr	r2, [pc, #372]	; (800e050 <HAL_ETH_MspInit+0x194>)
 800deda:	4293      	cmp	r3, r2
 800dedc:	f040 80b4 	bne.w	800e048 <HAL_ETH_MspInit+0x18c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800dee0:	2300      	movs	r3, #0
 800dee2:	623b      	str	r3, [r7, #32]
 800dee4:	4b5b      	ldr	r3, [pc, #364]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800dee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dee8:	4a5a      	ldr	r2, [pc, #360]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800deea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800deee:	6313      	str	r3, [r2, #48]	; 0x30
 800def0:	4b58      	ldr	r3, [pc, #352]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800def2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800def4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800def8:	623b      	str	r3, [r7, #32]
 800defa:	6a3b      	ldr	r3, [r7, #32]
 800defc:	2300      	movs	r3, #0
 800defe:	61fb      	str	r3, [r7, #28]
 800df00:	4b54      	ldr	r3, [pc, #336]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df04:	4a53      	ldr	r2, [pc, #332]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800df0a:	6313      	str	r3, [r2, #48]	; 0x30
 800df0c:	4b51      	ldr	r3, [pc, #324]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800df14:	61fb      	str	r3, [r7, #28]
 800df16:	69fb      	ldr	r3, [r7, #28]
 800df18:	2300      	movs	r3, #0
 800df1a:	61bb      	str	r3, [r7, #24]
 800df1c:	4b4d      	ldr	r3, [pc, #308]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df20:	4a4c      	ldr	r2, [pc, #304]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df22:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800df26:	6313      	str	r3, [r2, #48]	; 0x30
 800df28:	4b4a      	ldr	r3, [pc, #296]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800df30:	61bb      	str	r3, [r7, #24]
 800df32:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800df34:	2300      	movs	r3, #0
 800df36:	617b      	str	r3, [r7, #20]
 800df38:	4b46      	ldr	r3, [pc, #280]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df3c:	4a45      	ldr	r2, [pc, #276]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df3e:	f043 0304 	orr.w	r3, r3, #4
 800df42:	6313      	str	r3, [r2, #48]	; 0x30
 800df44:	4b43      	ldr	r3, [pc, #268]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df48:	f003 0304 	and.w	r3, r3, #4
 800df4c:	617b      	str	r3, [r7, #20]
 800df4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800df50:	2300      	movs	r3, #0
 800df52:	613b      	str	r3, [r7, #16]
 800df54:	4b3f      	ldr	r3, [pc, #252]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df58:	4a3e      	ldr	r2, [pc, #248]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df5a:	f043 0301 	orr.w	r3, r3, #1
 800df5e:	6313      	str	r3, [r2, #48]	; 0x30
 800df60:	4b3c      	ldr	r3, [pc, #240]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df64:	f003 0301 	and.w	r3, r3, #1
 800df68:	613b      	str	r3, [r7, #16]
 800df6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800df6c:	2300      	movs	r3, #0
 800df6e:	60fb      	str	r3, [r7, #12]
 800df70:	4b38      	ldr	r3, [pc, #224]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df74:	4a37      	ldr	r2, [pc, #220]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df76:	f043 0302 	orr.w	r3, r3, #2
 800df7a:	6313      	str	r3, [r2, #48]	; 0x30
 800df7c:	4b35      	ldr	r3, [pc, #212]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df80:	f003 0302 	and.w	r3, r3, #2
 800df84:	60fb      	str	r3, [r7, #12]
 800df86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800df88:	2300      	movs	r3, #0
 800df8a:	60bb      	str	r3, [r7, #8]
 800df8c:	4b31      	ldr	r3, [pc, #196]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df90:	4a30      	ldr	r2, [pc, #192]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df96:	6313      	str	r3, [r2, #48]	; 0x30
 800df98:	4b2e      	ldr	r3, [pc, #184]	; (800e054 <HAL_ETH_MspInit+0x198>)
 800df9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dfa0:	60bb      	str	r3, [r7, #8]
 800dfa2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800dfa4:	2332      	movs	r3, #50	; 0x32
 800dfa6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dfa8:	2302      	movs	r3, #2
 800dfaa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dfac:	2300      	movs	r3, #0
 800dfae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dfb0:	2303      	movs	r3, #3
 800dfb2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800dfb4:	230b      	movs	r3, #11
 800dfb6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800dfb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dfbc:	4619      	mov	r1, r3
 800dfbe:	4826      	ldr	r0, [pc, #152]	; (800e058 <HAL_ETH_MspInit+0x19c>)
 800dfc0:	f7f9 f8a0 	bl	8007104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800dfc4:	2386      	movs	r3, #134	; 0x86
 800dfc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dfc8:	2302      	movs	r3, #2
 800dfca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dfcc:	2300      	movs	r3, #0
 800dfce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dfd0:	2303      	movs	r3, #3
 800dfd2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800dfd4:	230b      	movs	r3, #11
 800dfd6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dfd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dfdc:	4619      	mov	r1, r3
 800dfde:	481f      	ldr	r0, [pc, #124]	; (800e05c <HAL_ETH_MspInit+0x1a0>)
 800dfe0:	f7f9 f890 	bl	8007104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800dfe4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800dfe8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dfea:	2302      	movs	r3, #2
 800dfec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dfee:	2300      	movs	r3, #0
 800dff0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dff2:	2303      	movs	r3, #3
 800dff4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800dff6:	230b      	movs	r3, #11
 800dff8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800dffa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dffe:	4619      	mov	r1, r3
 800e000:	4817      	ldr	r0, [pc, #92]	; (800e060 <HAL_ETH_MspInit+0x1a4>)
 800e002:	f7f9 f87f 	bl	8007104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800e006:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800e00a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e00c:	2302      	movs	r3, #2
 800e00e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e010:	2300      	movs	r3, #0
 800e012:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e014:	2303      	movs	r3, #3
 800e016:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e018:	230b      	movs	r3, #11
 800e01a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800e01c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e020:	4619      	mov	r1, r3
 800e022:	4810      	ldr	r0, [pc, #64]	; (800e064 <HAL_ETH_MspInit+0x1a8>)
 800e024:	f7f9 f86e 	bl	8007104 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 1, 0);
 800e028:	2200      	movs	r2, #0
 800e02a:	2101      	movs	r1, #1
 800e02c:	203d      	movs	r0, #61	; 0x3d
 800e02e:	f7f6 fee4 	bl	8004dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800e032:	203d      	movs	r0, #61	; 0x3d
 800e034:	f7f6 fefd 	bl	8004e32 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 1, 0);
 800e038:	2200      	movs	r2, #0
 800e03a:	2101      	movs	r1, #1
 800e03c:	203e      	movs	r0, #62	; 0x3e
 800e03e:	f7f6 fedc 	bl	8004dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800e042:	203e      	movs	r0, #62	; 0x3e
 800e044:	f7f6 fef5 	bl	8004e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800e048:	bf00      	nop
 800e04a:	3738      	adds	r7, #56	; 0x38
 800e04c:	46bd      	mov	sp, r7
 800e04e:	bd80      	pop	{r7, pc}
 800e050:	40028000 	.word	0x40028000
 800e054:	40023800 	.word	0x40023800
 800e058:	40020800 	.word	0x40020800
 800e05c:	40020000 	.word	0x40020000
 800e060:	40020400 	.word	0x40020400
 800e064:	40021800 	.word	0x40021800

0800e068 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800e068:	b580      	push	{r7, lr}
 800e06a:	b086      	sub	sp, #24
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800e070:	2300      	movs	r3, #0
 800e072:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800e074:	4b49      	ldr	r3, [pc, #292]	; (800e19c <low_level_init+0x134>)
 800e076:	4a4a      	ldr	r2, [pc, #296]	; (800e1a0 <low_level_init+0x138>)
 800e078:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800e07a:	4b48      	ldr	r3, [pc, #288]	; (800e19c <low_level_init+0x134>)
 800e07c:	2201      	movs	r2, #1
 800e07e:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800e080:	4b46      	ldr	r3, [pc, #280]	; (800e19c <low_level_init+0x134>)
 800e082:	2200      	movs	r2, #0
 800e084:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800e086:	2300      	movs	r3, #0
 800e088:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800e08a:	2380      	movs	r3, #128	; 0x80
 800e08c:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800e08e:	23e1      	movs	r3, #225	; 0xe1
 800e090:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800e092:	2300      	movs	r3, #0
 800e094:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800e096:	2300      	movs	r3, #0
 800e098:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800e09a:	2300      	movs	r3, #0
 800e09c:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800e09e:	4a3f      	ldr	r2, [pc, #252]	; (800e19c <low_level_init+0x134>)
 800e0a0:	f107 0308 	add.w	r3, r7, #8
 800e0a4:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800e0a6:	4b3d      	ldr	r3, [pc, #244]	; (800e19c <low_level_init+0x134>)
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800e0ac:	4b3b      	ldr	r3, [pc, #236]	; (800e19c <low_level_init+0x134>)
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800e0b2:	4b3a      	ldr	r3, [pc, #232]	; (800e19c <low_level_init+0x134>)
 800e0b4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800e0b8:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800e0ba:	4838      	ldr	r0, [pc, #224]	; (800e19c <low_level_init+0x134>)
 800e0bc:	f7f7 fbba 	bl	8005834 <HAL_ETH_Init>
 800e0c0:	4603      	mov	r3, r0
 800e0c2:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800e0c4:	7dfb      	ldrb	r3, [r7, #23]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d108      	bne.n	800e0dc <low_level_init+0x74>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e0d0:	f043 0304 	orr.w	r3, r3, #4
 800e0d4:	b2da      	uxtb	r2, r3
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800e0dc:	2304      	movs	r3, #4
 800e0de:	4a31      	ldr	r2, [pc, #196]	; (800e1a4 <low_level_init+0x13c>)
 800e0e0:	4931      	ldr	r1, [pc, #196]	; (800e1a8 <low_level_init+0x140>)
 800e0e2:	482e      	ldr	r0, [pc, #184]	; (800e19c <low_level_init+0x134>)
 800e0e4:	f7f7 fd34 	bl	8005b50 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800e0e8:	2304      	movs	r3, #4
 800e0ea:	4a30      	ldr	r2, [pc, #192]	; (800e1ac <low_level_init+0x144>)
 800e0ec:	4930      	ldr	r1, [pc, #192]	; (800e1b0 <low_level_init+0x148>)
 800e0ee:	482b      	ldr	r0, [pc, #172]	; (800e19c <low_level_init+0x134>)
 800e0f0:	f7f7 fd96 	bl	8005c20 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	2206      	movs	r2, #6
 800e0f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800e0fc:	4b27      	ldr	r3, [pc, #156]	; (800e19c <low_level_init+0x134>)
 800e0fe:	695b      	ldr	r3, [r3, #20]
 800e100:	781a      	ldrb	r2, [r3, #0]
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800e108:	4b24      	ldr	r3, [pc, #144]	; (800e19c <low_level_init+0x134>)
 800e10a:	695b      	ldr	r3, [r3, #20]
 800e10c:	785a      	ldrb	r2, [r3, #1]
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800e114:	4b21      	ldr	r3, [pc, #132]	; (800e19c <low_level_init+0x134>)
 800e116:	695b      	ldr	r3, [r3, #20]
 800e118:	789a      	ldrb	r2, [r3, #2]
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800e120:	4b1e      	ldr	r3, [pc, #120]	; (800e19c <low_level_init+0x134>)
 800e122:	695b      	ldr	r3, [r3, #20]
 800e124:	78da      	ldrb	r2, [r3, #3]
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800e12c:	4b1b      	ldr	r3, [pc, #108]	; (800e19c <low_level_init+0x134>)
 800e12e:	695b      	ldr	r3, [r3, #20]
 800e130:	791a      	ldrb	r2, [r3, #4]
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800e138:	4b18      	ldr	r3, [pc, #96]	; (800e19c <low_level_init+0x134>)
 800e13a:	695b      	ldr	r3, [r3, #20]
 800e13c:	795a      	ldrb	r2, [r3, #5]
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800e14a:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e152:	f043 030a 	orr.w	r3, r3, #10
 800e156:	b2da      	uxtb	r2, r3
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800e15e:	480f      	ldr	r0, [pc, #60]	; (800e19c <low_level_init+0x134>)
 800e160:	f7f8 f887 	bl	8006272 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800e164:	f107 0310 	add.w	r3, r7, #16
 800e168:	461a      	mov	r2, r3
 800e16a:	211d      	movs	r1, #29
 800e16c:	480b      	ldr	r0, [pc, #44]	; (800e19c <low_level_init+0x134>)
 800e16e:	f7f7 ffb2 	bl	80060d6 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800e172:	693b      	ldr	r3, [r7, #16]
 800e174:	f043 030b 	orr.w	r3, r3, #11
 800e178:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800e17a:	693b      	ldr	r3, [r7, #16]
 800e17c:	461a      	mov	r2, r3
 800e17e:	211d      	movs	r1, #29
 800e180:	4806      	ldr	r0, [pc, #24]	; (800e19c <low_level_init+0x134>)
 800e182:	f7f8 f810 	bl	80061a6 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800e186:	f107 0310 	add.w	r3, r7, #16
 800e18a:	461a      	mov	r2, r3
 800e18c:	211d      	movs	r1, #29
 800e18e:	4803      	ldr	r0, [pc, #12]	; (800e19c <low_level_init+0x134>)
 800e190:	f7f7 ffa1 	bl	80060d6 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800e194:	bf00      	nop
 800e196:	3718      	adds	r7, #24
 800e198:	46bd      	mov	sp, r7
 800e19a:	bd80      	pop	{r7, pc}
 800e19c:	20002ec4 	.word	0x20002ec4
 800e1a0:	40028000 	.word	0x40028000
 800e1a4:	20002f0c 	.word	0x20002f0c
 800e1a8:	200015f4 	.word	0x200015f4
 800e1ac:	20001674 	.word	0x20001674
 800e1b0:	20002e44 	.word	0x20002e44

0800e1b4 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b08a      	sub	sp, #40	; 0x28
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
 800e1bc:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800e1be:	4b4b      	ldr	r3, [pc, #300]	; (800e2ec <low_level_output+0x138>)
 800e1c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1c2:	689b      	ldr	r3, [r3, #8]
 800e1c4:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800e1d6:	4b45      	ldr	r3, [pc, #276]	; (800e2ec <low_level_output+0x138>)
 800e1d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1da:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800e1dc:	2300      	movs	r3, #0
 800e1de:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800e1e0:	683b      	ldr	r3, [r7, #0]
 800e1e2:	623b      	str	r3, [r7, #32]
 800e1e4:	e05a      	b.n	800e29c <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800e1e6:	69bb      	ldr	r3, [r7, #24]
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	da03      	bge.n	800e1f6 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800e1ee:	23f8      	movs	r3, #248	; 0xf8
 800e1f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800e1f4:	e05c      	b.n	800e2b0 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800e1f6:	6a3b      	ldr	r3, [r7, #32]
 800e1f8:	895b      	ldrh	r3, [r3, #10]
 800e1fa:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800e200:	e02f      	b.n	800e262 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800e202:	69fa      	ldr	r2, [r7, #28]
 800e204:	693b      	ldr	r3, [r7, #16]
 800e206:	18d0      	adds	r0, r2, r3
 800e208:	6a3b      	ldr	r3, [r7, #32]
 800e20a:	685a      	ldr	r2, [r3, #4]
 800e20c:	68bb      	ldr	r3, [r7, #8]
 800e20e:	18d1      	adds	r1, r2, r3
 800e210:	693b      	ldr	r3, [r7, #16]
 800e212:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800e216:	3304      	adds	r3, #4
 800e218:	461a      	mov	r2, r3
 800e21a:	f007 f8ca 	bl	80153b2 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800e21e:	69bb      	ldr	r3, [r7, #24]
 800e220:	68db      	ldr	r3, [r3, #12]
 800e222:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800e224:	69bb      	ldr	r3, [r7, #24]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	da03      	bge.n	800e234 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800e22c:	23f8      	movs	r3, #248	; 0xf8
 800e22e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800e232:	e03d      	b.n	800e2b0 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800e234:	69bb      	ldr	r3, [r7, #24]
 800e236:	689b      	ldr	r3, [r3, #8]
 800e238:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800e23a:	693a      	ldr	r2, [r7, #16]
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	4413      	add	r3, r2
 800e240:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800e244:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800e246:	68ba      	ldr	r2, [r7, #8]
 800e248:	693b      	ldr	r3, [r7, #16]
 800e24a:	1ad3      	subs	r3, r2, r3
 800e24c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800e250:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800e252:	697a      	ldr	r2, [r7, #20]
 800e254:	693b      	ldr	r3, [r7, #16]
 800e256:	1ad3      	subs	r3, r2, r3
 800e258:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800e25c:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800e25e:	2300      	movs	r3, #0
 800e260:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800e262:	68fa      	ldr	r2, [r7, #12]
 800e264:	693b      	ldr	r3, [r7, #16]
 800e266:	4413      	add	r3, r2
 800e268:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800e26c:	4293      	cmp	r3, r2
 800e26e:	d8c8      	bhi.n	800e202 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800e270:	69fa      	ldr	r2, [r7, #28]
 800e272:	693b      	ldr	r3, [r7, #16]
 800e274:	18d0      	adds	r0, r2, r3
 800e276:	6a3b      	ldr	r3, [r7, #32]
 800e278:	685a      	ldr	r2, [r3, #4]
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	4413      	add	r3, r2
 800e27e:	68fa      	ldr	r2, [r7, #12]
 800e280:	4619      	mov	r1, r3
 800e282:	f007 f896 	bl	80153b2 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800e286:	693a      	ldr	r2, [r7, #16]
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	4413      	add	r3, r2
 800e28c:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800e28e:	697a      	ldr	r2, [r7, #20]
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	4413      	add	r3, r2
 800e294:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800e296:	6a3b      	ldr	r3, [r7, #32]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	623b      	str	r3, [r7, #32]
 800e29c:	6a3b      	ldr	r3, [r7, #32]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d1a1      	bne.n	800e1e6 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800e2a2:	6979      	ldr	r1, [r7, #20]
 800e2a4:	4811      	ldr	r0, [pc, #68]	; (800e2ec <low_level_output+0x138>)
 800e2a6:	f7f7 fd27 	bl	8005cf8 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800e2b0:	4b0e      	ldr	r3, [pc, #56]	; (800e2ec <low_level_output+0x138>)
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e2b8:	3314      	adds	r3, #20
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	f003 0320 	and.w	r3, r3, #32
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d00d      	beq.n	800e2e0 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800e2c4:	4b09      	ldr	r3, [pc, #36]	; (800e2ec <low_level_output+0x138>)
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e2cc:	3314      	adds	r3, #20
 800e2ce:	2220      	movs	r2, #32
 800e2d0:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800e2d2:	4b06      	ldr	r3, [pc, #24]	; (800e2ec <low_level_output+0x138>)
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e2da:	3304      	adds	r3, #4
 800e2dc:	2200      	movs	r2, #0
 800e2de:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800e2e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	3728      	adds	r7, #40	; 0x28
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	bd80      	pop	{r7, pc}
 800e2ec:	20002ec4 	.word	0x20002ec4

0800e2f0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b08c      	sub	sp, #48	; 0x30
 800e2f4:	af00      	add	r7, sp, #0
 800e2f6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800e2fc:	2300      	movs	r3, #0
 800e2fe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800e300:	2300      	movs	r3, #0
 800e302:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800e304:	2300      	movs	r3, #0
 800e306:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800e308:	2300      	movs	r3, #0
 800e30a:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800e30c:	2300      	movs	r3, #0
 800e30e:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800e310:	2300      	movs	r3, #0
 800e312:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800e314:	484e      	ldr	r0, [pc, #312]	; (800e450 <low_level_input+0x160>)
 800e316:	f7f7 fdd9 	bl	8005ecc <HAL_ETH_GetReceivedFrame>
 800e31a:	4603      	mov	r3, r0
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d001      	beq.n	800e324 <low_level_input+0x34>

    return NULL;
 800e320:	2300      	movs	r3, #0
 800e322:	e091      	b.n	800e448 <low_level_input+0x158>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800e324:	4b4a      	ldr	r3, [pc, #296]	; (800e450 <low_level_input+0x160>)
 800e326:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e328:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800e32a:	4b49      	ldr	r3, [pc, #292]	; (800e450 <low_level_input+0x160>)
 800e32c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e32e:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800e330:	89fb      	ldrh	r3, [r7, #14]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d006      	beq.n	800e344 <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800e336:	89fb      	ldrh	r3, [r7, #14]
 800e338:	2203      	movs	r2, #3
 800e33a:	4619      	mov	r1, r3
 800e33c:	2004      	movs	r0, #4
 800e33e:	f002 fc17 	bl	8010b70 <pbuf_alloc>
 800e342:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800e344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e346:	2b00      	cmp	r3, #0
 800e348:	d04b      	beq.n	800e3e2 <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800e34a:	4b41      	ldr	r3, [pc, #260]	; (800e450 <low_level_input+0x160>)
 800e34c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e34e:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800e350:	2300      	movs	r3, #0
 800e352:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800e354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e356:	62bb      	str	r3, [r7, #40]	; 0x28
 800e358:	e040      	b.n	800e3dc <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 800e35a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e35c:	895b      	ldrh	r3, [r3, #10]
 800e35e:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800e360:	2300      	movs	r3, #0
 800e362:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800e364:	e021      	b.n	800e3aa <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800e366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e368:	685a      	ldr	r2, [r3, #4]
 800e36a:	69bb      	ldr	r3, [r7, #24]
 800e36c:	18d0      	adds	r0, r2, r3
 800e36e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e370:	69fb      	ldr	r3, [r7, #28]
 800e372:	18d1      	adds	r1, r2, r3
 800e374:	69fb      	ldr	r3, [r7, #28]
 800e376:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800e37a:	3304      	adds	r3, #4
 800e37c:	461a      	mov	r2, r3
 800e37e:	f007 f818 	bl	80153b2 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800e382:	6a3b      	ldr	r3, [r7, #32]
 800e384:	68db      	ldr	r3, [r3, #12]
 800e386:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800e388:	6a3b      	ldr	r3, [r7, #32]
 800e38a:	689b      	ldr	r3, [r3, #8]
 800e38c:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800e38e:	69fa      	ldr	r2, [r7, #28]
 800e390:	697b      	ldr	r3, [r7, #20]
 800e392:	4413      	add	r3, r2
 800e394:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800e398:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800e39a:	69ba      	ldr	r2, [r7, #24]
 800e39c:	69fb      	ldr	r3, [r7, #28]
 800e39e:	1ad3      	subs	r3, r2, r3
 800e3a0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800e3a4:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800e3aa:	697a      	ldr	r2, [r7, #20]
 800e3ac:	69fb      	ldr	r3, [r7, #28]
 800e3ae:	4413      	add	r3, r2
 800e3b0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800e3b4:	4293      	cmp	r3, r2
 800e3b6:	d8d6      	bhi.n	800e366 <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800e3b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3ba:	685a      	ldr	r2, [r3, #4]
 800e3bc:	69bb      	ldr	r3, [r7, #24]
 800e3be:	18d0      	adds	r0, r2, r3
 800e3c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e3c2:	69fb      	ldr	r3, [r7, #28]
 800e3c4:	4413      	add	r3, r2
 800e3c6:	697a      	ldr	r2, [r7, #20]
 800e3c8:	4619      	mov	r1, r3
 800e3ca:	f006 fff2 	bl	80153b2 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800e3ce:	69fa      	ldr	r2, [r7, #28]
 800e3d0:	697b      	ldr	r3, [r7, #20]
 800e3d2:	4413      	add	r3, r2
 800e3d4:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800e3d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	62bb      	str	r3, [r7, #40]	; 0x28
 800e3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d1bb      	bne.n	800e35a <low_level_input+0x6a>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800e3e2:	4b1b      	ldr	r3, [pc, #108]	; (800e450 <low_level_input+0x160>)
 800e3e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3e6:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	613b      	str	r3, [r7, #16]
 800e3ec:	e00b      	b.n	800e406 <low_level_input+0x116>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800e3ee:	6a3b      	ldr	r3, [r7, #32]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800e3f6:	6a3b      	ldr	r3, [r7, #32]
 800e3f8:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800e3fa:	6a3b      	ldr	r3, [r7, #32]
 800e3fc:	68db      	ldr	r3, [r3, #12]
 800e3fe:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800e400:	693b      	ldr	r3, [r7, #16]
 800e402:	3301      	adds	r3, #1
 800e404:	613b      	str	r3, [r7, #16]
 800e406:	4b12      	ldr	r3, [pc, #72]	; (800e450 <low_level_input+0x160>)
 800e408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e40a:	693a      	ldr	r2, [r7, #16]
 800e40c:	429a      	cmp	r2, r3
 800e40e:	d3ee      	bcc.n	800e3ee <low_level_input+0xfe>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800e410:	4b0f      	ldr	r3, [pc, #60]	; (800e450 <low_level_input+0x160>)
 800e412:	2200      	movs	r2, #0
 800e414:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800e416:	4b0e      	ldr	r3, [pc, #56]	; (800e450 <low_level_input+0x160>)
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e41e:	3314      	adds	r3, #20
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e426:	2b00      	cmp	r3, #0
 800e428:	d00d      	beq.n	800e446 <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800e42a:	4b09      	ldr	r3, [pc, #36]	; (800e450 <low_level_input+0x160>)
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e432:	3314      	adds	r3, #20
 800e434:	2280      	movs	r2, #128	; 0x80
 800e436:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800e438:	4b05      	ldr	r3, [pc, #20]	; (800e450 <low_level_input+0x160>)
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e440:	3308      	adds	r3, #8
 800e442:	2200      	movs	r2, #0
 800e444:	601a      	str	r2, [r3, #0]
  }
  return p;
 800e446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800e448:	4618      	mov	r0, r3
 800e44a:	3730      	adds	r7, #48	; 0x30
 800e44c:	46bd      	mov	sp, r7
 800e44e:	bd80      	pop	{r7, pc}
 800e450:	20002ec4 	.word	0x20002ec4

0800e454 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800e454:	b580      	push	{r7, lr}
 800e456:	b084      	sub	sp, #16
 800e458:	af00      	add	r7, sp, #0
 800e45a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800e45c:	6878      	ldr	r0, [r7, #4]
 800e45e:	f7ff ff47 	bl	800e2f0 <low_level_input>
 800e462:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d010      	beq.n	800e48c <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	691b      	ldr	r3, [r3, #16]
 800e46e:	6879      	ldr	r1, [r7, #4]
 800e470:	68f8      	ldr	r0, [r7, #12]
 800e472:	4798      	blx	r3
 800e474:	4603      	mov	r3, r0
 800e476:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800e478:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d006      	beq.n	800e48e <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800e480:	68f8      	ldr	r0, [r7, #12]
 800e482:	f002 fee3 	bl	801124c <pbuf_free>
    p = NULL;
 800e486:	2300      	movs	r3, #0
 800e488:	60fb      	str	r3, [r7, #12]
 800e48a:	e000      	b.n	800e48e <ethernetif_input+0x3a>
  if (p == NULL) return;
 800e48c:	bf00      	nop
  }
}
 800e48e:	3710      	adds	r7, #16
 800e490:	46bd      	mov	sp, r7
 800e492:	bd80      	pop	{r7, pc}

0800e494 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800e494:	b580      	push	{r7, lr}
 800e496:	b082      	sub	sp, #8
 800e498:	af00      	add	r7, sp, #0
 800e49a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d106      	bne.n	800e4b0 <ethernetif_init+0x1c>
 800e4a2:	4b0e      	ldr	r3, [pc, #56]	; (800e4dc <ethernetif_init+0x48>)
 800e4a4:	f240 2219 	movw	r2, #537	; 0x219
 800e4a8:	490d      	ldr	r1, [pc, #52]	; (800e4e0 <ethernetif_init+0x4c>)
 800e4aa:	480e      	ldr	r0, [pc, #56]	; (800e4e4 <ethernetif_init+0x50>)
 800e4ac:	f007 fc8a 	bl	8015dc4 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	2273      	movs	r2, #115	; 0x73
 800e4b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	2274      	movs	r2, #116	; 0x74
 800e4bc:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	4a09      	ldr	r2, [pc, #36]	; (800e4e8 <ethernetif_init+0x54>)
 800e4c4:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	4a08      	ldr	r2, [pc, #32]	; (800e4ec <ethernetif_init+0x58>)
 800e4ca:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800e4cc:	6878      	ldr	r0, [r7, #4]
 800e4ce:	f7ff fdcb 	bl	800e068 <low_level_init>

  return ERR_OK;
 800e4d2:	2300      	movs	r3, #0
}
 800e4d4:	4618      	mov	r0, r3
 800e4d6:	3708      	adds	r7, #8
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	bd80      	pop	{r7, pc}
 800e4dc:	0801956c 	.word	0x0801956c
 800e4e0:	08019588 	.word	0x08019588
 800e4e4:	08019598 	.word	0x08019598
 800e4e8:	08012831 	.word	0x08012831
 800e4ec:	0800e1b5 	.word	0x0800e1b5

0800e4f0 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800e4f0:	b580      	push	{r7, lr}
 800e4f2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800e4f4:	f7f4 ff8a 	bl	800340c <HAL_GetTick>
 800e4f8:	4603      	mov	r3, r0
}
 800e4fa:	4618      	mov	r0, r3
 800e4fc:	bd80      	pop	{r7, pc}
	...

0800e500 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800e500:	b580      	push	{r7, lr}
 800e502:	b084      	sub	sp, #16
 800e504:	af00      	add	r7, sp, #0
 800e506:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800e508:	2300      	movs	r3, #0
 800e50a:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800e50c:	2300      	movs	r3, #0
 800e50e:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e516:	089b      	lsrs	r3, r3, #2
 800e518:	f003 0301 	and.w	r3, r3, #1
 800e51c:	b2db      	uxtb	r3, r3
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d05d      	beq.n	800e5de <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800e522:	4b34      	ldr	r3, [pc, #208]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e524:	685b      	ldr	r3, [r3, #4]
 800e526:	2b00      	cmp	r3, #0
 800e528:	d03f      	beq.n	800e5aa <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800e52a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e52e:	2100      	movs	r1, #0
 800e530:	4830      	ldr	r0, [pc, #192]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e532:	f7f7 fe38 	bl	80061a6 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800e536:	f7f4 ff69 	bl	800340c <HAL_GetTick>
 800e53a:	4603      	mov	r3, r0
 800e53c:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800e53e:	f107 0308 	add.w	r3, r7, #8
 800e542:	461a      	mov	r2, r3
 800e544:	2101      	movs	r1, #1
 800e546:	482b      	ldr	r0, [pc, #172]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e548:	f7f7 fdc5 	bl	80060d6 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800e54c:	f7f4 ff5e 	bl	800340c <HAL_GetTick>
 800e550:	4602      	mov	r2, r0
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	1ad3      	subs	r3, r2, r3
 800e556:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e55a:	d828      	bhi.n	800e5ae <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800e55c:	68bb      	ldr	r3, [r7, #8]
 800e55e:	f003 0320 	and.w	r3, r3, #32
 800e562:	2b00      	cmp	r3, #0
 800e564:	d0eb      	beq.n	800e53e <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800e566:	f107 0308 	add.w	r3, r7, #8
 800e56a:	461a      	mov	r2, r3
 800e56c:	211f      	movs	r1, #31
 800e56e:	4821      	ldr	r0, [pc, #132]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e570:	f7f7 fdb1 	bl	80060d6 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800e574:	68bb      	ldr	r3, [r7, #8]
 800e576:	f003 0310 	and.w	r3, r3, #16
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d004      	beq.n	800e588 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800e57e:	4b1d      	ldr	r3, [pc, #116]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e580:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e584:	60da      	str	r2, [r3, #12]
 800e586:	e002      	b.n	800e58e <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800e588:	4b1a      	ldr	r3, [pc, #104]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e58a:	2200      	movs	r2, #0
 800e58c:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800e58e:	68bb      	ldr	r3, [r7, #8]
 800e590:	f003 0304 	and.w	r3, r3, #4
 800e594:	2b00      	cmp	r3, #0
 800e596:	d003      	beq.n	800e5a0 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800e598:	4b16      	ldr	r3, [pc, #88]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e59a:	2200      	movs	r2, #0
 800e59c:	609a      	str	r2, [r3, #8]
 800e59e:	e016      	b.n	800e5ce <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800e5a0:	4b14      	ldr	r3, [pc, #80]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e5a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800e5a6:	609a      	str	r2, [r3, #8]
 800e5a8:	e011      	b.n	800e5ce <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800e5aa:	bf00      	nop
 800e5ac:	e000      	b.n	800e5b0 <ethernetif_update_config+0xb0>
          goto error;
 800e5ae:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800e5b0:	4b10      	ldr	r3, [pc, #64]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e5b2:	68db      	ldr	r3, [r3, #12]
 800e5b4:	08db      	lsrs	r3, r3, #3
 800e5b6:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800e5b8:	4b0e      	ldr	r3, [pc, #56]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e5ba:	689b      	ldr	r3, [r3, #8]
 800e5bc:	085b      	lsrs	r3, r3, #1
 800e5be:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800e5c0:	4313      	orrs	r3, r2
 800e5c2:	b29b      	uxth	r3, r3
 800e5c4:	461a      	mov	r2, r3
 800e5c6:	2100      	movs	r1, #0
 800e5c8:	480a      	ldr	r0, [pc, #40]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e5ca:	f7f7 fdec 	bl	80061a6 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800e5ce:	2100      	movs	r1, #0
 800e5d0:	4808      	ldr	r0, [pc, #32]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e5d2:	f7f7 fead 	bl	8006330 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800e5d6:	4807      	ldr	r0, [pc, #28]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e5d8:	f7f7 fe4b 	bl	8006272 <HAL_ETH_Start>
 800e5dc:	e002      	b.n	800e5e4 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800e5de:	4805      	ldr	r0, [pc, #20]	; (800e5f4 <ethernetif_update_config+0xf4>)
 800e5e0:	f7f7 fe76 	bl	80062d0 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800e5e4:	6878      	ldr	r0, [r7, #4]
 800e5e6:	f000 f807 	bl	800e5f8 <ethernetif_notify_conn_changed>
}
 800e5ea:	bf00      	nop
 800e5ec:	3710      	adds	r7, #16
 800e5ee:	46bd      	mov	sp, r7
 800e5f0:	bd80      	pop	{r7, pc}
 800e5f2:	bf00      	nop
 800e5f4:	20002ec4 	.word	0x20002ec4

0800e5f8 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800e5f8:	b480      	push	{r7}
 800e5fa:	b083      	sub	sp, #12
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800e600:	bf00      	nop
 800e602:	370c      	adds	r7, #12
 800e604:	46bd      	mov	sp, r7
 800e606:	bc80      	pop	{r7}
 800e608:	4770      	bx	lr

0800e60a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e60a:	b580      	push	{r7, lr}
 800e60c:	b084      	sub	sp, #16
 800e60e:	af00      	add	r7, sp, #0
 800e610:	6078      	str	r0, [r7, #4]
 800e612:	460b      	mov	r3, r1
 800e614:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800e616:	2300      	movs	r3, #0
 800e618:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	7c1b      	ldrb	r3, [r3, #16]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d115      	bne.n	800e64e <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e622:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e626:	2202      	movs	r2, #2
 800e628:	2181      	movs	r1, #129	; 0x81
 800e62a:	6878      	ldr	r0, [r7, #4]
 800e62c:	f006 fd23 	bl	8015076 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	2201      	movs	r2, #1
 800e634:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e636:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e63a:	2202      	movs	r2, #2
 800e63c:	2101      	movs	r1, #1
 800e63e:	6878      	ldr	r0, [r7, #4]
 800e640:	f006 fd19 	bl	8015076 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	2201      	movs	r2, #1
 800e648:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800e64c:	e012      	b.n	800e674 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e64e:	2340      	movs	r3, #64	; 0x40
 800e650:	2202      	movs	r2, #2
 800e652:	2181      	movs	r1, #129	; 0x81
 800e654:	6878      	ldr	r0, [r7, #4]
 800e656:	f006 fd0e 	bl	8015076 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	2201      	movs	r2, #1
 800e65e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e660:	2340      	movs	r3, #64	; 0x40
 800e662:	2202      	movs	r2, #2
 800e664:	2101      	movs	r1, #1
 800e666:	6878      	ldr	r0, [r7, #4]
 800e668:	f006 fd05 	bl	8015076 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	2201      	movs	r2, #1
 800e670:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e674:	2308      	movs	r3, #8
 800e676:	2203      	movs	r2, #3
 800e678:	2182      	movs	r1, #130	; 0x82
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f006 fcfb 	bl	8015076 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	2201      	movs	r2, #1
 800e684:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e686:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800e68a:	f006 fe73 	bl	8015374 <malloc>
 800e68e:	4603      	mov	r3, r0
 800e690:	461a      	mov	r2, r3
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef)); // THIS LINE WAS ADDED
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e69e:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800e6a2:	2100      	movs	r1, #0
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	f006 fe8f 	bl	80153c8 <memset>
  if (pdev->pClassData == NULL)
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d102      	bne.n	800e6ba <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800e6b4:	2301      	movs	r3, #1
 800e6b6:	73fb      	strb	r3, [r7, #15]
 800e6b8:	e026      	b.n	800e708 <USBD_CDC_Init+0xfe>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6c0:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800e6cc:	68bb      	ldr	r3, [r7, #8]
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800e6d4:	68bb      	ldr	r3, [r7, #8]
 800e6d6:	2200      	movs	r2, #0
 800e6d8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	7c1b      	ldrb	r3, [r3, #16]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d109      	bne.n	800e6f8 <USBD_CDC_Init+0xee>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e6e4:	68bb      	ldr	r3, [r7, #8]
 800e6e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e6ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e6ee:	2101      	movs	r1, #1
 800e6f0:	6878      	ldr	r0, [r7, #4]
 800e6f2:	f006 fdb0 	bl	8015256 <USBD_LL_PrepareReceive>
 800e6f6:	e007      	b.n	800e708 <USBD_CDC_Init+0xfe>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e6fe:	2340      	movs	r3, #64	; 0x40
 800e700:	2101      	movs	r1, #1
 800e702:	6878      	ldr	r0, [r7, #4]
 800e704:	f006 fda7 	bl	8015256 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800e708:	7bfb      	ldrb	r3, [r7, #15]
}
 800e70a:	4618      	mov	r0, r3
 800e70c:	3710      	adds	r7, #16
 800e70e:	46bd      	mov	sp, r7
 800e710:	bd80      	pop	{r7, pc}

0800e712 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e712:	b580      	push	{r7, lr}
 800e714:	b084      	sub	sp, #16
 800e716:	af00      	add	r7, sp, #0
 800e718:	6078      	str	r0, [r7, #4]
 800e71a:	460b      	mov	r3, r1
 800e71c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800e71e:	2300      	movs	r3, #0
 800e720:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e722:	2181      	movs	r1, #129	; 0x81
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f006 fccc 	bl	80150c2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	2200      	movs	r2, #0
 800e72e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e730:	2101      	movs	r1, #1
 800e732:	6878      	ldr	r0, [r7, #4]
 800e734:	f006 fcc5 	bl	80150c2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	2200      	movs	r2, #0
 800e73c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e740:	2182      	movs	r1, #130	; 0x82
 800e742:	6878      	ldr	r0, [r7, #4]
 800e744:	f006 fcbd 	bl	80150c2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	2200      	movs	r2, #0
 800e74c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e754:	2b00      	cmp	r3, #0
 800e756:	d00e      	beq.n	800e776 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e75e:	685b      	ldr	r3, [r3, #4]
 800e760:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e768:	4618      	mov	r0, r3
 800e76a:	f006 fe0b 	bl	8015384 <free>
    pdev->pClassData = NULL;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2200      	movs	r2, #0
 800e772:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800e776:	7bfb      	ldrb	r3, [r7, #15]
}
 800e778:	4618      	mov	r0, r3
 800e77a:	3710      	adds	r7, #16
 800e77c:	46bd      	mov	sp, r7
 800e77e:	bd80      	pop	{r7, pc}

0800e780 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800e780:	b580      	push	{r7, lr}
 800e782:	b086      	sub	sp, #24
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
 800e788:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e790:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800e792:	2300      	movs	r3, #0
 800e794:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800e796:	2300      	movs	r3, #0
 800e798:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800e79a:	2300      	movs	r3, #0
 800e79c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e79e:	683b      	ldr	r3, [r7, #0]
 800e7a0:	781b      	ldrb	r3, [r3, #0]
 800e7a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d039      	beq.n	800e81e <USBD_CDC_Setup+0x9e>
 800e7aa:	2b20      	cmp	r3, #32
 800e7ac:	d17c      	bne.n	800e8a8 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800e7ae:	683b      	ldr	r3, [r7, #0]
 800e7b0:	88db      	ldrh	r3, [r3, #6]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d029      	beq.n	800e80a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800e7b6:	683b      	ldr	r3, [r7, #0]
 800e7b8:	781b      	ldrb	r3, [r3, #0]
 800e7ba:	b25b      	sxtb	r3, r3
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	da11      	bge.n	800e7e4 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e7c6:	689b      	ldr	r3, [r3, #8]
 800e7c8:	683a      	ldr	r2, [r7, #0]
 800e7ca:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800e7cc:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e7ce:	683a      	ldr	r2, [r7, #0]
 800e7d0:	88d2      	ldrh	r2, [r2, #6]
 800e7d2:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800e7d4:	6939      	ldr	r1, [r7, #16]
 800e7d6:	683b      	ldr	r3, [r7, #0]
 800e7d8:	88db      	ldrh	r3, [r3, #6]
 800e7da:	461a      	mov	r2, r3
 800e7dc:	6878      	ldr	r0, [r7, #4]
 800e7de:	f001 fa31 	bl	800fc44 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800e7e2:	e068      	b.n	800e8b6 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800e7e4:	683b      	ldr	r3, [r7, #0]
 800e7e6:	785a      	ldrb	r2, [r3, #1]
 800e7e8:	693b      	ldr	r3, [r7, #16]
 800e7ea:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	88db      	ldrh	r3, [r3, #6]
 800e7f2:	b2da      	uxtb	r2, r3
 800e7f4:	693b      	ldr	r3, [r7, #16]
 800e7f6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800e7fa:	6939      	ldr	r1, [r7, #16]
 800e7fc:	683b      	ldr	r3, [r7, #0]
 800e7fe:	88db      	ldrh	r3, [r3, #6]
 800e800:	461a      	mov	r2, r3
 800e802:	6878      	ldr	r0, [r7, #4]
 800e804:	f001 fa4c 	bl	800fca0 <USBD_CtlPrepareRx>
      break;
 800e808:	e055      	b.n	800e8b6 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e810:	689b      	ldr	r3, [r3, #8]
 800e812:	683a      	ldr	r2, [r7, #0]
 800e814:	7850      	ldrb	r0, [r2, #1]
 800e816:	2200      	movs	r2, #0
 800e818:	6839      	ldr	r1, [r7, #0]
 800e81a:	4798      	blx	r3
      break;
 800e81c:	e04b      	b.n	800e8b6 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e81e:	683b      	ldr	r3, [r7, #0]
 800e820:	785b      	ldrb	r3, [r3, #1]
 800e822:	2b0a      	cmp	r3, #10
 800e824:	d017      	beq.n	800e856 <USBD_CDC_Setup+0xd6>
 800e826:	2b0b      	cmp	r3, #11
 800e828:	d029      	beq.n	800e87e <USBD_CDC_Setup+0xfe>
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d133      	bne.n	800e896 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e834:	2b03      	cmp	r3, #3
 800e836:	d107      	bne.n	800e848 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800e838:	f107 030c 	add.w	r3, r7, #12
 800e83c:	2202      	movs	r2, #2
 800e83e:	4619      	mov	r1, r3
 800e840:	6878      	ldr	r0, [r7, #4]
 800e842:	f001 f9ff 	bl	800fc44 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e846:	e02e      	b.n	800e8a6 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800e848:	6839      	ldr	r1, [r7, #0]
 800e84a:	6878      	ldr	r0, [r7, #4]
 800e84c:	f001 f990 	bl	800fb70 <USBD_CtlError>
            ret = USBD_FAIL;
 800e850:	2302      	movs	r3, #2
 800e852:	75fb      	strb	r3, [r7, #23]
          break;
 800e854:	e027      	b.n	800e8a6 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e85c:	2b03      	cmp	r3, #3
 800e85e:	d107      	bne.n	800e870 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800e860:	f107 030f 	add.w	r3, r7, #15
 800e864:	2201      	movs	r2, #1
 800e866:	4619      	mov	r1, r3
 800e868:	6878      	ldr	r0, [r7, #4]
 800e86a:	f001 f9eb 	bl	800fc44 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e86e:	e01a      	b.n	800e8a6 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800e870:	6839      	ldr	r1, [r7, #0]
 800e872:	6878      	ldr	r0, [r7, #4]
 800e874:	f001 f97c 	bl	800fb70 <USBD_CtlError>
            ret = USBD_FAIL;
 800e878:	2302      	movs	r3, #2
 800e87a:	75fb      	strb	r3, [r7, #23]
          break;
 800e87c:	e013      	b.n	800e8a6 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e884:	2b03      	cmp	r3, #3
 800e886:	d00d      	beq.n	800e8a4 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800e888:	6839      	ldr	r1, [r7, #0]
 800e88a:	6878      	ldr	r0, [r7, #4]
 800e88c:	f001 f970 	bl	800fb70 <USBD_CtlError>
            ret = USBD_FAIL;
 800e890:	2302      	movs	r3, #2
 800e892:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e894:	e006      	b.n	800e8a4 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800e896:	6839      	ldr	r1, [r7, #0]
 800e898:	6878      	ldr	r0, [r7, #4]
 800e89a:	f001 f969 	bl	800fb70 <USBD_CtlError>
          ret = USBD_FAIL;
 800e89e:	2302      	movs	r3, #2
 800e8a0:	75fb      	strb	r3, [r7, #23]
          break;
 800e8a2:	e000      	b.n	800e8a6 <USBD_CDC_Setup+0x126>
          break;
 800e8a4:	bf00      	nop
      }
      break;
 800e8a6:	e006      	b.n	800e8b6 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800e8a8:	6839      	ldr	r1, [r7, #0]
 800e8aa:	6878      	ldr	r0, [r7, #4]
 800e8ac:	f001 f960 	bl	800fb70 <USBD_CtlError>
      ret = USBD_FAIL;
 800e8b0:	2302      	movs	r3, #2
 800e8b2:	75fb      	strb	r3, [r7, #23]
      break;
 800e8b4:	bf00      	nop
  }

  return ret;
 800e8b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	3718      	adds	r7, #24
 800e8bc:	46bd      	mov	sp, r7
 800e8be:	bd80      	pop	{r7, pc}

0800e8c0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b084      	sub	sp, #16
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	6078      	str	r0, [r7, #4]
 800e8c8:	460b      	mov	r3, r1
 800e8ca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e8d2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e8da:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d03a      	beq.n	800e95c <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e8e6:	78fa      	ldrb	r2, [r7, #3]
 800e8e8:	6879      	ldr	r1, [r7, #4]
 800e8ea:	4613      	mov	r3, r2
 800e8ec:	009b      	lsls	r3, r3, #2
 800e8ee:	4413      	add	r3, r2
 800e8f0:	009b      	lsls	r3, r3, #2
 800e8f2:	440b      	add	r3, r1
 800e8f4:	331c      	adds	r3, #28
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d029      	beq.n	800e950 <USBD_CDC_DataIn+0x90>
 800e8fc:	78fa      	ldrb	r2, [r7, #3]
 800e8fe:	6879      	ldr	r1, [r7, #4]
 800e900:	4613      	mov	r3, r2
 800e902:	009b      	lsls	r3, r3, #2
 800e904:	4413      	add	r3, r2
 800e906:	009b      	lsls	r3, r3, #2
 800e908:	440b      	add	r3, r1
 800e90a:	331c      	adds	r3, #28
 800e90c:	681a      	ldr	r2, [r3, #0]
 800e90e:	78f9      	ldrb	r1, [r7, #3]
 800e910:	68b8      	ldr	r0, [r7, #8]
 800e912:	460b      	mov	r3, r1
 800e914:	00db      	lsls	r3, r3, #3
 800e916:	1a5b      	subs	r3, r3, r1
 800e918:	009b      	lsls	r3, r3, #2
 800e91a:	4403      	add	r3, r0
 800e91c:	3344      	adds	r3, #68	; 0x44
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	fbb2 f1f3 	udiv	r1, r2, r3
 800e924:	fb03 f301 	mul.w	r3, r3, r1
 800e928:	1ad3      	subs	r3, r2, r3
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d110      	bne.n	800e950 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800e92e:	78fa      	ldrb	r2, [r7, #3]
 800e930:	6879      	ldr	r1, [r7, #4]
 800e932:	4613      	mov	r3, r2
 800e934:	009b      	lsls	r3, r3, #2
 800e936:	4413      	add	r3, r2
 800e938:	009b      	lsls	r3, r3, #2
 800e93a:	440b      	add	r3, r1
 800e93c:	331c      	adds	r3, #28
 800e93e:	2200      	movs	r2, #0
 800e940:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e942:	78f9      	ldrb	r1, [r7, #3]
 800e944:	2300      	movs	r3, #0
 800e946:	2200      	movs	r2, #0
 800e948:	6878      	ldr	r0, [r7, #4]
 800e94a:	f006 fc61 	bl	8015210 <USBD_LL_Transmit>
 800e94e:	e003      	b.n	800e958 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	2200      	movs	r2, #0
 800e954:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800e958:	2300      	movs	r3, #0
 800e95a:	e000      	b.n	800e95e <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800e95c:	2302      	movs	r3, #2
  }
}
 800e95e:	4618      	mov	r0, r3
 800e960:	3710      	adds	r7, #16
 800e962:	46bd      	mov	sp, r7
 800e964:	bd80      	pop	{r7, pc}

0800e966 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e966:	b580      	push	{r7, lr}
 800e968:	b084      	sub	sp, #16
 800e96a:	af00      	add	r7, sp, #0
 800e96c:	6078      	str	r0, [r7, #4]
 800e96e:	460b      	mov	r3, r1
 800e970:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e978:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e97a:	78fb      	ldrb	r3, [r7, #3]
 800e97c:	4619      	mov	r1, r3
 800e97e:	6878      	ldr	r0, [r7, #4]
 800e980:	f006 fc8c 	bl	801529c <USBD_LL_GetRxDataSize>
 800e984:	4602      	mov	r2, r0
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e992:	2b00      	cmp	r3, #0
 800e994:	d00d      	beq.n	800e9b2 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e99c:	68db      	ldr	r3, [r3, #12]
 800e99e:	68fa      	ldr	r2, [r7, #12]
 800e9a0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e9a4:	68fa      	ldr	r2, [r7, #12]
 800e9a6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e9aa:	4611      	mov	r1, r2
 800e9ac:	4798      	blx	r3

    return USBD_OK;
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	e000      	b.n	800e9b4 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800e9b2:	2302      	movs	r3, #2
  }
}
 800e9b4:	4618      	mov	r0, r3
 800e9b6:	3710      	adds	r7, #16
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	bd80      	pop	{r7, pc}

0800e9bc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e9bc:	b580      	push	{r7, lr}
 800e9be:	b084      	sub	sp, #16
 800e9c0:	af00      	add	r7, sp, #0
 800e9c2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e9ca:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d015      	beq.n	800ea02 <USBD_CDC_EP0_RxReady+0x46>
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e9dc:	2bff      	cmp	r3, #255	; 0xff
 800e9de:	d010      	beq.n	800ea02 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e9e6:	689b      	ldr	r3, [r3, #8]
 800e9e8:	68fa      	ldr	r2, [r7, #12]
 800e9ea:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800e9ee:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e9f0:	68fa      	ldr	r2, [r7, #12]
 800e9f2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e9f6:	b292      	uxth	r2, r2
 800e9f8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	22ff      	movs	r2, #255	; 0xff
 800e9fe:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800ea02:	2300      	movs	r3, #0
}
 800ea04:	4618      	mov	r0, r3
 800ea06:	3710      	adds	r7, #16
 800ea08:	46bd      	mov	sp, r7
 800ea0a:	bd80      	pop	{r7, pc}

0800ea0c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	b083      	sub	sp, #12
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	2243      	movs	r2, #67	; 0x43
 800ea18:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800ea1a:	4b03      	ldr	r3, [pc, #12]	; (800ea28 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	370c      	adds	r7, #12
 800ea20:	46bd      	mov	sp, r7
 800ea22:	bc80      	pop	{r7}
 800ea24:	4770      	bx	lr
 800ea26:	bf00      	nop
 800ea28:	2000009c 	.word	0x2000009c

0800ea2c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ea2c:	b480      	push	{r7}
 800ea2e:	b083      	sub	sp, #12
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	2243      	movs	r2, #67	; 0x43
 800ea38:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800ea3a:	4b03      	ldr	r3, [pc, #12]	; (800ea48 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	370c      	adds	r7, #12
 800ea40:	46bd      	mov	sp, r7
 800ea42:	bc80      	pop	{r7}
 800ea44:	4770      	bx	lr
 800ea46:	bf00      	nop
 800ea48:	20000058 	.word	0x20000058

0800ea4c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ea4c:	b480      	push	{r7}
 800ea4e:	b083      	sub	sp, #12
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	2243      	movs	r2, #67	; 0x43
 800ea58:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800ea5a:	4b03      	ldr	r3, [pc, #12]	; (800ea68 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800ea5c:	4618      	mov	r0, r3
 800ea5e:	370c      	adds	r7, #12
 800ea60:	46bd      	mov	sp, r7
 800ea62:	bc80      	pop	{r7}
 800ea64:	4770      	bx	lr
 800ea66:	bf00      	nop
 800ea68:	200000e0 	.word	0x200000e0

0800ea6c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ea6c:	b480      	push	{r7}
 800ea6e:	b083      	sub	sp, #12
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	220a      	movs	r2, #10
 800ea78:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800ea7a:	4b03      	ldr	r3, [pc, #12]	; (800ea88 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ea7c:	4618      	mov	r0, r3
 800ea7e:	370c      	adds	r7, #12
 800ea80:	46bd      	mov	sp, r7
 800ea82:	bc80      	pop	{r7}
 800ea84:	4770      	bx	lr
 800ea86:	bf00      	nop
 800ea88:	20000014 	.word	0x20000014

0800ea8c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800ea8c:	b480      	push	{r7}
 800ea8e:	b085      	sub	sp, #20
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
 800ea94:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800ea96:	2302      	movs	r3, #2
 800ea98:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800ea9a:	683b      	ldr	r3, [r7, #0]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d005      	beq.n	800eaac <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	683a      	ldr	r2, [r7, #0]
 800eaa4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800eaac:	7bfb      	ldrb	r3, [r7, #15]
}
 800eaae:	4618      	mov	r0, r3
 800eab0:	3714      	adds	r7, #20
 800eab2:	46bd      	mov	sp, r7
 800eab4:	bc80      	pop	{r7}
 800eab6:	4770      	bx	lr

0800eab8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800eab8:	b480      	push	{r7}
 800eaba:	b087      	sub	sp, #28
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	60f8      	str	r0, [r7, #12]
 800eac0:	60b9      	str	r1, [r7, #8]
 800eac2:	4613      	mov	r3, r2
 800eac4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eacc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800eace:	697b      	ldr	r3, [r7, #20]
 800ead0:	68ba      	ldr	r2, [r7, #8]
 800ead2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800ead6:	88fa      	ldrh	r2, [r7, #6]
 800ead8:	697b      	ldr	r3, [r7, #20]
 800eada:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800eade:	2300      	movs	r3, #0
}
 800eae0:	4618      	mov	r0, r3
 800eae2:	371c      	adds	r7, #28
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bc80      	pop	{r7}
 800eae8:	4770      	bx	lr

0800eaea <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800eaea:	b480      	push	{r7}
 800eaec:	b085      	sub	sp, #20
 800eaee:	af00      	add	r7, sp, #0
 800eaf0:	6078      	str	r0, [r7, #4]
 800eaf2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eafa:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	683a      	ldr	r2, [r7, #0]
 800eb00:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800eb04:	2300      	movs	r3, #0
}
 800eb06:	4618      	mov	r0, r3
 800eb08:	3714      	adds	r7, #20
 800eb0a:	46bd      	mov	sp, r7
 800eb0c:	bc80      	pop	{r7}
 800eb0e:	4770      	bx	lr

0800eb10 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b084      	sub	sp, #16
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb1e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d01c      	beq.n	800eb64 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d115      	bne.n	800eb60 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	2201      	movs	r2, #1
 800eb38:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800eb52:	b29b      	uxth	r3, r3
 800eb54:	2181      	movs	r1, #129	; 0x81
 800eb56:	6878      	ldr	r0, [r7, #4]
 800eb58:	f006 fb5a 	bl	8015210 <USBD_LL_Transmit>

      return USBD_OK;
 800eb5c:	2300      	movs	r3, #0
 800eb5e:	e002      	b.n	800eb66 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800eb60:	2301      	movs	r3, #1
 800eb62:	e000      	b.n	800eb66 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800eb64:	2302      	movs	r3, #2
  }
}
 800eb66:	4618      	mov	r0, r3
 800eb68:	3710      	adds	r7, #16
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	bd80      	pop	{r7, pc}

0800eb6e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800eb6e:	b580      	push	{r7, lr}
 800eb70:	b084      	sub	sp, #16
 800eb72:	af00      	add	r7, sp, #0
 800eb74:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb7c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d017      	beq.n	800ebb8 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	7c1b      	ldrb	r3, [r3, #16]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d109      	bne.n	800eba4 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800eb96:	f44f 7300 	mov.w	r3, #512	; 0x200
 800eb9a:	2101      	movs	r1, #1
 800eb9c:	6878      	ldr	r0, [r7, #4]
 800eb9e:	f006 fb5a 	bl	8015256 <USBD_LL_PrepareReceive>
 800eba2:	e007      	b.n	800ebb4 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ebaa:	2340      	movs	r3, #64	; 0x40
 800ebac:	2101      	movs	r1, #1
 800ebae:	6878      	ldr	r0, [r7, #4]
 800ebb0:	f006 fb51 	bl	8015256 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800ebb4:	2300      	movs	r3, #0
 800ebb6:	e000      	b.n	800ebba <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800ebb8:	2302      	movs	r3, #2
  }
}
 800ebba:	4618      	mov	r0, r3
 800ebbc:	3710      	adds	r7, #16
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	bd80      	pop	{r7, pc}

0800ebc2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ebc2:	b580      	push	{r7, lr}
 800ebc4:	b084      	sub	sp, #16
 800ebc6:	af00      	add	r7, sp, #0
 800ebc8:	60f8      	str	r0, [r7, #12]
 800ebca:	60b9      	str	r1, [r7, #8]
 800ebcc:	4613      	mov	r3, r2
 800ebce:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d101      	bne.n	800ebda <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ebd6:	2302      	movs	r3, #2
 800ebd8:	e01a      	b.n	800ec10 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d003      	beq.n	800ebec <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	2200      	movs	r2, #0
 800ebe8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ebec:	68bb      	ldr	r3, [r7, #8]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d003      	beq.n	800ebfa <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	68ba      	ldr	r2, [r7, #8]
 800ebf6:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	2201      	movs	r2, #1
 800ebfe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	79fa      	ldrb	r2, [r7, #7]
 800ec06:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800ec08:	68f8      	ldr	r0, [r7, #12]
 800ec0a:	f006 f9cf 	bl	8014fac <USBD_LL_Init>

  return USBD_OK;
 800ec0e:	2300      	movs	r3, #0
}
 800ec10:	4618      	mov	r0, r3
 800ec12:	3710      	adds	r7, #16
 800ec14:	46bd      	mov	sp, r7
 800ec16:	bd80      	pop	{r7, pc}

0800ec18 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ec18:	b480      	push	{r7}
 800ec1a:	b085      	sub	sp, #20
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	6078      	str	r0, [r7, #4]
 800ec20:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800ec22:	2300      	movs	r3, #0
 800ec24:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800ec26:	683b      	ldr	r3, [r7, #0]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d006      	beq.n	800ec3a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	683a      	ldr	r2, [r7, #0]
 800ec30:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800ec34:	2300      	movs	r3, #0
 800ec36:	73fb      	strb	r3, [r7, #15]
 800ec38:	e001      	b.n	800ec3e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800ec3a:	2302      	movs	r3, #2
 800ec3c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ec3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec40:	4618      	mov	r0, r3
 800ec42:	3714      	adds	r7, #20
 800ec44:	46bd      	mov	sp, r7
 800ec46:	bc80      	pop	{r7}
 800ec48:	4770      	bx	lr

0800ec4a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ec4a:	b580      	push	{r7, lr}
 800ec4c:	b082      	sub	sp, #8
 800ec4e:	af00      	add	r7, sp, #0
 800ec50:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800ec52:	6878      	ldr	r0, [r7, #4]
 800ec54:	f006 f9f4 	bl	8015040 <USBD_LL_Start>

  return USBD_OK;
 800ec58:	2300      	movs	r3, #0
}
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	3708      	adds	r7, #8
 800ec5e:	46bd      	mov	sp, r7
 800ec60:	bd80      	pop	{r7, pc}

0800ec62 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ec62:	b480      	push	{r7}
 800ec64:	b083      	sub	sp, #12
 800ec66:	af00      	add	r7, sp, #0
 800ec68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ec6a:	2300      	movs	r3, #0
}
 800ec6c:	4618      	mov	r0, r3
 800ec6e:	370c      	adds	r7, #12
 800ec70:	46bd      	mov	sp, r7
 800ec72:	bc80      	pop	{r7}
 800ec74:	4770      	bx	lr

0800ec76 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800ec76:	b580      	push	{r7, lr}
 800ec78:	b084      	sub	sp, #16
 800ec7a:	af00      	add	r7, sp, #0
 800ec7c:	6078      	str	r0, [r7, #4]
 800ec7e:	460b      	mov	r3, r1
 800ec80:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ec82:	2302      	movs	r3, #2
 800ec84:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d00c      	beq.n	800ecaa <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	78fa      	ldrb	r2, [r7, #3]
 800ec9a:	4611      	mov	r1, r2
 800ec9c:	6878      	ldr	r0, [r7, #4]
 800ec9e:	4798      	blx	r3
 800eca0:	4603      	mov	r3, r0
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d101      	bne.n	800ecaa <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800eca6:	2300      	movs	r3, #0
 800eca8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800ecaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecac:	4618      	mov	r0, r3
 800ecae:	3710      	adds	r7, #16
 800ecb0:	46bd      	mov	sp, r7
 800ecb2:	bd80      	pop	{r7, pc}

0800ecb4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	b082      	sub	sp, #8
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	6078      	str	r0, [r7, #4]
 800ecbc:	460b      	mov	r3, r1
 800ecbe:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ecc6:	685b      	ldr	r3, [r3, #4]
 800ecc8:	78fa      	ldrb	r2, [r7, #3]
 800ecca:	4611      	mov	r1, r2
 800eccc:	6878      	ldr	r0, [r7, #4]
 800ecce:	4798      	blx	r3

  return USBD_OK;
 800ecd0:	2300      	movs	r3, #0
}
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	3708      	adds	r7, #8
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	bd80      	pop	{r7, pc}

0800ecda <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ecda:	b580      	push	{r7, lr}
 800ecdc:	b082      	sub	sp, #8
 800ecde:	af00      	add	r7, sp, #0
 800ece0:	6078      	str	r0, [r7, #4]
 800ece2:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800ecea:	6839      	ldr	r1, [r7, #0]
 800ecec:	4618      	mov	r0, r3
 800ecee:	f000 ff03 	bl	800faf8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	2201      	movs	r2, #1
 800ecf6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800ed00:	461a      	mov	r2, r3
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800ed0e:	f003 031f 	and.w	r3, r3, #31
 800ed12:	2b01      	cmp	r3, #1
 800ed14:	d00c      	beq.n	800ed30 <USBD_LL_SetupStage+0x56>
 800ed16:	2b01      	cmp	r3, #1
 800ed18:	d302      	bcc.n	800ed20 <USBD_LL_SetupStage+0x46>
 800ed1a:	2b02      	cmp	r3, #2
 800ed1c:	d010      	beq.n	800ed40 <USBD_LL_SetupStage+0x66>
 800ed1e:	e017      	b.n	800ed50 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800ed26:	4619      	mov	r1, r3
 800ed28:	6878      	ldr	r0, [r7, #4]
 800ed2a:	f000 fa03 	bl	800f134 <USBD_StdDevReq>
      break;
 800ed2e:	e01a      	b.n	800ed66 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800ed36:	4619      	mov	r1, r3
 800ed38:	6878      	ldr	r0, [r7, #4]
 800ed3a:	f000 fa65 	bl	800f208 <USBD_StdItfReq>
      break;
 800ed3e:	e012      	b.n	800ed66 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800ed46:	4619      	mov	r1, r3
 800ed48:	6878      	ldr	r0, [r7, #4]
 800ed4a:	f000 faa3 	bl	800f294 <USBD_StdEPReq>
      break;
 800ed4e:	e00a      	b.n	800ed66 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800ed56:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ed5a:	b2db      	uxtb	r3, r3
 800ed5c:	4619      	mov	r1, r3
 800ed5e:	6878      	ldr	r0, [r7, #4]
 800ed60:	f006 f9ce 	bl	8015100 <USBD_LL_StallEP>
      break;
 800ed64:	bf00      	nop
  }

  return USBD_OK;
 800ed66:	2300      	movs	r3, #0
}
 800ed68:	4618      	mov	r0, r3
 800ed6a:	3708      	adds	r7, #8
 800ed6c:	46bd      	mov	sp, r7
 800ed6e:	bd80      	pop	{r7, pc}

0800ed70 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b086      	sub	sp, #24
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	60f8      	str	r0, [r7, #12]
 800ed78:	460b      	mov	r3, r1
 800ed7a:	607a      	str	r2, [r7, #4]
 800ed7c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ed7e:	7afb      	ldrb	r3, [r7, #11]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d14b      	bne.n	800ee1c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800ed8a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ed92:	2b03      	cmp	r3, #3
 800ed94:	d134      	bne.n	800ee00 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800ed96:	697b      	ldr	r3, [r7, #20]
 800ed98:	68da      	ldr	r2, [r3, #12]
 800ed9a:	697b      	ldr	r3, [r7, #20]
 800ed9c:	691b      	ldr	r3, [r3, #16]
 800ed9e:	429a      	cmp	r2, r3
 800eda0:	d919      	bls.n	800edd6 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800eda2:	697b      	ldr	r3, [r7, #20]
 800eda4:	68da      	ldr	r2, [r3, #12]
 800eda6:	697b      	ldr	r3, [r7, #20]
 800eda8:	691b      	ldr	r3, [r3, #16]
 800edaa:	1ad2      	subs	r2, r2, r3
 800edac:	697b      	ldr	r3, [r7, #20]
 800edae:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800edb0:	697b      	ldr	r3, [r7, #20]
 800edb2:	68da      	ldr	r2, [r3, #12]
 800edb4:	697b      	ldr	r3, [r7, #20]
 800edb6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800edb8:	429a      	cmp	r2, r3
 800edba:	d203      	bcs.n	800edc4 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800edbc:	697b      	ldr	r3, [r7, #20]
 800edbe:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800edc0:	b29b      	uxth	r3, r3
 800edc2:	e002      	b.n	800edca <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800edc4:	697b      	ldr	r3, [r7, #20]
 800edc6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800edc8:	b29b      	uxth	r3, r3
 800edca:	461a      	mov	r2, r3
 800edcc:	6879      	ldr	r1, [r7, #4]
 800edce:	68f8      	ldr	r0, [r7, #12]
 800edd0:	f000 ff84 	bl	800fcdc <USBD_CtlContinueRx>
 800edd4:	e038      	b.n	800ee48 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eddc:	691b      	ldr	r3, [r3, #16]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d00a      	beq.n	800edf8 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800ede8:	2b03      	cmp	r3, #3
 800edea:	d105      	bne.n	800edf8 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800edf2:	691b      	ldr	r3, [r3, #16]
 800edf4:	68f8      	ldr	r0, [r7, #12]
 800edf6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800edf8:	68f8      	ldr	r0, [r7, #12]
 800edfa:	f000 ff81 	bl	800fd00 <USBD_CtlSendStatus>
 800edfe:	e023      	b.n	800ee48 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ee06:	2b05      	cmp	r3, #5
 800ee08:	d11e      	bne.n	800ee48 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	2200      	movs	r2, #0
 800ee0e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800ee12:	2100      	movs	r1, #0
 800ee14:	68f8      	ldr	r0, [r7, #12]
 800ee16:	f006 f973 	bl	8015100 <USBD_LL_StallEP>
 800ee1a:	e015      	b.n	800ee48 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee22:	699b      	ldr	r3, [r3, #24]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d00d      	beq.n	800ee44 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800ee2e:	2b03      	cmp	r3, #3
 800ee30:	d108      	bne.n	800ee44 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ee38:	699b      	ldr	r3, [r3, #24]
 800ee3a:	7afa      	ldrb	r2, [r7, #11]
 800ee3c:	4611      	mov	r1, r2
 800ee3e:	68f8      	ldr	r0, [r7, #12]
 800ee40:	4798      	blx	r3
 800ee42:	e001      	b.n	800ee48 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ee44:	2302      	movs	r3, #2
 800ee46:	e000      	b.n	800ee4a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800ee48:	2300      	movs	r3, #0
}
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	3718      	adds	r7, #24
 800ee4e:	46bd      	mov	sp, r7
 800ee50:	bd80      	pop	{r7, pc}

0800ee52 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ee52:	b580      	push	{r7, lr}
 800ee54:	b086      	sub	sp, #24
 800ee56:	af00      	add	r7, sp, #0
 800ee58:	60f8      	str	r0, [r7, #12]
 800ee5a:	460b      	mov	r3, r1
 800ee5c:	607a      	str	r2, [r7, #4]
 800ee5e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ee60:	7afb      	ldrb	r3, [r7, #11]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d17f      	bne.n	800ef66 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	3314      	adds	r3, #20
 800ee6a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ee72:	2b02      	cmp	r3, #2
 800ee74:	d15c      	bne.n	800ef30 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800ee76:	697b      	ldr	r3, [r7, #20]
 800ee78:	68da      	ldr	r2, [r3, #12]
 800ee7a:	697b      	ldr	r3, [r7, #20]
 800ee7c:	691b      	ldr	r3, [r3, #16]
 800ee7e:	429a      	cmp	r2, r3
 800ee80:	d915      	bls.n	800eeae <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800ee82:	697b      	ldr	r3, [r7, #20]
 800ee84:	68da      	ldr	r2, [r3, #12]
 800ee86:	697b      	ldr	r3, [r7, #20]
 800ee88:	691b      	ldr	r3, [r3, #16]
 800ee8a:	1ad2      	subs	r2, r2, r3
 800ee8c:	697b      	ldr	r3, [r7, #20]
 800ee8e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800ee90:	697b      	ldr	r3, [r7, #20]
 800ee92:	68db      	ldr	r3, [r3, #12]
 800ee94:	b29b      	uxth	r3, r3
 800ee96:	461a      	mov	r2, r3
 800ee98:	6879      	ldr	r1, [r7, #4]
 800ee9a:	68f8      	ldr	r0, [r7, #12]
 800ee9c:	f000 feee 	bl	800fc7c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800eea0:	2300      	movs	r3, #0
 800eea2:	2200      	movs	r2, #0
 800eea4:	2100      	movs	r1, #0
 800eea6:	68f8      	ldr	r0, [r7, #12]
 800eea8:	f006 f9d5 	bl	8015256 <USBD_LL_PrepareReceive>
 800eeac:	e04e      	b.n	800ef4c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800eeae:	697b      	ldr	r3, [r7, #20]
 800eeb0:	689b      	ldr	r3, [r3, #8]
 800eeb2:	697a      	ldr	r2, [r7, #20]
 800eeb4:	6912      	ldr	r2, [r2, #16]
 800eeb6:	fbb3 f1f2 	udiv	r1, r3, r2
 800eeba:	fb02 f201 	mul.w	r2, r2, r1
 800eebe:	1a9b      	subs	r3, r3, r2
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d11c      	bne.n	800eefe <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800eec4:	697b      	ldr	r3, [r7, #20]
 800eec6:	689a      	ldr	r2, [r3, #8]
 800eec8:	697b      	ldr	r3, [r7, #20]
 800eeca:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800eecc:	429a      	cmp	r2, r3
 800eece:	d316      	bcc.n	800eefe <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800eed0:	697b      	ldr	r3, [r7, #20]
 800eed2:	689a      	ldr	r2, [r3, #8]
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800eeda:	429a      	cmp	r2, r3
 800eedc:	d20f      	bcs.n	800eefe <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800eede:	2200      	movs	r2, #0
 800eee0:	2100      	movs	r1, #0
 800eee2:	68f8      	ldr	r0, [r7, #12]
 800eee4:	f000 feca 	bl	800fc7c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	2200      	movs	r2, #0
 800eeec:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800eef0:	2300      	movs	r3, #0
 800eef2:	2200      	movs	r2, #0
 800eef4:	2100      	movs	r1, #0
 800eef6:	68f8      	ldr	r0, [r7, #12]
 800eef8:	f006 f9ad 	bl	8015256 <USBD_LL_PrepareReceive>
 800eefc:	e026      	b.n	800ef4c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ef04:	68db      	ldr	r3, [r3, #12]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d00a      	beq.n	800ef20 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ef10:	2b03      	cmp	r3, #3
 800ef12:	d105      	bne.n	800ef20 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ef1a:	68db      	ldr	r3, [r3, #12]
 800ef1c:	68f8      	ldr	r0, [r7, #12]
 800ef1e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800ef20:	2180      	movs	r1, #128	; 0x80
 800ef22:	68f8      	ldr	r0, [r7, #12]
 800ef24:	f006 f8ec 	bl	8015100 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800ef28:	68f8      	ldr	r0, [r7, #12]
 800ef2a:	f000 fefc 	bl	800fd26 <USBD_CtlReceiveStatus>
 800ef2e:	e00d      	b.n	800ef4c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ef36:	2b04      	cmp	r3, #4
 800ef38:	d004      	beq.n	800ef44 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d103      	bne.n	800ef4c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800ef44:	2180      	movs	r1, #128	; 0x80
 800ef46:	68f8      	ldr	r0, [r7, #12]
 800ef48:	f006 f8da 	bl	8015100 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ef52:	2b01      	cmp	r3, #1
 800ef54:	d11d      	bne.n	800ef92 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800ef56:	68f8      	ldr	r0, [r7, #12]
 800ef58:	f7ff fe83 	bl	800ec62 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	2200      	movs	r2, #0
 800ef60:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ef64:	e015      	b.n	800ef92 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ef6c:	695b      	ldr	r3, [r3, #20]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d00d      	beq.n	800ef8e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800ef78:	2b03      	cmp	r3, #3
 800ef7a:	d108      	bne.n	800ef8e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ef82:	695b      	ldr	r3, [r3, #20]
 800ef84:	7afa      	ldrb	r2, [r7, #11]
 800ef86:	4611      	mov	r1, r2
 800ef88:	68f8      	ldr	r0, [r7, #12]
 800ef8a:	4798      	blx	r3
 800ef8c:	e001      	b.n	800ef92 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ef8e:	2302      	movs	r3, #2
 800ef90:	e000      	b.n	800ef94 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800ef92:	2300      	movs	r3, #0
}
 800ef94:	4618      	mov	r0, r3
 800ef96:	3718      	adds	r7, #24
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}

0800ef9c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ef9c:	b580      	push	{r7, lr}
 800ef9e:	b082      	sub	sp, #8
 800efa0:	af00      	add	r7, sp, #0
 800efa2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800efa4:	2340      	movs	r3, #64	; 0x40
 800efa6:	2200      	movs	r2, #0
 800efa8:	2100      	movs	r1, #0
 800efaa:	6878      	ldr	r0, [r7, #4]
 800efac:	f006 f863 	bl	8015076 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	2201      	movs	r2, #1
 800efb4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	2240      	movs	r2, #64	; 0x40
 800efbc:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800efc0:	2340      	movs	r3, #64	; 0x40
 800efc2:	2200      	movs	r2, #0
 800efc4:	2180      	movs	r1, #128	; 0x80
 800efc6:	6878      	ldr	r0, [r7, #4]
 800efc8:	f006 f855 	bl	8015076 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2201      	movs	r2, #1
 800efd0:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	2240      	movs	r2, #64	; 0x40
 800efd6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2201      	movs	r2, #1
 800efdc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	2200      	movs	r2, #0
 800efe4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	2200      	movs	r2, #0
 800efec:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	2200      	movs	r2, #0
 800eff2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800effc:	2b00      	cmp	r3, #0
 800effe:	d009      	beq.n	800f014 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f006:	685b      	ldr	r3, [r3, #4]
 800f008:	687a      	ldr	r2, [r7, #4]
 800f00a:	6852      	ldr	r2, [r2, #4]
 800f00c:	b2d2      	uxtb	r2, r2
 800f00e:	4611      	mov	r1, r2
 800f010:	6878      	ldr	r0, [r7, #4]
 800f012:	4798      	blx	r3
  }

  return USBD_OK;
 800f014:	2300      	movs	r3, #0
}
 800f016:	4618      	mov	r0, r3
 800f018:	3708      	adds	r7, #8
 800f01a:	46bd      	mov	sp, r7
 800f01c:	bd80      	pop	{r7, pc}

0800f01e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f01e:	b480      	push	{r7}
 800f020:	b083      	sub	sp, #12
 800f022:	af00      	add	r7, sp, #0
 800f024:	6078      	str	r0, [r7, #4]
 800f026:	460b      	mov	r3, r1
 800f028:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	78fa      	ldrb	r2, [r7, #3]
 800f02e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f030:	2300      	movs	r3, #0
}
 800f032:	4618      	mov	r0, r3
 800f034:	370c      	adds	r7, #12
 800f036:	46bd      	mov	sp, r7
 800f038:	bc80      	pop	{r7}
 800f03a:	4770      	bx	lr

0800f03c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f03c:	b480      	push	{r7}
 800f03e:	b083      	sub	sp, #12
 800f040:	af00      	add	r7, sp, #0
 800f042:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	2204      	movs	r2, #4
 800f054:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800f058:	2300      	movs	r3, #0
}
 800f05a:	4618      	mov	r0, r3
 800f05c:	370c      	adds	r7, #12
 800f05e:	46bd      	mov	sp, r7
 800f060:	bc80      	pop	{r7}
 800f062:	4770      	bx	lr

0800f064 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f064:	b480      	push	{r7}
 800f066:	b083      	sub	sp, #12
 800f068:	af00      	add	r7, sp, #0
 800f06a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f072:	2b04      	cmp	r3, #4
 800f074:	d105      	bne.n	800f082 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800f082:	2300      	movs	r3, #0
}
 800f084:	4618      	mov	r0, r3
 800f086:	370c      	adds	r7, #12
 800f088:	46bd      	mov	sp, r7
 800f08a:	bc80      	pop	{r7}
 800f08c:	4770      	bx	lr

0800f08e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f08e:	b580      	push	{r7, lr}
 800f090:	b082      	sub	sp, #8
 800f092:	af00      	add	r7, sp, #0
 800f094:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f09c:	2b03      	cmp	r3, #3
 800f09e:	d10b      	bne.n	800f0b8 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f0a6:	69db      	ldr	r3, [r3, #28]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d005      	beq.n	800f0b8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f0b2:	69db      	ldr	r3, [r3, #28]
 800f0b4:	6878      	ldr	r0, [r7, #4]
 800f0b6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f0b8:	2300      	movs	r3, #0
}
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	3708      	adds	r7, #8
 800f0be:	46bd      	mov	sp, r7
 800f0c0:	bd80      	pop	{r7, pc}

0800f0c2 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800f0c2:	b480      	push	{r7}
 800f0c4:	b083      	sub	sp, #12
 800f0c6:	af00      	add	r7, sp, #0
 800f0c8:	6078      	str	r0, [r7, #4]
 800f0ca:	460b      	mov	r3, r1
 800f0cc:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800f0ce:	2300      	movs	r3, #0
}
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	370c      	adds	r7, #12
 800f0d4:	46bd      	mov	sp, r7
 800f0d6:	bc80      	pop	{r7}
 800f0d8:	4770      	bx	lr

0800f0da <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800f0da:	b480      	push	{r7}
 800f0dc:	b083      	sub	sp, #12
 800f0de:	af00      	add	r7, sp, #0
 800f0e0:	6078      	str	r0, [r7, #4]
 800f0e2:	460b      	mov	r3, r1
 800f0e4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800f0e6:	2300      	movs	r3, #0
}
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	370c      	adds	r7, #12
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	bc80      	pop	{r7}
 800f0f0:	4770      	bx	lr

0800f0f2 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800f0f2:	b480      	push	{r7}
 800f0f4:	b083      	sub	sp, #12
 800f0f6:	af00      	add	r7, sp, #0
 800f0f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f0fa:	2300      	movs	r3, #0
}
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	370c      	adds	r7, #12
 800f100:	46bd      	mov	sp, r7
 800f102:	bc80      	pop	{r7}
 800f104:	4770      	bx	lr

0800f106 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800f106:	b580      	push	{r7, lr}
 800f108:	b082      	sub	sp, #8
 800f10a:	af00      	add	r7, sp, #0
 800f10c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	2201      	movs	r2, #1
 800f112:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f11c:	685b      	ldr	r3, [r3, #4]
 800f11e:	687a      	ldr	r2, [r7, #4]
 800f120:	6852      	ldr	r2, [r2, #4]
 800f122:	b2d2      	uxtb	r2, r2
 800f124:	4611      	mov	r1, r2
 800f126:	6878      	ldr	r0, [r7, #4]
 800f128:	4798      	blx	r3

  return USBD_OK;
 800f12a:	2300      	movs	r3, #0
}
 800f12c:	4618      	mov	r0, r3
 800f12e:	3708      	adds	r7, #8
 800f130:	46bd      	mov	sp, r7
 800f132:	bd80      	pop	{r7, pc}

0800f134 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800f134:	b580      	push	{r7, lr}
 800f136:	b084      	sub	sp, #16
 800f138:	af00      	add	r7, sp, #0
 800f13a:	6078      	str	r0, [r7, #4]
 800f13c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f13e:	2300      	movs	r3, #0
 800f140:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f142:	683b      	ldr	r3, [r7, #0]
 800f144:	781b      	ldrb	r3, [r3, #0]
 800f146:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f14a:	2b20      	cmp	r3, #32
 800f14c:	d004      	beq.n	800f158 <USBD_StdDevReq+0x24>
 800f14e:	2b40      	cmp	r3, #64	; 0x40
 800f150:	d002      	beq.n	800f158 <USBD_StdDevReq+0x24>
 800f152:	2b00      	cmp	r3, #0
 800f154:	d008      	beq.n	800f168 <USBD_StdDevReq+0x34>
 800f156:	e04c      	b.n	800f1f2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f15e:	689b      	ldr	r3, [r3, #8]
 800f160:	6839      	ldr	r1, [r7, #0]
 800f162:	6878      	ldr	r0, [r7, #4]
 800f164:	4798      	blx	r3
      break;
 800f166:	e049      	b.n	800f1fc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f168:	683b      	ldr	r3, [r7, #0]
 800f16a:	785b      	ldrb	r3, [r3, #1]
 800f16c:	2b09      	cmp	r3, #9
 800f16e:	d83a      	bhi.n	800f1e6 <USBD_StdDevReq+0xb2>
 800f170:	a201      	add	r2, pc, #4	; (adr r2, 800f178 <USBD_StdDevReq+0x44>)
 800f172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f176:	bf00      	nop
 800f178:	0800f1c9 	.word	0x0800f1c9
 800f17c:	0800f1dd 	.word	0x0800f1dd
 800f180:	0800f1e7 	.word	0x0800f1e7
 800f184:	0800f1d3 	.word	0x0800f1d3
 800f188:	0800f1e7 	.word	0x0800f1e7
 800f18c:	0800f1ab 	.word	0x0800f1ab
 800f190:	0800f1a1 	.word	0x0800f1a1
 800f194:	0800f1e7 	.word	0x0800f1e7
 800f198:	0800f1bf 	.word	0x0800f1bf
 800f19c:	0800f1b5 	.word	0x0800f1b5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f1a0:	6839      	ldr	r1, [r7, #0]
 800f1a2:	6878      	ldr	r0, [r7, #4]
 800f1a4:	f000 f9d4 	bl	800f550 <USBD_GetDescriptor>
          break;
 800f1a8:	e022      	b.n	800f1f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f1aa:	6839      	ldr	r1, [r7, #0]
 800f1ac:	6878      	ldr	r0, [r7, #4]
 800f1ae:	f000 fb37 	bl	800f820 <USBD_SetAddress>
          break;
 800f1b2:	e01d      	b.n	800f1f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800f1b4:	6839      	ldr	r1, [r7, #0]
 800f1b6:	6878      	ldr	r0, [r7, #4]
 800f1b8:	f000 fb74 	bl	800f8a4 <USBD_SetConfig>
          break;
 800f1bc:	e018      	b.n	800f1f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f1be:	6839      	ldr	r1, [r7, #0]
 800f1c0:	6878      	ldr	r0, [r7, #4]
 800f1c2:	f000 fbfd 	bl	800f9c0 <USBD_GetConfig>
          break;
 800f1c6:	e013      	b.n	800f1f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f1c8:	6839      	ldr	r1, [r7, #0]
 800f1ca:	6878      	ldr	r0, [r7, #4]
 800f1cc:	f000 fc2c 	bl	800fa28 <USBD_GetStatus>
          break;
 800f1d0:	e00e      	b.n	800f1f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f1d2:	6839      	ldr	r1, [r7, #0]
 800f1d4:	6878      	ldr	r0, [r7, #4]
 800f1d6:	f000 fc5a 	bl	800fa8e <USBD_SetFeature>
          break;
 800f1da:	e009      	b.n	800f1f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f1dc:	6839      	ldr	r1, [r7, #0]
 800f1de:	6878      	ldr	r0, [r7, #4]
 800f1e0:	f000 fc69 	bl	800fab6 <USBD_ClrFeature>
          break;
 800f1e4:	e004      	b.n	800f1f0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800f1e6:	6839      	ldr	r1, [r7, #0]
 800f1e8:	6878      	ldr	r0, [r7, #4]
 800f1ea:	f000 fcc1 	bl	800fb70 <USBD_CtlError>
          break;
 800f1ee:	bf00      	nop
      }
      break;
 800f1f0:	e004      	b.n	800f1fc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800f1f2:	6839      	ldr	r1, [r7, #0]
 800f1f4:	6878      	ldr	r0, [r7, #4]
 800f1f6:	f000 fcbb 	bl	800fb70 <USBD_CtlError>
      break;
 800f1fa:	bf00      	nop
  }

  return ret;
 800f1fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1fe:	4618      	mov	r0, r3
 800f200:	3710      	adds	r7, #16
 800f202:	46bd      	mov	sp, r7
 800f204:	bd80      	pop	{r7, pc}
 800f206:	bf00      	nop

0800f208 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b084      	sub	sp, #16
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
 800f210:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f212:	2300      	movs	r3, #0
 800f214:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f216:	683b      	ldr	r3, [r7, #0]
 800f218:	781b      	ldrb	r3, [r3, #0]
 800f21a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f21e:	2b20      	cmp	r3, #32
 800f220:	d003      	beq.n	800f22a <USBD_StdItfReq+0x22>
 800f222:	2b40      	cmp	r3, #64	; 0x40
 800f224:	d001      	beq.n	800f22a <USBD_StdItfReq+0x22>
 800f226:	2b00      	cmp	r3, #0
 800f228:	d12a      	bne.n	800f280 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f230:	3b01      	subs	r3, #1
 800f232:	2b02      	cmp	r3, #2
 800f234:	d81d      	bhi.n	800f272 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f236:	683b      	ldr	r3, [r7, #0]
 800f238:	889b      	ldrh	r3, [r3, #4]
 800f23a:	b2db      	uxtb	r3, r3
 800f23c:	2b01      	cmp	r3, #1
 800f23e:	d813      	bhi.n	800f268 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f246:	689b      	ldr	r3, [r3, #8]
 800f248:	6839      	ldr	r1, [r7, #0]
 800f24a:	6878      	ldr	r0, [r7, #4]
 800f24c:	4798      	blx	r3
 800f24e:	4603      	mov	r3, r0
 800f250:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	88db      	ldrh	r3, [r3, #6]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d110      	bne.n	800f27c <USBD_StdItfReq+0x74>
 800f25a:	7bfb      	ldrb	r3, [r7, #15]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d10d      	bne.n	800f27c <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800f260:	6878      	ldr	r0, [r7, #4]
 800f262:	f000 fd4d 	bl	800fd00 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f266:	e009      	b.n	800f27c <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800f268:	6839      	ldr	r1, [r7, #0]
 800f26a:	6878      	ldr	r0, [r7, #4]
 800f26c:	f000 fc80 	bl	800fb70 <USBD_CtlError>
          break;
 800f270:	e004      	b.n	800f27c <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800f272:	6839      	ldr	r1, [r7, #0]
 800f274:	6878      	ldr	r0, [r7, #4]
 800f276:	f000 fc7b 	bl	800fb70 <USBD_CtlError>
          break;
 800f27a:	e000      	b.n	800f27e <USBD_StdItfReq+0x76>
          break;
 800f27c:	bf00      	nop
      }
      break;
 800f27e:	e004      	b.n	800f28a <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800f280:	6839      	ldr	r1, [r7, #0]
 800f282:	6878      	ldr	r0, [r7, #4]
 800f284:	f000 fc74 	bl	800fb70 <USBD_CtlError>
      break;
 800f288:	bf00      	nop
  }

  return USBD_OK;
 800f28a:	2300      	movs	r3, #0
}
 800f28c:	4618      	mov	r0, r3
 800f28e:	3710      	adds	r7, #16
 800f290:	46bd      	mov	sp, r7
 800f292:	bd80      	pop	{r7, pc}

0800f294 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800f294:	b580      	push	{r7, lr}
 800f296:	b084      	sub	sp, #16
 800f298:	af00      	add	r7, sp, #0
 800f29a:	6078      	str	r0, [r7, #4]
 800f29c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f29e:	2300      	movs	r3, #0
 800f2a0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800f2a2:	683b      	ldr	r3, [r7, #0]
 800f2a4:	889b      	ldrh	r3, [r3, #4]
 800f2a6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f2a8:	683b      	ldr	r3, [r7, #0]
 800f2aa:	781b      	ldrb	r3, [r3, #0]
 800f2ac:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f2b0:	2b20      	cmp	r3, #32
 800f2b2:	d004      	beq.n	800f2be <USBD_StdEPReq+0x2a>
 800f2b4:	2b40      	cmp	r3, #64	; 0x40
 800f2b6:	d002      	beq.n	800f2be <USBD_StdEPReq+0x2a>
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d008      	beq.n	800f2ce <USBD_StdEPReq+0x3a>
 800f2bc:	e13d      	b.n	800f53a <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f2c4:	689b      	ldr	r3, [r3, #8]
 800f2c6:	6839      	ldr	r1, [r7, #0]
 800f2c8:	6878      	ldr	r0, [r7, #4]
 800f2ca:	4798      	blx	r3
      break;
 800f2cc:	e13a      	b.n	800f544 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800f2ce:	683b      	ldr	r3, [r7, #0]
 800f2d0:	781b      	ldrb	r3, [r3, #0]
 800f2d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f2d6:	2b20      	cmp	r3, #32
 800f2d8:	d10a      	bne.n	800f2f0 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f2e0:	689b      	ldr	r3, [r3, #8]
 800f2e2:	6839      	ldr	r1, [r7, #0]
 800f2e4:	6878      	ldr	r0, [r7, #4]
 800f2e6:	4798      	blx	r3
 800f2e8:	4603      	mov	r3, r0
 800f2ea:	73fb      	strb	r3, [r7, #15]

        return ret;
 800f2ec:	7bfb      	ldrb	r3, [r7, #15]
 800f2ee:	e12a      	b.n	800f546 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800f2f0:	683b      	ldr	r3, [r7, #0]
 800f2f2:	785b      	ldrb	r3, [r3, #1]
 800f2f4:	2b01      	cmp	r3, #1
 800f2f6:	d03e      	beq.n	800f376 <USBD_StdEPReq+0xe2>
 800f2f8:	2b03      	cmp	r3, #3
 800f2fa:	d002      	beq.n	800f302 <USBD_StdEPReq+0x6e>
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d070      	beq.n	800f3e2 <USBD_StdEPReq+0x14e>
 800f300:	e115      	b.n	800f52e <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f308:	2b02      	cmp	r3, #2
 800f30a:	d002      	beq.n	800f312 <USBD_StdEPReq+0x7e>
 800f30c:	2b03      	cmp	r3, #3
 800f30e:	d015      	beq.n	800f33c <USBD_StdEPReq+0xa8>
 800f310:	e02b      	b.n	800f36a <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f312:	7bbb      	ldrb	r3, [r7, #14]
 800f314:	2b00      	cmp	r3, #0
 800f316:	d00c      	beq.n	800f332 <USBD_StdEPReq+0x9e>
 800f318:	7bbb      	ldrb	r3, [r7, #14]
 800f31a:	2b80      	cmp	r3, #128	; 0x80
 800f31c:	d009      	beq.n	800f332 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800f31e:	7bbb      	ldrb	r3, [r7, #14]
 800f320:	4619      	mov	r1, r3
 800f322:	6878      	ldr	r0, [r7, #4]
 800f324:	f005 feec 	bl	8015100 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800f328:	2180      	movs	r1, #128	; 0x80
 800f32a:	6878      	ldr	r0, [r7, #4]
 800f32c:	f005 fee8 	bl	8015100 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f330:	e020      	b.n	800f374 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800f332:	6839      	ldr	r1, [r7, #0]
 800f334:	6878      	ldr	r0, [r7, #4]
 800f336:	f000 fc1b 	bl	800fb70 <USBD_CtlError>
              break;
 800f33a:	e01b      	b.n	800f374 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f33c:	683b      	ldr	r3, [r7, #0]
 800f33e:	885b      	ldrh	r3, [r3, #2]
 800f340:	2b00      	cmp	r3, #0
 800f342:	d10e      	bne.n	800f362 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800f344:	7bbb      	ldrb	r3, [r7, #14]
 800f346:	2b00      	cmp	r3, #0
 800f348:	d00b      	beq.n	800f362 <USBD_StdEPReq+0xce>
 800f34a:	7bbb      	ldrb	r3, [r7, #14]
 800f34c:	2b80      	cmp	r3, #128	; 0x80
 800f34e:	d008      	beq.n	800f362 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f350:	683b      	ldr	r3, [r7, #0]
 800f352:	88db      	ldrh	r3, [r3, #6]
 800f354:	2b00      	cmp	r3, #0
 800f356:	d104      	bne.n	800f362 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800f358:	7bbb      	ldrb	r3, [r7, #14]
 800f35a:	4619      	mov	r1, r3
 800f35c:	6878      	ldr	r0, [r7, #4]
 800f35e:	f005 fecf 	bl	8015100 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800f362:	6878      	ldr	r0, [r7, #4]
 800f364:	f000 fccc 	bl	800fd00 <USBD_CtlSendStatus>

              break;
 800f368:	e004      	b.n	800f374 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800f36a:	6839      	ldr	r1, [r7, #0]
 800f36c:	6878      	ldr	r0, [r7, #4]
 800f36e:	f000 fbff 	bl	800fb70 <USBD_CtlError>
              break;
 800f372:	bf00      	nop
          }
          break;
 800f374:	e0e0      	b.n	800f538 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f37c:	2b02      	cmp	r3, #2
 800f37e:	d002      	beq.n	800f386 <USBD_StdEPReq+0xf2>
 800f380:	2b03      	cmp	r3, #3
 800f382:	d015      	beq.n	800f3b0 <USBD_StdEPReq+0x11c>
 800f384:	e026      	b.n	800f3d4 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f386:	7bbb      	ldrb	r3, [r7, #14]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d00c      	beq.n	800f3a6 <USBD_StdEPReq+0x112>
 800f38c:	7bbb      	ldrb	r3, [r7, #14]
 800f38e:	2b80      	cmp	r3, #128	; 0x80
 800f390:	d009      	beq.n	800f3a6 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800f392:	7bbb      	ldrb	r3, [r7, #14]
 800f394:	4619      	mov	r1, r3
 800f396:	6878      	ldr	r0, [r7, #4]
 800f398:	f005 feb2 	bl	8015100 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800f39c:	2180      	movs	r1, #128	; 0x80
 800f39e:	6878      	ldr	r0, [r7, #4]
 800f3a0:	f005 feae 	bl	8015100 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f3a4:	e01c      	b.n	800f3e0 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800f3a6:	6839      	ldr	r1, [r7, #0]
 800f3a8:	6878      	ldr	r0, [r7, #4]
 800f3aa:	f000 fbe1 	bl	800fb70 <USBD_CtlError>
              break;
 800f3ae:	e017      	b.n	800f3e0 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f3b0:	683b      	ldr	r3, [r7, #0]
 800f3b2:	885b      	ldrh	r3, [r3, #2]
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d112      	bne.n	800f3de <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f3b8:	7bbb      	ldrb	r3, [r7, #14]
 800f3ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d004      	beq.n	800f3cc <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800f3c2:	7bbb      	ldrb	r3, [r7, #14]
 800f3c4:	4619      	mov	r1, r3
 800f3c6:	6878      	ldr	r0, [r7, #4]
 800f3c8:	f005 feb9 	bl	801513e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800f3cc:	6878      	ldr	r0, [r7, #4]
 800f3ce:	f000 fc97 	bl	800fd00 <USBD_CtlSendStatus>
              }
              break;
 800f3d2:	e004      	b.n	800f3de <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800f3d4:	6839      	ldr	r1, [r7, #0]
 800f3d6:	6878      	ldr	r0, [r7, #4]
 800f3d8:	f000 fbca 	bl	800fb70 <USBD_CtlError>
              break;
 800f3dc:	e000      	b.n	800f3e0 <USBD_StdEPReq+0x14c>
              break;
 800f3de:	bf00      	nop
          }
          break;
 800f3e0:	e0aa      	b.n	800f538 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f3e8:	2b02      	cmp	r3, #2
 800f3ea:	d002      	beq.n	800f3f2 <USBD_StdEPReq+0x15e>
 800f3ec:	2b03      	cmp	r3, #3
 800f3ee:	d032      	beq.n	800f456 <USBD_StdEPReq+0x1c2>
 800f3f0:	e097      	b.n	800f522 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f3f2:	7bbb      	ldrb	r3, [r7, #14]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d007      	beq.n	800f408 <USBD_StdEPReq+0x174>
 800f3f8:	7bbb      	ldrb	r3, [r7, #14]
 800f3fa:	2b80      	cmp	r3, #128	; 0x80
 800f3fc:	d004      	beq.n	800f408 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800f3fe:	6839      	ldr	r1, [r7, #0]
 800f400:	6878      	ldr	r0, [r7, #4]
 800f402:	f000 fbb5 	bl	800fb70 <USBD_CtlError>
                break;
 800f406:	e091      	b.n	800f52c <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f408:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	da0b      	bge.n	800f428 <USBD_StdEPReq+0x194>
 800f410:	7bbb      	ldrb	r3, [r7, #14]
 800f412:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f416:	4613      	mov	r3, r2
 800f418:	009b      	lsls	r3, r3, #2
 800f41a:	4413      	add	r3, r2
 800f41c:	009b      	lsls	r3, r3, #2
 800f41e:	3310      	adds	r3, #16
 800f420:	687a      	ldr	r2, [r7, #4]
 800f422:	4413      	add	r3, r2
 800f424:	3304      	adds	r3, #4
 800f426:	e00b      	b.n	800f440 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f428:	7bbb      	ldrb	r3, [r7, #14]
 800f42a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f42e:	4613      	mov	r3, r2
 800f430:	009b      	lsls	r3, r3, #2
 800f432:	4413      	add	r3, r2
 800f434:	009b      	lsls	r3, r3, #2
 800f436:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f43a:	687a      	ldr	r2, [r7, #4]
 800f43c:	4413      	add	r3, r2
 800f43e:	3304      	adds	r3, #4
 800f440:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f442:	68bb      	ldr	r3, [r7, #8]
 800f444:	2200      	movs	r2, #0
 800f446:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800f448:	68bb      	ldr	r3, [r7, #8]
 800f44a:	2202      	movs	r2, #2
 800f44c:	4619      	mov	r1, r3
 800f44e:	6878      	ldr	r0, [r7, #4]
 800f450:	f000 fbf8 	bl	800fc44 <USBD_CtlSendData>
              break;
 800f454:	e06a      	b.n	800f52c <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f456:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	da11      	bge.n	800f482 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f45e:	7bbb      	ldrb	r3, [r7, #14]
 800f460:	f003 020f 	and.w	r2, r3, #15
 800f464:	6879      	ldr	r1, [r7, #4]
 800f466:	4613      	mov	r3, r2
 800f468:	009b      	lsls	r3, r3, #2
 800f46a:	4413      	add	r3, r2
 800f46c:	009b      	lsls	r3, r3, #2
 800f46e:	440b      	add	r3, r1
 800f470:	3318      	adds	r3, #24
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	2b00      	cmp	r3, #0
 800f476:	d117      	bne.n	800f4a8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800f478:	6839      	ldr	r1, [r7, #0]
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	f000 fb78 	bl	800fb70 <USBD_CtlError>
                  break;
 800f480:	e054      	b.n	800f52c <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f482:	7bbb      	ldrb	r3, [r7, #14]
 800f484:	f003 020f 	and.w	r2, r3, #15
 800f488:	6879      	ldr	r1, [r7, #4]
 800f48a:	4613      	mov	r3, r2
 800f48c:	009b      	lsls	r3, r3, #2
 800f48e:	4413      	add	r3, r2
 800f490:	009b      	lsls	r3, r3, #2
 800f492:	440b      	add	r3, r1
 800f494:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d104      	bne.n	800f4a8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800f49e:	6839      	ldr	r1, [r7, #0]
 800f4a0:	6878      	ldr	r0, [r7, #4]
 800f4a2:	f000 fb65 	bl	800fb70 <USBD_CtlError>
                  break;
 800f4a6:	e041      	b.n	800f52c <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f4a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	da0b      	bge.n	800f4c8 <USBD_StdEPReq+0x234>
 800f4b0:	7bbb      	ldrb	r3, [r7, #14]
 800f4b2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f4b6:	4613      	mov	r3, r2
 800f4b8:	009b      	lsls	r3, r3, #2
 800f4ba:	4413      	add	r3, r2
 800f4bc:	009b      	lsls	r3, r3, #2
 800f4be:	3310      	adds	r3, #16
 800f4c0:	687a      	ldr	r2, [r7, #4]
 800f4c2:	4413      	add	r3, r2
 800f4c4:	3304      	adds	r3, #4
 800f4c6:	e00b      	b.n	800f4e0 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f4c8:	7bbb      	ldrb	r3, [r7, #14]
 800f4ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f4ce:	4613      	mov	r3, r2
 800f4d0:	009b      	lsls	r3, r3, #2
 800f4d2:	4413      	add	r3, r2
 800f4d4:	009b      	lsls	r3, r3, #2
 800f4d6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f4da:	687a      	ldr	r2, [r7, #4]
 800f4dc:	4413      	add	r3, r2
 800f4de:	3304      	adds	r3, #4
 800f4e0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f4e2:	7bbb      	ldrb	r3, [r7, #14]
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d002      	beq.n	800f4ee <USBD_StdEPReq+0x25a>
 800f4e8:	7bbb      	ldrb	r3, [r7, #14]
 800f4ea:	2b80      	cmp	r3, #128	; 0x80
 800f4ec:	d103      	bne.n	800f4f6 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800f4ee:	68bb      	ldr	r3, [r7, #8]
 800f4f0:	2200      	movs	r2, #0
 800f4f2:	601a      	str	r2, [r3, #0]
 800f4f4:	e00e      	b.n	800f514 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800f4f6:	7bbb      	ldrb	r3, [r7, #14]
 800f4f8:	4619      	mov	r1, r3
 800f4fa:	6878      	ldr	r0, [r7, #4]
 800f4fc:	f005 fe3e 	bl	801517c <USBD_LL_IsStallEP>
 800f500:	4603      	mov	r3, r0
 800f502:	2b00      	cmp	r3, #0
 800f504:	d003      	beq.n	800f50e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800f506:	68bb      	ldr	r3, [r7, #8]
 800f508:	2201      	movs	r2, #1
 800f50a:	601a      	str	r2, [r3, #0]
 800f50c:	e002      	b.n	800f514 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800f50e:	68bb      	ldr	r3, [r7, #8]
 800f510:	2200      	movs	r2, #0
 800f512:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800f514:	68bb      	ldr	r3, [r7, #8]
 800f516:	2202      	movs	r2, #2
 800f518:	4619      	mov	r1, r3
 800f51a:	6878      	ldr	r0, [r7, #4]
 800f51c:	f000 fb92 	bl	800fc44 <USBD_CtlSendData>
              break;
 800f520:	e004      	b.n	800f52c <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800f522:	6839      	ldr	r1, [r7, #0]
 800f524:	6878      	ldr	r0, [r7, #4]
 800f526:	f000 fb23 	bl	800fb70 <USBD_CtlError>
              break;
 800f52a:	bf00      	nop
          }
          break;
 800f52c:	e004      	b.n	800f538 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800f52e:	6839      	ldr	r1, [r7, #0]
 800f530:	6878      	ldr	r0, [r7, #4]
 800f532:	f000 fb1d 	bl	800fb70 <USBD_CtlError>
          break;
 800f536:	bf00      	nop
      }
      break;
 800f538:	e004      	b.n	800f544 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800f53a:	6839      	ldr	r1, [r7, #0]
 800f53c:	6878      	ldr	r0, [r7, #4]
 800f53e:	f000 fb17 	bl	800fb70 <USBD_CtlError>
      break;
 800f542:	bf00      	nop
  }

  return ret;
 800f544:	7bfb      	ldrb	r3, [r7, #15]
}
 800f546:	4618      	mov	r0, r3
 800f548:	3710      	adds	r7, #16
 800f54a:	46bd      	mov	sp, r7
 800f54c:	bd80      	pop	{r7, pc}
	...

0800f550 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b084      	sub	sp, #16
 800f554:	af00      	add	r7, sp, #0
 800f556:	6078      	str	r0, [r7, #4]
 800f558:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f55a:	2300      	movs	r3, #0
 800f55c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f55e:	2300      	movs	r3, #0
 800f560:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f562:	2300      	movs	r3, #0
 800f564:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f566:	683b      	ldr	r3, [r7, #0]
 800f568:	885b      	ldrh	r3, [r3, #2]
 800f56a:	0a1b      	lsrs	r3, r3, #8
 800f56c:	b29b      	uxth	r3, r3
 800f56e:	3b01      	subs	r3, #1
 800f570:	2b06      	cmp	r3, #6
 800f572:	f200 8128 	bhi.w	800f7c6 <USBD_GetDescriptor+0x276>
 800f576:	a201      	add	r2, pc, #4	; (adr r2, 800f57c <USBD_GetDescriptor+0x2c>)
 800f578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f57c:	0800f599 	.word	0x0800f599
 800f580:	0800f5b1 	.word	0x0800f5b1
 800f584:	0800f5f1 	.word	0x0800f5f1
 800f588:	0800f7c7 	.word	0x0800f7c7
 800f58c:	0800f7c7 	.word	0x0800f7c7
 800f590:	0800f767 	.word	0x0800f767
 800f594:	0800f793 	.word	0x0800f793
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	687a      	ldr	r2, [r7, #4]
 800f5a2:	7c12      	ldrb	r2, [r2, #16]
 800f5a4:	f107 0108 	add.w	r1, r7, #8
 800f5a8:	4610      	mov	r0, r2
 800f5aa:	4798      	blx	r3
 800f5ac:	60f8      	str	r0, [r7, #12]
      break;
 800f5ae:	e112      	b.n	800f7d6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	7c1b      	ldrb	r3, [r3, #16]
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d10d      	bne.n	800f5d4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f5be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f5c0:	f107 0208 	add.w	r2, r7, #8
 800f5c4:	4610      	mov	r0, r2
 800f5c6:	4798      	blx	r3
 800f5c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	3301      	adds	r3, #1
 800f5ce:	2202      	movs	r2, #2
 800f5d0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f5d2:	e100      	b.n	800f7d6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f5da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f5dc:	f107 0208 	add.w	r2, r7, #8
 800f5e0:	4610      	mov	r0, r2
 800f5e2:	4798      	blx	r3
 800f5e4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	3301      	adds	r3, #1
 800f5ea:	2202      	movs	r2, #2
 800f5ec:	701a      	strb	r2, [r3, #0]
      break;
 800f5ee:	e0f2      	b.n	800f7d6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f5f0:	683b      	ldr	r3, [r7, #0]
 800f5f2:	885b      	ldrh	r3, [r3, #2]
 800f5f4:	b2db      	uxtb	r3, r3
 800f5f6:	2b05      	cmp	r3, #5
 800f5f8:	f200 80ac 	bhi.w	800f754 <USBD_GetDescriptor+0x204>
 800f5fc:	a201      	add	r2, pc, #4	; (adr r2, 800f604 <USBD_GetDescriptor+0xb4>)
 800f5fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f602:	bf00      	nop
 800f604:	0800f61d 	.word	0x0800f61d
 800f608:	0800f651 	.word	0x0800f651
 800f60c:	0800f685 	.word	0x0800f685
 800f610:	0800f6b9 	.word	0x0800f6b9
 800f614:	0800f6ed 	.word	0x0800f6ed
 800f618:	0800f721 	.word	0x0800f721
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f622:	685b      	ldr	r3, [r3, #4]
 800f624:	2b00      	cmp	r3, #0
 800f626:	d00b      	beq.n	800f640 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f62e:	685b      	ldr	r3, [r3, #4]
 800f630:	687a      	ldr	r2, [r7, #4]
 800f632:	7c12      	ldrb	r2, [r2, #16]
 800f634:	f107 0108 	add.w	r1, r7, #8
 800f638:	4610      	mov	r0, r2
 800f63a:	4798      	blx	r3
 800f63c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f63e:	e091      	b.n	800f764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f640:	6839      	ldr	r1, [r7, #0]
 800f642:	6878      	ldr	r0, [r7, #4]
 800f644:	f000 fa94 	bl	800fb70 <USBD_CtlError>
            err++;
 800f648:	7afb      	ldrb	r3, [r7, #11]
 800f64a:	3301      	adds	r3, #1
 800f64c:	72fb      	strb	r3, [r7, #11]
          break;
 800f64e:	e089      	b.n	800f764 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f656:	689b      	ldr	r3, [r3, #8]
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d00b      	beq.n	800f674 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f662:	689b      	ldr	r3, [r3, #8]
 800f664:	687a      	ldr	r2, [r7, #4]
 800f666:	7c12      	ldrb	r2, [r2, #16]
 800f668:	f107 0108 	add.w	r1, r7, #8
 800f66c:	4610      	mov	r0, r2
 800f66e:	4798      	blx	r3
 800f670:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f672:	e077      	b.n	800f764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f674:	6839      	ldr	r1, [r7, #0]
 800f676:	6878      	ldr	r0, [r7, #4]
 800f678:	f000 fa7a 	bl	800fb70 <USBD_CtlError>
            err++;
 800f67c:	7afb      	ldrb	r3, [r7, #11]
 800f67e:	3301      	adds	r3, #1
 800f680:	72fb      	strb	r3, [r7, #11]
          break;
 800f682:	e06f      	b.n	800f764 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f68a:	68db      	ldr	r3, [r3, #12]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d00b      	beq.n	800f6a8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f696:	68db      	ldr	r3, [r3, #12]
 800f698:	687a      	ldr	r2, [r7, #4]
 800f69a:	7c12      	ldrb	r2, [r2, #16]
 800f69c:	f107 0108 	add.w	r1, r7, #8
 800f6a0:	4610      	mov	r0, r2
 800f6a2:	4798      	blx	r3
 800f6a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6a6:	e05d      	b.n	800f764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f6a8:	6839      	ldr	r1, [r7, #0]
 800f6aa:	6878      	ldr	r0, [r7, #4]
 800f6ac:	f000 fa60 	bl	800fb70 <USBD_CtlError>
            err++;
 800f6b0:	7afb      	ldrb	r3, [r7, #11]
 800f6b2:	3301      	adds	r3, #1
 800f6b4:	72fb      	strb	r3, [r7, #11]
          break;
 800f6b6:	e055      	b.n	800f764 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f6be:	691b      	ldr	r3, [r3, #16]
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d00b      	beq.n	800f6dc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f6ca:	691b      	ldr	r3, [r3, #16]
 800f6cc:	687a      	ldr	r2, [r7, #4]
 800f6ce:	7c12      	ldrb	r2, [r2, #16]
 800f6d0:	f107 0108 	add.w	r1, r7, #8
 800f6d4:	4610      	mov	r0, r2
 800f6d6:	4798      	blx	r3
 800f6d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6da:	e043      	b.n	800f764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f6dc:	6839      	ldr	r1, [r7, #0]
 800f6de:	6878      	ldr	r0, [r7, #4]
 800f6e0:	f000 fa46 	bl	800fb70 <USBD_CtlError>
            err++;
 800f6e4:	7afb      	ldrb	r3, [r7, #11]
 800f6e6:	3301      	adds	r3, #1
 800f6e8:	72fb      	strb	r3, [r7, #11]
          break;
 800f6ea:	e03b      	b.n	800f764 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f6f2:	695b      	ldr	r3, [r3, #20]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d00b      	beq.n	800f710 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f6fe:	695b      	ldr	r3, [r3, #20]
 800f700:	687a      	ldr	r2, [r7, #4]
 800f702:	7c12      	ldrb	r2, [r2, #16]
 800f704:	f107 0108 	add.w	r1, r7, #8
 800f708:	4610      	mov	r0, r2
 800f70a:	4798      	blx	r3
 800f70c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f70e:	e029      	b.n	800f764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f710:	6839      	ldr	r1, [r7, #0]
 800f712:	6878      	ldr	r0, [r7, #4]
 800f714:	f000 fa2c 	bl	800fb70 <USBD_CtlError>
            err++;
 800f718:	7afb      	ldrb	r3, [r7, #11]
 800f71a:	3301      	adds	r3, #1
 800f71c:	72fb      	strb	r3, [r7, #11]
          break;
 800f71e:	e021      	b.n	800f764 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f726:	699b      	ldr	r3, [r3, #24]
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d00b      	beq.n	800f744 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800f732:	699b      	ldr	r3, [r3, #24]
 800f734:	687a      	ldr	r2, [r7, #4]
 800f736:	7c12      	ldrb	r2, [r2, #16]
 800f738:	f107 0108 	add.w	r1, r7, #8
 800f73c:	4610      	mov	r0, r2
 800f73e:	4798      	blx	r3
 800f740:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f742:	e00f      	b.n	800f764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f744:	6839      	ldr	r1, [r7, #0]
 800f746:	6878      	ldr	r0, [r7, #4]
 800f748:	f000 fa12 	bl	800fb70 <USBD_CtlError>
            err++;
 800f74c:	7afb      	ldrb	r3, [r7, #11]
 800f74e:	3301      	adds	r3, #1
 800f750:	72fb      	strb	r3, [r7, #11]
          break;
 800f752:	e007      	b.n	800f764 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800f754:	6839      	ldr	r1, [r7, #0]
 800f756:	6878      	ldr	r0, [r7, #4]
 800f758:	f000 fa0a 	bl	800fb70 <USBD_CtlError>
          err++;
 800f75c:	7afb      	ldrb	r3, [r7, #11]
 800f75e:	3301      	adds	r3, #1
 800f760:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800f762:	e038      	b.n	800f7d6 <USBD_GetDescriptor+0x286>
 800f764:	e037      	b.n	800f7d6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	7c1b      	ldrb	r3, [r3, #16]
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d109      	bne.n	800f782 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f776:	f107 0208 	add.w	r2, r7, #8
 800f77a:	4610      	mov	r0, r2
 800f77c:	4798      	blx	r3
 800f77e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f780:	e029      	b.n	800f7d6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f782:	6839      	ldr	r1, [r7, #0]
 800f784:	6878      	ldr	r0, [r7, #4]
 800f786:	f000 f9f3 	bl	800fb70 <USBD_CtlError>
        err++;
 800f78a:	7afb      	ldrb	r3, [r7, #11]
 800f78c:	3301      	adds	r3, #1
 800f78e:	72fb      	strb	r3, [r7, #11]
      break;
 800f790:	e021      	b.n	800f7d6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	7c1b      	ldrb	r3, [r3, #16]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d10d      	bne.n	800f7b6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f7a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f7a2:	f107 0208 	add.w	r2, r7, #8
 800f7a6:	4610      	mov	r0, r2
 800f7a8:	4798      	blx	r3
 800f7aa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	3301      	adds	r3, #1
 800f7b0:	2207      	movs	r2, #7
 800f7b2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f7b4:	e00f      	b.n	800f7d6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f7b6:	6839      	ldr	r1, [r7, #0]
 800f7b8:	6878      	ldr	r0, [r7, #4]
 800f7ba:	f000 f9d9 	bl	800fb70 <USBD_CtlError>
        err++;
 800f7be:	7afb      	ldrb	r3, [r7, #11]
 800f7c0:	3301      	adds	r3, #1
 800f7c2:	72fb      	strb	r3, [r7, #11]
      break;
 800f7c4:	e007      	b.n	800f7d6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800f7c6:	6839      	ldr	r1, [r7, #0]
 800f7c8:	6878      	ldr	r0, [r7, #4]
 800f7ca:	f000 f9d1 	bl	800fb70 <USBD_CtlError>
      err++;
 800f7ce:	7afb      	ldrb	r3, [r7, #11]
 800f7d0:	3301      	adds	r3, #1
 800f7d2:	72fb      	strb	r3, [r7, #11]
      break;
 800f7d4:	bf00      	nop
  }

  if (err != 0U)
 800f7d6:	7afb      	ldrb	r3, [r7, #11]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d11c      	bne.n	800f816 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800f7dc:	893b      	ldrh	r3, [r7, #8]
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d011      	beq.n	800f806 <USBD_GetDescriptor+0x2b6>
 800f7e2:	683b      	ldr	r3, [r7, #0]
 800f7e4:	88db      	ldrh	r3, [r3, #6]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d00d      	beq.n	800f806 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800f7ea:	683b      	ldr	r3, [r7, #0]
 800f7ec:	88da      	ldrh	r2, [r3, #6]
 800f7ee:	893b      	ldrh	r3, [r7, #8]
 800f7f0:	4293      	cmp	r3, r2
 800f7f2:	bf28      	it	cs
 800f7f4:	4613      	movcs	r3, r2
 800f7f6:	b29b      	uxth	r3, r3
 800f7f8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f7fa:	893b      	ldrh	r3, [r7, #8]
 800f7fc:	461a      	mov	r2, r3
 800f7fe:	68f9      	ldr	r1, [r7, #12]
 800f800:	6878      	ldr	r0, [r7, #4]
 800f802:	f000 fa1f 	bl	800fc44 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800f806:	683b      	ldr	r3, [r7, #0]
 800f808:	88db      	ldrh	r3, [r3, #6]
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d104      	bne.n	800f818 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800f80e:	6878      	ldr	r0, [r7, #4]
 800f810:	f000 fa76 	bl	800fd00 <USBD_CtlSendStatus>
 800f814:	e000      	b.n	800f818 <USBD_GetDescriptor+0x2c8>
    return;
 800f816:	bf00      	nop
    }
  }
}
 800f818:	3710      	adds	r7, #16
 800f81a:	46bd      	mov	sp, r7
 800f81c:	bd80      	pop	{r7, pc}
 800f81e:	bf00      	nop

0800f820 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800f820:	b580      	push	{r7, lr}
 800f822:	b084      	sub	sp, #16
 800f824:	af00      	add	r7, sp, #0
 800f826:	6078      	str	r0, [r7, #4]
 800f828:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f82a:	683b      	ldr	r3, [r7, #0]
 800f82c:	889b      	ldrh	r3, [r3, #4]
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d130      	bne.n	800f894 <USBD_SetAddress+0x74>
 800f832:	683b      	ldr	r3, [r7, #0]
 800f834:	88db      	ldrh	r3, [r3, #6]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d12c      	bne.n	800f894 <USBD_SetAddress+0x74>
 800f83a:	683b      	ldr	r3, [r7, #0]
 800f83c:	885b      	ldrh	r3, [r3, #2]
 800f83e:	2b7f      	cmp	r3, #127	; 0x7f
 800f840:	d828      	bhi.n	800f894 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f842:	683b      	ldr	r3, [r7, #0]
 800f844:	885b      	ldrh	r3, [r3, #2]
 800f846:	b2db      	uxtb	r3, r3
 800f848:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f84c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f854:	2b03      	cmp	r3, #3
 800f856:	d104      	bne.n	800f862 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800f858:	6839      	ldr	r1, [r7, #0]
 800f85a:	6878      	ldr	r0, [r7, #4]
 800f85c:	f000 f988 	bl	800fb70 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f860:	e01c      	b.n	800f89c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	7bfa      	ldrb	r2, [r7, #15]
 800f866:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f86a:	7bfb      	ldrb	r3, [r7, #15]
 800f86c:	4619      	mov	r1, r3
 800f86e:	6878      	ldr	r0, [r7, #4]
 800f870:	f005 fcaf 	bl	80151d2 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800f874:	6878      	ldr	r0, [r7, #4]
 800f876:	f000 fa43 	bl	800fd00 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f87a:	7bfb      	ldrb	r3, [r7, #15]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d004      	beq.n	800f88a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	2202      	movs	r2, #2
 800f884:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f888:	e008      	b.n	800f89c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	2201      	movs	r2, #1
 800f88e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f892:	e003      	b.n	800f89c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f894:	6839      	ldr	r1, [r7, #0]
 800f896:	6878      	ldr	r0, [r7, #4]
 800f898:	f000 f96a 	bl	800fb70 <USBD_CtlError>
  }
}
 800f89c:	bf00      	nop
 800f89e:	3710      	adds	r7, #16
 800f8a0:	46bd      	mov	sp, r7
 800f8a2:	bd80      	pop	{r7, pc}

0800f8a4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f8a4:	b580      	push	{r7, lr}
 800f8a6:	b082      	sub	sp, #8
 800f8a8:	af00      	add	r7, sp, #0
 800f8aa:	6078      	str	r0, [r7, #4]
 800f8ac:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f8ae:	683b      	ldr	r3, [r7, #0]
 800f8b0:	885b      	ldrh	r3, [r3, #2]
 800f8b2:	b2da      	uxtb	r2, r3
 800f8b4:	4b41      	ldr	r3, [pc, #260]	; (800f9bc <USBD_SetConfig+0x118>)
 800f8b6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f8b8:	4b40      	ldr	r3, [pc, #256]	; (800f9bc <USBD_SetConfig+0x118>)
 800f8ba:	781b      	ldrb	r3, [r3, #0]
 800f8bc:	2b01      	cmp	r3, #1
 800f8be:	d904      	bls.n	800f8ca <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800f8c0:	6839      	ldr	r1, [r7, #0]
 800f8c2:	6878      	ldr	r0, [r7, #4]
 800f8c4:	f000 f954 	bl	800fb70 <USBD_CtlError>
 800f8c8:	e075      	b.n	800f9b6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f8d0:	2b02      	cmp	r3, #2
 800f8d2:	d002      	beq.n	800f8da <USBD_SetConfig+0x36>
 800f8d4:	2b03      	cmp	r3, #3
 800f8d6:	d023      	beq.n	800f920 <USBD_SetConfig+0x7c>
 800f8d8:	e062      	b.n	800f9a0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800f8da:	4b38      	ldr	r3, [pc, #224]	; (800f9bc <USBD_SetConfig+0x118>)
 800f8dc:	781b      	ldrb	r3, [r3, #0]
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d01a      	beq.n	800f918 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800f8e2:	4b36      	ldr	r3, [pc, #216]	; (800f9bc <USBD_SetConfig+0x118>)
 800f8e4:	781b      	ldrb	r3, [r3, #0]
 800f8e6:	461a      	mov	r2, r3
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	2203      	movs	r2, #3
 800f8f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800f8f4:	4b31      	ldr	r3, [pc, #196]	; (800f9bc <USBD_SetConfig+0x118>)
 800f8f6:	781b      	ldrb	r3, [r3, #0]
 800f8f8:	4619      	mov	r1, r3
 800f8fa:	6878      	ldr	r0, [r7, #4]
 800f8fc:	f7ff f9bb 	bl	800ec76 <USBD_SetClassConfig>
 800f900:	4603      	mov	r3, r0
 800f902:	2b02      	cmp	r3, #2
 800f904:	d104      	bne.n	800f910 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800f906:	6839      	ldr	r1, [r7, #0]
 800f908:	6878      	ldr	r0, [r7, #4]
 800f90a:	f000 f931 	bl	800fb70 <USBD_CtlError>
            return;
 800f90e:	e052      	b.n	800f9b6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800f910:	6878      	ldr	r0, [r7, #4]
 800f912:	f000 f9f5 	bl	800fd00 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800f916:	e04e      	b.n	800f9b6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f918:	6878      	ldr	r0, [r7, #4]
 800f91a:	f000 f9f1 	bl	800fd00 <USBD_CtlSendStatus>
        break;
 800f91e:	e04a      	b.n	800f9b6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800f920:	4b26      	ldr	r3, [pc, #152]	; (800f9bc <USBD_SetConfig+0x118>)
 800f922:	781b      	ldrb	r3, [r3, #0]
 800f924:	2b00      	cmp	r3, #0
 800f926:	d112      	bne.n	800f94e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	2202      	movs	r2, #2
 800f92c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800f930:	4b22      	ldr	r3, [pc, #136]	; (800f9bc <USBD_SetConfig+0x118>)
 800f932:	781b      	ldrb	r3, [r3, #0]
 800f934:	461a      	mov	r2, r3
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800f93a:	4b20      	ldr	r3, [pc, #128]	; (800f9bc <USBD_SetConfig+0x118>)
 800f93c:	781b      	ldrb	r3, [r3, #0]
 800f93e:	4619      	mov	r1, r3
 800f940:	6878      	ldr	r0, [r7, #4]
 800f942:	f7ff f9b7 	bl	800ecb4 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800f946:	6878      	ldr	r0, [r7, #4]
 800f948:	f000 f9da 	bl	800fd00 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800f94c:	e033      	b.n	800f9b6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800f94e:	4b1b      	ldr	r3, [pc, #108]	; (800f9bc <USBD_SetConfig+0x118>)
 800f950:	781b      	ldrb	r3, [r3, #0]
 800f952:	461a      	mov	r2, r3
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	685b      	ldr	r3, [r3, #4]
 800f958:	429a      	cmp	r2, r3
 800f95a:	d01d      	beq.n	800f998 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	685b      	ldr	r3, [r3, #4]
 800f960:	b2db      	uxtb	r3, r3
 800f962:	4619      	mov	r1, r3
 800f964:	6878      	ldr	r0, [r7, #4]
 800f966:	f7ff f9a5 	bl	800ecb4 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800f96a:	4b14      	ldr	r3, [pc, #80]	; (800f9bc <USBD_SetConfig+0x118>)
 800f96c:	781b      	ldrb	r3, [r3, #0]
 800f96e:	461a      	mov	r2, r3
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800f974:	4b11      	ldr	r3, [pc, #68]	; (800f9bc <USBD_SetConfig+0x118>)
 800f976:	781b      	ldrb	r3, [r3, #0]
 800f978:	4619      	mov	r1, r3
 800f97a:	6878      	ldr	r0, [r7, #4]
 800f97c:	f7ff f97b 	bl	800ec76 <USBD_SetClassConfig>
 800f980:	4603      	mov	r3, r0
 800f982:	2b02      	cmp	r3, #2
 800f984:	d104      	bne.n	800f990 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800f986:	6839      	ldr	r1, [r7, #0]
 800f988:	6878      	ldr	r0, [r7, #4]
 800f98a:	f000 f8f1 	bl	800fb70 <USBD_CtlError>
            return;
 800f98e:	e012      	b.n	800f9b6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f990:	6878      	ldr	r0, [r7, #4]
 800f992:	f000 f9b5 	bl	800fd00 <USBD_CtlSendStatus>
        break;
 800f996:	e00e      	b.n	800f9b6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800f998:	6878      	ldr	r0, [r7, #4]
 800f99a:	f000 f9b1 	bl	800fd00 <USBD_CtlSendStatus>
        break;
 800f99e:	e00a      	b.n	800f9b6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800f9a0:	6839      	ldr	r1, [r7, #0]
 800f9a2:	6878      	ldr	r0, [r7, #4]
 800f9a4:	f000 f8e4 	bl	800fb70 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800f9a8:	4b04      	ldr	r3, [pc, #16]	; (800f9bc <USBD_SetConfig+0x118>)
 800f9aa:	781b      	ldrb	r3, [r3, #0]
 800f9ac:	4619      	mov	r1, r3
 800f9ae:	6878      	ldr	r0, [r7, #4]
 800f9b0:	f7ff f980 	bl	800ecb4 <USBD_ClrClassConfig>
        break;
 800f9b4:	bf00      	nop
    }
  }
}
 800f9b6:	3708      	adds	r7, #8
 800f9b8:	46bd      	mov	sp, r7
 800f9ba:	bd80      	pop	{r7, pc}
 800f9bc:	20000480 	.word	0x20000480

0800f9c0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9c0:	b580      	push	{r7, lr}
 800f9c2:	b082      	sub	sp, #8
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	6078      	str	r0, [r7, #4]
 800f9c8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	88db      	ldrh	r3, [r3, #6]
 800f9ce:	2b01      	cmp	r3, #1
 800f9d0:	d004      	beq.n	800f9dc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f9d2:	6839      	ldr	r1, [r7, #0]
 800f9d4:	6878      	ldr	r0, [r7, #4]
 800f9d6:	f000 f8cb 	bl	800fb70 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f9da:	e021      	b.n	800fa20 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f9e2:	2b01      	cmp	r3, #1
 800f9e4:	db17      	blt.n	800fa16 <USBD_GetConfig+0x56>
 800f9e6:	2b02      	cmp	r3, #2
 800f9e8:	dd02      	ble.n	800f9f0 <USBD_GetConfig+0x30>
 800f9ea:	2b03      	cmp	r3, #3
 800f9ec:	d00b      	beq.n	800fa06 <USBD_GetConfig+0x46>
 800f9ee:	e012      	b.n	800fa16 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	2200      	movs	r2, #0
 800f9f4:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	3308      	adds	r3, #8
 800f9fa:	2201      	movs	r2, #1
 800f9fc:	4619      	mov	r1, r3
 800f9fe:	6878      	ldr	r0, [r7, #4]
 800fa00:	f000 f920 	bl	800fc44 <USBD_CtlSendData>
        break;
 800fa04:	e00c      	b.n	800fa20 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	3304      	adds	r3, #4
 800fa0a:	2201      	movs	r2, #1
 800fa0c:	4619      	mov	r1, r3
 800fa0e:	6878      	ldr	r0, [r7, #4]
 800fa10:	f000 f918 	bl	800fc44 <USBD_CtlSendData>
        break;
 800fa14:	e004      	b.n	800fa20 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800fa16:	6839      	ldr	r1, [r7, #0]
 800fa18:	6878      	ldr	r0, [r7, #4]
 800fa1a:	f000 f8a9 	bl	800fb70 <USBD_CtlError>
        break;
 800fa1e:	bf00      	nop
}
 800fa20:	bf00      	nop
 800fa22:	3708      	adds	r7, #8
 800fa24:	46bd      	mov	sp, r7
 800fa26:	bd80      	pop	{r7, pc}

0800fa28 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa28:	b580      	push	{r7, lr}
 800fa2a:	b082      	sub	sp, #8
 800fa2c:	af00      	add	r7, sp, #0
 800fa2e:	6078      	str	r0, [r7, #4]
 800fa30:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa38:	3b01      	subs	r3, #1
 800fa3a:	2b02      	cmp	r3, #2
 800fa3c:	d81e      	bhi.n	800fa7c <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fa3e:	683b      	ldr	r3, [r7, #0]
 800fa40:	88db      	ldrh	r3, [r3, #6]
 800fa42:	2b02      	cmp	r3, #2
 800fa44:	d004      	beq.n	800fa50 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800fa46:	6839      	ldr	r1, [r7, #0]
 800fa48:	6878      	ldr	r0, [r7, #4]
 800fa4a:	f000 f891 	bl	800fb70 <USBD_CtlError>
        break;
 800fa4e:	e01a      	b.n	800fa86 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	2201      	movs	r2, #1
 800fa54:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d005      	beq.n	800fa6c <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	68db      	ldr	r3, [r3, #12]
 800fa64:	f043 0202 	orr.w	r2, r3, #2
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	330c      	adds	r3, #12
 800fa70:	2202      	movs	r2, #2
 800fa72:	4619      	mov	r1, r3
 800fa74:	6878      	ldr	r0, [r7, #4]
 800fa76:	f000 f8e5 	bl	800fc44 <USBD_CtlSendData>
      break;
 800fa7a:	e004      	b.n	800fa86 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800fa7c:	6839      	ldr	r1, [r7, #0]
 800fa7e:	6878      	ldr	r0, [r7, #4]
 800fa80:	f000 f876 	bl	800fb70 <USBD_CtlError>
      break;
 800fa84:	bf00      	nop
  }
}
 800fa86:	bf00      	nop
 800fa88:	3708      	adds	r7, #8
 800fa8a:	46bd      	mov	sp, r7
 800fa8c:	bd80      	pop	{r7, pc}

0800fa8e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800fa8e:	b580      	push	{r7, lr}
 800fa90:	b082      	sub	sp, #8
 800fa92:	af00      	add	r7, sp, #0
 800fa94:	6078      	str	r0, [r7, #4]
 800fa96:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fa98:	683b      	ldr	r3, [r7, #0]
 800fa9a:	885b      	ldrh	r3, [r3, #2]
 800fa9c:	2b01      	cmp	r3, #1
 800fa9e:	d106      	bne.n	800faae <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	2201      	movs	r2, #1
 800faa4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800faa8:	6878      	ldr	r0, [r7, #4]
 800faaa:	f000 f929 	bl	800fd00 <USBD_CtlSendStatus>
  }
}
 800faae:	bf00      	nop
 800fab0:	3708      	adds	r7, #8
 800fab2:	46bd      	mov	sp, r7
 800fab4:	bd80      	pop	{r7, pc}

0800fab6 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800fab6:	b580      	push	{r7, lr}
 800fab8:	b082      	sub	sp, #8
 800faba:	af00      	add	r7, sp, #0
 800fabc:	6078      	str	r0, [r7, #4]
 800fabe:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fac6:	3b01      	subs	r3, #1
 800fac8:	2b02      	cmp	r3, #2
 800faca:	d80b      	bhi.n	800fae4 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800facc:	683b      	ldr	r3, [r7, #0]
 800face:	885b      	ldrh	r3, [r3, #2]
 800fad0:	2b01      	cmp	r3, #1
 800fad2:	d10c      	bne.n	800faee <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	2200      	movs	r2, #0
 800fad8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800fadc:	6878      	ldr	r0, [r7, #4]
 800fade:	f000 f90f 	bl	800fd00 <USBD_CtlSendStatus>
      }
      break;
 800fae2:	e004      	b.n	800faee <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800fae4:	6839      	ldr	r1, [r7, #0]
 800fae6:	6878      	ldr	r0, [r7, #4]
 800fae8:	f000 f842 	bl	800fb70 <USBD_CtlError>
      break;
 800faec:	e000      	b.n	800faf0 <USBD_ClrFeature+0x3a>
      break;
 800faee:	bf00      	nop
  }
}
 800faf0:	bf00      	nop
 800faf2:	3708      	adds	r7, #8
 800faf4:	46bd      	mov	sp, r7
 800faf6:	bd80      	pop	{r7, pc}

0800faf8 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800faf8:	b480      	push	{r7}
 800fafa:	b083      	sub	sp, #12
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	6078      	str	r0, [r7, #4]
 800fb00:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800fb02:	683b      	ldr	r3, [r7, #0]
 800fb04:	781a      	ldrb	r2, [r3, #0]
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800fb0a:	683b      	ldr	r3, [r7, #0]
 800fb0c:	785a      	ldrb	r2, [r3, #1]
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800fb12:	683b      	ldr	r3, [r7, #0]
 800fb14:	3302      	adds	r3, #2
 800fb16:	781b      	ldrb	r3, [r3, #0]
 800fb18:	b29a      	uxth	r2, r3
 800fb1a:	683b      	ldr	r3, [r7, #0]
 800fb1c:	3303      	adds	r3, #3
 800fb1e:	781b      	ldrb	r3, [r3, #0]
 800fb20:	b29b      	uxth	r3, r3
 800fb22:	021b      	lsls	r3, r3, #8
 800fb24:	b29b      	uxth	r3, r3
 800fb26:	4413      	add	r3, r2
 800fb28:	b29a      	uxth	r2, r3
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800fb2e:	683b      	ldr	r3, [r7, #0]
 800fb30:	3304      	adds	r3, #4
 800fb32:	781b      	ldrb	r3, [r3, #0]
 800fb34:	b29a      	uxth	r2, r3
 800fb36:	683b      	ldr	r3, [r7, #0]
 800fb38:	3305      	adds	r3, #5
 800fb3a:	781b      	ldrb	r3, [r3, #0]
 800fb3c:	b29b      	uxth	r3, r3
 800fb3e:	021b      	lsls	r3, r3, #8
 800fb40:	b29b      	uxth	r3, r3
 800fb42:	4413      	add	r3, r2
 800fb44:	b29a      	uxth	r2, r3
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800fb4a:	683b      	ldr	r3, [r7, #0]
 800fb4c:	3306      	adds	r3, #6
 800fb4e:	781b      	ldrb	r3, [r3, #0]
 800fb50:	b29a      	uxth	r2, r3
 800fb52:	683b      	ldr	r3, [r7, #0]
 800fb54:	3307      	adds	r3, #7
 800fb56:	781b      	ldrb	r3, [r3, #0]
 800fb58:	b29b      	uxth	r3, r3
 800fb5a:	021b      	lsls	r3, r3, #8
 800fb5c:	b29b      	uxth	r3, r3
 800fb5e:	4413      	add	r3, r2
 800fb60:	b29a      	uxth	r2, r3
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	80da      	strh	r2, [r3, #6]

}
 800fb66:	bf00      	nop
 800fb68:	370c      	adds	r7, #12
 800fb6a:	46bd      	mov	sp, r7
 800fb6c:	bc80      	pop	{r7}
 800fb6e:	4770      	bx	lr

0800fb70 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800fb70:	b580      	push	{r7, lr}
 800fb72:	b082      	sub	sp, #8
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	6078      	str	r0, [r7, #4]
 800fb78:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800fb7a:	2180      	movs	r1, #128	; 0x80
 800fb7c:	6878      	ldr	r0, [r7, #4]
 800fb7e:	f005 fabf 	bl	8015100 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800fb82:	2100      	movs	r1, #0
 800fb84:	6878      	ldr	r0, [r7, #4]
 800fb86:	f005 fabb 	bl	8015100 <USBD_LL_StallEP>
}
 800fb8a:	bf00      	nop
 800fb8c:	3708      	adds	r7, #8
 800fb8e:	46bd      	mov	sp, r7
 800fb90:	bd80      	pop	{r7, pc}

0800fb92 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fb92:	b580      	push	{r7, lr}
 800fb94:	b086      	sub	sp, #24
 800fb96:	af00      	add	r7, sp, #0
 800fb98:	60f8      	str	r0, [r7, #12]
 800fb9a:	60b9      	str	r1, [r7, #8]
 800fb9c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fb9e:	2300      	movs	r3, #0
 800fba0:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d032      	beq.n	800fc0e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800fba8:	68f8      	ldr	r0, [r7, #12]
 800fbaa:	f000 f834 	bl	800fc16 <USBD_GetLen>
 800fbae:	4603      	mov	r3, r0
 800fbb0:	3301      	adds	r3, #1
 800fbb2:	b29b      	uxth	r3, r3
 800fbb4:	005b      	lsls	r3, r3, #1
 800fbb6:	b29a      	uxth	r2, r3
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800fbbc:	7dfb      	ldrb	r3, [r7, #23]
 800fbbe:	1c5a      	adds	r2, r3, #1
 800fbc0:	75fa      	strb	r2, [r7, #23]
 800fbc2:	461a      	mov	r2, r3
 800fbc4:	68bb      	ldr	r3, [r7, #8]
 800fbc6:	4413      	add	r3, r2
 800fbc8:	687a      	ldr	r2, [r7, #4]
 800fbca:	7812      	ldrb	r2, [r2, #0]
 800fbcc:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800fbce:	7dfb      	ldrb	r3, [r7, #23]
 800fbd0:	1c5a      	adds	r2, r3, #1
 800fbd2:	75fa      	strb	r2, [r7, #23]
 800fbd4:	461a      	mov	r2, r3
 800fbd6:	68bb      	ldr	r3, [r7, #8]
 800fbd8:	4413      	add	r3, r2
 800fbda:	2203      	movs	r2, #3
 800fbdc:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800fbde:	e012      	b.n	800fc06 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	1c5a      	adds	r2, r3, #1
 800fbe4:	60fa      	str	r2, [r7, #12]
 800fbe6:	7dfa      	ldrb	r2, [r7, #23]
 800fbe8:	1c51      	adds	r1, r2, #1
 800fbea:	75f9      	strb	r1, [r7, #23]
 800fbec:	4611      	mov	r1, r2
 800fbee:	68ba      	ldr	r2, [r7, #8]
 800fbf0:	440a      	add	r2, r1
 800fbf2:	781b      	ldrb	r3, [r3, #0]
 800fbf4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800fbf6:	7dfb      	ldrb	r3, [r7, #23]
 800fbf8:	1c5a      	adds	r2, r3, #1
 800fbfa:	75fa      	strb	r2, [r7, #23]
 800fbfc:	461a      	mov	r2, r3
 800fbfe:	68bb      	ldr	r3, [r7, #8]
 800fc00:	4413      	add	r3, r2
 800fc02:	2200      	movs	r2, #0
 800fc04:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	781b      	ldrb	r3, [r3, #0]
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d1e8      	bne.n	800fbe0 <USBD_GetString+0x4e>
    }
  }
}
 800fc0e:	bf00      	nop
 800fc10:	3718      	adds	r7, #24
 800fc12:	46bd      	mov	sp, r7
 800fc14:	bd80      	pop	{r7, pc}

0800fc16 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fc16:	b480      	push	{r7}
 800fc18:	b085      	sub	sp, #20
 800fc1a:	af00      	add	r7, sp, #0
 800fc1c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fc1e:	2300      	movs	r3, #0
 800fc20:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800fc22:	e005      	b.n	800fc30 <USBD_GetLen+0x1a>
  {
    len++;
 800fc24:	7bfb      	ldrb	r3, [r7, #15]
 800fc26:	3301      	adds	r3, #1
 800fc28:	73fb      	strb	r3, [r7, #15]
    buf++;
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	3301      	adds	r3, #1
 800fc2e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	781b      	ldrb	r3, [r3, #0]
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d1f5      	bne.n	800fc24 <USBD_GetLen+0xe>
  }

  return len;
 800fc38:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc3a:	4618      	mov	r0, r3
 800fc3c:	3714      	adds	r7, #20
 800fc3e:	46bd      	mov	sp, r7
 800fc40:	bc80      	pop	{r7}
 800fc42:	4770      	bx	lr

0800fc44 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b084      	sub	sp, #16
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	60f8      	str	r0, [r7, #12]
 800fc4c:	60b9      	str	r1, [r7, #8]
 800fc4e:	4613      	mov	r3, r2
 800fc50:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	2202      	movs	r2, #2
 800fc56:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800fc5a:	88fa      	ldrh	r2, [r7, #6]
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800fc60:	88fa      	ldrh	r2, [r7, #6]
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fc66:	88fb      	ldrh	r3, [r7, #6]
 800fc68:	68ba      	ldr	r2, [r7, #8]
 800fc6a:	2100      	movs	r1, #0
 800fc6c:	68f8      	ldr	r0, [r7, #12]
 800fc6e:	f005 facf 	bl	8015210 <USBD_LL_Transmit>

  return USBD_OK;
 800fc72:	2300      	movs	r3, #0
}
 800fc74:	4618      	mov	r0, r3
 800fc76:	3710      	adds	r7, #16
 800fc78:	46bd      	mov	sp, r7
 800fc7a:	bd80      	pop	{r7, pc}

0800fc7c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800fc7c:	b580      	push	{r7, lr}
 800fc7e:	b084      	sub	sp, #16
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	60f8      	str	r0, [r7, #12]
 800fc84:	60b9      	str	r1, [r7, #8]
 800fc86:	4613      	mov	r3, r2
 800fc88:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fc8a:	88fb      	ldrh	r3, [r7, #6]
 800fc8c:	68ba      	ldr	r2, [r7, #8]
 800fc8e:	2100      	movs	r1, #0
 800fc90:	68f8      	ldr	r0, [r7, #12]
 800fc92:	f005 fabd 	bl	8015210 <USBD_LL_Transmit>

  return USBD_OK;
 800fc96:	2300      	movs	r3, #0
}
 800fc98:	4618      	mov	r0, r3
 800fc9a:	3710      	adds	r7, #16
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	bd80      	pop	{r7, pc}

0800fca0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800fca0:	b580      	push	{r7, lr}
 800fca2:	b084      	sub	sp, #16
 800fca4:	af00      	add	r7, sp, #0
 800fca6:	60f8      	str	r0, [r7, #12]
 800fca8:	60b9      	str	r1, [r7, #8]
 800fcaa:	4613      	mov	r3, r2
 800fcac:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	2203      	movs	r2, #3
 800fcb2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800fcb6:	88fa      	ldrh	r2, [r7, #6]
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800fcbe:	88fa      	ldrh	r2, [r7, #6]
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fcc6:	88fb      	ldrh	r3, [r7, #6]
 800fcc8:	68ba      	ldr	r2, [r7, #8]
 800fcca:	2100      	movs	r1, #0
 800fccc:	68f8      	ldr	r0, [r7, #12]
 800fcce:	f005 fac2 	bl	8015256 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fcd2:	2300      	movs	r3, #0
}
 800fcd4:	4618      	mov	r0, r3
 800fcd6:	3710      	adds	r7, #16
 800fcd8:	46bd      	mov	sp, r7
 800fcda:	bd80      	pop	{r7, pc}

0800fcdc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	b084      	sub	sp, #16
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	60f8      	str	r0, [r7, #12]
 800fce4:	60b9      	str	r1, [r7, #8]
 800fce6:	4613      	mov	r3, r2
 800fce8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fcea:	88fb      	ldrh	r3, [r7, #6]
 800fcec:	68ba      	ldr	r2, [r7, #8]
 800fcee:	2100      	movs	r1, #0
 800fcf0:	68f8      	ldr	r0, [r7, #12]
 800fcf2:	f005 fab0 	bl	8015256 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fcf6:	2300      	movs	r3, #0
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3710      	adds	r7, #16
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	bd80      	pop	{r7, pc}

0800fd00 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fd00:	b580      	push	{r7, lr}
 800fd02:	b082      	sub	sp, #8
 800fd04:	af00      	add	r7, sp, #0
 800fd06:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	2204      	movs	r2, #4
 800fd0c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fd10:	2300      	movs	r3, #0
 800fd12:	2200      	movs	r2, #0
 800fd14:	2100      	movs	r1, #0
 800fd16:	6878      	ldr	r0, [r7, #4]
 800fd18:	f005 fa7a 	bl	8015210 <USBD_LL_Transmit>

  return USBD_OK;
 800fd1c:	2300      	movs	r3, #0
}
 800fd1e:	4618      	mov	r0, r3
 800fd20:	3708      	adds	r7, #8
 800fd22:	46bd      	mov	sp, r7
 800fd24:	bd80      	pop	{r7, pc}

0800fd26 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fd26:	b580      	push	{r7, lr}
 800fd28:	b082      	sub	sp, #8
 800fd2a:	af00      	add	r7, sp, #0
 800fd2c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	2205      	movs	r2, #5
 800fd32:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fd36:	2300      	movs	r3, #0
 800fd38:	2200      	movs	r2, #0
 800fd3a:	2100      	movs	r1, #0
 800fd3c:	6878      	ldr	r0, [r7, #4]
 800fd3e:	f005 fa8a 	bl	8015256 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fd42:	2300      	movs	r3, #0
}
 800fd44:	4618      	mov	r0, r3
 800fd46:	3708      	adds	r7, #8
 800fd48:	46bd      	mov	sp, r7
 800fd4a:	bd80      	pop	{r7, pc}

0800fd4c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800fd4c:	b480      	push	{r7}
 800fd4e:	b087      	sub	sp, #28
 800fd50:	af00      	add	r7, sp, #0
 800fd52:	60f8      	str	r0, [r7, #12]
 800fd54:	60b9      	str	r1, [r7, #8]
 800fd56:	4613      	mov	r3, r2
 800fd58:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800fd5a:	2301      	movs	r3, #1
 800fd5c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800fd5e:	2300      	movs	r3, #0
 800fd60:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800fd62:	4b1e      	ldr	r3, [pc, #120]	; (800fddc <FATFS_LinkDriverEx+0x90>)
 800fd64:	7a5b      	ldrb	r3, [r3, #9]
 800fd66:	b2db      	uxtb	r3, r3
 800fd68:	2b01      	cmp	r3, #1
 800fd6a:	d831      	bhi.n	800fdd0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800fd6c:	4b1b      	ldr	r3, [pc, #108]	; (800fddc <FATFS_LinkDriverEx+0x90>)
 800fd6e:	7a5b      	ldrb	r3, [r3, #9]
 800fd70:	b2db      	uxtb	r3, r3
 800fd72:	461a      	mov	r2, r3
 800fd74:	4b19      	ldr	r3, [pc, #100]	; (800fddc <FATFS_LinkDriverEx+0x90>)
 800fd76:	2100      	movs	r1, #0
 800fd78:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800fd7a:	4b18      	ldr	r3, [pc, #96]	; (800fddc <FATFS_LinkDriverEx+0x90>)
 800fd7c:	7a5b      	ldrb	r3, [r3, #9]
 800fd7e:	b2db      	uxtb	r3, r3
 800fd80:	4a16      	ldr	r2, [pc, #88]	; (800fddc <FATFS_LinkDriverEx+0x90>)
 800fd82:	009b      	lsls	r3, r3, #2
 800fd84:	4413      	add	r3, r2
 800fd86:	68fa      	ldr	r2, [r7, #12]
 800fd88:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800fd8a:	4b14      	ldr	r3, [pc, #80]	; (800fddc <FATFS_LinkDriverEx+0x90>)
 800fd8c:	7a5b      	ldrb	r3, [r3, #9]
 800fd8e:	b2db      	uxtb	r3, r3
 800fd90:	461a      	mov	r2, r3
 800fd92:	4b12      	ldr	r3, [pc, #72]	; (800fddc <FATFS_LinkDriverEx+0x90>)
 800fd94:	4413      	add	r3, r2
 800fd96:	79fa      	ldrb	r2, [r7, #7]
 800fd98:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800fd9a:	4b10      	ldr	r3, [pc, #64]	; (800fddc <FATFS_LinkDriverEx+0x90>)
 800fd9c:	7a5b      	ldrb	r3, [r3, #9]
 800fd9e:	b2db      	uxtb	r3, r3
 800fda0:	1c5a      	adds	r2, r3, #1
 800fda2:	b2d1      	uxtb	r1, r2
 800fda4:	4a0d      	ldr	r2, [pc, #52]	; (800fddc <FATFS_LinkDriverEx+0x90>)
 800fda6:	7251      	strb	r1, [r2, #9]
 800fda8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800fdaa:	7dbb      	ldrb	r3, [r7, #22]
 800fdac:	3330      	adds	r3, #48	; 0x30
 800fdae:	b2da      	uxtb	r2, r3
 800fdb0:	68bb      	ldr	r3, [r7, #8]
 800fdb2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800fdb4:	68bb      	ldr	r3, [r7, #8]
 800fdb6:	3301      	adds	r3, #1
 800fdb8:	223a      	movs	r2, #58	; 0x3a
 800fdba:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800fdbc:	68bb      	ldr	r3, [r7, #8]
 800fdbe:	3302      	adds	r3, #2
 800fdc0:	222f      	movs	r2, #47	; 0x2f
 800fdc2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800fdc4:	68bb      	ldr	r3, [r7, #8]
 800fdc6:	3303      	adds	r3, #3
 800fdc8:	2200      	movs	r2, #0
 800fdca:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800fdcc:	2300      	movs	r3, #0
 800fdce:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800fdd0:	7dfb      	ldrb	r3, [r7, #23]
}
 800fdd2:	4618      	mov	r0, r3
 800fdd4:	371c      	adds	r7, #28
 800fdd6:	46bd      	mov	sp, r7
 800fdd8:	bc80      	pop	{r7}
 800fdda:	4770      	bx	lr
 800fddc:	20000484 	.word	0x20000484

0800fde0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800fde0:	b580      	push	{r7, lr}
 800fde2:	b082      	sub	sp, #8
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	6078      	str	r0, [r7, #4]
 800fde8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800fdea:	2200      	movs	r2, #0
 800fdec:	6839      	ldr	r1, [r7, #0]
 800fdee:	6878      	ldr	r0, [r7, #4]
 800fdf0:	f7ff ffac 	bl	800fd4c <FATFS_LinkDriverEx>
 800fdf4:	4603      	mov	r3, r0
}
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	3708      	adds	r7, #8
 800fdfa:	46bd      	mov	sp, r7
 800fdfc:	bd80      	pop	{r7, pc}
	...

0800fe00 <SD_CheckStatus>:
#endif /* _USE_IOCTL == 1 */
		};

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
{
 800fe00:	b580      	push	{r7, lr}
 800fe02:	b082      	sub	sp, #8
 800fe04:	af00      	add	r7, sp, #0
 800fe06:	4603      	mov	r3, r0
 800fe08:	71fb      	strb	r3, [r7, #7]
	Stat = STA_NOINIT;
 800fe0a:	4b0b      	ldr	r3, [pc, #44]	; (800fe38 <SD_CheckStatus+0x38>)
 800fe0c:	2201      	movs	r2, #1
 800fe0e:	701a      	strb	r2, [r3, #0]

	if (BSP_SD_GetCardState() == MSD_OK)
 800fe10:	f7fd feac 	bl	800db6c <BSP_SD_GetCardState>
 800fe14:	4603      	mov	r3, r0
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d107      	bne.n	800fe2a <SD_CheckStatus+0x2a>
	{
		Stat &= ~STA_NOINIT;
 800fe1a:	4b07      	ldr	r3, [pc, #28]	; (800fe38 <SD_CheckStatus+0x38>)
 800fe1c:	781b      	ldrb	r3, [r3, #0]
 800fe1e:	b2db      	uxtb	r3, r3
 800fe20:	f023 0301 	bic.w	r3, r3, #1
 800fe24:	b2da      	uxtb	r2, r3
 800fe26:	4b04      	ldr	r3, [pc, #16]	; (800fe38 <SD_CheckStatus+0x38>)
 800fe28:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800fe2a:	4b03      	ldr	r3, [pc, #12]	; (800fe38 <SD_CheckStatus+0x38>)
 800fe2c:	781b      	ldrb	r3, [r3, #0]
 800fe2e:	b2db      	uxtb	r3, r3
}
 800fe30:	4618      	mov	r0, r3
 800fe32:	3708      	adds	r7, #8
 800fe34:	46bd      	mov	sp, r7
 800fe36:	bd80      	pop	{r7, pc}
 800fe38:	20000123 	.word	0x20000123

0800fe3c <SD_initialize>:
 * @brief  Initializes a Drive
 * @param  lun : not used
 * @retval DSTATUS: Operation status
 */
DSTATUS SD_initialize(BYTE lun)
{
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	b082      	sub	sp, #8
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	4603      	mov	r3, r0
 800fe44:	71fb      	strb	r3, [r7, #7]
#if !defined(DISABLE_SD_INIT)

	if (BSP_SD_Init() == MSD_OK)
 800fe46:	f7fd fe37 	bl	800dab8 <BSP_SD_Init>
 800fe4a:	4603      	mov	r3, r0
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d107      	bne.n	800fe60 <SD_initialize+0x24>
	{
		Stat = SD_CheckStatus(lun);
 800fe50:	79fb      	ldrb	r3, [r7, #7]
 800fe52:	4618      	mov	r0, r3
 800fe54:	f7ff ffd4 	bl	800fe00 <SD_CheckStatus>
 800fe58:	4603      	mov	r3, r0
 800fe5a:	461a      	mov	r2, r3
 800fe5c:	4b04      	ldr	r3, [pc, #16]	; (800fe70 <SD_initialize+0x34>)
 800fe5e:	701a      	strb	r2, [r3, #0]
	}

#else
  Stat = SD_CheckStatus(lun);
#endif
	return Stat;
 800fe60:	4b03      	ldr	r3, [pc, #12]	; (800fe70 <SD_initialize+0x34>)
 800fe62:	781b      	ldrb	r3, [r3, #0]
 800fe64:	b2db      	uxtb	r3, r3
}
 800fe66:	4618      	mov	r0, r3
 800fe68:	3708      	adds	r7, #8
 800fe6a:	46bd      	mov	sp, r7
 800fe6c:	bd80      	pop	{r7, pc}
 800fe6e:	bf00      	nop
 800fe70:	20000123 	.word	0x20000123

0800fe74 <SD_status>:
 * @brief  Gets Disk Status
 * @param  lun : not used
 * @retval DSTATUS: Operation status
 */
DSTATUS SD_status(BYTE lun)
{
 800fe74:	b580      	push	{r7, lr}
 800fe76:	b082      	sub	sp, #8
 800fe78:	af00      	add	r7, sp, #0
 800fe7a:	4603      	mov	r3, r0
 800fe7c:	71fb      	strb	r3, [r7, #7]
	return SD_CheckStatus(lun);
 800fe7e:	79fb      	ldrb	r3, [r7, #7]
 800fe80:	4618      	mov	r0, r3
 800fe82:	f7ff ffbd 	bl	800fe00 <SD_CheckStatus>
 800fe86:	4603      	mov	r3, r0
}
 800fe88:	4618      	mov	r0, r3
 800fe8a:	3708      	adds	r7, #8
 800fe8c:	46bd      	mov	sp, r7
 800fe8e:	bd80      	pop	{r7, pc}

0800fe90 <SD_read>:
 * @param  sector: Sector address (LBA)
 * @param  count: Number of sectors to read (1..128)
 * @retval DRESULT: Operation result
 */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800fe90:	b580      	push	{r7, lr}
 800fe92:	b086      	sub	sp, #24
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	60b9      	str	r1, [r7, #8]
 800fe98:	607a      	str	r2, [r7, #4]
 800fe9a:	603b      	str	r3, [r7, #0]
 800fe9c:	4603      	mov	r3, r0
 800fe9e:	73fb      	strb	r3, [r7, #15]
	DRESULT res = RES_ERROR;
 800fea0:	2301      	movs	r3, #1
 800fea2:	75fb      	strb	r3, [r7, #23]
	ReadStatus = 0;
 800fea4:	4b1f      	ldr	r3, [pc, #124]	; (800ff24 <SD_read+0x94>)
 800fea6:	2200      	movs	r2, #0
 800fea8:	601a      	str	r2, [r3, #0]
	uint32_t timeout;
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

	if (BSP_SD_ReadBlocks_DMA((uint32_t*) buff, (uint32_t) (sector),
 800feaa:	683a      	ldr	r2, [r7, #0]
 800feac:	6879      	ldr	r1, [r7, #4]
 800feae:	68b8      	ldr	r0, [r7, #8]
 800feb0:	f7fd fe28 	bl	800db04 <BSP_SD_ReadBlocks_DMA>
 800feb4:	4603      	mov	r3, r0
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d12f      	bne.n	800ff1a <SD_read+0x8a>
			count) == MSD_OK)
	{
		/* Wait that the reading process is completed or a timeout occurs */
		timeout = HAL_GetTick();
 800feba:	f7f3 faa7 	bl	800340c <HAL_GetTick>
 800febe:	6138      	str	r0, [r7, #16]
		while ((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800fec0:	bf00      	nop
 800fec2:	4b18      	ldr	r3, [pc, #96]	; (800ff24 <SD_read+0x94>)
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d108      	bne.n	800fedc <SD_read+0x4c>
 800feca:	f7f3 fa9f 	bl	800340c <HAL_GetTick>
 800fece:	4602      	mov	r2, r0
 800fed0:	693b      	ldr	r3, [r7, #16]
 800fed2:	1ad3      	subs	r3, r2, r3
 800fed4:	f247 522f 	movw	r2, #29999	; 0x752f
 800fed8:	4293      	cmp	r3, r2
 800feda:	d9f2      	bls.n	800fec2 <SD_read+0x32>
		{
		}
		/* incase of a timeout return error */
		if (ReadStatus == 0)
 800fedc:	4b11      	ldr	r3, [pc, #68]	; (800ff24 <SD_read+0x94>)
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d102      	bne.n	800feea <SD_read+0x5a>
		{
			res = RES_ERROR;
 800fee4:	2301      	movs	r3, #1
 800fee6:	75fb      	strb	r3, [r7, #23]
 800fee8:	e017      	b.n	800ff1a <SD_read+0x8a>
		}
		else
		{
			ReadStatus = 0;
 800feea:	4b0e      	ldr	r3, [pc, #56]	; (800ff24 <SD_read+0x94>)
 800feec:	2200      	movs	r2, #0
 800feee:	601a      	str	r2, [r3, #0]
			timeout = HAL_GetTick();
 800fef0:	f7f3 fa8c 	bl	800340c <HAL_GetTick>
 800fef4:	6138      	str	r0, [r7, #16]

			while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800fef6:	e007      	b.n	800ff08 <SD_read+0x78>
			{
				if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800fef8:	f7fd fe38 	bl	800db6c <BSP_SD_GetCardState>
 800fefc:	4603      	mov	r3, r0
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d102      	bne.n	800ff08 <SD_read+0x78>
				{
					res = RES_OK;
 800ff02:	2300      	movs	r3, #0
 800ff04:	75fb      	strb	r3, [r7, #23]
               adjust the address and the D-Cache size to invalidate accordingly.
             */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
					break;
 800ff06:	e008      	b.n	800ff1a <SD_read+0x8a>
			while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ff08:	f7f3 fa80 	bl	800340c <HAL_GetTick>
 800ff0c:	4602      	mov	r2, r0
 800ff0e:	693b      	ldr	r3, [r7, #16]
 800ff10:	1ad3      	subs	r3, r2, r3
 800ff12:	f247 522f 	movw	r2, #29999	; 0x752f
 800ff16:	4293      	cmp	r3, r2
 800ff18:	d9ee      	bls.n	800fef8 <SD_read+0x68>
				}
			}
		}
	}

	return res;
 800ff1a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff1c:	4618      	mov	r0, r3
 800ff1e:	3718      	adds	r7, #24
 800ff20:	46bd      	mov	sp, r7
 800ff22:	bd80      	pop	{r7, pc}
 800ff24:	20000494 	.word	0x20000494

0800ff28 <SD_write>:
 * @param  count: Number of sectors to write (1..128)
 * @retval DRESULT: Operation result
 */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ff28:	b580      	push	{r7, lr}
 800ff2a:	b086      	sub	sp, #24
 800ff2c:	af00      	add	r7, sp, #0
 800ff2e:	60b9      	str	r1, [r7, #8]
 800ff30:	607a      	str	r2, [r7, #4]
 800ff32:	603b      	str	r3, [r7, #0]
 800ff34:	4603      	mov	r3, r0
 800ff36:	73fb      	strb	r3, [r7, #15]
	DRESULT res = RES_ERROR;
 800ff38:	2301      	movs	r3, #1
 800ff3a:	75fb      	strb	r3, [r7, #23]
	WriteStatus = 0;
 800ff3c:	4b1f      	ldr	r3, [pc, #124]	; (800ffbc <SD_write+0x94>)
 800ff3e:	2200      	movs	r2, #0
 800ff40:	601a      	str	r2, [r3, #0]
	 * to maintain the cache as its content is always coherent with the memory.
	 * If needed, check the file "Middlewares/Third_Party/FatFs/src/drivers/sd_diskio_dma_template.c"
	 * to see how the cache is maintained during the write operations.
	 */

	if (BSP_SD_WriteBlocks_DMA((uint32_t*) buff, (uint32_t) (sector),
 800ff42:	683a      	ldr	r2, [r7, #0]
 800ff44:	6879      	ldr	r1, [r7, #4]
 800ff46:	68b8      	ldr	r0, [r7, #8]
 800ff48:	f7fd fdf6 	bl	800db38 <BSP_SD_WriteBlocks_DMA>
 800ff4c:	4603      	mov	r3, r0
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d12f      	bne.n	800ffb2 <SD_write+0x8a>
			count) == MSD_OK)
	{
		/* Wait that writing process is completed or a timeout occurs */

		timeout = HAL_GetTick();
 800ff52:	f7f3 fa5b 	bl	800340c <HAL_GetTick>
 800ff56:	6138      	str	r0, [r7, #16]
		while ((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ff58:	bf00      	nop
 800ff5a:	4b18      	ldr	r3, [pc, #96]	; (800ffbc <SD_write+0x94>)
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d108      	bne.n	800ff74 <SD_write+0x4c>
 800ff62:	f7f3 fa53 	bl	800340c <HAL_GetTick>
 800ff66:	4602      	mov	r2, r0
 800ff68:	693b      	ldr	r3, [r7, #16]
 800ff6a:	1ad3      	subs	r3, r2, r3
 800ff6c:	f247 522f 	movw	r2, #29999	; 0x752f
 800ff70:	4293      	cmp	r3, r2
 800ff72:	d9f2      	bls.n	800ff5a <SD_write+0x32>
		{
		}
		/* incase of a timeout return error */
		if (WriteStatus == 0)
 800ff74:	4b11      	ldr	r3, [pc, #68]	; (800ffbc <SD_write+0x94>)
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d102      	bne.n	800ff82 <SD_write+0x5a>
		{
			res = RES_ERROR;
 800ff7c:	2301      	movs	r3, #1
 800ff7e:	75fb      	strb	r3, [r7, #23]
 800ff80:	e017      	b.n	800ffb2 <SD_write+0x8a>
		}
		else
		{
			WriteStatus = 0;
 800ff82:	4b0e      	ldr	r3, [pc, #56]	; (800ffbc <SD_write+0x94>)
 800ff84:	2200      	movs	r2, #0
 800ff86:	601a      	str	r2, [r3, #0]
			timeout = HAL_GetTick();
 800ff88:	f7f3 fa40 	bl	800340c <HAL_GetTick>
 800ff8c:	6138      	str	r0, [r7, #16]

			while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ff8e:	e007      	b.n	800ffa0 <SD_write+0x78>
			{
				if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ff90:	f7fd fdec 	bl	800db6c <BSP_SD_GetCardState>
 800ff94:	4603      	mov	r3, r0
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d102      	bne.n	800ffa0 <SD_write+0x78>
				{
					res = RES_OK;
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	75fb      	strb	r3, [r7, #23]
					break;
 800ff9e:	e008      	b.n	800ffb2 <SD_write+0x8a>
			while ((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ffa0:	f7f3 fa34 	bl	800340c <HAL_GetTick>
 800ffa4:	4602      	mov	r2, r0
 800ffa6:	693b      	ldr	r3, [r7, #16]
 800ffa8:	1ad3      	subs	r3, r2, r3
 800ffaa:	f247 522f 	movw	r2, #29999	; 0x752f
 800ffae:	4293      	cmp	r3, r2
 800ffb0:	d9ee      	bls.n	800ff90 <SD_write+0x68>
				}
			}
		}
	}

	return res;
 800ffb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800ffb4:	4618      	mov	r0, r3
 800ffb6:	3718      	adds	r7, #24
 800ffb8:	46bd      	mov	sp, r7
 800ffba:	bd80      	pop	{r7, pc}
 800ffbc:	20000490 	.word	0x20000490

0800ffc0 <SD_ioctl>:
 * @param  *buff: Buffer to send/receive control data
 * @retval DRESULT: Operation result
 */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ffc0:	b580      	push	{r7, lr}
 800ffc2:	b08c      	sub	sp, #48	; 0x30
 800ffc4:	af00      	add	r7, sp, #0
 800ffc6:	4603      	mov	r3, r0
 800ffc8:	603a      	str	r2, [r7, #0]
 800ffca:	71fb      	strb	r3, [r7, #7]
 800ffcc:	460b      	mov	r3, r1
 800ffce:	71bb      	strb	r3, [r7, #6]
	DRESULT res = RES_ERROR;
 800ffd0:	2301      	movs	r3, #1
 800ffd2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	BSP_SD_CardInfo CardInfo;

	if (Stat & STA_NOINIT)
 800ffd6:	4b25      	ldr	r3, [pc, #148]	; (801006c <SD_ioctl+0xac>)
 800ffd8:	781b      	ldrb	r3, [r3, #0]
 800ffda:	b2db      	uxtb	r3, r3
 800ffdc:	f003 0301 	and.w	r3, r3, #1
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d001      	beq.n	800ffe8 <SD_ioctl+0x28>
		return RES_NOTRDY;
 800ffe4:	2303      	movs	r3, #3
 800ffe6:	e03c      	b.n	8010062 <SD_ioctl+0xa2>

	switch (cmd)
 800ffe8:	79bb      	ldrb	r3, [r7, #6]
 800ffea:	2b03      	cmp	r3, #3
 800ffec:	d834      	bhi.n	8010058 <SD_ioctl+0x98>
 800ffee:	a201      	add	r2, pc, #4	; (adr r2, 800fff4 <SD_ioctl+0x34>)
 800fff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fff4:	08010005 	.word	0x08010005
 800fff8:	0801000d 	.word	0x0801000d
 800fffc:	08010025 	.word	0x08010025
 8010000:	0801003f 	.word	0x0801003f
	{
	/* Make sure that no pending write process */
	case CTRL_SYNC:
		res = RES_OK;
 8010004:	2300      	movs	r3, #0
 8010006:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 801000a:	e028      	b.n	801005e <SD_ioctl+0x9e>

		/* Get number of sectors on the disk (DWORD) */
	case GET_SECTOR_COUNT:
		BSP_SD_GetCardInfo(&CardInfo);
 801000c:	f107 030c 	add.w	r3, r7, #12
 8010010:	4618      	mov	r0, r3
 8010012:	f7fd fdbb 	bl	800db8c <BSP_SD_GetCardInfo>
		*(DWORD*) buff = CardInfo.LogBlockNbr;
 8010016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010018:	683b      	ldr	r3, [r7, #0]
 801001a:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 801001c:	2300      	movs	r3, #0
 801001e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8010022:	e01c      	b.n	801005e <SD_ioctl+0x9e>

		/* Get R/W sector size (WORD) */
	case GET_SECTOR_SIZE:
		BSP_SD_GetCardInfo(&CardInfo);
 8010024:	f107 030c 	add.w	r3, r7, #12
 8010028:	4618      	mov	r0, r3
 801002a:	f7fd fdaf 	bl	800db8c <BSP_SD_GetCardInfo>
		*(WORD*) buff = CardInfo.LogBlockSize;
 801002e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010030:	b29a      	uxth	r2, r3
 8010032:	683b      	ldr	r3, [r7, #0]
 8010034:	801a      	strh	r2, [r3, #0]
		res = RES_OK;
 8010036:	2300      	movs	r3, #0
 8010038:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 801003c:	e00f      	b.n	801005e <SD_ioctl+0x9e>

		/* Get erase block size in unit of sector (DWORD) */
	case GET_BLOCK_SIZE:
		BSP_SD_GetCardInfo(&CardInfo);
 801003e:	f107 030c 	add.w	r3, r7, #12
 8010042:	4618      	mov	r0, r3
 8010044:	f7fd fda2 	bl	800db8c <BSP_SD_GetCardInfo>
		*(DWORD*) buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8010048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801004a:	0a5a      	lsrs	r2, r3, #9
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 8010050:	2300      	movs	r3, #0
 8010052:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8010056:	e002      	b.n	801005e <SD_ioctl+0x9e>

	default:
		res = RES_PARERR;
 8010058:	2304      	movs	r3, #4
 801005a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	return res;
 801005e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8010062:	4618      	mov	r0, r3
 8010064:	3730      	adds	r7, #48	; 0x30
 8010066:	46bd      	mov	sp, r7
 8010068:	bd80      	pop	{r7, pc}
 801006a:	bf00      	nop
 801006c:	20000123 	.word	0x20000123

08010070 <BSP_SD_WriteCpltCallback>:
 * @param hsd: SD handle
 * @retval None
 */

void BSP_SD_WriteCpltCallback(void)
{
 8010070:	b480      	push	{r7}
 8010072:	af00      	add	r7, sp, #0
	WriteStatus = 1;
 8010074:	4b03      	ldr	r3, [pc, #12]	; (8010084 <BSP_SD_WriteCpltCallback+0x14>)
 8010076:	2201      	movs	r2, #1
 8010078:	601a      	str	r2, [r3, #0]
}
 801007a:	bf00      	nop
 801007c:	46bd      	mov	sp, r7
 801007e:	bc80      	pop	{r7}
 8010080:	4770      	bx	lr
 8010082:	bf00      	nop
 8010084:	20000490 	.word	0x20000490

08010088 <BSP_SD_ReadCpltCallback>:
 * @param hsd: SD handle
 * @retval None
 */

void BSP_SD_ReadCpltCallback(void)
{
 8010088:	b480      	push	{r7}
 801008a:	af00      	add	r7, sp, #0
	ReadStatus = 1;
 801008c:	4b03      	ldr	r3, [pc, #12]	; (801009c <BSP_SD_ReadCpltCallback+0x14>)
 801008e:	2201      	movs	r2, #1
 8010090:	601a      	str	r2, [r3, #0]
}
 8010092:	bf00      	nop
 8010094:	46bd      	mov	sp, r7
 8010096:	bc80      	pop	{r7}
 8010098:	4770      	bx	lr
 801009a:	bf00      	nop
 801009c:	20000494 	.word	0x20000494

080100a0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80100a0:	b480      	push	{r7}
 80100a2:	b083      	sub	sp, #12
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	4603      	mov	r3, r0
 80100a8:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 80100aa:	88fb      	ldrh	r3, [r7, #6]
 80100ac:	ba5b      	rev16	r3, r3
 80100ae:	b29b      	uxth	r3, r3
}
 80100b0:	4618      	mov	r0, r3
 80100b2:	370c      	adds	r7, #12
 80100b4:	46bd      	mov	sp, r7
 80100b6:	bc80      	pop	{r7}
 80100b8:	4770      	bx	lr

080100ba <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80100ba:	b580      	push	{r7, lr}
 80100bc:	b082      	sub	sp, #8
 80100be:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80100c0:	2300      	movs	r3, #0
 80100c2:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 80100c4:	f000 f8a4 	bl	8010210 <mem_init>
  memp_init();
 80100c8:	f000 fb34 	bl	8010734 <memp_init>
  pbuf_init();
  netif_init();
 80100cc:	f000 fbec 	bl	80108a8 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80100d0:	f001 fbe6 	bl	80118a0 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 80100d4:	f001 face 	bl	8011674 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80100d8:	bf00      	nop
 80100da:	3708      	adds	r7, #8
 80100dc:	46bd      	mov	sp, r7
 80100de:	bd80      	pop	{r7, pc}

080100e0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80100e0:	b580      	push	{r7, lr}
 80100e2:	b084      	sub	sp, #16
 80100e4:	af00      	add	r7, sp, #0
 80100e6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80100e8:	4b40      	ldr	r3, [pc, #256]	; (80101ec <plug_holes+0x10c>)
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	687a      	ldr	r2, [r7, #4]
 80100ee:	429a      	cmp	r2, r3
 80100f0:	d206      	bcs.n	8010100 <plug_holes+0x20>
 80100f2:	4b3f      	ldr	r3, [pc, #252]	; (80101f0 <plug_holes+0x110>)
 80100f4:	f240 125d 	movw	r2, #349	; 0x15d
 80100f8:	493e      	ldr	r1, [pc, #248]	; (80101f4 <plug_holes+0x114>)
 80100fa:	483f      	ldr	r0, [pc, #252]	; (80101f8 <plug_holes+0x118>)
 80100fc:	f005 fe62 	bl	8015dc4 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8010100:	4b3e      	ldr	r3, [pc, #248]	; (80101fc <plug_holes+0x11c>)
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	687a      	ldr	r2, [r7, #4]
 8010106:	429a      	cmp	r2, r3
 8010108:	d306      	bcc.n	8010118 <plug_holes+0x38>
 801010a:	4b39      	ldr	r3, [pc, #228]	; (80101f0 <plug_holes+0x110>)
 801010c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8010110:	493b      	ldr	r1, [pc, #236]	; (8010200 <plug_holes+0x120>)
 8010112:	4839      	ldr	r0, [pc, #228]	; (80101f8 <plug_holes+0x118>)
 8010114:	f005 fe56 	bl	8015dc4 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	791b      	ldrb	r3, [r3, #4]
 801011c:	2b00      	cmp	r3, #0
 801011e:	d006      	beq.n	801012e <plug_holes+0x4e>
 8010120:	4b33      	ldr	r3, [pc, #204]	; (80101f0 <plug_holes+0x110>)
 8010122:	f240 125f 	movw	r2, #351	; 0x15f
 8010126:	4937      	ldr	r1, [pc, #220]	; (8010204 <plug_holes+0x124>)
 8010128:	4833      	ldr	r0, [pc, #204]	; (80101f8 <plug_holes+0x118>)
 801012a:	f005 fe4b 	bl	8015dc4 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	881b      	ldrh	r3, [r3, #0]
 8010132:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010136:	d906      	bls.n	8010146 <plug_holes+0x66>
 8010138:	4b2d      	ldr	r3, [pc, #180]	; (80101f0 <plug_holes+0x110>)
 801013a:	f44f 72b1 	mov.w	r2, #354	; 0x162
 801013e:	4932      	ldr	r1, [pc, #200]	; (8010208 <plug_holes+0x128>)
 8010140:	482d      	ldr	r0, [pc, #180]	; (80101f8 <plug_holes+0x118>)
 8010142:	f005 fe3f 	bl	8015dc4 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 8010146:	4b29      	ldr	r3, [pc, #164]	; (80101ec <plug_holes+0x10c>)
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	687a      	ldr	r2, [r7, #4]
 801014c:	8812      	ldrh	r2, [r2, #0]
 801014e:	4413      	add	r3, r2
 8010150:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8010152:	687a      	ldr	r2, [r7, #4]
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	429a      	cmp	r2, r3
 8010158:	d01f      	beq.n	801019a <plug_holes+0xba>
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	791b      	ldrb	r3, [r3, #4]
 801015e:	2b00      	cmp	r3, #0
 8010160:	d11b      	bne.n	801019a <plug_holes+0xba>
 8010162:	4b26      	ldr	r3, [pc, #152]	; (80101fc <plug_holes+0x11c>)
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	68fa      	ldr	r2, [r7, #12]
 8010168:	429a      	cmp	r2, r3
 801016a:	d016      	beq.n	801019a <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 801016c:	4b27      	ldr	r3, [pc, #156]	; (801020c <plug_holes+0x12c>)
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	68fa      	ldr	r2, [r7, #12]
 8010172:	429a      	cmp	r2, r3
 8010174:	d102      	bne.n	801017c <plug_holes+0x9c>
      lfree = mem;
 8010176:	4a25      	ldr	r2, [pc, #148]	; (801020c <plug_holes+0x12c>)
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	881a      	ldrh	r2, [r3, #0]
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	4a19      	ldr	r2, [pc, #100]	; (80101ec <plug_holes+0x10c>)
 8010188:	6812      	ldr	r2, [r2, #0]
 801018a:	1a99      	subs	r1, r3, r2
 801018c:	4b17      	ldr	r3, [pc, #92]	; (80101ec <plug_holes+0x10c>)
 801018e:	681b      	ldr	r3, [r3, #0]
 8010190:	68fa      	ldr	r2, [r7, #12]
 8010192:	8812      	ldrh	r2, [r2, #0]
 8010194:	4413      	add	r3, r2
 8010196:	b28a      	uxth	r2, r1
 8010198:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 801019a:	4b14      	ldr	r3, [pc, #80]	; (80101ec <plug_holes+0x10c>)
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	687a      	ldr	r2, [r7, #4]
 80101a0:	8852      	ldrh	r2, [r2, #2]
 80101a2:	4413      	add	r3, r2
 80101a4:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80101a6:	68ba      	ldr	r2, [r7, #8]
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	429a      	cmp	r2, r3
 80101ac:	d01a      	beq.n	80101e4 <plug_holes+0x104>
 80101ae:	68bb      	ldr	r3, [r7, #8]
 80101b0:	791b      	ldrb	r3, [r3, #4]
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d116      	bne.n	80101e4 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80101b6:	4b15      	ldr	r3, [pc, #84]	; (801020c <plug_holes+0x12c>)
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	687a      	ldr	r2, [r7, #4]
 80101bc:	429a      	cmp	r2, r3
 80101be:	d102      	bne.n	80101c6 <plug_holes+0xe6>
      lfree = pmem;
 80101c0:	4a12      	ldr	r2, [pc, #72]	; (801020c <plug_holes+0x12c>)
 80101c2:	68bb      	ldr	r3, [r7, #8]
 80101c4:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	881a      	ldrh	r2, [r3, #0]
 80101ca:	68bb      	ldr	r3, [r7, #8]
 80101cc:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 80101ce:	68bb      	ldr	r3, [r7, #8]
 80101d0:	4a06      	ldr	r2, [pc, #24]	; (80101ec <plug_holes+0x10c>)
 80101d2:	6812      	ldr	r2, [r2, #0]
 80101d4:	1a99      	subs	r1, r3, r2
 80101d6:	4b05      	ldr	r3, [pc, #20]	; (80101ec <plug_holes+0x10c>)
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	687a      	ldr	r2, [r7, #4]
 80101dc:	8812      	ldrh	r2, [r2, #0]
 80101de:	4413      	add	r3, r2
 80101e0:	b28a      	uxth	r2, r1
 80101e2:	805a      	strh	r2, [r3, #2]
  }
}
 80101e4:	bf00      	nop
 80101e6:	3710      	adds	r7, #16
 80101e8:	46bd      	mov	sp, r7
 80101ea:	bd80      	pop	{r7, pc}
 80101ec:	20000498 	.word	0x20000498
 80101f0:	080195c0 	.word	0x080195c0
 80101f4:	080195f0 	.word	0x080195f0
 80101f8:	08019608 	.word	0x08019608
 80101fc:	2000049c 	.word	0x2000049c
 8010200:	08019630 	.word	0x08019630
 8010204:	0801964c 	.word	0x0801964c
 8010208:	08019668 	.word	0x08019668
 801020c:	200004a0 	.word	0x200004a0

08010210 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8010210:	b480      	push	{r7}
 8010212:	b083      	sub	sp, #12
 8010214:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8010216:	4b18      	ldr	r3, [pc, #96]	; (8010278 <mem_init+0x68>)
 8010218:	3303      	adds	r3, #3
 801021a:	f023 0303 	bic.w	r3, r3, #3
 801021e:	461a      	mov	r2, r3
 8010220:	4b16      	ldr	r3, [pc, #88]	; (801027c <mem_init+0x6c>)
 8010222:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8010224:	4b15      	ldr	r3, [pc, #84]	; (801027c <mem_init+0x6c>)
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8010230:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	2200      	movs	r2, #0
 8010236:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	2200      	movs	r2, #0
 801023c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 801023e:	4b0f      	ldr	r3, [pc, #60]	; (801027c <mem_init+0x6c>)
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 8010246:	4a0e      	ldr	r2, [pc, #56]	; (8010280 <mem_init+0x70>)
 8010248:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 801024a:	4b0d      	ldr	r3, [pc, #52]	; (8010280 <mem_init+0x70>)
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	2201      	movs	r2, #1
 8010250:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8010252:	4b0b      	ldr	r3, [pc, #44]	; (8010280 <mem_init+0x70>)
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 801025a:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801025c:	4b08      	ldr	r3, [pc, #32]	; (8010280 <mem_init+0x70>)
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8010264:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8010266:	4b05      	ldr	r3, [pc, #20]	; (801027c <mem_init+0x6c>)
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	4a06      	ldr	r2, [pc, #24]	; (8010284 <mem_init+0x74>)
 801026c:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 801026e:	bf00      	nop
 8010270:	370c      	adds	r7, #12
 8010272:	46bd      	mov	sp, r7
 8010274:	bc80      	pop	{r7}
 8010276:	4770      	bx	lr
 8010278:	200046f4 	.word	0x200046f4
 801027c:	20000498 	.word	0x20000498
 8010280:	2000049c 	.word	0x2000049c
 8010284:	200004a0 	.word	0x200004a0

08010288 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8010288:	b580      	push	{r7, lr}
 801028a:	b084      	sub	sp, #16
 801028c:	af00      	add	r7, sp, #0
 801028e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	2b00      	cmp	r3, #0
 8010294:	d043      	beq.n	801031e <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	f003 0303 	and.w	r3, r3, #3
 801029c:	2b00      	cmp	r3, #0
 801029e:	d006      	beq.n	80102ae <mem_free+0x26>
 80102a0:	4b22      	ldr	r3, [pc, #136]	; (801032c <mem_free+0xa4>)
 80102a2:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 80102a6:	4922      	ldr	r1, [pc, #136]	; (8010330 <mem_free+0xa8>)
 80102a8:	4822      	ldr	r0, [pc, #136]	; (8010334 <mem_free+0xac>)
 80102aa:	f005 fd8b 	bl	8015dc4 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 80102ae:	4b22      	ldr	r3, [pc, #136]	; (8010338 <mem_free+0xb0>)
 80102b0:	681b      	ldr	r3, [r3, #0]
 80102b2:	687a      	ldr	r2, [r7, #4]
 80102b4:	429a      	cmp	r2, r3
 80102b6:	d304      	bcc.n	80102c2 <mem_free+0x3a>
 80102b8:	4b20      	ldr	r3, [pc, #128]	; (801033c <mem_free+0xb4>)
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	687a      	ldr	r2, [r7, #4]
 80102be:	429a      	cmp	r2, r3
 80102c0:	d306      	bcc.n	80102d0 <mem_free+0x48>
 80102c2:	4b1a      	ldr	r3, [pc, #104]	; (801032c <mem_free+0xa4>)
 80102c4:	f240 12af 	movw	r2, #431	; 0x1af
 80102c8:	491d      	ldr	r1, [pc, #116]	; (8010340 <mem_free+0xb8>)
 80102ca:	481a      	ldr	r0, [pc, #104]	; (8010334 <mem_free+0xac>)
 80102cc:	f005 fd7a 	bl	8015dc4 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80102d0:	4b19      	ldr	r3, [pc, #100]	; (8010338 <mem_free+0xb0>)
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	687a      	ldr	r2, [r7, #4]
 80102d6:	429a      	cmp	r2, r3
 80102d8:	d323      	bcc.n	8010322 <mem_free+0x9a>
 80102da:	4b18      	ldr	r3, [pc, #96]	; (801033c <mem_free+0xb4>)
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	687a      	ldr	r2, [r7, #4]
 80102e0:	429a      	cmp	r2, r3
 80102e2:	d21e      	bcs.n	8010322 <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	3b08      	subs	r3, #8
 80102e8:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	791b      	ldrb	r3, [r3, #4]
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d106      	bne.n	8010300 <mem_free+0x78>
 80102f2:	4b0e      	ldr	r3, [pc, #56]	; (801032c <mem_free+0xa4>)
 80102f4:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 80102f8:	4912      	ldr	r1, [pc, #72]	; (8010344 <mem_free+0xbc>)
 80102fa:	480e      	ldr	r0, [pc, #56]	; (8010334 <mem_free+0xac>)
 80102fc:	f005 fd62 	bl	8015dc4 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 8010300:	68fb      	ldr	r3, [r7, #12]
 8010302:	2200      	movs	r2, #0
 8010304:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8010306:	4b10      	ldr	r3, [pc, #64]	; (8010348 <mem_free+0xc0>)
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	68fa      	ldr	r2, [r7, #12]
 801030c:	429a      	cmp	r2, r3
 801030e:	d202      	bcs.n	8010316 <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8010310:	4a0d      	ldr	r2, [pc, #52]	; (8010348 <mem_free+0xc0>)
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8010316:	68f8      	ldr	r0, [r7, #12]
 8010318:	f7ff fee2 	bl	80100e0 <plug_holes>
 801031c:	e002      	b.n	8010324 <mem_free+0x9c>
    return;
 801031e:	bf00      	nop
 8010320:	e000      	b.n	8010324 <mem_free+0x9c>
    return;
 8010322:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8010324:	3710      	adds	r7, #16
 8010326:	46bd      	mov	sp, r7
 8010328:	bd80      	pop	{r7, pc}
 801032a:	bf00      	nop
 801032c:	080195c0 	.word	0x080195c0
 8010330:	08019694 	.word	0x08019694
 8010334:	08019608 	.word	0x08019608
 8010338:	20000498 	.word	0x20000498
 801033c:	2000049c 	.word	0x2000049c
 8010340:	080196b8 	.word	0x080196b8
 8010344:	080196d0 	.word	0x080196d0
 8010348:	200004a0 	.word	0x200004a0

0801034c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 801034c:	b580      	push	{r7, lr}
 801034e:	b086      	sub	sp, #24
 8010350:	af00      	add	r7, sp, #0
 8010352:	6078      	str	r0, [r7, #4]
 8010354:	460b      	mov	r3, r1
 8010356:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 8010358:	887b      	ldrh	r3, [r7, #2]
 801035a:	3303      	adds	r3, #3
 801035c:	b29b      	uxth	r3, r3
 801035e:	f023 0303 	bic.w	r3, r3, #3
 8010362:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 8010364:	887b      	ldrh	r3, [r7, #2]
 8010366:	2b0b      	cmp	r3, #11
 8010368:	d801      	bhi.n	801036e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801036a:	230c      	movs	r3, #12
 801036c:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 801036e:	887b      	ldrh	r3, [r7, #2]
 8010370:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010374:	d901      	bls.n	801037a <mem_trim+0x2e>
    return NULL;
 8010376:	2300      	movs	r3, #0
 8010378:	e0b1      	b.n	80104de <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801037a:	4b5b      	ldr	r3, [pc, #364]	; (80104e8 <mem_trim+0x19c>)
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	687a      	ldr	r2, [r7, #4]
 8010380:	429a      	cmp	r2, r3
 8010382:	d304      	bcc.n	801038e <mem_trim+0x42>
 8010384:	4b59      	ldr	r3, [pc, #356]	; (80104ec <mem_trim+0x1a0>)
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	687a      	ldr	r2, [r7, #4]
 801038a:	429a      	cmp	r2, r3
 801038c:	d306      	bcc.n	801039c <mem_trim+0x50>
 801038e:	4b58      	ldr	r3, [pc, #352]	; (80104f0 <mem_trim+0x1a4>)
 8010390:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8010394:	4957      	ldr	r1, [pc, #348]	; (80104f4 <mem_trim+0x1a8>)
 8010396:	4858      	ldr	r0, [pc, #352]	; (80104f8 <mem_trim+0x1ac>)
 8010398:	f005 fd14 	bl	8015dc4 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801039c:	4b52      	ldr	r3, [pc, #328]	; (80104e8 <mem_trim+0x19c>)
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	687a      	ldr	r2, [r7, #4]
 80103a2:	429a      	cmp	r2, r3
 80103a4:	d304      	bcc.n	80103b0 <mem_trim+0x64>
 80103a6:	4b51      	ldr	r3, [pc, #324]	; (80104ec <mem_trim+0x1a0>)
 80103a8:	681b      	ldr	r3, [r3, #0]
 80103aa:	687a      	ldr	r2, [r7, #4]
 80103ac:	429a      	cmp	r2, r3
 80103ae:	d301      	bcc.n	80103b4 <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	e094      	b.n	80104de <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	3b08      	subs	r3, #8
 80103b8:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 80103ba:	697b      	ldr	r3, [r7, #20]
 80103bc:	4a4a      	ldr	r2, [pc, #296]	; (80104e8 <mem_trim+0x19c>)
 80103be:	6812      	ldr	r2, [r2, #0]
 80103c0:	1a9b      	subs	r3, r3, r2
 80103c2:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 80103c4:	697b      	ldr	r3, [r7, #20]
 80103c6:	881a      	ldrh	r2, [r3, #0]
 80103c8:	8a7b      	ldrh	r3, [r7, #18]
 80103ca:	1ad3      	subs	r3, r2, r3
 80103cc:	b29b      	uxth	r3, r3
 80103ce:	3b08      	subs	r3, #8
 80103d0:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80103d2:	887a      	ldrh	r2, [r7, #2]
 80103d4:	8a3b      	ldrh	r3, [r7, #16]
 80103d6:	429a      	cmp	r2, r3
 80103d8:	d906      	bls.n	80103e8 <mem_trim+0x9c>
 80103da:	4b45      	ldr	r3, [pc, #276]	; (80104f0 <mem_trim+0x1a4>)
 80103dc:	f240 2206 	movw	r2, #518	; 0x206
 80103e0:	4946      	ldr	r1, [pc, #280]	; (80104fc <mem_trim+0x1b0>)
 80103e2:	4845      	ldr	r0, [pc, #276]	; (80104f8 <mem_trim+0x1ac>)
 80103e4:	f005 fcee 	bl	8015dc4 <iprintf>
  if (newsize > size) {
 80103e8:	887a      	ldrh	r2, [r7, #2]
 80103ea:	8a3b      	ldrh	r3, [r7, #16]
 80103ec:	429a      	cmp	r2, r3
 80103ee:	d901      	bls.n	80103f4 <mem_trim+0xa8>
    /* not supported */
    return NULL;
 80103f0:	2300      	movs	r3, #0
 80103f2:	e074      	b.n	80104de <mem_trim+0x192>
  }
  if (newsize == size) {
 80103f4:	887a      	ldrh	r2, [r7, #2]
 80103f6:	8a3b      	ldrh	r3, [r7, #16]
 80103f8:	429a      	cmp	r2, r3
 80103fa:	d101      	bne.n	8010400 <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	e06e      	b.n	80104de <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 8010400:	4b39      	ldr	r3, [pc, #228]	; (80104e8 <mem_trim+0x19c>)
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	697a      	ldr	r2, [r7, #20]
 8010406:	8812      	ldrh	r2, [r2, #0]
 8010408:	4413      	add	r3, r2
 801040a:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	791b      	ldrb	r3, [r3, #4]
 8010410:	2b00      	cmp	r3, #0
 8010412:	d131      	bne.n	8010478 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	881b      	ldrh	r3, [r3, #0]
 8010418:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 801041a:	8a7a      	ldrh	r2, [r7, #18]
 801041c:	887b      	ldrh	r3, [r7, #2]
 801041e:	4413      	add	r3, r2
 8010420:	b29b      	uxth	r3, r3
 8010422:	3308      	adds	r3, #8
 8010424:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 8010426:	4b36      	ldr	r3, [pc, #216]	; (8010500 <mem_trim+0x1b4>)
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	68fa      	ldr	r2, [r7, #12]
 801042c:	429a      	cmp	r2, r3
 801042e:	d105      	bne.n	801043c <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 8010430:	4b2d      	ldr	r3, [pc, #180]	; (80104e8 <mem_trim+0x19c>)
 8010432:	681a      	ldr	r2, [r3, #0]
 8010434:	897b      	ldrh	r3, [r7, #10]
 8010436:	4413      	add	r3, r2
 8010438:	4a31      	ldr	r2, [pc, #196]	; (8010500 <mem_trim+0x1b4>)
 801043a:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 801043c:	4b2a      	ldr	r3, [pc, #168]	; (80104e8 <mem_trim+0x19c>)
 801043e:	681a      	ldr	r2, [r3, #0]
 8010440:	897b      	ldrh	r3, [r7, #10]
 8010442:	4413      	add	r3, r2
 8010444:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	2200      	movs	r2, #0
 801044a:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	893a      	ldrh	r2, [r7, #8]
 8010450:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	8a7a      	ldrh	r2, [r7, #18]
 8010456:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8010458:	697b      	ldr	r3, [r7, #20]
 801045a:	897a      	ldrh	r2, [r7, #10]
 801045c:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801045e:	68fb      	ldr	r3, [r7, #12]
 8010460:	881b      	ldrh	r3, [r3, #0]
 8010462:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010466:	d039      	beq.n	80104dc <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 8010468:	4b1f      	ldr	r3, [pc, #124]	; (80104e8 <mem_trim+0x19c>)
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	68fa      	ldr	r2, [r7, #12]
 801046e:	8812      	ldrh	r2, [r2, #0]
 8010470:	4413      	add	r3, r2
 8010472:	897a      	ldrh	r2, [r7, #10]
 8010474:	805a      	strh	r2, [r3, #2]
 8010476:	e031      	b.n	80104dc <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8010478:	887b      	ldrh	r3, [r7, #2]
 801047a:	f103 0214 	add.w	r2, r3, #20
 801047e:	8a3b      	ldrh	r3, [r7, #16]
 8010480:	429a      	cmp	r2, r3
 8010482:	d82b      	bhi.n	80104dc <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 8010484:	8a7a      	ldrh	r2, [r7, #18]
 8010486:	887b      	ldrh	r3, [r7, #2]
 8010488:	4413      	add	r3, r2
 801048a:	b29b      	uxth	r3, r3
 801048c:	3308      	adds	r3, #8
 801048e:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 8010490:	4b15      	ldr	r3, [pc, #84]	; (80104e8 <mem_trim+0x19c>)
 8010492:	681a      	ldr	r2, [r3, #0]
 8010494:	897b      	ldrh	r3, [r7, #10]
 8010496:	4413      	add	r3, r2
 8010498:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 801049a:	4b19      	ldr	r3, [pc, #100]	; (8010500 <mem_trim+0x1b4>)
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	68fa      	ldr	r2, [r7, #12]
 80104a0:	429a      	cmp	r2, r3
 80104a2:	d202      	bcs.n	80104aa <mem_trim+0x15e>
      lfree = mem2;
 80104a4:	4a16      	ldr	r2, [pc, #88]	; (8010500 <mem_trim+0x1b4>)
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	2200      	movs	r2, #0
 80104ae:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80104b0:	697b      	ldr	r3, [r7, #20]
 80104b2:	881a      	ldrh	r2, [r3, #0]
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	8a7a      	ldrh	r2, [r7, #18]
 80104bc:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80104be:	697b      	ldr	r3, [r7, #20]
 80104c0:	897a      	ldrh	r2, [r7, #10]
 80104c2:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	881b      	ldrh	r3, [r3, #0]
 80104c8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80104cc:	d006      	beq.n	80104dc <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 80104ce:	4b06      	ldr	r3, [pc, #24]	; (80104e8 <mem_trim+0x19c>)
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	68fa      	ldr	r2, [r7, #12]
 80104d4:	8812      	ldrh	r2, [r2, #0]
 80104d6:	4413      	add	r3, r2
 80104d8:	897a      	ldrh	r2, [r7, #10]
 80104da:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 80104dc:	687b      	ldr	r3, [r7, #4]
}
 80104de:	4618      	mov	r0, r3
 80104e0:	3718      	adds	r7, #24
 80104e2:	46bd      	mov	sp, r7
 80104e4:	bd80      	pop	{r7, pc}
 80104e6:	bf00      	nop
 80104e8:	20000498 	.word	0x20000498
 80104ec:	2000049c 	.word	0x2000049c
 80104f0:	080195c0 	.word	0x080195c0
 80104f4:	080196e4 	.word	0x080196e4
 80104f8:	08019608 	.word	0x08019608
 80104fc:	080196fc 	.word	0x080196fc
 8010500:	200004a0 	.word	0x200004a0

08010504 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 8010504:	b580      	push	{r7, lr}
 8010506:	b088      	sub	sp, #32
 8010508:	af00      	add	r7, sp, #0
 801050a:	4603      	mov	r3, r0
 801050c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 801050e:	88fb      	ldrh	r3, [r7, #6]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d101      	bne.n	8010518 <mem_malloc+0x14>
    return NULL;
 8010514:	2300      	movs	r3, #0
 8010516:	e0c8      	b.n	80106aa <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 8010518:	88fb      	ldrh	r3, [r7, #6]
 801051a:	3303      	adds	r3, #3
 801051c:	b29b      	uxth	r3, r3
 801051e:	f023 0303 	bic.w	r3, r3, #3
 8010522:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 8010524:	88fb      	ldrh	r3, [r7, #6]
 8010526:	2b0b      	cmp	r3, #11
 8010528:	d801      	bhi.n	801052e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801052a:	230c      	movs	r3, #12
 801052c:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 801052e:	88fb      	ldrh	r3, [r7, #6]
 8010530:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010534:	d901      	bls.n	801053a <mem_malloc+0x36>
    return NULL;
 8010536:	2300      	movs	r3, #0
 8010538:	e0b7      	b.n	80106aa <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 801053a:	4b5e      	ldr	r3, [pc, #376]	; (80106b4 <mem_malloc+0x1b0>)
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	461a      	mov	r2, r3
 8010540:	4b5d      	ldr	r3, [pc, #372]	; (80106b8 <mem_malloc+0x1b4>)
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	1ad3      	subs	r3, r2, r3
 8010546:	83fb      	strh	r3, [r7, #30]
 8010548:	e0a7      	b.n	801069a <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 801054a:	4b5b      	ldr	r3, [pc, #364]	; (80106b8 <mem_malloc+0x1b4>)
 801054c:	681a      	ldr	r2, [r3, #0]
 801054e:	8bfb      	ldrh	r3, [r7, #30]
 8010550:	4413      	add	r3, r2
 8010552:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8010554:	697b      	ldr	r3, [r7, #20]
 8010556:	791b      	ldrb	r3, [r3, #4]
 8010558:	2b00      	cmp	r3, #0
 801055a:	f040 8098 	bne.w	801068e <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801055e:	697b      	ldr	r3, [r7, #20]
 8010560:	881b      	ldrh	r3, [r3, #0]
 8010562:	461a      	mov	r2, r3
 8010564:	8bfb      	ldrh	r3, [r7, #30]
 8010566:	1ad3      	subs	r3, r2, r3
 8010568:	f1a3 0208 	sub.w	r2, r3, #8
 801056c:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 801056e:	429a      	cmp	r2, r3
 8010570:	f0c0 808d 	bcc.w	801068e <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8010574:	697b      	ldr	r3, [r7, #20]
 8010576:	881b      	ldrh	r3, [r3, #0]
 8010578:	461a      	mov	r2, r3
 801057a:	8bfb      	ldrh	r3, [r7, #30]
 801057c:	1ad3      	subs	r3, r2, r3
 801057e:	f1a3 0208 	sub.w	r2, r3, #8
 8010582:	88fb      	ldrh	r3, [r7, #6]
 8010584:	3314      	adds	r3, #20
 8010586:	429a      	cmp	r2, r3
 8010588:	d327      	bcc.n	80105da <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 801058a:	8bfa      	ldrh	r2, [r7, #30]
 801058c:	88fb      	ldrh	r3, [r7, #6]
 801058e:	4413      	add	r3, r2
 8010590:	b29b      	uxth	r3, r3
 8010592:	3308      	adds	r3, #8
 8010594:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 8010596:	4b48      	ldr	r3, [pc, #288]	; (80106b8 <mem_malloc+0x1b4>)
 8010598:	681a      	ldr	r2, [r3, #0]
 801059a:	8a7b      	ldrh	r3, [r7, #18]
 801059c:	4413      	add	r3, r2
 801059e:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	2200      	movs	r2, #0
 80105a4:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80105a6:	697b      	ldr	r3, [r7, #20]
 80105a8:	881a      	ldrh	r2, [r3, #0]
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	8bfa      	ldrh	r2, [r7, #30]
 80105b2:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80105b4:	697b      	ldr	r3, [r7, #20]
 80105b6:	8a7a      	ldrh	r2, [r7, #18]
 80105b8:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 80105ba:	697b      	ldr	r3, [r7, #20]
 80105bc:	2201      	movs	r2, #1
 80105be:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80105c0:	68fb      	ldr	r3, [r7, #12]
 80105c2:	881b      	ldrh	r3, [r3, #0]
 80105c4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80105c8:	d00a      	beq.n	80105e0 <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 80105ca:	4b3b      	ldr	r3, [pc, #236]	; (80106b8 <mem_malloc+0x1b4>)
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	68fa      	ldr	r2, [r7, #12]
 80105d0:	8812      	ldrh	r2, [r2, #0]
 80105d2:	4413      	add	r3, r2
 80105d4:	8a7a      	ldrh	r2, [r7, #18]
 80105d6:	805a      	strh	r2, [r3, #2]
 80105d8:	e002      	b.n	80105e0 <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 80105da:	697b      	ldr	r3, [r7, #20]
 80105dc:	2201      	movs	r2, #1
 80105de:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 80105e0:	4b34      	ldr	r3, [pc, #208]	; (80106b4 <mem_malloc+0x1b0>)
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	697a      	ldr	r2, [r7, #20]
 80105e6:	429a      	cmp	r2, r3
 80105e8:	d127      	bne.n	801063a <mem_malloc+0x136>
          struct mem *cur = lfree;
 80105ea:	4b32      	ldr	r3, [pc, #200]	; (80106b4 <mem_malloc+0x1b0>)
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 80105f0:	e005      	b.n	80105fe <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 80105f2:	4b31      	ldr	r3, [pc, #196]	; (80106b8 <mem_malloc+0x1b4>)
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	69ba      	ldr	r2, [r7, #24]
 80105f8:	8812      	ldrh	r2, [r2, #0]
 80105fa:	4413      	add	r3, r2
 80105fc:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 80105fe:	69bb      	ldr	r3, [r7, #24]
 8010600:	791b      	ldrb	r3, [r3, #4]
 8010602:	2b00      	cmp	r3, #0
 8010604:	d004      	beq.n	8010610 <mem_malloc+0x10c>
 8010606:	4b2d      	ldr	r3, [pc, #180]	; (80106bc <mem_malloc+0x1b8>)
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	69ba      	ldr	r2, [r7, #24]
 801060c:	429a      	cmp	r2, r3
 801060e:	d1f0      	bne.n	80105f2 <mem_malloc+0xee>
          }
          lfree = cur;
 8010610:	4a28      	ldr	r2, [pc, #160]	; (80106b4 <mem_malloc+0x1b0>)
 8010612:	69bb      	ldr	r3, [r7, #24]
 8010614:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8010616:	4b27      	ldr	r3, [pc, #156]	; (80106b4 <mem_malloc+0x1b0>)
 8010618:	681a      	ldr	r2, [r3, #0]
 801061a:	4b28      	ldr	r3, [pc, #160]	; (80106bc <mem_malloc+0x1b8>)
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	429a      	cmp	r2, r3
 8010620:	d00b      	beq.n	801063a <mem_malloc+0x136>
 8010622:	4b24      	ldr	r3, [pc, #144]	; (80106b4 <mem_malloc+0x1b0>)
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	791b      	ldrb	r3, [r3, #4]
 8010628:	2b00      	cmp	r3, #0
 801062a:	d006      	beq.n	801063a <mem_malloc+0x136>
 801062c:	4b24      	ldr	r3, [pc, #144]	; (80106c0 <mem_malloc+0x1bc>)
 801062e:	f240 22cf 	movw	r2, #719	; 0x2cf
 8010632:	4924      	ldr	r1, [pc, #144]	; (80106c4 <mem_malloc+0x1c0>)
 8010634:	4824      	ldr	r0, [pc, #144]	; (80106c8 <mem_malloc+0x1c4>)
 8010636:	f005 fbc5 	bl	8015dc4 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801063a:	88fa      	ldrh	r2, [r7, #6]
 801063c:	697b      	ldr	r3, [r7, #20]
 801063e:	4413      	add	r3, r2
 8010640:	3308      	adds	r3, #8
 8010642:	4a1e      	ldr	r2, [pc, #120]	; (80106bc <mem_malloc+0x1b8>)
 8010644:	6812      	ldr	r2, [r2, #0]
 8010646:	4293      	cmp	r3, r2
 8010648:	d906      	bls.n	8010658 <mem_malloc+0x154>
 801064a:	4b1d      	ldr	r3, [pc, #116]	; (80106c0 <mem_malloc+0x1bc>)
 801064c:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8010650:	491e      	ldr	r1, [pc, #120]	; (80106cc <mem_malloc+0x1c8>)
 8010652:	481d      	ldr	r0, [pc, #116]	; (80106c8 <mem_malloc+0x1c4>)
 8010654:	f005 fbb6 	bl	8015dc4 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8010658:	697b      	ldr	r3, [r7, #20]
 801065a:	f003 0303 	and.w	r3, r3, #3
 801065e:	2b00      	cmp	r3, #0
 8010660:	d006      	beq.n	8010670 <mem_malloc+0x16c>
 8010662:	4b17      	ldr	r3, [pc, #92]	; (80106c0 <mem_malloc+0x1bc>)
 8010664:	f240 22d6 	movw	r2, #726	; 0x2d6
 8010668:	4919      	ldr	r1, [pc, #100]	; (80106d0 <mem_malloc+0x1cc>)
 801066a:	4817      	ldr	r0, [pc, #92]	; (80106c8 <mem_malloc+0x1c4>)
 801066c:	f005 fbaa 	bl	8015dc4 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8010670:	697b      	ldr	r3, [r7, #20]
 8010672:	f003 0303 	and.w	r3, r3, #3
 8010676:	2b00      	cmp	r3, #0
 8010678:	d006      	beq.n	8010688 <mem_malloc+0x184>
 801067a:	4b11      	ldr	r3, [pc, #68]	; (80106c0 <mem_malloc+0x1bc>)
 801067c:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 8010680:	4914      	ldr	r1, [pc, #80]	; (80106d4 <mem_malloc+0x1d0>)
 8010682:	4811      	ldr	r0, [pc, #68]	; (80106c8 <mem_malloc+0x1c4>)
 8010684:	f005 fb9e 	bl	8015dc4 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 8010688:	697b      	ldr	r3, [r7, #20]
 801068a:	3308      	adds	r3, #8
 801068c:	e00d      	b.n	80106aa <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 801068e:	4b0a      	ldr	r3, [pc, #40]	; (80106b8 <mem_malloc+0x1b4>)
 8010690:	681a      	ldr	r2, [r3, #0]
 8010692:	8bfb      	ldrh	r3, [r7, #30]
 8010694:	4413      	add	r3, r2
 8010696:	881b      	ldrh	r3, [r3, #0]
 8010698:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 801069a:	8bfa      	ldrh	r2, [r7, #30]
 801069c:	88fb      	ldrh	r3, [r7, #6]
 801069e:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 80106a2:	429a      	cmp	r2, r3
 80106a4:	f4ff af51 	bcc.w	801054a <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 80106a8:	2300      	movs	r3, #0
}
 80106aa:	4618      	mov	r0, r3
 80106ac:	3720      	adds	r7, #32
 80106ae:	46bd      	mov	sp, r7
 80106b0:	bd80      	pop	{r7, pc}
 80106b2:	bf00      	nop
 80106b4:	200004a0 	.word	0x200004a0
 80106b8:	20000498 	.word	0x20000498
 80106bc:	2000049c 	.word	0x2000049c
 80106c0:	080195c0 	.word	0x080195c0
 80106c4:	0801971c 	.word	0x0801971c
 80106c8:	08019608 	.word	0x08019608
 80106cc:	08019738 	.word	0x08019738
 80106d0:	08019768 	.word	0x08019768
 80106d4:	08019798 	.word	0x08019798

080106d8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 80106d8:	b480      	push	{r7}
 80106da:	b085      	sub	sp, #20
 80106dc:	af00      	add	r7, sp, #0
 80106de:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	689b      	ldr	r3, [r3, #8]
 80106e4:	2200      	movs	r2, #0
 80106e6:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	685b      	ldr	r3, [r3, #4]
 80106ec:	3303      	adds	r3, #3
 80106ee:	f023 0303 	bic.w	r3, r3, #3
 80106f2:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 80106f4:	2300      	movs	r3, #0
 80106f6:	60fb      	str	r3, [r7, #12]
 80106f8:	e011      	b.n	801071e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	689b      	ldr	r3, [r3, #8]
 80106fe:	681a      	ldr	r2, [r3, #0]
 8010700:	68bb      	ldr	r3, [r7, #8]
 8010702:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	689b      	ldr	r3, [r3, #8]
 8010708:	68ba      	ldr	r2, [r7, #8]
 801070a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	881b      	ldrh	r3, [r3, #0]
 8010710:	461a      	mov	r2, r3
 8010712:	68bb      	ldr	r3, [r7, #8]
 8010714:	4413      	add	r3, r2
 8010716:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	3301      	adds	r3, #1
 801071c:	60fb      	str	r3, [r7, #12]
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	885b      	ldrh	r3, [r3, #2]
 8010722:	461a      	mov	r2, r3
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	4293      	cmp	r3, r2
 8010728:	dbe7      	blt.n	80106fa <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 801072a:	bf00      	nop
 801072c:	3714      	adds	r7, #20
 801072e:	46bd      	mov	sp, r7
 8010730:	bc80      	pop	{r7}
 8010732:	4770      	bx	lr

08010734 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8010734:	b580      	push	{r7, lr}
 8010736:	b082      	sub	sp, #8
 8010738:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801073a:	2300      	movs	r3, #0
 801073c:	80fb      	strh	r3, [r7, #6]
 801073e:	e009      	b.n	8010754 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8010740:	88fb      	ldrh	r3, [r7, #6]
 8010742:	4a08      	ldr	r2, [pc, #32]	; (8010764 <memp_init+0x30>)
 8010744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010748:	4618      	mov	r0, r3
 801074a:	f7ff ffc5 	bl	80106d8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801074e:	88fb      	ldrh	r3, [r7, #6]
 8010750:	3301      	adds	r3, #1
 8010752:	80fb      	strh	r3, [r7, #6]
 8010754:	88fb      	ldrh	r3, [r7, #6]
 8010756:	2b05      	cmp	r3, #5
 8010758:	d9f2      	bls.n	8010740 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801075a:	bf00      	nop
 801075c:	3708      	adds	r7, #8
 801075e:	46bd      	mov	sp, r7
 8010760:	bd80      	pop	{r7, pc}
 8010762:	bf00      	nop
 8010764:	0801a788 	.word	0x0801a788

08010768 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 8010768:	b580      	push	{r7, lr}
 801076a:	b084      	sub	sp, #16
 801076c:	af00      	add	r7, sp, #0
 801076e:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	689b      	ldr	r3, [r3, #8]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	2b00      	cmp	r3, #0
 801077c:	d012      	beq.n	80107a4 <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	689b      	ldr	r3, [r3, #8]
 8010782:	68fa      	ldr	r2, [r7, #12]
 8010784:	6812      	ldr	r2, [r2, #0]
 8010786:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	f003 0303 	and.w	r3, r3, #3
 801078e:	2b00      	cmp	r3, #0
 8010790:	d006      	beq.n	80107a0 <do_memp_malloc_pool+0x38>
 8010792:	4b07      	ldr	r3, [pc, #28]	; (80107b0 <do_memp_malloc_pool+0x48>)
 8010794:	f240 1249 	movw	r2, #329	; 0x149
 8010798:	4906      	ldr	r1, [pc, #24]	; (80107b4 <do_memp_malloc_pool+0x4c>)
 801079a:	4807      	ldr	r0, [pc, #28]	; (80107b8 <do_memp_malloc_pool+0x50>)
 801079c:	f005 fb12 	bl	8015dc4 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	e000      	b.n	80107a6 <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 80107a4:	2300      	movs	r3, #0
}
 80107a6:	4618      	mov	r0, r3
 80107a8:	3710      	adds	r7, #16
 80107aa:	46bd      	mov	sp, r7
 80107ac:	bd80      	pop	{r7, pc}
 80107ae:	bf00      	nop
 80107b0:	080197bc 	.word	0x080197bc
 80107b4:	080197ec 	.word	0x080197ec
 80107b8:	08019810 	.word	0x08019810

080107bc <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 80107bc:	b580      	push	{r7, lr}
 80107be:	b084      	sub	sp, #16
 80107c0:	af00      	add	r7, sp, #0
 80107c2:	4603      	mov	r3, r0
 80107c4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80107c6:	79fb      	ldrb	r3, [r7, #7]
 80107c8:	2b05      	cmp	r3, #5
 80107ca:	d908      	bls.n	80107de <memp_malloc+0x22>
 80107cc:	4b0a      	ldr	r3, [pc, #40]	; (80107f8 <memp_malloc+0x3c>)
 80107ce:	f240 1287 	movw	r2, #391	; 0x187
 80107d2:	490a      	ldr	r1, [pc, #40]	; (80107fc <memp_malloc+0x40>)
 80107d4:	480a      	ldr	r0, [pc, #40]	; (8010800 <memp_malloc+0x44>)
 80107d6:	f005 faf5 	bl	8015dc4 <iprintf>
 80107da:	2300      	movs	r3, #0
 80107dc:	e008      	b.n	80107f0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80107de:	79fb      	ldrb	r3, [r7, #7]
 80107e0:	4a08      	ldr	r2, [pc, #32]	; (8010804 <memp_malloc+0x48>)
 80107e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80107e6:	4618      	mov	r0, r3
 80107e8:	f7ff ffbe 	bl	8010768 <do_memp_malloc_pool>
 80107ec:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80107ee:	68fb      	ldr	r3, [r7, #12]
}
 80107f0:	4618      	mov	r0, r3
 80107f2:	3710      	adds	r7, #16
 80107f4:	46bd      	mov	sp, r7
 80107f6:	bd80      	pop	{r7, pc}
 80107f8:	080197bc 	.word	0x080197bc
 80107fc:	0801984c 	.word	0x0801984c
 8010800:	08019810 	.word	0x08019810
 8010804:	0801a788 	.word	0x0801a788

08010808 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 8010808:	b580      	push	{r7, lr}
 801080a:	b084      	sub	sp, #16
 801080c:	af00      	add	r7, sp, #0
 801080e:	6078      	str	r0, [r7, #4]
 8010810:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8010812:	683b      	ldr	r3, [r7, #0]
 8010814:	f003 0303 	and.w	r3, r3, #3
 8010818:	2b00      	cmp	r3, #0
 801081a:	d006      	beq.n	801082a <do_memp_free_pool+0x22>
 801081c:	4b0a      	ldr	r3, [pc, #40]	; (8010848 <do_memp_free_pool+0x40>)
 801081e:	f240 129d 	movw	r2, #413	; 0x19d
 8010822:	490a      	ldr	r1, [pc, #40]	; (801084c <do_memp_free_pool+0x44>)
 8010824:	480a      	ldr	r0, [pc, #40]	; (8010850 <do_memp_free_pool+0x48>)
 8010826:	f005 facd 	bl	8015dc4 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 801082a:	683b      	ldr	r3, [r7, #0]
 801082c:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	689b      	ldr	r3, [r3, #8]
 8010832:	681a      	ldr	r2, [r3, #0]
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	689b      	ldr	r3, [r3, #8]
 801083c:	68fa      	ldr	r2, [r7, #12]
 801083e:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8010840:	bf00      	nop
 8010842:	3710      	adds	r7, #16
 8010844:	46bd      	mov	sp, r7
 8010846:	bd80      	pop	{r7, pc}
 8010848:	080197bc 	.word	0x080197bc
 801084c:	0801986c 	.word	0x0801986c
 8010850:	08019810 	.word	0x08019810

08010854 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8010854:	b580      	push	{r7, lr}
 8010856:	b082      	sub	sp, #8
 8010858:	af00      	add	r7, sp, #0
 801085a:	4603      	mov	r3, r0
 801085c:	6039      	str	r1, [r7, #0]
 801085e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8010860:	79fb      	ldrb	r3, [r7, #7]
 8010862:	2b05      	cmp	r3, #5
 8010864:	d907      	bls.n	8010876 <memp_free+0x22>
 8010866:	4b0c      	ldr	r3, [pc, #48]	; (8010898 <memp_free+0x44>)
 8010868:	f240 12db 	movw	r2, #475	; 0x1db
 801086c:	490b      	ldr	r1, [pc, #44]	; (801089c <memp_free+0x48>)
 801086e:	480c      	ldr	r0, [pc, #48]	; (80108a0 <memp_free+0x4c>)
 8010870:	f005 faa8 	bl	8015dc4 <iprintf>
 8010874:	e00c      	b.n	8010890 <memp_free+0x3c>

  if (mem == NULL) {
 8010876:	683b      	ldr	r3, [r7, #0]
 8010878:	2b00      	cmp	r3, #0
 801087a:	d008      	beq.n	801088e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 801087c:	79fb      	ldrb	r3, [r7, #7]
 801087e:	4a09      	ldr	r2, [pc, #36]	; (80108a4 <memp_free+0x50>)
 8010880:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010884:	6839      	ldr	r1, [r7, #0]
 8010886:	4618      	mov	r0, r3
 8010888:	f7ff ffbe 	bl	8010808 <do_memp_free_pool>
 801088c:	e000      	b.n	8010890 <memp_free+0x3c>
    return;
 801088e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8010890:	3708      	adds	r7, #8
 8010892:	46bd      	mov	sp, r7
 8010894:	bd80      	pop	{r7, pc}
 8010896:	bf00      	nop
 8010898:	080197bc 	.word	0x080197bc
 801089c:	0801988c 	.word	0x0801988c
 80108a0:	08019810 	.word	0x08019810
 80108a4:	0801a788 	.word	0x0801a788

080108a8 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80108a8:	b480      	push	{r7}
 80108aa:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80108ac:	bf00      	nop
 80108ae:	46bd      	mov	sp, r7
 80108b0:	bc80      	pop	{r7}
 80108b2:	4770      	bx	lr

080108b4 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80108b4:	b580      	push	{r7, lr}
 80108b6:	b084      	sub	sp, #16
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	60f8      	str	r0, [r7, #12]
 80108bc:	60b9      	str	r1, [r7, #8]
 80108be:	607a      	str	r2, [r7, #4]
 80108c0:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 80108c2:	69fb      	ldr	r3, [r7, #28]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d105      	bne.n	80108d4 <netif_add+0x20>
 80108c8:	4b21      	ldr	r3, [pc, #132]	; (8010950 <netif_add+0x9c>)
 80108ca:	22fb      	movs	r2, #251	; 0xfb
 80108cc:	4921      	ldr	r1, [pc, #132]	; (8010954 <netif_add+0xa0>)
 80108ce:	4822      	ldr	r0, [pc, #136]	; (8010958 <netif_add+0xa4>)
 80108d0:	f005 fa78 	bl	8015dc4 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	2200      	movs	r2, #0
 80108d8:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	2200      	movs	r2, #0
 80108de:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	2200      	movs	r2, #0
 80108e4:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	2200      	movs	r2, #0
 80108ea:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 80108ee:	68fb      	ldr	r3, [r7, #12]
 80108f0:	2203      	movs	r2, #3
 80108f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	2200      	movs	r2, #0
 80108fa:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 80108fc:	68fb      	ldr	r3, [r7, #12]
 80108fe:	69ba      	ldr	r2, [r7, #24]
 8010900:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 8010902:	4b16      	ldr	r3, [pc, #88]	; (801095c <netif_add+0xa8>)
 8010904:	781b      	ldrb	r3, [r3, #0]
 8010906:	1c5a      	adds	r2, r3, #1
 8010908:	b2d1      	uxtb	r1, r2
 801090a:	4a14      	ldr	r2, [pc, #80]	; (801095c <netif_add+0xa8>)
 801090c:	7011      	strb	r1, [r2, #0]
 801090e:	68fa      	ldr	r2, [r7, #12]
 8010910:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	6a3a      	ldr	r2, [r7, #32]
 8010918:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801091a:	683b      	ldr	r3, [r7, #0]
 801091c:	687a      	ldr	r2, [r7, #4]
 801091e:	68b9      	ldr	r1, [r7, #8]
 8010920:	68f8      	ldr	r0, [r7, #12]
 8010922:	f000 f81f 	bl	8010964 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8010926:	69fb      	ldr	r3, [r7, #28]
 8010928:	68f8      	ldr	r0, [r7, #12]
 801092a:	4798      	blx	r3
 801092c:	4603      	mov	r3, r0
 801092e:	2b00      	cmp	r3, #0
 8010930:	d001      	beq.n	8010936 <netif_add+0x82>
    return NULL;
 8010932:	2300      	movs	r3, #0
 8010934:	e007      	b.n	8010946 <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8010936:	4b0a      	ldr	r3, [pc, #40]	; (8010960 <netif_add+0xac>)
 8010938:	681a      	ldr	r2, [r3, #0]
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 801093e:	4a08      	ldr	r2, [pc, #32]	; (8010960 <netif_add+0xac>)
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 8010944:	68fb      	ldr	r3, [r7, #12]
}
 8010946:	4618      	mov	r0, r3
 8010948:	3710      	adds	r7, #16
 801094a:	46bd      	mov	sp, r7
 801094c:	bd80      	pop	{r7, pc}
 801094e:	bf00      	nop
 8010950:	080198a8 	.word	0x080198a8
 8010954:	080198dc 	.word	0x080198dc
 8010958:	080198f4 	.word	0x080198f4
 801095c:	200004bc 	.word	0x200004bc
 8010960:	20007708 	.word	0x20007708

08010964 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 8010964:	b580      	push	{r7, lr}
 8010966:	b084      	sub	sp, #16
 8010968:	af00      	add	r7, sp, #0
 801096a:	60f8      	str	r0, [r7, #12]
 801096c:	60b9      	str	r1, [r7, #8]
 801096e:	607a      	str	r2, [r7, #4]
 8010970:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 8010972:	68bb      	ldr	r3, [r7, #8]
 8010974:	2b00      	cmp	r3, #0
 8010976:	d003      	beq.n	8010980 <netif_set_addr+0x1c>
 8010978:	68bb      	ldr	r3, [r7, #8]
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	2b00      	cmp	r3, #0
 801097e:	d10c      	bne.n	801099a <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 8010980:	68b9      	ldr	r1, [r7, #8]
 8010982:	68f8      	ldr	r0, [r7, #12]
 8010984:	f000 f81a 	bl	80109bc <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 8010988:	6879      	ldr	r1, [r7, #4]
 801098a:	68f8      	ldr	r0, [r7, #12]
 801098c:	f000 f859 	bl	8010a42 <netif_set_netmask>
    netif_set_gw(netif, gw);
 8010990:	6839      	ldr	r1, [r7, #0]
 8010992:	68f8      	ldr	r0, [r7, #12]
 8010994:	f000 f842 	bl	8010a1c <netif_set_gw>
 8010998:	e00b      	b.n	80109b2 <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 801099a:	6879      	ldr	r1, [r7, #4]
 801099c:	68f8      	ldr	r0, [r7, #12]
 801099e:	f000 f850 	bl	8010a42 <netif_set_netmask>
    netif_set_gw(netif, gw);
 80109a2:	6839      	ldr	r1, [r7, #0]
 80109a4:	68f8      	ldr	r0, [r7, #12]
 80109a6:	f000 f839 	bl	8010a1c <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 80109aa:	68b9      	ldr	r1, [r7, #8]
 80109ac:	68f8      	ldr	r0, [r7, #12]
 80109ae:	f000 f805 	bl	80109bc <netif_set_ipaddr>
  }
}
 80109b2:	bf00      	nop
 80109b4:	3710      	adds	r7, #16
 80109b6:	46bd      	mov	sp, r7
 80109b8:	bd80      	pop	{r7, pc}
	...

080109bc <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80109bc:	b580      	push	{r7, lr}
 80109be:	b084      	sub	sp, #16
 80109c0:	af00      	add	r7, sp, #0
 80109c2:	6078      	str	r0, [r7, #4]
 80109c4:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 80109c6:	683b      	ldr	r3, [r7, #0]
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d003      	beq.n	80109d4 <netif_set_ipaddr+0x18>
 80109cc:	683b      	ldr	r3, [r7, #0]
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	60fb      	str	r3, [r7, #12]
 80109d2:	e002      	b.n	80109da <netif_set_ipaddr+0x1e>
 80109d4:	4b10      	ldr	r3, [pc, #64]	; (8010a18 <netif_set_ipaddr+0x5c>)
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 80109da:	68fa      	ldr	r2, [r7, #12]
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	3304      	adds	r3, #4
 80109e0:	681b      	ldr	r3, [r3, #0]
 80109e2:	429a      	cmp	r2, r3
 80109e4:	d014      	beq.n	8010a10 <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	3304      	adds	r3, #4
 80109ea:	f107 020c 	add.w	r2, r7, #12
 80109ee:	4611      	mov	r1, r2
 80109f0:	4618      	mov	r0, r3
 80109f2:	f001 fad1 	bl	8011f98 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80109f6:	683b      	ldr	r3, [r7, #0]
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d002      	beq.n	8010a02 <netif_set_ipaddr+0x46>
 80109fc:	683b      	ldr	r3, [r7, #0]
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	e000      	b.n	8010a04 <netif_set_ipaddr+0x48>
 8010a02:	2300      	movs	r3, #0
 8010a04:	687a      	ldr	r2, [r7, #4]
 8010a06:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8010a08:	2101      	movs	r1, #1
 8010a0a:	6878      	ldr	r0, [r7, #4]
 8010a0c:	f000 f85d 	bl	8010aca <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 8010a10:	bf00      	nop
 8010a12:	3710      	adds	r7, #16
 8010a14:	46bd      	mov	sp, r7
 8010a16:	bd80      	pop	{r7, pc}
 8010a18:	0801a7b0 	.word	0x0801a7b0

08010a1c <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 8010a1c:	b480      	push	{r7}
 8010a1e:	b083      	sub	sp, #12
 8010a20:	af00      	add	r7, sp, #0
 8010a22:	6078      	str	r0, [r7, #4]
 8010a24:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8010a26:	683b      	ldr	r3, [r7, #0]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d002      	beq.n	8010a32 <netif_set_gw+0x16>
 8010a2c:	683b      	ldr	r3, [r7, #0]
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	e000      	b.n	8010a34 <netif_set_gw+0x18>
 8010a32:	2300      	movs	r3, #0
 8010a34:	687a      	ldr	r2, [r7, #4]
 8010a36:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 8010a38:	bf00      	nop
 8010a3a:	370c      	adds	r7, #12
 8010a3c:	46bd      	mov	sp, r7
 8010a3e:	bc80      	pop	{r7}
 8010a40:	4770      	bx	lr

08010a42 <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 8010a42:	b480      	push	{r7}
 8010a44:	b083      	sub	sp, #12
 8010a46:	af00      	add	r7, sp, #0
 8010a48:	6078      	str	r0, [r7, #4]
 8010a4a:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8010a4c:	683b      	ldr	r3, [r7, #0]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d002      	beq.n	8010a58 <netif_set_netmask+0x16>
 8010a52:	683b      	ldr	r3, [r7, #0]
 8010a54:	681b      	ldr	r3, [r3, #0]
 8010a56:	e000      	b.n	8010a5a <netif_set_netmask+0x18>
 8010a58:	2300      	movs	r3, #0
 8010a5a:	687a      	ldr	r2, [r7, #4]
 8010a5c:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 8010a5e:	bf00      	nop
 8010a60:	370c      	adds	r7, #12
 8010a62:	46bd      	mov	sp, r7
 8010a64:	bc80      	pop	{r7}
 8010a66:	4770      	bx	lr

08010a68 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8010a68:	b480      	push	{r7}
 8010a6a:	b083      	sub	sp, #12
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8010a70:	4a03      	ldr	r2, [pc, #12]	; (8010a80 <netif_set_default+0x18>)
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8010a76:	bf00      	nop
 8010a78:	370c      	adds	r7, #12
 8010a7a:	46bd      	mov	sp, r7
 8010a7c:	bc80      	pop	{r7}
 8010a7e:	4770      	bx	lr
 8010a80:	2000770c 	.word	0x2000770c

08010a84 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8010a84:	b580      	push	{r7, lr}
 8010a86:	b082      	sub	sp, #8
 8010a88:	af00      	add	r7, sp, #0
 8010a8a:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010a92:	f003 0301 	and.w	r3, r3, #1
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d113      	bne.n	8010ac2 <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010aa0:	f043 0301 	orr.w	r3, r3, #1
 8010aa4:	b2da      	uxtb	r2, r3
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010ab2:	f003 0304 	and.w	r3, r3, #4
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d003      	beq.n	8010ac2 <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 8010aba:	2103      	movs	r1, #3
 8010abc:	6878      	ldr	r0, [r7, #4]
 8010abe:	f000 f804 	bl	8010aca <netif_issue_reports>
    }
  }
}
 8010ac2:	bf00      	nop
 8010ac4:	3708      	adds	r7, #8
 8010ac6:	46bd      	mov	sp, r7
 8010ac8:	bd80      	pop	{r7, pc}

08010aca <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 8010aca:	b580      	push	{r7, lr}
 8010acc:	b082      	sub	sp, #8
 8010ace:	af00      	add	r7, sp, #0
 8010ad0:	6078      	str	r0, [r7, #4]
 8010ad2:	460b      	mov	r3, r1
 8010ad4:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010ad6:	78fb      	ldrb	r3, [r7, #3]
 8010ad8:	f003 0301 	and.w	r3, r3, #1
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d011      	beq.n	8010b04 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	3304      	adds	r3, #4
 8010ae4:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d00c      	beq.n	8010b04 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010af0:	f003 0308 	and.w	r3, r3, #8
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d005      	beq.n	8010b04 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	3304      	adds	r3, #4
 8010afc:	4619      	mov	r1, r3
 8010afe:	6878      	ldr	r0, [r7, #4]
 8010b00:	f002 f97c 	bl	8012dfc <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 8010b04:	bf00      	nop
 8010b06:	3708      	adds	r7, #8
 8010b08:	46bd      	mov	sp, r7
 8010b0a:	bd80      	pop	{r7, pc}

08010b0c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8010b0c:	b580      	push	{r7, lr}
 8010b0e:	b082      	sub	sp, #8
 8010b10:	af00      	add	r7, sp, #0
 8010b12:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010b1a:	f003 0301 	and.w	r3, r3, #1
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d012      	beq.n	8010b48 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010b28:	f023 0301 	bic.w	r3, r3, #1
 8010b2c:	b2da      	uxtb	r2, r3
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010b3a:	f003 0308 	and.w	r3, r3, #8
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d002      	beq.n	8010b48 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 8010b42:	6878      	ldr	r0, [r7, #4]
 8010b44:	f001 fd20 	bl	8012588 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8010b48:	bf00      	nop
 8010b4a:	3708      	adds	r7, #8
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	bd80      	pop	{r7, pc}

08010b50 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8010b50:	b480      	push	{r7}
 8010b52:	b083      	sub	sp, #12
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
 8010b58:	6039      	str	r1, [r7, #0]
  if (netif) {
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d002      	beq.n	8010b66 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	683a      	ldr	r2, [r7, #0]
 8010b64:	61da      	str	r2, [r3, #28]
  }
}
 8010b66:	bf00      	nop
 8010b68:	370c      	adds	r7, #12
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	bc80      	pop	{r7}
 8010b6e:	4770      	bx	lr

08010b70 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010b70:	b580      	push	{r7, lr}
 8010b72:	b088      	sub	sp, #32
 8010b74:	af00      	add	r7, sp, #0
 8010b76:	4603      	mov	r3, r0
 8010b78:	71fb      	strb	r3, [r7, #7]
 8010b7a:	460b      	mov	r3, r1
 8010b7c:	80bb      	strh	r3, [r7, #4]
 8010b7e:	4613      	mov	r3, r2
 8010b80:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 8010b82:	79fb      	ldrb	r3, [r7, #7]
 8010b84:	2b04      	cmp	r3, #4
 8010b86:	d81c      	bhi.n	8010bc2 <pbuf_alloc+0x52>
 8010b88:	a201      	add	r2, pc, #4	; (adr r2, 8010b90 <pbuf_alloc+0x20>)
 8010b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b8e:	bf00      	nop
 8010b90:	08010ba5 	.word	0x08010ba5
 8010b94:	08010bab 	.word	0x08010bab
 8010b98:	08010bb1 	.word	0x08010bb1
 8010b9c:	08010bb7 	.word	0x08010bb7
 8010ba0:	08010bbd 	.word	0x08010bbd
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8010ba4:	2336      	movs	r3, #54	; 0x36
 8010ba6:	82fb      	strh	r3, [r7, #22]
    break;
 8010ba8:	e014      	b.n	8010bd4 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 8010baa:	2322      	movs	r3, #34	; 0x22
 8010bac:	82fb      	strh	r3, [r7, #22]
    break;
 8010bae:	e011      	b.n	8010bd4 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8010bb0:	230e      	movs	r3, #14
 8010bb2:	82fb      	strh	r3, [r7, #22]
    break;
 8010bb4:	e00e      	b.n	8010bd4 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	82fb      	strh	r3, [r7, #22]
    break;
 8010bba:	e00b      	b.n	8010bd4 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	82fb      	strh	r3, [r7, #22]
    break;
 8010bc0:	e008      	b.n	8010bd4 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 8010bc2:	4ba3      	ldr	r3, [pc, #652]	; (8010e50 <pbuf_alloc+0x2e0>)
 8010bc4:	f44f 728b 	mov.w	r2, #278	; 0x116
 8010bc8:	49a2      	ldr	r1, [pc, #648]	; (8010e54 <pbuf_alloc+0x2e4>)
 8010bca:	48a3      	ldr	r0, [pc, #652]	; (8010e58 <pbuf_alloc+0x2e8>)
 8010bcc:	f005 f8fa 	bl	8015dc4 <iprintf>
    return NULL;
 8010bd0:	2300      	movs	r3, #0
 8010bd2:	e159      	b.n	8010e88 <pbuf_alloc+0x318>
  }

  switch (type) {
 8010bd4:	79bb      	ldrb	r3, [r7, #6]
 8010bd6:	2b03      	cmp	r3, #3
 8010bd8:	f200 8130 	bhi.w	8010e3c <pbuf_alloc+0x2cc>
 8010bdc:	a201      	add	r2, pc, #4	; (adr r2, 8010be4 <pbuf_alloc+0x74>)
 8010bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010be2:	bf00      	nop
 8010be4:	08010d7d 	.word	0x08010d7d
 8010be8:	08010e09 	.word	0x08010e09
 8010bec:	08010e09 	.word	0x08010e09
 8010bf0:	08010bf5 	.word	0x08010bf5
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8010bf4:	2005      	movs	r0, #5
 8010bf6:	f7ff fde1 	bl	80107bc <memp_malloc>
 8010bfa:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 8010bfc:	69fb      	ldr	r3, [r7, #28]
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d101      	bne.n	8010c06 <pbuf_alloc+0x96>
      PBUF_POOL_IS_EMPTY();
      return NULL;
 8010c02:	2300      	movs	r3, #0
 8010c04:	e140      	b.n	8010e88 <pbuf_alloc+0x318>
    }
    p->type = type;
 8010c06:	69fb      	ldr	r3, [r7, #28]
 8010c08:	79ba      	ldrb	r2, [r7, #6]
 8010c0a:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 8010c0c:	69fb      	ldr	r3, [r7, #28]
 8010c0e:	2200      	movs	r2, #0
 8010c10:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 8010c12:	8afb      	ldrh	r3, [r7, #22]
 8010c14:	3310      	adds	r3, #16
 8010c16:	69fa      	ldr	r2, [r7, #28]
 8010c18:	4413      	add	r3, r2
 8010c1a:	3303      	adds	r3, #3
 8010c1c:	f023 0303 	bic.w	r3, r3, #3
 8010c20:	461a      	mov	r2, r3
 8010c22:	69fb      	ldr	r3, [r7, #28]
 8010c24:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 8010c26:	69fb      	ldr	r3, [r7, #28]
 8010c28:	685b      	ldr	r3, [r3, #4]
 8010c2a:	f003 0303 	and.w	r3, r3, #3
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d006      	beq.n	8010c40 <pbuf_alloc+0xd0>
 8010c32:	4b87      	ldr	r3, [pc, #540]	; (8010e50 <pbuf_alloc+0x2e0>)
 8010c34:	f240 1229 	movw	r2, #297	; 0x129
 8010c38:	4988      	ldr	r1, [pc, #544]	; (8010e5c <pbuf_alloc+0x2ec>)
 8010c3a:	4887      	ldr	r0, [pc, #540]	; (8010e58 <pbuf_alloc+0x2e8>)
 8010c3c:	f005 f8c2 	bl	8015dc4 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 8010c40:	69fb      	ldr	r3, [r7, #28]
 8010c42:	88ba      	ldrh	r2, [r7, #4]
 8010c44:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 8010c46:	8afb      	ldrh	r3, [r7, #22]
 8010c48:	3303      	adds	r3, #3
 8010c4a:	f023 0303 	bic.w	r3, r3, #3
 8010c4e:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 8010c52:	88bb      	ldrh	r3, [r7, #4]
 8010c54:	4293      	cmp	r3, r2
 8010c56:	bf28      	it	cs
 8010c58:	4613      	movcs	r3, r2
 8010c5a:	b29a      	uxth	r2, r3
 8010c5c:	69fb      	ldr	r3, [r7, #28]
 8010c5e:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8010c60:	69fb      	ldr	r3, [r7, #28]
 8010c62:	685b      	ldr	r3, [r3, #4]
 8010c64:	69fa      	ldr	r2, [r7, #28]
 8010c66:	8952      	ldrh	r2, [r2, #10]
 8010c68:	441a      	add	r2, r3
 8010c6a:	69fb      	ldr	r3, [r7, #28]
 8010c6c:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8010c70:	429a      	cmp	r2, r3
 8010c72:	d906      	bls.n	8010c82 <pbuf_alloc+0x112>
 8010c74:	4b76      	ldr	r3, [pc, #472]	; (8010e50 <pbuf_alloc+0x2e0>)
 8010c76:	f44f 7298 	mov.w	r2, #304	; 0x130
 8010c7a:	4979      	ldr	r1, [pc, #484]	; (8010e60 <pbuf_alloc+0x2f0>)
 8010c7c:	4876      	ldr	r0, [pc, #472]	; (8010e58 <pbuf_alloc+0x2e8>)
 8010c7e:	f005 f8a1 	bl	8015dc4 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8010c82:	8afb      	ldrh	r3, [r7, #22]
 8010c84:	3303      	adds	r3, #3
 8010c86:	f023 0303 	bic.w	r3, r3, #3
 8010c8a:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8010c8e:	d106      	bne.n	8010c9e <pbuf_alloc+0x12e>
 8010c90:	4b6f      	ldr	r3, [pc, #444]	; (8010e50 <pbuf_alloc+0x2e0>)
 8010c92:	f44f 7299 	mov.w	r2, #306	; 0x132
 8010c96:	4973      	ldr	r1, [pc, #460]	; (8010e64 <pbuf_alloc+0x2f4>)
 8010c98:	486f      	ldr	r0, [pc, #444]	; (8010e58 <pbuf_alloc+0x2e8>)
 8010c9a:	f005 f893 	bl	8015dc4 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 8010c9e:	69fb      	ldr	r3, [r7, #28]
 8010ca0:	2201      	movs	r2, #1
 8010ca2:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 8010ca4:	69fb      	ldr	r3, [r7, #28]
 8010ca6:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 8010ca8:	88bb      	ldrh	r3, [r7, #4]
 8010caa:	69fa      	ldr	r2, [r7, #28]
 8010cac:	8952      	ldrh	r2, [r2, #10]
 8010cae:	1a9b      	subs	r3, r3, r2
 8010cb0:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 8010cb2:	e05f      	b.n	8010d74 <pbuf_alloc+0x204>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8010cb4:	2005      	movs	r0, #5
 8010cb6:	f7ff fd81 	bl	80107bc <memp_malloc>
 8010cba:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d104      	bne.n	8010ccc <pbuf_alloc+0x15c>
        PBUF_POOL_IS_EMPTY();
        /* free chain so far allocated */
        pbuf_free(p);
 8010cc2:	69f8      	ldr	r0, [r7, #28]
 8010cc4:	f000 fac2 	bl	801124c <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 8010cc8:	2300      	movs	r3, #0
 8010cca:	e0dd      	b.n	8010e88 <pbuf_alloc+0x318>
      }
      q->type = type;
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	79ba      	ldrb	r2, [r7, #6]
 8010cd0:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 8010cd2:	68fb      	ldr	r3, [r7, #12]
 8010cd4:	2200      	movs	r2, #0
 8010cd6:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	2200      	movs	r2, #0
 8010cdc:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 8010cde:	69bb      	ldr	r3, [r7, #24]
 8010ce0:	68fa      	ldr	r2, [r7, #12]
 8010ce2:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 8010ce4:	693b      	ldr	r3, [r7, #16]
 8010ce6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8010cea:	4293      	cmp	r3, r2
 8010cec:	dd06      	ble.n	8010cfc <pbuf_alloc+0x18c>
 8010cee:	4b58      	ldr	r3, [pc, #352]	; (8010e50 <pbuf_alloc+0x2e0>)
 8010cf0:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 8010cf4:	495c      	ldr	r1, [pc, #368]	; (8010e68 <pbuf_alloc+0x2f8>)
 8010cf6:	4858      	ldr	r0, [pc, #352]	; (8010e58 <pbuf_alloc+0x2e8>)
 8010cf8:	f005 f864 	bl	8015dc4 <iprintf>
      q->tot_len = (u16_t)rem_len;
 8010cfc:	693b      	ldr	r3, [r7, #16]
 8010cfe:	b29a      	uxth	r2, r3
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 8010d04:	693b      	ldr	r3, [r7, #16]
 8010d06:	b29b      	uxth	r3, r3
 8010d08:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8010d0c:	bf28      	it	cs
 8010d0e:	f44f 7314 	movcs.w	r3, #592	; 0x250
 8010d12:	b29a      	uxth	r2, r3
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	f103 0210 	add.w	r2, r3, #16
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8010d22:	68fb      	ldr	r3, [r7, #12]
 8010d24:	685b      	ldr	r3, [r3, #4]
 8010d26:	f003 0303 	and.w	r3, r3, #3
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d006      	beq.n	8010d3c <pbuf_alloc+0x1cc>
 8010d2e:	4b48      	ldr	r3, [pc, #288]	; (8010e50 <pbuf_alloc+0x2e0>)
 8010d30:	f44f 72a9 	mov.w	r2, #338	; 0x152
 8010d34:	494d      	ldr	r1, [pc, #308]	; (8010e6c <pbuf_alloc+0x2fc>)
 8010d36:	4848      	ldr	r0, [pc, #288]	; (8010e58 <pbuf_alloc+0x2e8>)
 8010d38:	f005 f844 	bl	8015dc4 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 8010d3c:	69fb      	ldr	r3, [r7, #28]
 8010d3e:	685b      	ldr	r3, [r3, #4]
 8010d40:	69fa      	ldr	r2, [r7, #28]
 8010d42:	8952      	ldrh	r2, [r2, #10]
 8010d44:	441a      	add	r2, r3
 8010d46:	69fb      	ldr	r3, [r7, #28]
 8010d48:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8010d4c:	429a      	cmp	r2, r3
 8010d4e:	d906      	bls.n	8010d5e <pbuf_alloc+0x1ee>
 8010d50:	4b3f      	ldr	r3, [pc, #252]	; (8010e50 <pbuf_alloc+0x2e0>)
 8010d52:	f240 1255 	movw	r2, #341	; 0x155
 8010d56:	4942      	ldr	r1, [pc, #264]	; (8010e60 <pbuf_alloc+0x2f0>)
 8010d58:	483f      	ldr	r0, [pc, #252]	; (8010e58 <pbuf_alloc+0x2e8>)
 8010d5a:	f005 f833 	bl	8015dc4 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 8010d5e:	68fb      	ldr	r3, [r7, #12]
 8010d60:	2201      	movs	r2, #1
 8010d62:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 8010d64:	68fb      	ldr	r3, [r7, #12]
 8010d66:	895b      	ldrh	r3, [r3, #10]
 8010d68:	461a      	mov	r2, r3
 8010d6a:	693b      	ldr	r3, [r7, #16]
 8010d6c:	1a9b      	subs	r3, r3, r2
 8010d6e:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 8010d74:	693b      	ldr	r3, [r7, #16]
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	dc9c      	bgt.n	8010cb4 <pbuf_alloc+0x144>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 8010d7a:	e07e      	b.n	8010e7a <pbuf_alloc+0x30a>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 8010d7c:	8afb      	ldrh	r3, [r7, #22]
 8010d7e:	3313      	adds	r3, #19
 8010d80:	b29b      	uxth	r3, r3
 8010d82:	f023 0303 	bic.w	r3, r3, #3
 8010d86:	b29a      	uxth	r2, r3
 8010d88:	88bb      	ldrh	r3, [r7, #4]
 8010d8a:	3303      	adds	r3, #3
 8010d8c:	b29b      	uxth	r3, r3
 8010d8e:	f023 0303 	bic.w	r3, r3, #3
 8010d92:	b29b      	uxth	r3, r3
 8010d94:	4413      	add	r3, r2
 8010d96:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 8010d98:	897a      	ldrh	r2, [r7, #10]
 8010d9a:	88bb      	ldrh	r3, [r7, #4]
 8010d9c:	3303      	adds	r3, #3
 8010d9e:	f023 0303 	bic.w	r3, r3, #3
 8010da2:	429a      	cmp	r2, r3
 8010da4:	d201      	bcs.n	8010daa <pbuf_alloc+0x23a>
        return NULL;
 8010da6:	2300      	movs	r3, #0
 8010da8:	e06e      	b.n	8010e88 <pbuf_alloc+0x318>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 8010daa:	897b      	ldrh	r3, [r7, #10]
 8010dac:	4618      	mov	r0, r3
 8010dae:	f7ff fba9 	bl	8010504 <mem_malloc>
 8010db2:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 8010db4:	69fb      	ldr	r3, [r7, #28]
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d101      	bne.n	8010dbe <pbuf_alloc+0x24e>
      return NULL;
 8010dba:	2300      	movs	r3, #0
 8010dbc:	e064      	b.n	8010e88 <pbuf_alloc+0x318>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 8010dbe:	8afb      	ldrh	r3, [r7, #22]
 8010dc0:	3310      	adds	r3, #16
 8010dc2:	69fa      	ldr	r2, [r7, #28]
 8010dc4:	4413      	add	r3, r2
 8010dc6:	3303      	adds	r3, #3
 8010dc8:	f023 0303 	bic.w	r3, r3, #3
 8010dcc:	461a      	mov	r2, r3
 8010dce:	69fb      	ldr	r3, [r7, #28]
 8010dd0:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 8010dd2:	69fb      	ldr	r3, [r7, #28]
 8010dd4:	88ba      	ldrh	r2, [r7, #4]
 8010dd6:	811a      	strh	r2, [r3, #8]
 8010dd8:	69fb      	ldr	r3, [r7, #28]
 8010dda:	891a      	ldrh	r2, [r3, #8]
 8010ddc:	69fb      	ldr	r3, [r7, #28]
 8010dde:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 8010de0:	69fb      	ldr	r3, [r7, #28]
 8010de2:	2200      	movs	r2, #0
 8010de4:	601a      	str	r2, [r3, #0]
    p->type = type;
 8010de6:	69fb      	ldr	r3, [r7, #28]
 8010de8:	79ba      	ldrb	r2, [r7, #6]
 8010dea:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8010dec:	69fb      	ldr	r3, [r7, #28]
 8010dee:	685b      	ldr	r3, [r3, #4]
 8010df0:	f003 0303 	and.w	r3, r3, #3
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d03f      	beq.n	8010e78 <pbuf_alloc+0x308>
 8010df8:	4b15      	ldr	r3, [pc, #84]	; (8010e50 <pbuf_alloc+0x2e0>)
 8010dfa:	f240 1277 	movw	r2, #375	; 0x177
 8010dfe:	491c      	ldr	r1, [pc, #112]	; (8010e70 <pbuf_alloc+0x300>)
 8010e00:	4815      	ldr	r0, [pc, #84]	; (8010e58 <pbuf_alloc+0x2e8>)
 8010e02:	f004 ffdf 	bl	8015dc4 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 8010e06:	e037      	b.n	8010e78 <pbuf_alloc+0x308>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8010e08:	2004      	movs	r0, #4
 8010e0a:	f7ff fcd7 	bl	80107bc <memp_malloc>
 8010e0e:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 8010e10:	69fb      	ldr	r3, [r7, #28]
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d101      	bne.n	8010e1a <pbuf_alloc+0x2aa>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 8010e16:	2300      	movs	r3, #0
 8010e18:	e036      	b.n	8010e88 <pbuf_alloc+0x318>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 8010e1a:	69fb      	ldr	r3, [r7, #28]
 8010e1c:	2200      	movs	r2, #0
 8010e1e:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 8010e20:	69fb      	ldr	r3, [r7, #28]
 8010e22:	88ba      	ldrh	r2, [r7, #4]
 8010e24:	811a      	strh	r2, [r3, #8]
 8010e26:	69fb      	ldr	r3, [r7, #28]
 8010e28:	891a      	ldrh	r2, [r3, #8]
 8010e2a:	69fb      	ldr	r3, [r7, #28]
 8010e2c:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 8010e2e:	69fb      	ldr	r3, [r7, #28]
 8010e30:	2200      	movs	r2, #0
 8010e32:	601a      	str	r2, [r3, #0]
    p->type = type;
 8010e34:	69fb      	ldr	r3, [r7, #28]
 8010e36:	79ba      	ldrb	r2, [r7, #6]
 8010e38:	731a      	strb	r2, [r3, #12]
    break;
 8010e3a:	e01e      	b.n	8010e7a <pbuf_alloc+0x30a>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8010e3c:	4b04      	ldr	r3, [pc, #16]	; (8010e50 <pbuf_alloc+0x2e0>)
 8010e3e:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 8010e42:	490c      	ldr	r1, [pc, #48]	; (8010e74 <pbuf_alloc+0x304>)
 8010e44:	4804      	ldr	r0, [pc, #16]	; (8010e58 <pbuf_alloc+0x2e8>)
 8010e46:	f004 ffbd 	bl	8015dc4 <iprintf>
    return NULL;
 8010e4a:	2300      	movs	r3, #0
 8010e4c:	e01c      	b.n	8010e88 <pbuf_alloc+0x318>
 8010e4e:	bf00      	nop
 8010e50:	0801991c 	.word	0x0801991c
 8010e54:	0801994c 	.word	0x0801994c
 8010e58:	08019968 	.word	0x08019968
 8010e5c:	08019990 	.word	0x08019990
 8010e60:	080199c0 	.word	0x080199c0
 8010e64:	080199f4 	.word	0x080199f4
 8010e68:	08019a28 	.word	0x08019a28
 8010e6c:	08019a3c 	.word	0x08019a3c
 8010e70:	08019a6c 	.word	0x08019a6c
 8010e74:	08019a98 	.word	0x08019a98
    break;
 8010e78:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 8010e7a:	69fb      	ldr	r3, [r7, #28]
 8010e7c:	2201      	movs	r2, #1
 8010e7e:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 8010e80:	69fb      	ldr	r3, [r7, #28]
 8010e82:	2200      	movs	r2, #0
 8010e84:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8010e86:	69fb      	ldr	r3, [r7, #28]
}
 8010e88:	4618      	mov	r0, r3
 8010e8a:	3720      	adds	r7, #32
 8010e8c:	46bd      	mov	sp, r7
 8010e8e:	bd80      	pop	{r7, pc}

08010e90 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8010e90:	b580      	push	{r7, lr}
 8010e92:	b084      	sub	sp, #16
 8010e94:	af00      	add	r7, sp, #0
 8010e96:	603b      	str	r3, [r7, #0]
 8010e98:	4603      	mov	r3, r0
 8010e9a:	71fb      	strb	r3, [r7, #7]
 8010e9c:	460b      	mov	r3, r1
 8010e9e:	80bb      	strh	r3, [r7, #4]
 8010ea0:	4613      	mov	r3, r2
 8010ea2:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 8010ea4:	79fb      	ldrb	r3, [r7, #7]
 8010ea6:	2b04      	cmp	r3, #4
 8010ea8:	d81b      	bhi.n	8010ee2 <pbuf_alloced_custom+0x52>
 8010eaa:	a201      	add	r2, pc, #4	; (adr r2, 8010eb0 <pbuf_alloced_custom+0x20>)
 8010eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010eb0:	08010ec5 	.word	0x08010ec5
 8010eb4:	08010ecb 	.word	0x08010ecb
 8010eb8:	08010ed1 	.word	0x08010ed1
 8010ebc:	08010ed7 	.word	0x08010ed7
 8010ec0:	08010edd 	.word	0x08010edd
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 8010ec4:	2336      	movs	r3, #54	; 0x36
 8010ec6:	81fb      	strh	r3, [r7, #14]
    break;
 8010ec8:	e014      	b.n	8010ef4 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 8010eca:	2322      	movs	r3, #34	; 0x22
 8010ecc:	81fb      	strh	r3, [r7, #14]
    break;
 8010ece:	e011      	b.n	8010ef4 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 8010ed0:	230e      	movs	r3, #14
 8010ed2:	81fb      	strh	r3, [r7, #14]
    break;
 8010ed4:	e00e      	b.n	8010ef4 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 8010ed6:	2300      	movs	r3, #0
 8010ed8:	81fb      	strh	r3, [r7, #14]
    break;
 8010eda:	e00b      	b.n	8010ef4 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 8010edc:	2300      	movs	r3, #0
 8010ede:	81fb      	strh	r3, [r7, #14]
    break;
 8010ee0:	e008      	b.n	8010ef4 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 8010ee2:	4b1d      	ldr	r3, [pc, #116]	; (8010f58 <pbuf_alloced_custom+0xc8>)
 8010ee4:	f240 12c5 	movw	r2, #453	; 0x1c5
 8010ee8:	491c      	ldr	r1, [pc, #112]	; (8010f5c <pbuf_alloced_custom+0xcc>)
 8010eea:	481d      	ldr	r0, [pc, #116]	; (8010f60 <pbuf_alloced_custom+0xd0>)
 8010eec:	f004 ff6a 	bl	8015dc4 <iprintf>
    return NULL;
 8010ef0:	2300      	movs	r3, #0
 8010ef2:	e02d      	b.n	8010f50 <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8010ef4:	89fb      	ldrh	r3, [r7, #14]
 8010ef6:	3303      	adds	r3, #3
 8010ef8:	f023 0203 	bic.w	r2, r3, #3
 8010efc:	88bb      	ldrh	r3, [r7, #4]
 8010efe:	441a      	add	r2, r3
 8010f00:	8bbb      	ldrh	r3, [r7, #28]
 8010f02:	429a      	cmp	r2, r3
 8010f04:	d901      	bls.n	8010f0a <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8010f06:	2300      	movs	r3, #0
 8010f08:	e022      	b.n	8010f50 <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 8010f0a:	683b      	ldr	r3, [r7, #0]
 8010f0c:	2200      	movs	r2, #0
 8010f0e:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 8010f10:	69bb      	ldr	r3, [r7, #24]
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d008      	beq.n	8010f28 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8010f16:	89fb      	ldrh	r3, [r7, #14]
 8010f18:	3303      	adds	r3, #3
 8010f1a:	f023 0303 	bic.w	r3, r3, #3
 8010f1e:	69ba      	ldr	r2, [r7, #24]
 8010f20:	441a      	add	r2, r3
 8010f22:	683b      	ldr	r3, [r7, #0]
 8010f24:	605a      	str	r2, [r3, #4]
 8010f26:	e002      	b.n	8010f2e <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 8010f28:	683b      	ldr	r3, [r7, #0]
 8010f2a:	2200      	movs	r2, #0
 8010f2c:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 8010f2e:	683b      	ldr	r3, [r7, #0]
 8010f30:	2202      	movs	r2, #2
 8010f32:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 8010f34:	683b      	ldr	r3, [r7, #0]
 8010f36:	88ba      	ldrh	r2, [r7, #4]
 8010f38:	811a      	strh	r2, [r3, #8]
 8010f3a:	683b      	ldr	r3, [r7, #0]
 8010f3c:	891a      	ldrh	r2, [r3, #8]
 8010f3e:	683b      	ldr	r3, [r7, #0]
 8010f40:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 8010f42:	683b      	ldr	r3, [r7, #0]
 8010f44:	79ba      	ldrb	r2, [r7, #6]
 8010f46:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 8010f48:	683b      	ldr	r3, [r7, #0]
 8010f4a:	2201      	movs	r2, #1
 8010f4c:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 8010f4e:	683b      	ldr	r3, [r7, #0]
}
 8010f50:	4618      	mov	r0, r3
 8010f52:	3710      	adds	r7, #16
 8010f54:	46bd      	mov	sp, r7
 8010f56:	bd80      	pop	{r7, pc}
 8010f58:	0801991c 	.word	0x0801991c
 8010f5c:	08019ab4 	.word	0x08019ab4
 8010f60:	08019968 	.word	0x08019968

08010f64 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8010f64:	b580      	push	{r7, lr}
 8010f66:	b086      	sub	sp, #24
 8010f68:	af00      	add	r7, sp, #0
 8010f6a:	6078      	str	r0, [r7, #4]
 8010f6c:	460b      	mov	r3, r1
 8010f6e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d106      	bne.n	8010f84 <pbuf_realloc+0x20>
 8010f76:	4b4b      	ldr	r3, [pc, #300]	; (80110a4 <pbuf_realloc+0x140>)
 8010f78:	f240 12f3 	movw	r2, #499	; 0x1f3
 8010f7c:	494a      	ldr	r1, [pc, #296]	; (80110a8 <pbuf_realloc+0x144>)
 8010f7e:	484b      	ldr	r0, [pc, #300]	; (80110ac <pbuf_realloc+0x148>)
 8010f80:	f004 ff20 	bl	8015dc4 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	7b1b      	ldrb	r3, [r3, #12]
 8010f88:	2b03      	cmp	r3, #3
 8010f8a:	d012      	beq.n	8010fb2 <pbuf_realloc+0x4e>
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	7b1b      	ldrb	r3, [r3, #12]
 8010f90:	2b01      	cmp	r3, #1
 8010f92:	d00e      	beq.n	8010fb2 <pbuf_realloc+0x4e>
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	7b1b      	ldrb	r3, [r3, #12]
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d00a      	beq.n	8010fb2 <pbuf_realloc+0x4e>
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	7b1b      	ldrb	r3, [r3, #12]
 8010fa0:	2b02      	cmp	r3, #2
 8010fa2:	d006      	beq.n	8010fb2 <pbuf_realloc+0x4e>
 8010fa4:	4b3f      	ldr	r3, [pc, #252]	; (80110a4 <pbuf_realloc+0x140>)
 8010fa6:	f240 12f7 	movw	r2, #503	; 0x1f7
 8010faa:	4941      	ldr	r1, [pc, #260]	; (80110b0 <pbuf_realloc+0x14c>)
 8010fac:	483f      	ldr	r0, [pc, #252]	; (80110ac <pbuf_realloc+0x148>)
 8010fae:	f004 ff09 	bl	8015dc4 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	891b      	ldrh	r3, [r3, #8]
 8010fb6:	887a      	ldrh	r2, [r7, #2]
 8010fb8:	429a      	cmp	r2, r3
 8010fba:	d26f      	bcs.n	801109c <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 8010fbc:	887b      	ldrh	r3, [r7, #2]
 8010fbe:	687a      	ldr	r2, [r7, #4]
 8010fc0:	8912      	ldrh	r2, [r2, #8]
 8010fc2:	1a9b      	subs	r3, r3, r2
 8010fc4:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8010fc6:	887b      	ldrh	r3, [r7, #2]
 8010fc8:	827b      	strh	r3, [r7, #18]
  q = p;
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8010fce:	e025      	b.n	801101c <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 8010fd0:	697b      	ldr	r3, [r7, #20]
 8010fd2:	895b      	ldrh	r3, [r3, #10]
 8010fd4:	8a7a      	ldrh	r2, [r7, #18]
 8010fd6:	1ad3      	subs	r3, r2, r3
 8010fd8:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8010fe0:	4293      	cmp	r3, r2
 8010fe2:	dd06      	ble.n	8010ff2 <pbuf_realloc+0x8e>
 8010fe4:	4b2f      	ldr	r3, [pc, #188]	; (80110a4 <pbuf_realloc+0x140>)
 8010fe6:	f240 220b 	movw	r2, #523	; 0x20b
 8010fea:	4932      	ldr	r1, [pc, #200]	; (80110b4 <pbuf_realloc+0x150>)
 8010fec:	482f      	ldr	r0, [pc, #188]	; (80110ac <pbuf_realloc+0x148>)
 8010fee:	f004 fee9 	bl	8015dc4 <iprintf>
    q->tot_len += (u16_t)grow;
 8010ff2:	697b      	ldr	r3, [r7, #20]
 8010ff4:	891a      	ldrh	r2, [r3, #8]
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	b29b      	uxth	r3, r3
 8010ffa:	4413      	add	r3, r2
 8010ffc:	b29a      	uxth	r2, r3
 8010ffe:	697b      	ldr	r3, [r7, #20]
 8011000:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8011002:	697b      	ldr	r3, [r7, #20]
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8011008:	697b      	ldr	r3, [r7, #20]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d106      	bne.n	801101c <pbuf_realloc+0xb8>
 801100e:	4b25      	ldr	r3, [pc, #148]	; (80110a4 <pbuf_realloc+0x140>)
 8011010:	f240 220f 	movw	r2, #527	; 0x20f
 8011014:	4928      	ldr	r1, [pc, #160]	; (80110b8 <pbuf_realloc+0x154>)
 8011016:	4825      	ldr	r0, [pc, #148]	; (80110ac <pbuf_realloc+0x148>)
 8011018:	f004 fed4 	bl	8015dc4 <iprintf>
  while (rem_len > q->len) {
 801101c:	697b      	ldr	r3, [r7, #20]
 801101e:	895b      	ldrh	r3, [r3, #10]
 8011020:	8a7a      	ldrh	r2, [r7, #18]
 8011022:	429a      	cmp	r2, r3
 8011024:	d8d4      	bhi.n	8010fd0 <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 8011026:	697b      	ldr	r3, [r7, #20]
 8011028:	7b1b      	ldrb	r3, [r3, #12]
 801102a:	2b00      	cmp	r3, #0
 801102c:	d122      	bne.n	8011074 <pbuf_realloc+0x110>
 801102e:	697b      	ldr	r3, [r7, #20]
 8011030:	895b      	ldrh	r3, [r3, #10]
 8011032:	8a7a      	ldrh	r2, [r7, #18]
 8011034:	429a      	cmp	r2, r3
 8011036:	d01d      	beq.n	8011074 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8011038:	697b      	ldr	r3, [r7, #20]
 801103a:	7b5b      	ldrb	r3, [r3, #13]
 801103c:	f003 0302 	and.w	r3, r3, #2
 8011040:	2b00      	cmp	r3, #0
 8011042:	d117      	bne.n	8011074 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 8011044:	697b      	ldr	r3, [r7, #20]
 8011046:	685b      	ldr	r3, [r3, #4]
 8011048:	461a      	mov	r2, r3
 801104a:	697b      	ldr	r3, [r7, #20]
 801104c:	1ad3      	subs	r3, r2, r3
 801104e:	b29a      	uxth	r2, r3
 8011050:	8a7b      	ldrh	r3, [r7, #18]
 8011052:	4413      	add	r3, r2
 8011054:	b29b      	uxth	r3, r3
 8011056:	4619      	mov	r1, r3
 8011058:	6978      	ldr	r0, [r7, #20]
 801105a:	f7ff f977 	bl	801034c <mem_trim>
 801105e:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8011060:	697b      	ldr	r3, [r7, #20]
 8011062:	2b00      	cmp	r3, #0
 8011064:	d106      	bne.n	8011074 <pbuf_realloc+0x110>
 8011066:	4b0f      	ldr	r3, [pc, #60]	; (80110a4 <pbuf_realloc+0x140>)
 8011068:	f240 221d 	movw	r2, #541	; 0x21d
 801106c:	4913      	ldr	r1, [pc, #76]	; (80110bc <pbuf_realloc+0x158>)
 801106e:	480f      	ldr	r0, [pc, #60]	; (80110ac <pbuf_realloc+0x148>)
 8011070:	f004 fea8 	bl	8015dc4 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8011074:	697b      	ldr	r3, [r7, #20]
 8011076:	8a7a      	ldrh	r2, [r7, #18]
 8011078:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 801107a:	697b      	ldr	r3, [r7, #20]
 801107c:	895a      	ldrh	r2, [r3, #10]
 801107e:	697b      	ldr	r3, [r7, #20]
 8011080:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8011082:	697b      	ldr	r3, [r7, #20]
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	2b00      	cmp	r3, #0
 8011088:	d004      	beq.n	8011094 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 801108a:	697b      	ldr	r3, [r7, #20]
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	4618      	mov	r0, r3
 8011090:	f000 f8dc 	bl	801124c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8011094:	697b      	ldr	r3, [r7, #20]
 8011096:	2200      	movs	r2, #0
 8011098:	601a      	str	r2, [r3, #0]
 801109a:	e000      	b.n	801109e <pbuf_realloc+0x13a>
    return;
 801109c:	bf00      	nop

}
 801109e:	3718      	adds	r7, #24
 80110a0:	46bd      	mov	sp, r7
 80110a2:	bd80      	pop	{r7, pc}
 80110a4:	0801991c 	.word	0x0801991c
 80110a8:	08019ad8 	.word	0x08019ad8
 80110ac:	08019968 	.word	0x08019968
 80110b0:	08019af0 	.word	0x08019af0
 80110b4:	08019b0c 	.word	0x08019b0c
 80110b8:	08019b20 	.word	0x08019b20
 80110bc:	08019b38 	.word	0x08019b38

080110c0 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80110c0:	b580      	push	{r7, lr}
 80110c2:	b084      	sub	sp, #16
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	6078      	str	r0, [r7, #4]
 80110c8:	460b      	mov	r3, r1
 80110ca:	807b      	strh	r3, [r7, #2]
 80110cc:	4613      	mov	r3, r2
 80110ce:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d106      	bne.n	80110e4 <pbuf_header_impl+0x24>
 80110d6:	4b46      	ldr	r3, [pc, #280]	; (80111f0 <pbuf_header_impl+0x130>)
 80110d8:	f240 223f 	movw	r2, #575	; 0x23f
 80110dc:	4945      	ldr	r1, [pc, #276]	; (80111f4 <pbuf_header_impl+0x134>)
 80110de:	4846      	ldr	r0, [pc, #280]	; (80111f8 <pbuf_header_impl+0x138>)
 80110e0:	f004 fe70 	bl	8015dc4 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 80110e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d002      	beq.n	80110f2 <pbuf_header_impl+0x32>
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d101      	bne.n	80110f6 <pbuf_header_impl+0x36>
    return 0;
 80110f2:	2300      	movs	r3, #0
 80110f4:	e078      	b.n	80111e8 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 80110f6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80110fa:	2b00      	cmp	r3, #0
 80110fc:	da10      	bge.n	8011120 <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 80110fe:	887b      	ldrh	r3, [r7, #2]
 8011100:	425b      	negs	r3, r3
 8011102:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	895b      	ldrh	r3, [r3, #10]
 8011108:	89fa      	ldrh	r2, [r7, #14]
 801110a:	429a      	cmp	r2, r3
 801110c:	d90a      	bls.n	8011124 <pbuf_header_impl+0x64>
 801110e:	4b38      	ldr	r3, [pc, #224]	; (80111f0 <pbuf_header_impl+0x130>)
 8011110:	f240 2247 	movw	r2, #583	; 0x247
 8011114:	4939      	ldr	r1, [pc, #228]	; (80111fc <pbuf_header_impl+0x13c>)
 8011116:	4838      	ldr	r0, [pc, #224]	; (80111f8 <pbuf_header_impl+0x138>)
 8011118:	f004 fe54 	bl	8015dc4 <iprintf>
 801111c:	2301      	movs	r3, #1
 801111e:	e063      	b.n	80111e8 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 8011120:	887b      	ldrh	r3, [r7, #2]
 8011122:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	7b1b      	ldrb	r3, [r3, #12]
 8011128:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	685b      	ldr	r3, [r3, #4]
 801112e:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 8011130:	89bb      	ldrh	r3, [r7, #12]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d002      	beq.n	801113c <pbuf_header_impl+0x7c>
 8011136:	89bb      	ldrh	r3, [r7, #12]
 8011138:	2b03      	cmp	r3, #3
 801113a:	d112      	bne.n	8011162 <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	685a      	ldr	r2, [r3, #4]
 8011140:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011144:	425b      	negs	r3, r3
 8011146:	441a      	add	r2, r3
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	685a      	ldr	r2, [r3, #4]
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	3310      	adds	r3, #16
 8011154:	429a      	cmp	r2, r3
 8011156:	d238      	bcs.n	80111ca <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	68ba      	ldr	r2, [r7, #8]
 801115c:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 801115e:	2301      	movs	r3, #1
 8011160:	e042      	b.n	80111e8 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 8011162:	89bb      	ldrh	r3, [r7, #12]
 8011164:	2b02      	cmp	r3, #2
 8011166:	d002      	beq.n	801116e <pbuf_header_impl+0xae>
 8011168:	89bb      	ldrh	r3, [r7, #12]
 801116a:	2b01      	cmp	r3, #1
 801116c:	d124      	bne.n	80111b8 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 801116e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011172:	2b00      	cmp	r3, #0
 8011174:	da0d      	bge.n	8011192 <pbuf_header_impl+0xd2>
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	895b      	ldrh	r3, [r3, #10]
 801117a:	89fa      	ldrh	r2, [r7, #14]
 801117c:	429a      	cmp	r2, r3
 801117e:	d808      	bhi.n	8011192 <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	685a      	ldr	r2, [r3, #4]
 8011184:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011188:	425b      	negs	r3, r3
 801118a:	441a      	add	r2, r3
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	605a      	str	r2, [r3, #4]
 8011190:	e011      	b.n	80111b6 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 8011192:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011196:	2b00      	cmp	r3, #0
 8011198:	dd0b      	ble.n	80111b2 <pbuf_header_impl+0xf2>
 801119a:	787b      	ldrb	r3, [r7, #1]
 801119c:	2b00      	cmp	r3, #0
 801119e:	d008      	beq.n	80111b2 <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	685a      	ldr	r2, [r3, #4]
 80111a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80111a8:	425b      	negs	r3, r3
 80111aa:	441a      	add	r2, r3
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	605a      	str	r2, [r3, #4]
 80111b0:	e001      	b.n	80111b6 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80111b2:	2301      	movs	r3, #1
 80111b4:	e018      	b.n	80111e8 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 80111b6:	e008      	b.n	80111ca <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 80111b8:	4b0d      	ldr	r3, [pc, #52]	; (80111f0 <pbuf_header_impl+0x130>)
 80111ba:	f240 2277 	movw	r2, #631	; 0x277
 80111be:	4910      	ldr	r1, [pc, #64]	; (8011200 <pbuf_header_impl+0x140>)
 80111c0:	480d      	ldr	r0, [pc, #52]	; (80111f8 <pbuf_header_impl+0x138>)
 80111c2:	f004 fdff 	bl	8015dc4 <iprintf>
    return 1;
 80111c6:	2301      	movs	r3, #1
 80111c8:	e00e      	b.n	80111e8 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	895a      	ldrh	r2, [r3, #10]
 80111ce:	887b      	ldrh	r3, [r7, #2]
 80111d0:	4413      	add	r3, r2
 80111d2:	b29a      	uxth	r2, r3
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	891a      	ldrh	r2, [r3, #8]
 80111dc:	887b      	ldrh	r3, [r7, #2]
 80111de:	4413      	add	r3, r2
 80111e0:	b29a      	uxth	r2, r3
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 80111e6:	2300      	movs	r3, #0
}
 80111e8:	4618      	mov	r0, r3
 80111ea:	3710      	adds	r7, #16
 80111ec:	46bd      	mov	sp, r7
 80111ee:	bd80      	pop	{r7, pc}
 80111f0:	0801991c 	.word	0x0801991c
 80111f4:	08019b54 	.word	0x08019b54
 80111f8:	08019968 	.word	0x08019968
 80111fc:	08019b60 	.word	0x08019b60
 8011200:	08019b80 	.word	0x08019b80

08011204 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 8011204:	b580      	push	{r7, lr}
 8011206:	b082      	sub	sp, #8
 8011208:	af00      	add	r7, sp, #0
 801120a:	6078      	str	r0, [r7, #4]
 801120c:	460b      	mov	r3, r1
 801120e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 8011210:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011214:	2200      	movs	r2, #0
 8011216:	4619      	mov	r1, r3
 8011218:	6878      	ldr	r0, [r7, #4]
 801121a:	f7ff ff51 	bl	80110c0 <pbuf_header_impl>
 801121e:	4603      	mov	r3, r0
}
 8011220:	4618      	mov	r0, r3
 8011222:	3708      	adds	r7, #8
 8011224:	46bd      	mov	sp, r7
 8011226:	bd80      	pop	{r7, pc}

08011228 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8011228:	b580      	push	{r7, lr}
 801122a:	b082      	sub	sp, #8
 801122c:	af00      	add	r7, sp, #0
 801122e:	6078      	str	r0, [r7, #4]
 8011230:	460b      	mov	r3, r1
 8011232:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 8011234:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011238:	2201      	movs	r2, #1
 801123a:	4619      	mov	r1, r3
 801123c:	6878      	ldr	r0, [r7, #4]
 801123e:	f7ff ff3f 	bl	80110c0 <pbuf_header_impl>
 8011242:	4603      	mov	r3, r0
}
 8011244:	4618      	mov	r0, r3
 8011246:	3708      	adds	r7, #8
 8011248:	46bd      	mov	sp, r7
 801124a:	bd80      	pop	{r7, pc}

0801124c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801124c:	b580      	push	{r7, lr}
 801124e:	b086      	sub	sp, #24
 8011250:	af00      	add	r7, sp, #0
 8011252:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	2b00      	cmp	r3, #0
 8011258:	d10b      	bne.n	8011272 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	2b00      	cmp	r3, #0
 801125e:	d106      	bne.n	801126e <pbuf_free+0x22>
 8011260:	4b3e      	ldr	r3, [pc, #248]	; (801135c <pbuf_free+0x110>)
 8011262:	f240 22d2 	movw	r2, #722	; 0x2d2
 8011266:	493e      	ldr	r1, [pc, #248]	; (8011360 <pbuf_free+0x114>)
 8011268:	483e      	ldr	r0, [pc, #248]	; (8011364 <pbuf_free+0x118>)
 801126a:	f004 fdab 	bl	8015dc4 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801126e:	2300      	movs	r3, #0
 8011270:	e070      	b.n	8011354 <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	7b1b      	ldrb	r3, [r3, #12]
 8011276:	2b00      	cmp	r3, #0
 8011278:	d012      	beq.n	80112a0 <pbuf_free+0x54>
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	7b1b      	ldrb	r3, [r3, #12]
 801127e:	2b01      	cmp	r3, #1
 8011280:	d00e      	beq.n	80112a0 <pbuf_free+0x54>
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	7b1b      	ldrb	r3, [r3, #12]
 8011286:	2b02      	cmp	r3, #2
 8011288:	d00a      	beq.n	80112a0 <pbuf_free+0x54>
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	7b1b      	ldrb	r3, [r3, #12]
 801128e:	2b03      	cmp	r3, #3
 8011290:	d006      	beq.n	80112a0 <pbuf_free+0x54>
 8011292:	4b32      	ldr	r3, [pc, #200]	; (801135c <pbuf_free+0x110>)
 8011294:	f240 22de 	movw	r2, #734	; 0x2de
 8011298:	4933      	ldr	r1, [pc, #204]	; (8011368 <pbuf_free+0x11c>)
 801129a:	4832      	ldr	r0, [pc, #200]	; (8011364 <pbuf_free+0x118>)
 801129c:	f004 fd92 	bl	8015dc4 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 80112a0:	2300      	movs	r3, #0
 80112a2:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80112a4:	e052      	b.n	801134c <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	89db      	ldrh	r3, [r3, #14]
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d106      	bne.n	80112bc <pbuf_free+0x70>
 80112ae:	4b2b      	ldr	r3, [pc, #172]	; (801135c <pbuf_free+0x110>)
 80112b0:	f240 22eb 	movw	r2, #747	; 0x2eb
 80112b4:	492d      	ldr	r1, [pc, #180]	; (801136c <pbuf_free+0x120>)
 80112b6:	482b      	ldr	r0, [pc, #172]	; (8011364 <pbuf_free+0x118>)
 80112b8:	f004 fd84 	bl	8015dc4 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	89db      	ldrh	r3, [r3, #14]
 80112c0:	3b01      	subs	r3, #1
 80112c2:	b29a      	uxth	r2, r3
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	81da      	strh	r2, [r3, #14]
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	89db      	ldrh	r3, [r3, #14]
 80112cc:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80112ce:	8abb      	ldrh	r3, [r7, #20]
 80112d0:	2b00      	cmp	r3, #0
 80112d2:	d139      	bne.n	8011348 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	7b1b      	ldrb	r3, [r3, #12]
 80112de:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	7b5b      	ldrb	r3, [r3, #13]
 80112e4:	f003 0302 	and.w	r3, r3, #2
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d011      	beq.n	8011310 <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80112f0:	68bb      	ldr	r3, [r7, #8]
 80112f2:	691b      	ldr	r3, [r3, #16]
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d106      	bne.n	8011306 <pbuf_free+0xba>
 80112f8:	4b18      	ldr	r3, [pc, #96]	; (801135c <pbuf_free+0x110>)
 80112fa:	f240 22f9 	movw	r2, #761	; 0x2f9
 80112fe:	491c      	ldr	r1, [pc, #112]	; (8011370 <pbuf_free+0x124>)
 8011300:	4818      	ldr	r0, [pc, #96]	; (8011364 <pbuf_free+0x118>)
 8011302:	f004 fd5f 	bl	8015dc4 <iprintf>
        pc->custom_free_function(p);
 8011306:	68bb      	ldr	r3, [r7, #8]
 8011308:	691b      	ldr	r3, [r3, #16]
 801130a:	6878      	ldr	r0, [r7, #4]
 801130c:	4798      	blx	r3
 801130e:	e015      	b.n	801133c <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 8011310:	89fb      	ldrh	r3, [r7, #14]
 8011312:	2b03      	cmp	r3, #3
 8011314:	d104      	bne.n	8011320 <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 8011316:	6879      	ldr	r1, [r7, #4]
 8011318:	2005      	movs	r0, #5
 801131a:	f7ff fa9b 	bl	8010854 <memp_free>
 801131e:	e00d      	b.n	801133c <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 8011320:	89fb      	ldrh	r3, [r7, #14]
 8011322:	2b01      	cmp	r3, #1
 8011324:	d002      	beq.n	801132c <pbuf_free+0xe0>
 8011326:	89fb      	ldrh	r3, [r7, #14]
 8011328:	2b02      	cmp	r3, #2
 801132a:	d104      	bne.n	8011336 <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 801132c:	6879      	ldr	r1, [r7, #4]
 801132e:	2004      	movs	r0, #4
 8011330:	f7ff fa90 	bl	8010854 <memp_free>
 8011334:	e002      	b.n	801133c <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 8011336:	6878      	ldr	r0, [r7, #4]
 8011338:	f7fe ffa6 	bl	8010288 <mem_free>
        }
      }
      count++;
 801133c:	7dfb      	ldrb	r3, [r7, #23]
 801133e:	3301      	adds	r3, #1
 8011340:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 8011342:	693b      	ldr	r3, [r7, #16]
 8011344:	607b      	str	r3, [r7, #4]
 8011346:	e001      	b.n	801134c <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 8011348:	2300      	movs	r3, #0
 801134a:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	2b00      	cmp	r3, #0
 8011350:	d1a9      	bne.n	80112a6 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8011352:	7dfb      	ldrb	r3, [r7, #23]
}
 8011354:	4618      	mov	r0, r3
 8011356:	3718      	adds	r7, #24
 8011358:	46bd      	mov	sp, r7
 801135a:	bd80      	pop	{r7, pc}
 801135c:	0801991c 	.word	0x0801991c
 8011360:	08019b54 	.word	0x08019b54
 8011364:	08019968 	.word	0x08019968
 8011368:	08019b90 	.word	0x08019b90
 801136c:	08019ba8 	.word	0x08019ba8
 8011370:	08019bc0 	.word	0x08019bc0

08011374 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8011374:	b480      	push	{r7}
 8011376:	b085      	sub	sp, #20
 8011378:	af00      	add	r7, sp, #0
 801137a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 801137c:	2300      	movs	r3, #0
 801137e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8011380:	e005      	b.n	801138e <pbuf_clen+0x1a>
    ++len;
 8011382:	89fb      	ldrh	r3, [r7, #14]
 8011384:	3301      	adds	r3, #1
 8011386:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	2b00      	cmp	r3, #0
 8011392:	d1f6      	bne.n	8011382 <pbuf_clen+0xe>
  }
  return len;
 8011394:	89fb      	ldrh	r3, [r7, #14]
}
 8011396:	4618      	mov	r0, r3
 8011398:	3714      	adds	r7, #20
 801139a:	46bd      	mov	sp, r7
 801139c:	bc80      	pop	{r7}
 801139e:	4770      	bx	lr

080113a0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80113a0:	b580      	push	{r7, lr}
 80113a2:	b082      	sub	sp, #8
 80113a4:	af00      	add	r7, sp, #0
 80113a6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d010      	beq.n	80113d0 <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	89db      	ldrh	r3, [r3, #14]
 80113b2:	3301      	adds	r3, #1
 80113b4:	b29a      	uxth	r2, r3
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	89db      	ldrh	r3, [r3, #14]
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d106      	bne.n	80113d0 <pbuf_ref+0x30>
 80113c2:	4b05      	ldr	r3, [pc, #20]	; (80113d8 <pbuf_ref+0x38>)
 80113c4:	f240 3239 	movw	r2, #825	; 0x339
 80113c8:	4904      	ldr	r1, [pc, #16]	; (80113dc <pbuf_ref+0x3c>)
 80113ca:	4805      	ldr	r0, [pc, #20]	; (80113e0 <pbuf_ref+0x40>)
 80113cc:	f004 fcfa 	bl	8015dc4 <iprintf>
  }
}
 80113d0:	bf00      	nop
 80113d2:	3708      	adds	r7, #8
 80113d4:	46bd      	mov	sp, r7
 80113d6:	bd80      	pop	{r7, pc}
 80113d8:	0801991c 	.word	0x0801991c
 80113dc:	08019be4 	.word	0x08019be4
 80113e0:	08019968 	.word	0x08019968

080113e4 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 80113e4:	b580      	push	{r7, lr}
 80113e6:	b084      	sub	sp, #16
 80113e8:	af00      	add	r7, sp, #0
 80113ea:	6078      	str	r0, [r7, #4]
 80113ec:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d002      	beq.n	80113fa <pbuf_cat+0x16>
 80113f4:	683b      	ldr	r3, [r7, #0]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d107      	bne.n	801140a <pbuf_cat+0x26>
 80113fa:	4b20      	ldr	r3, [pc, #128]	; (801147c <pbuf_cat+0x98>)
 80113fc:	f240 324d 	movw	r2, #845	; 0x34d
 8011400:	491f      	ldr	r1, [pc, #124]	; (8011480 <pbuf_cat+0x9c>)
 8011402:	4820      	ldr	r0, [pc, #128]	; (8011484 <pbuf_cat+0xa0>)
 8011404:	f004 fcde 	bl	8015dc4 <iprintf>
 8011408:	e034      	b.n	8011474 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	60fb      	str	r3, [r7, #12]
 801140e:	e00a      	b.n	8011426 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	891a      	ldrh	r2, [r3, #8]
 8011414:	683b      	ldr	r3, [r7, #0]
 8011416:	891b      	ldrh	r3, [r3, #8]
 8011418:	4413      	add	r3, r2
 801141a:	b29a      	uxth	r2, r3
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8011420:	68fb      	ldr	r3, [r7, #12]
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	60fb      	str	r3, [r7, #12]
 8011426:	68fb      	ldr	r3, [r7, #12]
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	2b00      	cmp	r3, #0
 801142c:	d1f0      	bne.n	8011410 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801142e:	68fb      	ldr	r3, [r7, #12]
 8011430:	891a      	ldrh	r2, [r3, #8]
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	895b      	ldrh	r3, [r3, #10]
 8011436:	429a      	cmp	r2, r3
 8011438:	d006      	beq.n	8011448 <pbuf_cat+0x64>
 801143a:	4b10      	ldr	r3, [pc, #64]	; (801147c <pbuf_cat+0x98>)
 801143c:	f240 3255 	movw	r2, #853	; 0x355
 8011440:	4911      	ldr	r1, [pc, #68]	; (8011488 <pbuf_cat+0xa4>)
 8011442:	4810      	ldr	r0, [pc, #64]	; (8011484 <pbuf_cat+0xa0>)
 8011444:	f004 fcbe 	bl	8015dc4 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	2b00      	cmp	r3, #0
 801144e:	d006      	beq.n	801145e <pbuf_cat+0x7a>
 8011450:	4b0a      	ldr	r3, [pc, #40]	; (801147c <pbuf_cat+0x98>)
 8011452:	f240 3256 	movw	r2, #854	; 0x356
 8011456:	490d      	ldr	r1, [pc, #52]	; (801148c <pbuf_cat+0xa8>)
 8011458:	480a      	ldr	r0, [pc, #40]	; (8011484 <pbuf_cat+0xa0>)
 801145a:	f004 fcb3 	bl	8015dc4 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	891a      	ldrh	r2, [r3, #8]
 8011462:	683b      	ldr	r3, [r7, #0]
 8011464:	891b      	ldrh	r3, [r3, #8]
 8011466:	4413      	add	r3, r2
 8011468:	b29a      	uxth	r2, r3
 801146a:	68fb      	ldr	r3, [r7, #12]
 801146c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	683a      	ldr	r2, [r7, #0]
 8011472:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8011474:	3710      	adds	r7, #16
 8011476:	46bd      	mov	sp, r7
 8011478:	bd80      	pop	{r7, pc}
 801147a:	bf00      	nop
 801147c:	0801991c 	.word	0x0801991c
 8011480:	08019bf8 	.word	0x08019bf8
 8011484:	08019968 	.word	0x08019968
 8011488:	08019c30 	.word	0x08019c30
 801148c:	08019c60 	.word	0x08019c60

08011490 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8011490:	b580      	push	{r7, lr}
 8011492:	b082      	sub	sp, #8
 8011494:	af00      	add	r7, sp, #0
 8011496:	6078      	str	r0, [r7, #4]
 8011498:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 801149a:	6839      	ldr	r1, [r7, #0]
 801149c:	6878      	ldr	r0, [r7, #4]
 801149e:	f7ff ffa1 	bl	80113e4 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 80114a2:	6838      	ldr	r0, [r7, #0]
 80114a4:	f7ff ff7c 	bl	80113a0 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 80114a8:	bf00      	nop
 80114aa:	3708      	adds	r7, #8
 80114ac:	46bd      	mov	sp, r7
 80114ae:	bd80      	pop	{r7, pc}

080114b0 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80114b0:	b580      	push	{r7, lr}
 80114b2:	b084      	sub	sp, #16
 80114b4:	af00      	add	r7, sp, #0
 80114b6:	6078      	str	r0, [r7, #4]
 80114b8:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 80114ba:	2300      	movs	r3, #0
 80114bc:	81fb      	strh	r3, [r7, #14]
 80114be:	2300      	movs	r3, #0
 80114c0:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d008      	beq.n	80114da <pbuf_copy+0x2a>
 80114c8:	683b      	ldr	r3, [r7, #0]
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d005      	beq.n	80114da <pbuf_copy+0x2a>
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	891a      	ldrh	r2, [r3, #8]
 80114d2:	683b      	ldr	r3, [r7, #0]
 80114d4:	891b      	ldrh	r3, [r3, #8]
 80114d6:	429a      	cmp	r2, r3
 80114d8:	d209      	bcs.n	80114ee <pbuf_copy+0x3e>
 80114da:	4b54      	ldr	r3, [pc, #336]	; (801162c <pbuf_copy+0x17c>)
 80114dc:	f240 32bd 	movw	r2, #957	; 0x3bd
 80114e0:	4953      	ldr	r1, [pc, #332]	; (8011630 <pbuf_copy+0x180>)
 80114e2:	4854      	ldr	r0, [pc, #336]	; (8011634 <pbuf_copy+0x184>)
 80114e4:	f004 fc6e 	bl	8015dc4 <iprintf>
 80114e8:	f06f 030f 	mvn.w	r3, #15
 80114ec:	e099      	b.n	8011622 <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	895b      	ldrh	r3, [r3, #10]
 80114f2:	461a      	mov	r2, r3
 80114f4:	89fb      	ldrh	r3, [r7, #14]
 80114f6:	1ad2      	subs	r2, r2, r3
 80114f8:	683b      	ldr	r3, [r7, #0]
 80114fa:	895b      	ldrh	r3, [r3, #10]
 80114fc:	4619      	mov	r1, r3
 80114fe:	89bb      	ldrh	r3, [r7, #12]
 8011500:	1acb      	subs	r3, r1, r3
 8011502:	429a      	cmp	r2, r3
 8011504:	db05      	blt.n	8011512 <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8011506:	683b      	ldr	r3, [r7, #0]
 8011508:	895a      	ldrh	r2, [r3, #10]
 801150a:	89bb      	ldrh	r3, [r7, #12]
 801150c:	1ad3      	subs	r3, r2, r3
 801150e:	817b      	strh	r3, [r7, #10]
 8011510:	e004      	b.n	801151c <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	895a      	ldrh	r2, [r3, #10]
 8011516:	89fb      	ldrh	r3, [r7, #14]
 8011518:	1ad3      	subs	r3, r2, r3
 801151a:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	685a      	ldr	r2, [r3, #4]
 8011520:	89fb      	ldrh	r3, [r7, #14]
 8011522:	18d0      	adds	r0, r2, r3
 8011524:	683b      	ldr	r3, [r7, #0]
 8011526:	685a      	ldr	r2, [r3, #4]
 8011528:	89bb      	ldrh	r3, [r7, #12]
 801152a:	4413      	add	r3, r2
 801152c:	897a      	ldrh	r2, [r7, #10]
 801152e:	4619      	mov	r1, r3
 8011530:	f003 ff3f 	bl	80153b2 <memcpy>
    offset_to += len;
 8011534:	89fa      	ldrh	r2, [r7, #14]
 8011536:	897b      	ldrh	r3, [r7, #10]
 8011538:	4413      	add	r3, r2
 801153a:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 801153c:	89ba      	ldrh	r2, [r7, #12]
 801153e:	897b      	ldrh	r3, [r7, #10]
 8011540:	4413      	add	r3, r2
 8011542:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	895b      	ldrh	r3, [r3, #10]
 8011548:	89fa      	ldrh	r2, [r7, #14]
 801154a:	429a      	cmp	r2, r3
 801154c:	d906      	bls.n	801155c <pbuf_copy+0xac>
 801154e:	4b37      	ldr	r3, [pc, #220]	; (801162c <pbuf_copy+0x17c>)
 8011550:	f240 32cd 	movw	r2, #973	; 0x3cd
 8011554:	4938      	ldr	r1, [pc, #224]	; (8011638 <pbuf_copy+0x188>)
 8011556:	4837      	ldr	r0, [pc, #220]	; (8011634 <pbuf_copy+0x184>)
 8011558:	f004 fc34 	bl	8015dc4 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801155c:	683b      	ldr	r3, [r7, #0]
 801155e:	895b      	ldrh	r3, [r3, #10]
 8011560:	89ba      	ldrh	r2, [r7, #12]
 8011562:	429a      	cmp	r2, r3
 8011564:	d906      	bls.n	8011574 <pbuf_copy+0xc4>
 8011566:	4b31      	ldr	r3, [pc, #196]	; (801162c <pbuf_copy+0x17c>)
 8011568:	f240 32ce 	movw	r2, #974	; 0x3ce
 801156c:	4933      	ldr	r1, [pc, #204]	; (801163c <pbuf_copy+0x18c>)
 801156e:	4831      	ldr	r0, [pc, #196]	; (8011634 <pbuf_copy+0x184>)
 8011570:	f004 fc28 	bl	8015dc4 <iprintf>
    if (offset_from >= p_from->len) {
 8011574:	683b      	ldr	r3, [r7, #0]
 8011576:	895b      	ldrh	r3, [r3, #10]
 8011578:	89ba      	ldrh	r2, [r7, #12]
 801157a:	429a      	cmp	r2, r3
 801157c:	d304      	bcc.n	8011588 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 801157e:	2300      	movs	r3, #0
 8011580:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 8011582:	683b      	ldr	r3, [r7, #0]
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	895b      	ldrh	r3, [r3, #10]
 801158c:	89fa      	ldrh	r2, [r7, #14]
 801158e:	429a      	cmp	r2, r3
 8011590:	d114      	bne.n	80115bc <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 8011592:	2300      	movs	r3, #0
 8011594:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d10c      	bne.n	80115bc <pbuf_copy+0x10c>
 80115a2:	683b      	ldr	r3, [r7, #0]
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d009      	beq.n	80115bc <pbuf_copy+0x10c>
 80115a8:	4b20      	ldr	r3, [pc, #128]	; (801162c <pbuf_copy+0x17c>)
 80115aa:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 80115ae:	4924      	ldr	r1, [pc, #144]	; (8011640 <pbuf_copy+0x190>)
 80115b0:	4820      	ldr	r0, [pc, #128]	; (8011634 <pbuf_copy+0x184>)
 80115b2:	f004 fc07 	bl	8015dc4 <iprintf>
 80115b6:	f06f 030f 	mvn.w	r3, #15
 80115ba:	e032      	b.n	8011622 <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80115bc:	683b      	ldr	r3, [r7, #0]
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d013      	beq.n	80115ea <pbuf_copy+0x13a>
 80115c2:	683b      	ldr	r3, [r7, #0]
 80115c4:	895a      	ldrh	r2, [r3, #10]
 80115c6:	683b      	ldr	r3, [r7, #0]
 80115c8:	891b      	ldrh	r3, [r3, #8]
 80115ca:	429a      	cmp	r2, r3
 80115cc:	d10d      	bne.n	80115ea <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80115ce:	683b      	ldr	r3, [r7, #0]
 80115d0:	681b      	ldr	r3, [r3, #0]
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d009      	beq.n	80115ea <pbuf_copy+0x13a>
 80115d6:	4b15      	ldr	r3, [pc, #84]	; (801162c <pbuf_copy+0x17c>)
 80115d8:	f240 32de 	movw	r2, #990	; 0x3de
 80115dc:	4919      	ldr	r1, [pc, #100]	; (8011644 <pbuf_copy+0x194>)
 80115de:	4815      	ldr	r0, [pc, #84]	; (8011634 <pbuf_copy+0x184>)
 80115e0:	f004 fbf0 	bl	8015dc4 <iprintf>
 80115e4:	f06f 0305 	mvn.w	r3, #5
 80115e8:	e01b      	b.n	8011622 <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d013      	beq.n	8011618 <pbuf_copy+0x168>
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	895a      	ldrh	r2, [r3, #10]
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	891b      	ldrh	r3, [r3, #8]
 80115f8:	429a      	cmp	r2, r3
 80115fa:	d10d      	bne.n	8011618 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	681b      	ldr	r3, [r3, #0]
 8011600:	2b00      	cmp	r3, #0
 8011602:	d009      	beq.n	8011618 <pbuf_copy+0x168>
 8011604:	4b09      	ldr	r3, [pc, #36]	; (801162c <pbuf_copy+0x17c>)
 8011606:	f240 32e3 	movw	r2, #995	; 0x3e3
 801160a:	490e      	ldr	r1, [pc, #56]	; (8011644 <pbuf_copy+0x194>)
 801160c:	4809      	ldr	r0, [pc, #36]	; (8011634 <pbuf_copy+0x184>)
 801160e:	f004 fbd9 	bl	8015dc4 <iprintf>
 8011612:	f06f 0305 	mvn.w	r3, #5
 8011616:	e004      	b.n	8011622 <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8011618:	683b      	ldr	r3, [r7, #0]
 801161a:	2b00      	cmp	r3, #0
 801161c:	f47f af67 	bne.w	80114ee <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8011620:	2300      	movs	r3, #0
}
 8011622:	4618      	mov	r0, r3
 8011624:	3710      	adds	r7, #16
 8011626:	46bd      	mov	sp, r7
 8011628:	bd80      	pop	{r7, pc}
 801162a:	bf00      	nop
 801162c:	0801991c 	.word	0x0801991c
 8011630:	08019cac 	.word	0x08019cac
 8011634:	08019968 	.word	0x08019968
 8011638:	08019cdc 	.word	0x08019cdc
 801163c:	08019cf4 	.word	0x08019cf4
 8011640:	08019d10 	.word	0x08019d10
 8011644:	08019d20 	.word	0x08019d20

08011648 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b084      	sub	sp, #16
 801164c:	af00      	add	r7, sp, #0
 801164e:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	685b      	ldr	r3, [r3, #4]
 8011658:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 801165a:	68fb      	ldr	r3, [r7, #12]
 801165c:	681b      	ldr	r3, [r3, #0]
 801165e:	687a      	ldr	r2, [r7, #4]
 8011660:	4903      	ldr	r1, [pc, #12]	; (8011670 <cyclic_timer+0x28>)
 8011662:	4618      	mov	r0, r3
 8011664:	f000 f82e 	bl	80116c4 <sys_timeout>
}
 8011668:	bf00      	nop
 801166a:	3710      	adds	r7, #16
 801166c:	46bd      	mov	sp, r7
 801166e:	bd80      	pop	{r7, pc}
 8011670:	08011649 	.word	0x08011649

08011674 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8011674:	b580      	push	{r7, lr}
 8011676:	b082      	sub	sp, #8
 8011678:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801167a:	2300      	movs	r3, #0
 801167c:	607b      	str	r3, [r7, #4]
 801167e:	e00e      	b.n	801169e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 8011680:	4a0d      	ldr	r2, [pc, #52]	; (80116b8 <sys_timeouts_init+0x44>)
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	00db      	lsls	r3, r3, #3
 801168c:	4a0a      	ldr	r2, [pc, #40]	; (80116b8 <sys_timeouts_init+0x44>)
 801168e:	4413      	add	r3, r2
 8011690:	461a      	mov	r2, r3
 8011692:	490a      	ldr	r1, [pc, #40]	; (80116bc <sys_timeouts_init+0x48>)
 8011694:	f000 f816 	bl	80116c4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	3301      	adds	r3, #1
 801169c:	607b      	str	r3, [r7, #4]
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	2b01      	cmp	r3, #1
 80116a2:	d9ed      	bls.n	8011680 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 80116a4:	f7fc ff24 	bl	800e4f0 <sys_now>
 80116a8:	4602      	mov	r2, r0
 80116aa:	4b05      	ldr	r3, [pc, #20]	; (80116c0 <sys_timeouts_init+0x4c>)
 80116ac:	601a      	str	r2, [r3, #0]
}
 80116ae:	bf00      	nop
 80116b0:	3708      	adds	r7, #8
 80116b2:	46bd      	mov	sp, r7
 80116b4:	bd80      	pop	{r7, pc}
 80116b6:	bf00      	nop
 80116b8:	0801a7a0 	.word	0x0801a7a0
 80116bc:	08011649 	.word	0x08011649
 80116c0:	200004c4 	.word	0x200004c4

080116c4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80116c4:	b580      	push	{r7, lr}
 80116c6:	b088      	sub	sp, #32
 80116c8:	af00      	add	r7, sp, #0
 80116ca:	60f8      	str	r0, [r7, #12]
 80116cc:	60b9      	str	r1, [r7, #8]
 80116ce:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80116d0:	2003      	movs	r0, #3
 80116d2:	f7ff f873 	bl	80107bc <memp_malloc>
 80116d6:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 80116d8:	697b      	ldr	r3, [r7, #20]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d10a      	bne.n	80116f4 <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80116de:	697b      	ldr	r3, [r7, #20]
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	f040 8084 	bne.w	80117ee <sys_timeout+0x12a>
 80116e6:	4b44      	ldr	r3, [pc, #272]	; (80117f8 <sys_timeout+0x134>)
 80116e8:	22d4      	movs	r2, #212	; 0xd4
 80116ea:	4944      	ldr	r1, [pc, #272]	; (80117fc <sys_timeout+0x138>)
 80116ec:	4844      	ldr	r0, [pc, #272]	; (8011800 <sys_timeout+0x13c>)
 80116ee:	f004 fb69 	bl	8015dc4 <iprintf>
    return;
 80116f2:	e07c      	b.n	80117ee <sys_timeout+0x12a>
  }

  now = sys_now();
 80116f4:	f7fc fefc 	bl	800e4f0 <sys_now>
 80116f8:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 80116fa:	4b42      	ldr	r3, [pc, #264]	; (8011804 <sys_timeout+0x140>)
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d105      	bne.n	801170e <sys_timeout+0x4a>
    diff = 0;
 8011702:	2300      	movs	r3, #0
 8011704:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 8011706:	4a40      	ldr	r2, [pc, #256]	; (8011808 <sys_timeout+0x144>)
 8011708:	693b      	ldr	r3, [r7, #16]
 801170a:	6013      	str	r3, [r2, #0]
 801170c:	e004      	b.n	8011718 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 801170e:	4b3e      	ldr	r3, [pc, #248]	; (8011808 <sys_timeout+0x144>)
 8011710:	681b      	ldr	r3, [r3, #0]
 8011712:	693a      	ldr	r2, [r7, #16]
 8011714:	1ad3      	subs	r3, r2, r3
 8011716:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 8011718:	697b      	ldr	r3, [r7, #20]
 801171a:	2200      	movs	r2, #0
 801171c:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801171e:	697b      	ldr	r3, [r7, #20]
 8011720:	68ba      	ldr	r2, [r7, #8]
 8011722:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8011724:	697b      	ldr	r3, [r7, #20]
 8011726:	687a      	ldr	r2, [r7, #4]
 8011728:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 801172a:	68fa      	ldr	r2, [r7, #12]
 801172c:	69bb      	ldr	r3, [r7, #24]
 801172e:	441a      	add	r2, r3
 8011730:	697b      	ldr	r3, [r7, #20]
 8011732:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8011734:	4b33      	ldr	r3, [pc, #204]	; (8011804 <sys_timeout+0x140>)
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	2b00      	cmp	r3, #0
 801173a:	d103      	bne.n	8011744 <sys_timeout+0x80>
    next_timeout = timeout;
 801173c:	4a31      	ldr	r2, [pc, #196]	; (8011804 <sys_timeout+0x140>)
 801173e:	697b      	ldr	r3, [r7, #20]
 8011740:	6013      	str	r3, [r2, #0]
    return;
 8011742:	e055      	b.n	80117f0 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 8011744:	4b2f      	ldr	r3, [pc, #188]	; (8011804 <sys_timeout+0x140>)
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	685b      	ldr	r3, [r3, #4]
 801174a:	68fa      	ldr	r2, [r7, #12]
 801174c:	429a      	cmp	r2, r3
 801174e:	d20f      	bcs.n	8011770 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 8011750:	4b2c      	ldr	r3, [pc, #176]	; (8011804 <sys_timeout+0x140>)
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	6859      	ldr	r1, [r3, #4]
 8011756:	4b2b      	ldr	r3, [pc, #172]	; (8011804 <sys_timeout+0x140>)
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	68fa      	ldr	r2, [r7, #12]
 801175c:	1a8a      	subs	r2, r1, r2
 801175e:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 8011760:	4b28      	ldr	r3, [pc, #160]	; (8011804 <sys_timeout+0x140>)
 8011762:	681a      	ldr	r2, [r3, #0]
 8011764:	697b      	ldr	r3, [r7, #20]
 8011766:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8011768:	4a26      	ldr	r2, [pc, #152]	; (8011804 <sys_timeout+0x140>)
 801176a:	697b      	ldr	r3, [r7, #20]
 801176c:	6013      	str	r3, [r2, #0]
 801176e:	e03f      	b.n	80117f0 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8011770:	4b24      	ldr	r3, [pc, #144]	; (8011804 <sys_timeout+0x140>)
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	61fb      	str	r3, [r7, #28]
 8011776:	e036      	b.n	80117e6 <sys_timeout+0x122>
      timeout->time -= t->time;
 8011778:	697b      	ldr	r3, [r7, #20]
 801177a:	685a      	ldr	r2, [r3, #4]
 801177c:	69fb      	ldr	r3, [r7, #28]
 801177e:	685b      	ldr	r3, [r3, #4]
 8011780:	1ad2      	subs	r2, r2, r3
 8011782:	697b      	ldr	r3, [r7, #20]
 8011784:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 8011786:	69fb      	ldr	r3, [r7, #28]
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	2b00      	cmp	r3, #0
 801178c:	d006      	beq.n	801179c <sys_timeout+0xd8>
 801178e:	69fb      	ldr	r3, [r7, #28]
 8011790:	681b      	ldr	r3, [r3, #0]
 8011792:	685a      	ldr	r2, [r3, #4]
 8011794:	697b      	ldr	r3, [r7, #20]
 8011796:	685b      	ldr	r3, [r3, #4]
 8011798:	429a      	cmp	r2, r3
 801179a:	d921      	bls.n	80117e0 <sys_timeout+0x11c>
        if (t->next != NULL) {
 801179c:	69fb      	ldr	r3, [r7, #28]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d009      	beq.n	80117b8 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 80117a4:	69fb      	ldr	r3, [r7, #28]
 80117a6:	681b      	ldr	r3, [r3, #0]
 80117a8:	6859      	ldr	r1, [r3, #4]
 80117aa:	697b      	ldr	r3, [r7, #20]
 80117ac:	685a      	ldr	r2, [r3, #4]
 80117ae:	69fb      	ldr	r3, [r7, #28]
 80117b0:	681b      	ldr	r3, [r3, #0]
 80117b2:	1a8a      	subs	r2, r1, r2
 80117b4:	605a      	str	r2, [r3, #4]
 80117b6:	e00b      	b.n	80117d0 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 80117b8:	697b      	ldr	r3, [r7, #20]
 80117ba:	685b      	ldr	r3, [r3, #4]
 80117bc:	68fa      	ldr	r2, [r7, #12]
 80117be:	429a      	cmp	r2, r3
 80117c0:	d206      	bcs.n	80117d0 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 80117c2:	4b10      	ldr	r3, [pc, #64]	; (8011804 <sys_timeout+0x140>)
 80117c4:	681b      	ldr	r3, [r3, #0]
 80117c6:	685a      	ldr	r2, [r3, #4]
 80117c8:	68fb      	ldr	r3, [r7, #12]
 80117ca:	441a      	add	r2, r3
 80117cc:	697b      	ldr	r3, [r7, #20]
 80117ce:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 80117d0:	69fb      	ldr	r3, [r7, #28]
 80117d2:	681a      	ldr	r2, [r3, #0]
 80117d4:	697b      	ldr	r3, [r7, #20]
 80117d6:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80117d8:	69fb      	ldr	r3, [r7, #28]
 80117da:	697a      	ldr	r2, [r7, #20]
 80117dc:	601a      	str	r2, [r3, #0]
        break;
 80117de:	e007      	b.n	80117f0 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 80117e0:	69fb      	ldr	r3, [r7, #28]
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	61fb      	str	r3, [r7, #28]
 80117e6:	69fb      	ldr	r3, [r7, #28]
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d1c5      	bne.n	8011778 <sys_timeout+0xb4>
 80117ec:	e000      	b.n	80117f0 <sys_timeout+0x12c>
    return;
 80117ee:	bf00      	nop
      }
    }
  }
}
 80117f0:	3720      	adds	r7, #32
 80117f2:	46bd      	mov	sp, r7
 80117f4:	bd80      	pop	{r7, pc}
 80117f6:	bf00      	nop
 80117f8:	08019e28 	.word	0x08019e28
 80117fc:	08019e5c 	.word	0x08019e5c
 8011800:	08019e9c 	.word	0x08019e9c
 8011804:	200004c0 	.word	0x200004c0
 8011808:	200004c4 	.word	0x200004c4

0801180c <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 801180c:	b580      	push	{r7, lr}
 801180e:	b086      	sub	sp, #24
 8011810:	af00      	add	r7, sp, #0
  if (next_timeout) {
 8011812:	4b21      	ldr	r3, [pc, #132]	; (8011898 <sys_check_timeouts+0x8c>)
 8011814:	681b      	ldr	r3, [r3, #0]
 8011816:	2b00      	cmp	r3, #0
 8011818:	d039      	beq.n	801188e <sys_check_timeouts+0x82>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 801181a:	f7fc fe69 	bl	800e4f0 <sys_now>
 801181e:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 8011820:	4b1e      	ldr	r3, [pc, #120]	; (801189c <sys_check_timeouts+0x90>)
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	68fa      	ldr	r2, [r7, #12]
 8011826:	1ad3      	subs	r3, r2, r3
 8011828:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 801182a:	2300      	movs	r3, #0
 801182c:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 801182e:	4b1a      	ldr	r3, [pc, #104]	; (8011898 <sys_check_timeouts+0x8c>)
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 8011834:	68bb      	ldr	r3, [r7, #8]
 8011836:	2b00      	cmp	r3, #0
 8011838:	d026      	beq.n	8011888 <sys_check_timeouts+0x7c>
 801183a:	68bb      	ldr	r3, [r7, #8]
 801183c:	685b      	ldr	r3, [r3, #4]
 801183e:	697a      	ldr	r2, [r7, #20]
 8011840:	429a      	cmp	r2, r3
 8011842:	d321      	bcc.n	8011888 <sys_check_timeouts+0x7c>
        /* timeout has expired */
        had_one = 1;
 8011844:	2301      	movs	r3, #1
 8011846:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 8011848:	68bb      	ldr	r3, [r7, #8]
 801184a:	685a      	ldr	r2, [r3, #4]
 801184c:	4b13      	ldr	r3, [pc, #76]	; (801189c <sys_check_timeouts+0x90>)
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	4413      	add	r3, r2
 8011852:	4a12      	ldr	r2, [pc, #72]	; (801189c <sys_check_timeouts+0x90>)
 8011854:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 8011856:	68bb      	ldr	r3, [r7, #8]
 8011858:	685b      	ldr	r3, [r3, #4]
 801185a:	697a      	ldr	r2, [r7, #20]
 801185c:	1ad3      	subs	r3, r2, r3
 801185e:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 8011860:	68bb      	ldr	r3, [r7, #8]
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	4a0c      	ldr	r2, [pc, #48]	; (8011898 <sys_check_timeouts+0x8c>)
 8011866:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 8011868:	68bb      	ldr	r3, [r7, #8]
 801186a:	689b      	ldr	r3, [r3, #8]
 801186c:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 801186e:	68bb      	ldr	r3, [r7, #8]
 8011870:	68db      	ldr	r3, [r3, #12]
 8011872:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8011874:	68b9      	ldr	r1, [r7, #8]
 8011876:	2003      	movs	r0, #3
 8011878:	f7fe ffec 	bl	8010854 <memp_free>
        if (handler != NULL) {
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	2b00      	cmp	r3, #0
 8011880:	d002      	beq.n	8011888 <sys_check_timeouts+0x7c>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
#endif /* !NO_SYS */
          handler(arg);
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	6838      	ldr	r0, [r7, #0]
 8011886:	4798      	blx	r3
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 8011888:	7cfb      	ldrb	r3, [r7, #19]
 801188a:	2b00      	cmp	r3, #0
 801188c:	d1cd      	bne.n	801182a <sys_check_timeouts+0x1e>
  }
}
 801188e:	bf00      	nop
 8011890:	3718      	adds	r7, #24
 8011892:	46bd      	mov	sp, r7
 8011894:	bd80      	pop	{r7, pc}
 8011896:	bf00      	nop
 8011898:	200004c0 	.word	0x200004c0
 801189c:	200004c4 	.word	0x200004c4

080118a0 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80118a0:	b480      	push	{r7}
 80118a2:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 80118a4:	bf00      	nop
 80118a6:	46bd      	mov	sp, r7
 80118a8:	bc80      	pop	{r7}
 80118aa:	4770      	bx	lr

080118ac <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 80118ac:	b480      	push	{r7}
 80118ae:	b083      	sub	sp, #12
 80118b0:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80118b2:	2300      	movs	r3, #0
 80118b4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80118b6:	4b17      	ldr	r3, [pc, #92]	; (8011914 <udp_new_port+0x68>)
 80118b8:	881b      	ldrh	r3, [r3, #0]
 80118ba:	1c5a      	adds	r2, r3, #1
 80118bc:	b291      	uxth	r1, r2
 80118be:	4a15      	ldr	r2, [pc, #84]	; (8011914 <udp_new_port+0x68>)
 80118c0:	8011      	strh	r1, [r2, #0]
 80118c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80118c6:	4293      	cmp	r3, r2
 80118c8:	d103      	bne.n	80118d2 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80118ca:	4b12      	ldr	r3, [pc, #72]	; (8011914 <udp_new_port+0x68>)
 80118cc:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80118d0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80118d2:	4b11      	ldr	r3, [pc, #68]	; (8011918 <udp_new_port+0x6c>)
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	603b      	str	r3, [r7, #0]
 80118d8:	e011      	b.n	80118fe <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 80118da:	683b      	ldr	r3, [r7, #0]
 80118dc:	8a5a      	ldrh	r2, [r3, #18]
 80118de:	4b0d      	ldr	r3, [pc, #52]	; (8011914 <udp_new_port+0x68>)
 80118e0:	881b      	ldrh	r3, [r3, #0]
 80118e2:	429a      	cmp	r2, r3
 80118e4:	d108      	bne.n	80118f8 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80118e6:	88fb      	ldrh	r3, [r7, #6]
 80118e8:	3301      	adds	r3, #1
 80118ea:	80fb      	strh	r3, [r7, #6]
 80118ec:	88fb      	ldrh	r3, [r7, #6]
 80118ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80118f2:	d3e0      	bcc.n	80118b6 <udp_new_port+0xa>
        return 0;
 80118f4:	2300      	movs	r3, #0
 80118f6:	e007      	b.n	8011908 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80118f8:	683b      	ldr	r3, [r7, #0]
 80118fa:	68db      	ldr	r3, [r3, #12]
 80118fc:	603b      	str	r3, [r7, #0]
 80118fe:	683b      	ldr	r3, [r7, #0]
 8011900:	2b00      	cmp	r3, #0
 8011902:	d1ea      	bne.n	80118da <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8011904:	4b03      	ldr	r3, [pc, #12]	; (8011914 <udp_new_port+0x68>)
 8011906:	881b      	ldrh	r3, [r3, #0]
}
 8011908:	4618      	mov	r0, r3
 801190a:	370c      	adds	r7, #12
 801190c:	46bd      	mov	sp, r7
 801190e:	bc80      	pop	{r7}
 8011910:	4770      	bx	lr
 8011912:	bf00      	nop
 8011914:	20000124 	.word	0x20000124
 8011918:	20007710 	.word	0x20007710

0801191c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801191c:	b480      	push	{r7}
 801191e:	b085      	sub	sp, #20
 8011920:	af00      	add	r7, sp, #0
 8011922:	60f8      	str	r0, [r7, #12]
 8011924:	60b9      	str	r1, [r7, #8]
 8011926:	4613      	mov	r3, r2
 8011928:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801192a:	79fb      	ldrb	r3, [r7, #7]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d018      	beq.n	8011962 <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	2b00      	cmp	r3, #0
 8011934:	d013      	beq.n	801195e <udp_input_local_match+0x42>
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	2b00      	cmp	r3, #0
 801193c:	d00f      	beq.n	801195e <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801193e:	4b13      	ldr	r3, [pc, #76]	; (801198c <udp_input_local_match+0x70>)
 8011940:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011946:	d00a      	beq.n	801195e <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8011948:	68fb      	ldr	r3, [r7, #12]
 801194a:	681a      	ldr	r2, [r3, #0]
 801194c:	4b0f      	ldr	r3, [pc, #60]	; (801198c <udp_input_local_match+0x70>)
 801194e:	695b      	ldr	r3, [r3, #20]
 8011950:	405a      	eors	r2, r3
 8011952:	68bb      	ldr	r3, [r7, #8]
 8011954:	3308      	adds	r3, #8
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801195a:	2b00      	cmp	r3, #0
 801195c:	d110      	bne.n	8011980 <udp_input_local_match+0x64>
          return 1;
 801195e:	2301      	movs	r3, #1
 8011960:	e00f      	b.n	8011982 <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8011962:	68fb      	ldr	r3, [r7, #12]
 8011964:	2b00      	cmp	r3, #0
 8011966:	d009      	beq.n	801197c <udp_input_local_match+0x60>
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d005      	beq.n	801197c <udp_input_local_match+0x60>
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	681a      	ldr	r2, [r3, #0]
 8011974:	4b05      	ldr	r3, [pc, #20]	; (801198c <udp_input_local_match+0x70>)
 8011976:	695b      	ldr	r3, [r3, #20]
 8011978:	429a      	cmp	r2, r3
 801197a:	d101      	bne.n	8011980 <udp_input_local_match+0x64>
      return 1;
 801197c:	2301      	movs	r3, #1
 801197e:	e000      	b.n	8011982 <udp_input_local_match+0x66>
    }
  }

  return 0;
 8011980:	2300      	movs	r3, #0
}
 8011982:	4618      	mov	r0, r3
 8011984:	3714      	adds	r7, #20
 8011986:	46bd      	mov	sp, r7
 8011988:	bc80      	pop	{r7}
 801198a:	4770      	bx	lr
 801198c:	200046dc 	.word	0x200046dc

08011990 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8011990:	b590      	push	{r4, r7, lr}
 8011992:	b08d      	sub	sp, #52	; 0x34
 8011994:	af02      	add	r7, sp, #8
 8011996:	6078      	str	r0, [r7, #4]
 8011998:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801199a:	2300      	movs	r3, #0
 801199c:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	895b      	ldrh	r3, [r3, #10]
 80119a2:	2b07      	cmp	r3, #7
 80119a4:	d803      	bhi.n	80119ae <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80119a6:	6878      	ldr	r0, [r7, #4]
 80119a8:	f7ff fc50 	bl	801124c <pbuf_free>
    goto end;
 80119ac:	e0c6      	b.n	8011b3c <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	685b      	ldr	r3, [r3, #4]
 80119b2:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80119b4:	4b63      	ldr	r3, [pc, #396]	; (8011b44 <udp_input+0x1b4>)
 80119b6:	695a      	ldr	r2, [r3, #20]
 80119b8:	4b62      	ldr	r3, [pc, #392]	; (8011b44 <udp_input+0x1b4>)
 80119ba:	681b      	ldr	r3, [r3, #0]
 80119bc:	4619      	mov	r1, r3
 80119be:	4610      	mov	r0, r2
 80119c0:	f001 fe2e 	bl	8013620 <ip4_addr_isbroadcast_u32>
 80119c4:	4603      	mov	r3, r0
 80119c6:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80119c8:	697b      	ldr	r3, [r7, #20]
 80119ca:	881b      	ldrh	r3, [r3, #0]
 80119cc:	b29b      	uxth	r3, r3
 80119ce:	4618      	mov	r0, r3
 80119d0:	f7fe fb66 	bl	80100a0 <lwip_htons>
 80119d4:	4603      	mov	r3, r0
 80119d6:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80119d8:	697b      	ldr	r3, [r7, #20]
 80119da:	885b      	ldrh	r3, [r3, #2]
 80119dc:	b29b      	uxth	r3, r3
 80119de:	4618      	mov	r0, r3
 80119e0:	f7fe fb5e 	bl	80100a0 <lwip_htons>
 80119e4:	4603      	mov	r3, r0
 80119e6:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80119e8:	2300      	movs	r3, #0
 80119ea:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 80119ec:	2300      	movs	r3, #0
 80119ee:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80119f0:	2300      	movs	r3, #0
 80119f2:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80119f4:	4b54      	ldr	r3, [pc, #336]	; (8011b48 <udp_input+0x1b8>)
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	627b      	str	r3, [r7, #36]	; 0x24
 80119fa:	e03b      	b.n	8011a74 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80119fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119fe:	8a5b      	ldrh	r3, [r3, #18]
 8011a00:	89fa      	ldrh	r2, [r7, #14]
 8011a02:	429a      	cmp	r2, r3
 8011a04:	d131      	bne.n	8011a6a <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8011a06:	7cfb      	ldrb	r3, [r7, #19]
 8011a08:	461a      	mov	r2, r3
 8011a0a:	6839      	ldr	r1, [r7, #0]
 8011a0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011a0e:	f7ff ff85 	bl	801191c <udp_input_local_match>
 8011a12:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d028      	beq.n	8011a6a <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 8011a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a1a:	7c1b      	ldrb	r3, [r3, #16]
 8011a1c:	f003 0304 	and.w	r3, r3, #4
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d104      	bne.n	8011a2e <udp_input+0x9e>
 8011a24:	69fb      	ldr	r3, [r7, #28]
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	d101      	bne.n	8011a2e <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 8011a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a2c:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8011a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a30:	8a9b      	ldrh	r3, [r3, #20]
 8011a32:	8a3a      	ldrh	r2, [r7, #16]
 8011a34:	429a      	cmp	r2, r3
 8011a36:	d118      	bne.n	8011a6a <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8011a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a3a:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d005      	beq.n	8011a4c <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8011a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a42:	685a      	ldr	r2, [r3, #4]
 8011a44:	4b3f      	ldr	r3, [pc, #252]	; (8011b44 <udp_input+0x1b4>)
 8011a46:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8011a48:	429a      	cmp	r2, r3
 8011a4a:	d10e      	bne.n	8011a6a <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8011a4c:	6a3b      	ldr	r3, [r7, #32]
 8011a4e:	2b00      	cmp	r3, #0
 8011a50:	d014      	beq.n	8011a7c <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8011a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a54:	68da      	ldr	r2, [r3, #12]
 8011a56:	6a3b      	ldr	r3, [r7, #32]
 8011a58:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8011a5a:	4b3b      	ldr	r3, [pc, #236]	; (8011b48 <udp_input+0x1b8>)
 8011a5c:	681a      	ldr	r2, [r3, #0]
 8011a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a60:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8011a62:	4a39      	ldr	r2, [pc, #228]	; (8011b48 <udp_input+0x1b8>)
 8011a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a66:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8011a68:	e008      	b.n	8011a7c <udp_input+0xec>
      }
    }

    prev = pcb;
 8011a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a6c:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8011a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a70:	68db      	ldr	r3, [r3, #12]
 8011a72:	627b      	str	r3, [r7, #36]	; 0x24
 8011a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d1c0      	bne.n	80119fc <udp_input+0x6c>
 8011a7a:	e000      	b.n	8011a7e <udp_input+0xee>
        break;
 8011a7c:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8011a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d101      	bne.n	8011a88 <udp_input+0xf8>
    pcb = uncon_pcb;
 8011a84:	69fb      	ldr	r3, [r7, #28]
 8011a86:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8011a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d002      	beq.n	8011a94 <udp_input+0x104>
    for_us = 1;
 8011a8e:	2301      	movs	r3, #1
 8011a90:	76fb      	strb	r3, [r7, #27]
 8011a92:	e00a      	b.n	8011aaa <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8011a94:	683b      	ldr	r3, [r7, #0]
 8011a96:	3304      	adds	r3, #4
 8011a98:	681a      	ldr	r2, [r3, #0]
 8011a9a:	4b2a      	ldr	r3, [pc, #168]	; (8011b44 <udp_input+0x1b4>)
 8011a9c:	695b      	ldr	r3, [r3, #20]
 8011a9e:	429a      	cmp	r2, r3
 8011aa0:	bf0c      	ite	eq
 8011aa2:	2301      	moveq	r3, #1
 8011aa4:	2300      	movne	r3, #0
 8011aa6:	b2db      	uxtb	r3, r3
 8011aa8:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8011aaa:	7efb      	ldrb	r3, [r7, #27]
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d042      	beq.n	8011b36 <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 8011ab0:	f06f 0107 	mvn.w	r1, #7
 8011ab4:	6878      	ldr	r0, [r7, #4]
 8011ab6:	f7ff fba5 	bl	8011204 <pbuf_header>
 8011aba:	4603      	mov	r3, r0
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	d00a      	beq.n	8011ad6 <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 8011ac0:	4b22      	ldr	r3, [pc, #136]	; (8011b4c <udp_input+0x1bc>)
 8011ac2:	f240 1255 	movw	r2, #341	; 0x155
 8011ac6:	4922      	ldr	r1, [pc, #136]	; (8011b50 <udp_input+0x1c0>)
 8011ac8:	4822      	ldr	r0, [pc, #136]	; (8011b54 <udp_input+0x1c4>)
 8011aca:	f004 f97b 	bl	8015dc4 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8011ace:	6878      	ldr	r0, [r7, #4]
 8011ad0:	f7ff fbbc 	bl	801124c <pbuf_free>
      goto end;
 8011ad4:	e032      	b.n	8011b3c <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 8011ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d012      	beq.n	8011b02 <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8011adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ade:	699b      	ldr	r3, [r3, #24]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d00a      	beq.n	8011afa <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8011ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ae6:	699c      	ldr	r4, [r3, #24]
 8011ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011aea:	69d8      	ldr	r0, [r3, #28]
 8011aec:	8a3b      	ldrh	r3, [r7, #16]
 8011aee:	9300      	str	r3, [sp, #0]
 8011af0:	4b19      	ldr	r3, [pc, #100]	; (8011b58 <udp_input+0x1c8>)
 8011af2:	687a      	ldr	r2, [r7, #4]
 8011af4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011af6:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8011af8:	e021      	b.n	8011b3e <udp_input+0x1ae>
        pbuf_free(p);
 8011afa:	6878      	ldr	r0, [r7, #4]
 8011afc:	f7ff fba6 	bl	801124c <pbuf_free>
        goto end;
 8011b00:	e01c      	b.n	8011b3c <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8011b02:	7cfb      	ldrb	r3, [r7, #19]
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d112      	bne.n	8011b2e <udp_input+0x19e>
 8011b08:	4b0e      	ldr	r3, [pc, #56]	; (8011b44 <udp_input+0x1b4>)
 8011b0a:	695b      	ldr	r3, [r3, #20]
 8011b0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011b10:	2be0      	cmp	r3, #224	; 0xe0
 8011b12:	d00c      	beq.n	8011b2e <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8011b14:	4b0b      	ldr	r3, [pc, #44]	; (8011b44 <udp_input+0x1b4>)
 8011b16:	899b      	ldrh	r3, [r3, #12]
 8011b18:	3308      	adds	r3, #8
 8011b1a:	b29b      	uxth	r3, r3
 8011b1c:	b21b      	sxth	r3, r3
 8011b1e:	4619      	mov	r1, r3
 8011b20:	6878      	ldr	r0, [r7, #4]
 8011b22:	f7ff fb81 	bl	8011228 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8011b26:	2103      	movs	r1, #3
 8011b28:	6878      	ldr	r0, [r7, #4]
 8011b2a:	f001 fa7f 	bl	801302c <icmp_dest_unreach>
      pbuf_free(p);
 8011b2e:	6878      	ldr	r0, [r7, #4]
 8011b30:	f7ff fb8c 	bl	801124c <pbuf_free>
  return;
 8011b34:	e003      	b.n	8011b3e <udp_input+0x1ae>
    pbuf_free(p);
 8011b36:	6878      	ldr	r0, [r7, #4]
 8011b38:	f7ff fb88 	bl	801124c <pbuf_free>
  return;
 8011b3c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8011b3e:	372c      	adds	r7, #44	; 0x2c
 8011b40:	46bd      	mov	sp, r7
 8011b42:	bd90      	pop	{r4, r7, pc}
 8011b44:	200046dc 	.word	0x200046dc
 8011b48:	20007710 	.word	0x20007710
 8011b4c:	08019ec4 	.word	0x08019ec4
 8011b50:	08019ef4 	.word	0x08019ef4
 8011b54:	08019f08 	.word	0x08019f08
 8011b58:	200046ec 	.word	0x200046ec

08011b5c <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8011b5c:	b580      	push	{r7, lr}
 8011b5e:	b082      	sub	sp, #8
 8011b60:	af00      	add	r7, sp, #0
 8011b62:	6078      	str	r0, [r7, #4]
 8011b64:	6039      	str	r1, [r7, #0]
  if ((pcb == NULL) || IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d102      	bne.n	8011b72 <udp_send+0x16>
    return ERR_VAL;
 8011b6c:	f06f 0305 	mvn.w	r3, #5
 8011b70:	e008      	b.n	8011b84 <udp_send+0x28>
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	1d1a      	adds	r2, r3, #4
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	8a9b      	ldrh	r3, [r3, #20]
 8011b7a:	6839      	ldr	r1, [r7, #0]
 8011b7c:	6878      	ldr	r0, [r7, #4]
 8011b7e:	f000 f805 	bl	8011b8c <udp_sendto>
 8011b82:	4603      	mov	r3, r0
}
 8011b84:	4618      	mov	r0, r3
 8011b86:	3708      	adds	r7, #8
 8011b88:	46bd      	mov	sp, r7
 8011b8a:	bd80      	pop	{r7, pc}

08011b8c <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port)
{
 8011b8c:	b580      	push	{r7, lr}
 8011b8e:	b088      	sub	sp, #32
 8011b90:	af02      	add	r7, sp, #8
 8011b92:	60f8      	str	r0, [r7, #12]
 8011b94:	60b9      	str	r1, [r7, #8]
 8011b96:	607a      	str	r2, [r7, #4]
 8011b98:	807b      	strh	r3, [r7, #2]
udp_sendto_chksum(struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *dst_ip,
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;
  const ip_addr_t *dst_ip_route = dst_ip;
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	617b      	str	r3, [r7, #20]

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d002      	beq.n	8011baa <udp_sendto+0x1e>
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d102      	bne.n	8011bb0 <udp_sendto+0x24>
    return ERR_VAL;
 8011baa:	f06f 0305 	mvn.w	r3, #5
 8011bae:	e013      	b.n	8011bd8 <udp_sendto+0x4c>
  /* find the outgoing network interface for this packet */
  if(IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    /* Don't call ip_route() with IP_ANY_TYPE */
    netif = ip_route(IP46_ADDR_ANY(IP_GET_TYPE(dst_ip_route)), dst_ip_route);
  } else {
    netif = ip_route(&pcb->local_ip, dst_ip_route);
 8011bb0:	6978      	ldr	r0, [r7, #20]
 8011bb2:	f001 fac3 	bl	801313c <ip4_route>
 8011bb6:	6138      	str	r0, [r7, #16]
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8011bb8:	693b      	ldr	r3, [r7, #16]
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d102      	bne.n	8011bc4 <udp_sendto+0x38>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8011bbe:	f06f 0303 	mvn.w	r3, #3
 8011bc2:	e009      	b.n	8011bd8 <udp_sendto+0x4c>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8011bc4:	887a      	ldrh	r2, [r7, #2]
 8011bc6:	693b      	ldr	r3, [r7, #16]
 8011bc8:	9300      	str	r3, [sp, #0]
 8011bca:	4613      	mov	r3, r2
 8011bcc:	687a      	ldr	r2, [r7, #4]
 8011bce:	68b9      	ldr	r1, [r7, #8]
 8011bd0:	68f8      	ldr	r0, [r7, #12]
 8011bd2:	f000 f805 	bl	8011be0 <udp_sendto_if>
 8011bd6:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8011bd8:	4618      	mov	r0, r3
 8011bda:	3718      	adds	r7, #24
 8011bdc:	46bd      	mov	sp, r7
 8011bde:	bd80      	pop	{r7, pc}

08011be0 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8011be0:	b580      	push	{r7, lr}
 8011be2:	b088      	sub	sp, #32
 8011be4:	af02      	add	r7, sp, #8
 8011be6:	60f8      	str	r0, [r7, #12]
 8011be8:	60b9      	str	r1, [r7, #8]
 8011bea:	607a      	str	r2, [r7, #4]
 8011bec:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 8011bee:	68fb      	ldr	r3, [r7, #12]
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d002      	beq.n	8011bfa <udp_sendto_if+0x1a>
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d102      	bne.n	8011c00 <udp_sendto_if+0x20>
    return ERR_VAL;
 8011bfa:	f06f 0305 	mvn.w	r3, #5
 8011bfe:	e028      	b.n	8011c52 <udp_sendto_if+0x72>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d009      	beq.n	8011c1a <udp_sendto_if+0x3a>
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d005      	beq.n	8011c1a <udp_sendto_if+0x3a>
      ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8011c0e:	68fb      	ldr	r3, [r7, #12]
 8011c10:	681b      	ldr	r3, [r3, #0]
 8011c12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8011c16:	2be0      	cmp	r3, #224	; 0xe0
 8011c18:	d103      	bne.n	8011c22 <udp_sendto_if+0x42>
    /* if the local_ip is any or multicast
     * use the outgoing network interface IP address as source address */
    src_ip = netif_ip_addr4(netif);
 8011c1a:	6a3b      	ldr	r3, [r7, #32]
 8011c1c:	3304      	adds	r3, #4
 8011c1e:	617b      	str	r3, [r7, #20]
 8011c20:	e00b      	b.n	8011c3a <udp_sendto_if+0x5a>
  } else {
    /* check if UDP PCB local IP address is correct
     * this could be an old address if netif->ip_addr has changed */
    if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	681a      	ldr	r2, [r3, #0]
 8011c26:	6a3b      	ldr	r3, [r7, #32]
 8011c28:	3304      	adds	r3, #4
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	429a      	cmp	r2, r3
 8011c2e:	d002      	beq.n	8011c36 <udp_sendto_if+0x56>
      /* local_ip doesn't match, drop the packet */
      return ERR_RTE;
 8011c30:	f06f 0303 	mvn.w	r3, #3
 8011c34:	e00d      	b.n	8011c52 <udp_sendto_if+0x72>
    }
    /* use UDP PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 8011c36:	68fb      	ldr	r3, [r7, #12]
 8011c38:	617b      	str	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8011c3a:	887a      	ldrh	r2, [r7, #2]
 8011c3c:	697b      	ldr	r3, [r7, #20]
 8011c3e:	9301      	str	r3, [sp, #4]
 8011c40:	6a3b      	ldr	r3, [r7, #32]
 8011c42:	9300      	str	r3, [sp, #0]
 8011c44:	4613      	mov	r3, r2
 8011c46:	687a      	ldr	r2, [r7, #4]
 8011c48:	68b9      	ldr	r1, [r7, #8]
 8011c4a:	68f8      	ldr	r0, [r7, #12]
 8011c4c:	f000 f806 	bl	8011c5c <udp_sendto_if_src>
 8011c50:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8011c52:	4618      	mov	r0, r3
 8011c54:	3718      	adds	r7, #24
 8011c56:	46bd      	mov	sp, r7
 8011c58:	bd80      	pop	{r7, pc}
	...

08011c5c <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8011c5c:	b580      	push	{r7, lr}
 8011c5e:	b08c      	sub	sp, #48	; 0x30
 8011c60:	af04      	add	r7, sp, #16
 8011c62:	60f8      	str	r0, [r7, #12]
 8011c64:	60b9      	str	r1, [r7, #8]
 8011c66:	607a      	str	r2, [r7, #4]
 8011c68:	807b      	strh	r3, [r7, #2]
  err_t err;
  struct pbuf *q; /* q will be sent down the stack */
  u8_t ip_proto;
  u8_t ttl;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) ||
 8011c6a:	68fb      	ldr	r3, [r7, #12]
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d002      	beq.n	8011c76 <udp_sendto_if_src+0x1a>
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d102      	bne.n	8011c7c <udp_sendto_if_src+0x20>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
    return ERR_VAL;
 8011c76:	f06f 0305 	mvn.w	r3, #5
 8011c7a:	e07e      	b.n	8011d7a <udp_sendto_if_src+0x11e>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8011c7c:	68fb      	ldr	r3, [r7, #12]
 8011c7e:	8a5b      	ldrh	r3, [r3, #18]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d10f      	bne.n	8011ca4 <udp_sendto_if_src+0x48>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8011c84:	68f9      	ldr	r1, [r7, #12]
 8011c86:	68fb      	ldr	r3, [r7, #12]
 8011c88:	8a5b      	ldrh	r3, [r3, #18]
 8011c8a:	461a      	mov	r2, r3
 8011c8c:	68f8      	ldr	r0, [r7, #12]
 8011c8e:	f000 f87f 	bl	8011d90 <udp_bind>
 8011c92:	4603      	mov	r3, r0
 8011c94:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8011c96:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d002      	beq.n	8011ca4 <udp_sendto_if_src+0x48>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8011c9e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8011ca2:	e06a      	b.n	8011d7a <udp_sendto_if_src+0x11e>
    }
  }

  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_header(p, UDP_HLEN)) {
 8011ca4:	2108      	movs	r1, #8
 8011ca6:	68b8      	ldr	r0, [r7, #8]
 8011ca8:	f7ff faac 	bl	8011204 <pbuf_header>
 8011cac:	4603      	mov	r3, r0
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d014      	beq.n	8011cdc <udp_sendto_if_src+0x80>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8011cb2:	2200      	movs	r2, #0
 8011cb4:	2108      	movs	r1, #8
 8011cb6:	2001      	movs	r0, #1
 8011cb8:	f7fe ff5a 	bl	8010b70 <pbuf_alloc>
 8011cbc:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8011cbe:	69fb      	ldr	r3, [r7, #28]
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	d102      	bne.n	8011cca <udp_sendto_if_src+0x6e>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8011cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8011cc8:	e057      	b.n	8011d7a <udp_sendto_if_src+0x11e>
    }
    if (p->tot_len != 0) {
 8011cca:	68bb      	ldr	r3, [r7, #8]
 8011ccc:	891b      	ldrh	r3, [r3, #8]
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d006      	beq.n	8011ce0 <udp_sendto_if_src+0x84>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8011cd2:	68b9      	ldr	r1, [r7, #8]
 8011cd4:	69f8      	ldr	r0, [r7, #28]
 8011cd6:	f7ff fbdb 	bl	8011490 <pbuf_chain>
 8011cda:	e001      	b.n	8011ce0 <udp_sendto_if_src+0x84>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8011cdc:	68bb      	ldr	r3, [r7, #8]
 8011cde:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8011ce0:	69fb      	ldr	r3, [r7, #28]
 8011ce2:	895b      	ldrh	r3, [r3, #10]
 8011ce4:	2b07      	cmp	r3, #7
 8011ce6:	d806      	bhi.n	8011cf6 <udp_sendto_if_src+0x9a>
 8011ce8:	4b26      	ldr	r3, [pc, #152]	; (8011d84 <udp_sendto_if_src+0x128>)
 8011cea:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8011cee:	4926      	ldr	r1, [pc, #152]	; (8011d88 <udp_sendto_if_src+0x12c>)
 8011cf0:	4826      	ldr	r0, [pc, #152]	; (8011d8c <udp_sendto_if_src+0x130>)
 8011cf2:	f004 f867 	bl	8015dc4 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8011cf6:	69fb      	ldr	r3, [r7, #28]
 8011cf8:	685b      	ldr	r3, [r3, #4]
 8011cfa:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	8a5b      	ldrh	r3, [r3, #18]
 8011d00:	4618      	mov	r0, r3
 8011d02:	f7fe f9cd 	bl	80100a0 <lwip_htons>
 8011d06:	4603      	mov	r3, r0
 8011d08:	461a      	mov	r2, r3
 8011d0a:	697b      	ldr	r3, [r7, #20]
 8011d0c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 8011d0e:	887b      	ldrh	r3, [r7, #2]
 8011d10:	4618      	mov	r0, r3
 8011d12:	f7fe f9c5 	bl	80100a0 <lwip_htons>
 8011d16:	4603      	mov	r3, r0
 8011d18:	461a      	mov	r2, r3
 8011d1a:	697b      	ldr	r3, [r7, #20]
 8011d1c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 8011d1e:	697b      	ldr	r3, [r7, #20]
 8011d20:	2200      	movs	r2, #0
 8011d22:	719a      	strb	r2, [r3, #6]
 8011d24:	2200      	movs	r2, #0
 8011d26:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8011d28:	69fb      	ldr	r3, [r7, #28]
 8011d2a:	891b      	ldrh	r3, [r3, #8]
 8011d2c:	4618      	mov	r0, r3
 8011d2e:	f7fe f9b7 	bl	80100a0 <lwip_htons>
 8011d32:	4603      	mov	r3, r0
 8011d34:	461a      	mov	r2, r3
 8011d36:	697b      	ldr	r3, [r7, #20]
 8011d38:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8011d3a:	2311      	movs	r3, #17
 8011d3c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8011d3e:	68fb      	ldr	r3, [r7, #12]
 8011d40:	7a9b      	ldrb	r3, [r3, #10]
 8011d42:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8011d44:	68fb      	ldr	r3, [r7, #12]
 8011d46:	7a5b      	ldrb	r3, [r3, #9]
 8011d48:	7cb9      	ldrb	r1, [r7, #18]
 8011d4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011d4c:	9202      	str	r2, [sp, #8]
 8011d4e:	7cfa      	ldrb	r2, [r7, #19]
 8011d50:	9201      	str	r2, [sp, #4]
 8011d52:	9300      	str	r3, [sp, #0]
 8011d54:	460b      	mov	r3, r1
 8011d56:	687a      	ldr	r2, [r7, #4]
 8011d58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011d5a:	69f8      	ldr	r0, [r7, #28]
 8011d5c:	f001 fbb8 	bl	80134d0 <ip4_output_if_src>
 8011d60:	4603      	mov	r3, r0
 8011d62:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8011d64:	69fa      	ldr	r2, [r7, #28]
 8011d66:	68bb      	ldr	r3, [r7, #8]
 8011d68:	429a      	cmp	r2, r3
 8011d6a:	d004      	beq.n	8011d76 <udp_sendto_if_src+0x11a>
    /* free the header pbuf */
    pbuf_free(q);
 8011d6c:	69f8      	ldr	r0, [r7, #28]
 8011d6e:	f7ff fa6d 	bl	801124c <pbuf_free>
    q = NULL;
 8011d72:	2300      	movs	r3, #0
 8011d74:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8011d76:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8011d7a:	4618      	mov	r0, r3
 8011d7c:	3720      	adds	r7, #32
 8011d7e:	46bd      	mov	sp, r7
 8011d80:	bd80      	pop	{r7, pc}
 8011d82:	bf00      	nop
 8011d84:	08019ec4 	.word	0x08019ec4
 8011d88:	08019f30 	.word	0x08019f30
 8011d8c:	08019f08 	.word	0x08019f08

08011d90 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8011d90:	b580      	push	{r7, lr}
 8011d92:	b086      	sub	sp, #24
 8011d94:	af00      	add	r7, sp, #0
 8011d96:	60f8      	str	r0, [r7, #12]
 8011d98:	60b9      	str	r1, [r7, #8]
 8011d9a:	4613      	mov	r3, r2
 8011d9c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8011d9e:	68bb      	ldr	r3, [r7, #8]
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d101      	bne.n	8011da8 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8011da4:	4b30      	ldr	r3, [pc, #192]	; (8011e68 <udp_bind+0xd8>)
 8011da6:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	d002      	beq.n	8011db4 <udp_bind+0x24>
 8011dae:	68bb      	ldr	r3, [r7, #8]
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d102      	bne.n	8011dba <udp_bind+0x2a>
    return ERR_VAL;
 8011db4:	f06f 0305 	mvn.w	r3, #5
 8011db8:	e052      	b.n	8011e60 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8011dba:	2300      	movs	r3, #0
 8011dbc:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011dbe:	4b2b      	ldr	r3, [pc, #172]	; (8011e6c <udp_bind+0xdc>)
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	617b      	str	r3, [r7, #20]
 8011dc4:	e009      	b.n	8011dda <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8011dc6:	68fa      	ldr	r2, [r7, #12]
 8011dc8:	697b      	ldr	r3, [r7, #20]
 8011dca:	429a      	cmp	r2, r3
 8011dcc:	d102      	bne.n	8011dd4 <udp_bind+0x44>
      rebind = 1;
 8011dce:	2301      	movs	r3, #1
 8011dd0:	74fb      	strb	r3, [r7, #19]
      break;
 8011dd2:	e005      	b.n	8011de0 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011dd4:	697b      	ldr	r3, [r7, #20]
 8011dd6:	68db      	ldr	r3, [r3, #12]
 8011dd8:	617b      	str	r3, [r7, #20]
 8011dda:	697b      	ldr	r3, [r7, #20]
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d1f2      	bne.n	8011dc6 <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 8011de0:	88fb      	ldrh	r3, [r7, #6]
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d109      	bne.n	8011dfa <udp_bind+0x6a>
    port = udp_new_port();
 8011de6:	f7ff fd61 	bl	80118ac <udp_new_port>
 8011dea:	4603      	mov	r3, r0
 8011dec:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8011dee:	88fb      	ldrh	r3, [r7, #6]
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d11e      	bne.n	8011e32 <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8011df4:	f06f 0307 	mvn.w	r3, #7
 8011df8:	e032      	b.n	8011e60 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011dfa:	4b1c      	ldr	r3, [pc, #112]	; (8011e6c <udp_bind+0xdc>)
 8011dfc:	681b      	ldr	r3, [r3, #0]
 8011dfe:	617b      	str	r3, [r7, #20]
 8011e00:	e014      	b.n	8011e2c <udp_bind+0x9c>
      if (pcb != ipcb) {
 8011e02:	68fa      	ldr	r2, [r7, #12]
 8011e04:	697b      	ldr	r3, [r7, #20]
 8011e06:	429a      	cmp	r2, r3
 8011e08:	d00d      	beq.n	8011e26 <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8011e0a:	697b      	ldr	r3, [r7, #20]
 8011e0c:	8a5b      	ldrh	r3, [r3, #18]
 8011e0e:	88fa      	ldrh	r2, [r7, #6]
 8011e10:	429a      	cmp	r2, r3
 8011e12:	d108      	bne.n	8011e26 <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 8011e14:	697b      	ldr	r3, [r7, #20]
 8011e16:	681a      	ldr	r2, [r3, #0]
 8011e18:	68bb      	ldr	r3, [r7, #8]
 8011e1a:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8011e1c:	429a      	cmp	r2, r3
 8011e1e:	d102      	bne.n	8011e26 <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8011e20:	f06f 0307 	mvn.w	r3, #7
 8011e24:	e01c      	b.n	8011e60 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011e26:	697b      	ldr	r3, [r7, #20]
 8011e28:	68db      	ldr	r3, [r3, #12]
 8011e2a:	617b      	str	r3, [r7, #20]
 8011e2c:	697b      	ldr	r3, [r7, #20]
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d1e7      	bne.n	8011e02 <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8011e32:	68bb      	ldr	r3, [r7, #8]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d002      	beq.n	8011e3e <udp_bind+0xae>
 8011e38:	68bb      	ldr	r3, [r7, #8]
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	e000      	b.n	8011e40 <udp_bind+0xb0>
 8011e3e:	2300      	movs	r3, #0
 8011e40:	68fa      	ldr	r2, [r7, #12]
 8011e42:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	88fa      	ldrh	r2, [r7, #6]
 8011e48:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8011e4a:	7cfb      	ldrb	r3, [r7, #19]
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d106      	bne.n	8011e5e <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8011e50:	4b06      	ldr	r3, [pc, #24]	; (8011e6c <udp_bind+0xdc>)
 8011e52:	681a      	ldr	r2, [r3, #0]
 8011e54:	68fb      	ldr	r3, [r7, #12]
 8011e56:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8011e58:	4a04      	ldr	r2, [pc, #16]	; (8011e6c <udp_bind+0xdc>)
 8011e5a:	68fb      	ldr	r3, [r7, #12]
 8011e5c:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8011e5e:	2300      	movs	r3, #0
}
 8011e60:	4618      	mov	r0, r3
 8011e62:	3718      	adds	r7, #24
 8011e64:	46bd      	mov	sp, r7
 8011e66:	bd80      	pop	{r7, pc}
 8011e68:	0801a7b0 	.word	0x0801a7b0
 8011e6c:	20007710 	.word	0x20007710

08011e70 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8011e70:	b580      	push	{r7, lr}
 8011e72:	b086      	sub	sp, #24
 8011e74:	af00      	add	r7, sp, #0
 8011e76:	60f8      	str	r0, [r7, #12]
 8011e78:	60b9      	str	r1, [r7, #8]
 8011e7a:	4613      	mov	r3, r2
 8011e7c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  if ((pcb == NULL) || (ipaddr == NULL)) {
 8011e7e:	68fb      	ldr	r3, [r7, #12]
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d002      	beq.n	8011e8a <udp_connect+0x1a>
 8011e84:	68bb      	ldr	r3, [r7, #8]
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d102      	bne.n	8011e90 <udp_connect+0x20>
    return ERR_VAL;
 8011e8a:	f06f 0305 	mvn.w	r3, #5
 8011e8e:	e03e      	b.n	8011f0e <udp_connect+0x9e>
  }

  if (pcb->local_port == 0) {
 8011e90:	68fb      	ldr	r3, [r7, #12]
 8011e92:	8a5b      	ldrh	r3, [r3, #18]
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d10f      	bne.n	8011eb8 <udp_connect+0x48>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8011e98:	68f9      	ldr	r1, [r7, #12]
 8011e9a:	68fb      	ldr	r3, [r7, #12]
 8011e9c:	8a5b      	ldrh	r3, [r3, #18]
 8011e9e:	461a      	mov	r2, r3
 8011ea0:	68f8      	ldr	r0, [r7, #12]
 8011ea2:	f7ff ff75 	bl	8011d90 <udp_bind>
 8011ea6:	4603      	mov	r3, r0
 8011ea8:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8011eaa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011eae:	2b00      	cmp	r3, #0
 8011eb0:	d002      	beq.n	8011eb8 <udp_connect+0x48>
      return err;
 8011eb2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011eb6:	e02a      	b.n	8011f0e <udp_connect+0x9e>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8011eb8:	68bb      	ldr	r3, [r7, #8]
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d002      	beq.n	8011ec4 <udp_connect+0x54>
 8011ebe:	68bb      	ldr	r3, [r7, #8]
 8011ec0:	681b      	ldr	r3, [r3, #0]
 8011ec2:	e000      	b.n	8011ec6 <udp_connect+0x56>
 8011ec4:	2300      	movs	r3, #0
 8011ec6:	68fa      	ldr	r2, [r7, #12]
 8011ec8:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8011eca:	68fb      	ldr	r3, [r7, #12]
 8011ecc:	88fa      	ldrh	r2, [r7, #6]
 8011ece:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	7c1b      	ldrb	r3, [r3, #16]
 8011ed4:	f043 0304 	orr.w	r3, r3, #4
 8011ed8:	b2da      	uxtb	r2, r3
 8011eda:	68fb      	ldr	r3, [r7, #12]
 8011edc:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                      &pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011ede:	4b0e      	ldr	r3, [pc, #56]	; (8011f18 <udp_connect+0xa8>)
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	617b      	str	r3, [r7, #20]
 8011ee4:	e008      	b.n	8011ef8 <udp_connect+0x88>
    if (pcb == ipcb) {
 8011ee6:	68fa      	ldr	r2, [r7, #12]
 8011ee8:	697b      	ldr	r3, [r7, #20]
 8011eea:	429a      	cmp	r2, r3
 8011eec:	d101      	bne.n	8011ef2 <udp_connect+0x82>
      /* already on the list, just return */
      return ERR_OK;
 8011eee:	2300      	movs	r3, #0
 8011ef0:	e00d      	b.n	8011f0e <udp_connect+0x9e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8011ef2:	697b      	ldr	r3, [r7, #20]
 8011ef4:	68db      	ldr	r3, [r3, #12]
 8011ef6:	617b      	str	r3, [r7, #20]
 8011ef8:	697b      	ldr	r3, [r7, #20]
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d1f3      	bne.n	8011ee6 <udp_connect+0x76>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8011efe:	4b06      	ldr	r3, [pc, #24]	; (8011f18 <udp_connect+0xa8>)
 8011f00:	681a      	ldr	r2, [r3, #0]
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8011f06:	4a04      	ldr	r2, [pc, #16]	; (8011f18 <udp_connect+0xa8>)
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8011f0c:	2300      	movs	r3, #0
}
 8011f0e:	4618      	mov	r0, r3
 8011f10:	3718      	adds	r7, #24
 8011f12:	46bd      	mov	sp, r7
 8011f14:	bd80      	pop	{r7, pc}
 8011f16:	bf00      	nop
 8011f18:	20007710 	.word	0x20007710

08011f1c <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 8011f1c:	b480      	push	{r7}
 8011f1e:	b083      	sub	sp, #12
 8011f20:	af00      	add	r7, sp, #0
 8011f22:	6078      	str	r0, [r7, #4]
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	2200      	movs	r2, #0
 8011f28:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	2200      	movs	r2, #0
 8011f2e:	829a      	strh	r2, [r3, #20]
  /* mark PCB as unconnected */
  pcb->flags &= ~UDP_FLAGS_CONNECTED;
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	7c1b      	ldrb	r3, [r3, #16]
 8011f34:	f023 0304 	bic.w	r3, r3, #4
 8011f38:	b2da      	uxtb	r2, r3
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	741a      	strb	r2, [r3, #16]
}
 8011f3e:	bf00      	nop
 8011f40:	370c      	adds	r7, #12
 8011f42:	46bd      	mov	sp, r7
 8011f44:	bc80      	pop	{r7}
 8011f46:	4770      	bx	lr

08011f48 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8011f48:	b480      	push	{r7}
 8011f4a:	b085      	sub	sp, #20
 8011f4c:	af00      	add	r7, sp, #0
 8011f4e:	60f8      	str	r0, [r7, #12]
 8011f50:	60b9      	str	r1, [r7, #8]
 8011f52:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 8011f54:	68fb      	ldr	r3, [r7, #12]
 8011f56:	68ba      	ldr	r2, [r7, #8]
 8011f58:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8011f5a:	68fb      	ldr	r3, [r7, #12]
 8011f5c:	687a      	ldr	r2, [r7, #4]
 8011f5e:	61da      	str	r2, [r3, #28]
}
 8011f60:	bf00      	nop
 8011f62:	3714      	adds	r7, #20
 8011f64:	46bd      	mov	sp, r7
 8011f66:	bc80      	pop	{r7}
 8011f68:	4770      	bx	lr

08011f6a <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8011f6a:	b580      	push	{r7, lr}
 8011f6c:	b082      	sub	sp, #8
 8011f6e:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8011f70:	2000      	movs	r0, #0
 8011f72:	f7fe fc23 	bl	80107bc <memp_malloc>
 8011f76:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d007      	beq.n	8011f8e <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8011f7e:	2220      	movs	r2, #32
 8011f80:	2100      	movs	r1, #0
 8011f82:	6878      	ldr	r0, [r7, #4]
 8011f84:	f003 fa20 	bl	80153c8 <memset>
    pcb->ttl = UDP_TTL;
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	22ff      	movs	r2, #255	; 0xff
 8011f8c:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8011f8e:	687b      	ldr	r3, [r7, #4]
}
 8011f90:	4618      	mov	r0, r3
 8011f92:	3708      	adds	r7, #8
 8011f94:	46bd      	mov	sp, r7
 8011f96:	bd80      	pop	{r7, pc}

08011f98 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 8011f98:	b480      	push	{r7}
 8011f9a:	b085      	sub	sp, #20
 8011f9c:	af00      	add	r7, sp, #0
 8011f9e:	6078      	str	r0, [r7, #4]
 8011fa0:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d01e      	beq.n	8011fe6 <udp_netif_ip_addr_changed+0x4e>
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	681b      	ldr	r3, [r3, #0]
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d01a      	beq.n	8011fe6 <udp_netif_ip_addr_changed+0x4e>
 8011fb0:	683b      	ldr	r3, [r7, #0]
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d017      	beq.n	8011fe6 <udp_netif_ip_addr_changed+0x4e>
 8011fb6:	683b      	ldr	r3, [r7, #0]
 8011fb8:	681b      	ldr	r3, [r3, #0]
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d013      	beq.n	8011fe6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8011fbe:	4b0c      	ldr	r3, [pc, #48]	; (8011ff0 <udp_netif_ip_addr_changed+0x58>)
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	60fb      	str	r3, [r7, #12]
 8011fc4:	e00c      	b.n	8011fe0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8011fc6:	68fb      	ldr	r3, [r7, #12]
 8011fc8:	681a      	ldr	r2, [r3, #0]
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	681b      	ldr	r3, [r3, #0]
 8011fce:	429a      	cmp	r2, r3
 8011fd0:	d103      	bne.n	8011fda <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8011fd2:	683b      	ldr	r3, [r7, #0]
 8011fd4:	681a      	ldr	r2, [r3, #0]
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8011fda:	68fb      	ldr	r3, [r7, #12]
 8011fdc:	68db      	ldr	r3, [r3, #12]
 8011fde:	60fb      	str	r3, [r7, #12]
 8011fe0:	68fb      	ldr	r3, [r7, #12]
 8011fe2:	2b00      	cmp	r3, #0
 8011fe4:	d1ef      	bne.n	8011fc6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8011fe6:	bf00      	nop
 8011fe8:	3714      	adds	r7, #20
 8011fea:	46bd      	mov	sp, r7
 8011fec:	bc80      	pop	{r7}
 8011fee:	4770      	bx	lr
 8011ff0:	20007710 	.word	0x20007710

08011ff4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8011ff4:	b580      	push	{r7, lr}
 8011ff6:	b082      	sub	sp, #8
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8011ffc:	4915      	ldr	r1, [pc, #84]	; (8012054 <etharp_free_entry+0x60>)
 8011ffe:	687a      	ldr	r2, [r7, #4]
 8012000:	4613      	mov	r3, r2
 8012002:	005b      	lsls	r3, r3, #1
 8012004:	4413      	add	r3, r2
 8012006:	00db      	lsls	r3, r3, #3
 8012008:	440b      	add	r3, r1
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	2b00      	cmp	r3, #0
 801200e:	d013      	beq.n	8012038 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8012010:	4910      	ldr	r1, [pc, #64]	; (8012054 <etharp_free_entry+0x60>)
 8012012:	687a      	ldr	r2, [r7, #4]
 8012014:	4613      	mov	r3, r2
 8012016:	005b      	lsls	r3, r3, #1
 8012018:	4413      	add	r3, r2
 801201a:	00db      	lsls	r3, r3, #3
 801201c:	440b      	add	r3, r1
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	4618      	mov	r0, r3
 8012022:	f7ff f913 	bl	801124c <pbuf_free>
    arp_table[i].q = NULL;
 8012026:	490b      	ldr	r1, [pc, #44]	; (8012054 <etharp_free_entry+0x60>)
 8012028:	687a      	ldr	r2, [r7, #4]
 801202a:	4613      	mov	r3, r2
 801202c:	005b      	lsls	r3, r3, #1
 801202e:	4413      	add	r3, r2
 8012030:	00db      	lsls	r3, r3, #3
 8012032:	440b      	add	r3, r1
 8012034:	2200      	movs	r2, #0
 8012036:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8012038:	4906      	ldr	r1, [pc, #24]	; (8012054 <etharp_free_entry+0x60>)
 801203a:	687a      	ldr	r2, [r7, #4]
 801203c:	4613      	mov	r3, r2
 801203e:	005b      	lsls	r3, r3, #1
 8012040:	4413      	add	r3, r2
 8012042:	00db      	lsls	r3, r3, #3
 8012044:	440b      	add	r3, r1
 8012046:	3314      	adds	r3, #20
 8012048:	2200      	movs	r2, #0
 801204a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801204c:	bf00      	nop
 801204e:	3708      	adds	r7, #8
 8012050:	46bd      	mov	sp, r7
 8012052:	bd80      	pop	{r7, pc}
 8012054:	200004c8 	.word	0x200004c8

08012058 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8012058:	b580      	push	{r7, lr}
 801205a:	b082      	sub	sp, #8
 801205c:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801205e:	2300      	movs	r3, #0
 8012060:	71fb      	strb	r3, [r7, #7]
 8012062:	e096      	b.n	8012192 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8012064:	79fa      	ldrb	r2, [r7, #7]
 8012066:	494f      	ldr	r1, [pc, #316]	; (80121a4 <etharp_tmr+0x14c>)
 8012068:	4613      	mov	r3, r2
 801206a:	005b      	lsls	r3, r3, #1
 801206c:	4413      	add	r3, r2
 801206e:	00db      	lsls	r3, r3, #3
 8012070:	440b      	add	r3, r1
 8012072:	3314      	adds	r3, #20
 8012074:	781b      	ldrb	r3, [r3, #0]
 8012076:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 8012078:	79bb      	ldrb	r3, [r7, #6]
 801207a:	2b00      	cmp	r3, #0
 801207c:	f000 8086 	beq.w	801218c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 8012080:	79fa      	ldrb	r2, [r7, #7]
 8012082:	4948      	ldr	r1, [pc, #288]	; (80121a4 <etharp_tmr+0x14c>)
 8012084:	4613      	mov	r3, r2
 8012086:	005b      	lsls	r3, r3, #1
 8012088:	4413      	add	r3, r2
 801208a:	00db      	lsls	r3, r3, #3
 801208c:	440b      	add	r3, r1
 801208e:	3312      	adds	r3, #18
 8012090:	881b      	ldrh	r3, [r3, #0]
 8012092:	3301      	adds	r3, #1
 8012094:	b298      	uxth	r0, r3
 8012096:	4943      	ldr	r1, [pc, #268]	; (80121a4 <etharp_tmr+0x14c>)
 8012098:	4613      	mov	r3, r2
 801209a:	005b      	lsls	r3, r3, #1
 801209c:	4413      	add	r3, r2
 801209e:	00db      	lsls	r3, r3, #3
 80120a0:	440b      	add	r3, r1
 80120a2:	3312      	adds	r3, #18
 80120a4:	4602      	mov	r2, r0
 80120a6:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80120a8:	79fa      	ldrb	r2, [r7, #7]
 80120aa:	493e      	ldr	r1, [pc, #248]	; (80121a4 <etharp_tmr+0x14c>)
 80120ac:	4613      	mov	r3, r2
 80120ae:	005b      	lsls	r3, r3, #1
 80120b0:	4413      	add	r3, r2
 80120b2:	00db      	lsls	r3, r3, #3
 80120b4:	440b      	add	r3, r1
 80120b6:	3312      	adds	r3, #18
 80120b8:	881b      	ldrh	r3, [r3, #0]
 80120ba:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80120be:	d215      	bcs.n	80120ec <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80120c0:	79fa      	ldrb	r2, [r7, #7]
 80120c2:	4938      	ldr	r1, [pc, #224]	; (80121a4 <etharp_tmr+0x14c>)
 80120c4:	4613      	mov	r3, r2
 80120c6:	005b      	lsls	r3, r3, #1
 80120c8:	4413      	add	r3, r2
 80120ca:	00db      	lsls	r3, r3, #3
 80120cc:	440b      	add	r3, r1
 80120ce:	3314      	adds	r3, #20
 80120d0:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80120d2:	2b01      	cmp	r3, #1
 80120d4:	d10f      	bne.n	80120f6 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80120d6:	79fa      	ldrb	r2, [r7, #7]
 80120d8:	4932      	ldr	r1, [pc, #200]	; (80121a4 <etharp_tmr+0x14c>)
 80120da:	4613      	mov	r3, r2
 80120dc:	005b      	lsls	r3, r3, #1
 80120de:	4413      	add	r3, r2
 80120e0:	00db      	lsls	r3, r3, #3
 80120e2:	440b      	add	r3, r1
 80120e4:	3312      	adds	r3, #18
 80120e6:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80120e8:	2b04      	cmp	r3, #4
 80120ea:	d904      	bls.n	80120f6 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80120ec:	79fb      	ldrb	r3, [r7, #7]
 80120ee:	4618      	mov	r0, r3
 80120f0:	f7ff ff80 	bl	8011ff4 <etharp_free_entry>
 80120f4:	e04a      	b.n	801218c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80120f6:	79fa      	ldrb	r2, [r7, #7]
 80120f8:	492a      	ldr	r1, [pc, #168]	; (80121a4 <etharp_tmr+0x14c>)
 80120fa:	4613      	mov	r3, r2
 80120fc:	005b      	lsls	r3, r3, #1
 80120fe:	4413      	add	r3, r2
 8012100:	00db      	lsls	r3, r3, #3
 8012102:	440b      	add	r3, r1
 8012104:	3314      	adds	r3, #20
 8012106:	781b      	ldrb	r3, [r3, #0]
 8012108:	2b03      	cmp	r3, #3
 801210a:	d10a      	bne.n	8012122 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801210c:	79fa      	ldrb	r2, [r7, #7]
 801210e:	4925      	ldr	r1, [pc, #148]	; (80121a4 <etharp_tmr+0x14c>)
 8012110:	4613      	mov	r3, r2
 8012112:	005b      	lsls	r3, r3, #1
 8012114:	4413      	add	r3, r2
 8012116:	00db      	lsls	r3, r3, #3
 8012118:	440b      	add	r3, r1
 801211a:	3314      	adds	r3, #20
 801211c:	2204      	movs	r2, #4
 801211e:	701a      	strb	r2, [r3, #0]
 8012120:	e034      	b.n	801218c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8012122:	79fa      	ldrb	r2, [r7, #7]
 8012124:	491f      	ldr	r1, [pc, #124]	; (80121a4 <etharp_tmr+0x14c>)
 8012126:	4613      	mov	r3, r2
 8012128:	005b      	lsls	r3, r3, #1
 801212a:	4413      	add	r3, r2
 801212c:	00db      	lsls	r3, r3, #3
 801212e:	440b      	add	r3, r1
 8012130:	3314      	adds	r3, #20
 8012132:	781b      	ldrb	r3, [r3, #0]
 8012134:	2b04      	cmp	r3, #4
 8012136:	d10a      	bne.n	801214e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8012138:	79fa      	ldrb	r2, [r7, #7]
 801213a:	491a      	ldr	r1, [pc, #104]	; (80121a4 <etharp_tmr+0x14c>)
 801213c:	4613      	mov	r3, r2
 801213e:	005b      	lsls	r3, r3, #1
 8012140:	4413      	add	r3, r2
 8012142:	00db      	lsls	r3, r3, #3
 8012144:	440b      	add	r3, r1
 8012146:	3314      	adds	r3, #20
 8012148:	2202      	movs	r2, #2
 801214a:	701a      	strb	r2, [r3, #0]
 801214c:	e01e      	b.n	801218c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801214e:	79fa      	ldrb	r2, [r7, #7]
 8012150:	4914      	ldr	r1, [pc, #80]	; (80121a4 <etharp_tmr+0x14c>)
 8012152:	4613      	mov	r3, r2
 8012154:	005b      	lsls	r3, r3, #1
 8012156:	4413      	add	r3, r2
 8012158:	00db      	lsls	r3, r3, #3
 801215a:	440b      	add	r3, r1
 801215c:	3314      	adds	r3, #20
 801215e:	781b      	ldrb	r3, [r3, #0]
 8012160:	2b01      	cmp	r3, #1
 8012162:	d113      	bne.n	801218c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8012164:	79fa      	ldrb	r2, [r7, #7]
 8012166:	490f      	ldr	r1, [pc, #60]	; (80121a4 <etharp_tmr+0x14c>)
 8012168:	4613      	mov	r3, r2
 801216a:	005b      	lsls	r3, r3, #1
 801216c:	4413      	add	r3, r2
 801216e:	00db      	lsls	r3, r3, #3
 8012170:	440b      	add	r3, r1
 8012172:	3308      	adds	r3, #8
 8012174:	6818      	ldr	r0, [r3, #0]
 8012176:	79fa      	ldrb	r2, [r7, #7]
 8012178:	4613      	mov	r3, r2
 801217a:	005b      	lsls	r3, r3, #1
 801217c:	4413      	add	r3, r2
 801217e:	00db      	lsls	r3, r3, #3
 8012180:	4a08      	ldr	r2, [pc, #32]	; (80121a4 <etharp_tmr+0x14c>)
 8012182:	4413      	add	r3, r2
 8012184:	3304      	adds	r3, #4
 8012186:	4619      	mov	r1, r3
 8012188:	f000 fe38 	bl	8012dfc <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801218c:	79fb      	ldrb	r3, [r7, #7]
 801218e:	3301      	adds	r3, #1
 8012190:	71fb      	strb	r3, [r7, #7]
 8012192:	79fb      	ldrb	r3, [r7, #7]
 8012194:	2b09      	cmp	r3, #9
 8012196:	f67f af65 	bls.w	8012064 <etharp_tmr+0xc>
      }
    }
  }
}
 801219a:	bf00      	nop
 801219c:	3708      	adds	r7, #8
 801219e:	46bd      	mov	sp, r7
 80121a0:	bd80      	pop	{r7, pc}
 80121a2:	bf00      	nop
 80121a4:	200004c8 	.word	0x200004c8

080121a8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 80121a8:	b580      	push	{r7, lr}
 80121aa:	b088      	sub	sp, #32
 80121ac:	af00      	add	r7, sp, #0
 80121ae:	60f8      	str	r0, [r7, #12]
 80121b0:	460b      	mov	r3, r1
 80121b2:	607a      	str	r2, [r7, #4]
 80121b4:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80121b6:	230a      	movs	r3, #10
 80121b8:	77fb      	strb	r3, [r7, #31]
 80121ba:	230a      	movs	r3, #10
 80121bc:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 80121be:	230a      	movs	r3, #10
 80121c0:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 80121c2:	2300      	movs	r3, #0
 80121c4:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 80121c6:	230a      	movs	r3, #10
 80121c8:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80121ca:	2300      	movs	r3, #0
 80121cc:	833b      	strh	r3, [r7, #24]
 80121ce:	2300      	movs	r3, #0
 80121d0:	82fb      	strh	r3, [r7, #22]
 80121d2:	2300      	movs	r3, #0
 80121d4:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80121d6:	2300      	movs	r3, #0
 80121d8:	773b      	strb	r3, [r7, #28]
 80121da:	e093      	b.n	8012304 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 80121dc:	7f3a      	ldrb	r2, [r7, #28]
 80121de:	4990      	ldr	r1, [pc, #576]	; (8012420 <etharp_find_entry+0x278>)
 80121e0:	4613      	mov	r3, r2
 80121e2:	005b      	lsls	r3, r3, #1
 80121e4:	4413      	add	r3, r2
 80121e6:	00db      	lsls	r3, r3, #3
 80121e8:	440b      	add	r3, r1
 80121ea:	3314      	adds	r3, #20
 80121ec:	781b      	ldrb	r3, [r3, #0]
 80121ee:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80121f0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80121f4:	2b0a      	cmp	r3, #10
 80121f6:	d105      	bne.n	8012204 <etharp_find_entry+0x5c>
 80121f8:	7cfb      	ldrb	r3, [r7, #19]
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d102      	bne.n	8012204 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 80121fe:	7f3b      	ldrb	r3, [r7, #28]
 8012200:	777b      	strb	r3, [r7, #29]
 8012202:	e07c      	b.n	80122fe <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 8012204:	7cfb      	ldrb	r3, [r7, #19]
 8012206:	2b00      	cmp	r3, #0
 8012208:	d079      	beq.n	80122fe <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801220a:	7cfb      	ldrb	r3, [r7, #19]
 801220c:	2b01      	cmp	r3, #1
 801220e:	d009      	beq.n	8012224 <etharp_find_entry+0x7c>
 8012210:	7cfb      	ldrb	r3, [r7, #19]
 8012212:	2b01      	cmp	r3, #1
 8012214:	d806      	bhi.n	8012224 <etharp_find_entry+0x7c>
 8012216:	4b83      	ldr	r3, [pc, #524]	; (8012424 <etharp_find_entry+0x27c>)
 8012218:	f44f 7293 	mov.w	r2, #294	; 0x126
 801221c:	4982      	ldr	r1, [pc, #520]	; (8012428 <etharp_find_entry+0x280>)
 801221e:	4883      	ldr	r0, [pc, #524]	; (801242c <etharp_find_entry+0x284>)
 8012220:	f003 fdd0 	bl	8015dc4 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8012224:	68fb      	ldr	r3, [r7, #12]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d00f      	beq.n	801224a <etharp_find_entry+0xa2>
 801222a:	68fb      	ldr	r3, [r7, #12]
 801222c:	6819      	ldr	r1, [r3, #0]
 801222e:	7f3a      	ldrb	r2, [r7, #28]
 8012230:	487b      	ldr	r0, [pc, #492]	; (8012420 <etharp_find_entry+0x278>)
 8012232:	4613      	mov	r3, r2
 8012234:	005b      	lsls	r3, r3, #1
 8012236:	4413      	add	r3, r2
 8012238:	00db      	lsls	r3, r3, #3
 801223a:	4403      	add	r3, r0
 801223c:	3304      	adds	r3, #4
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	4299      	cmp	r1, r3
 8012242:	d102      	bne.n	801224a <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 8012244:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8012248:	e0e5      	b.n	8012416 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801224a:	7cfb      	ldrb	r3, [r7, #19]
 801224c:	2b01      	cmp	r3, #1
 801224e:	d13b      	bne.n	80122c8 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8012250:	7f3a      	ldrb	r2, [r7, #28]
 8012252:	4973      	ldr	r1, [pc, #460]	; (8012420 <etharp_find_entry+0x278>)
 8012254:	4613      	mov	r3, r2
 8012256:	005b      	lsls	r3, r3, #1
 8012258:	4413      	add	r3, r2
 801225a:	00db      	lsls	r3, r3, #3
 801225c:	440b      	add	r3, r1
 801225e:	681b      	ldr	r3, [r3, #0]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d018      	beq.n	8012296 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 8012264:	7f3a      	ldrb	r2, [r7, #28]
 8012266:	496e      	ldr	r1, [pc, #440]	; (8012420 <etharp_find_entry+0x278>)
 8012268:	4613      	mov	r3, r2
 801226a:	005b      	lsls	r3, r3, #1
 801226c:	4413      	add	r3, r2
 801226e:	00db      	lsls	r3, r3, #3
 8012270:	440b      	add	r3, r1
 8012272:	3312      	adds	r3, #18
 8012274:	881b      	ldrh	r3, [r3, #0]
 8012276:	8b3a      	ldrh	r2, [r7, #24]
 8012278:	429a      	cmp	r2, r3
 801227a:	d840      	bhi.n	80122fe <etharp_find_entry+0x156>
            old_queue = i;
 801227c:	7f3b      	ldrb	r3, [r7, #28]
 801227e:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 8012280:	7f3a      	ldrb	r2, [r7, #28]
 8012282:	4967      	ldr	r1, [pc, #412]	; (8012420 <etharp_find_entry+0x278>)
 8012284:	4613      	mov	r3, r2
 8012286:	005b      	lsls	r3, r3, #1
 8012288:	4413      	add	r3, r2
 801228a:	00db      	lsls	r3, r3, #3
 801228c:	440b      	add	r3, r1
 801228e:	3312      	adds	r3, #18
 8012290:	881b      	ldrh	r3, [r3, #0]
 8012292:	833b      	strh	r3, [r7, #24]
 8012294:	e033      	b.n	80122fe <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8012296:	7f3a      	ldrb	r2, [r7, #28]
 8012298:	4961      	ldr	r1, [pc, #388]	; (8012420 <etharp_find_entry+0x278>)
 801229a:	4613      	mov	r3, r2
 801229c:	005b      	lsls	r3, r3, #1
 801229e:	4413      	add	r3, r2
 80122a0:	00db      	lsls	r3, r3, #3
 80122a2:	440b      	add	r3, r1
 80122a4:	3312      	adds	r3, #18
 80122a6:	881b      	ldrh	r3, [r3, #0]
 80122a8:	8afa      	ldrh	r2, [r7, #22]
 80122aa:	429a      	cmp	r2, r3
 80122ac:	d827      	bhi.n	80122fe <etharp_find_entry+0x156>
            old_pending = i;
 80122ae:	7f3b      	ldrb	r3, [r7, #28]
 80122b0:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 80122b2:	7f3a      	ldrb	r2, [r7, #28]
 80122b4:	495a      	ldr	r1, [pc, #360]	; (8012420 <etharp_find_entry+0x278>)
 80122b6:	4613      	mov	r3, r2
 80122b8:	005b      	lsls	r3, r3, #1
 80122ba:	4413      	add	r3, r2
 80122bc:	00db      	lsls	r3, r3, #3
 80122be:	440b      	add	r3, r1
 80122c0:	3312      	adds	r3, #18
 80122c2:	881b      	ldrh	r3, [r3, #0]
 80122c4:	82fb      	strh	r3, [r7, #22]
 80122c6:	e01a      	b.n	80122fe <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80122c8:	7cfb      	ldrb	r3, [r7, #19]
 80122ca:	2b01      	cmp	r3, #1
 80122cc:	d917      	bls.n	80122fe <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80122ce:	7f3a      	ldrb	r2, [r7, #28]
 80122d0:	4953      	ldr	r1, [pc, #332]	; (8012420 <etharp_find_entry+0x278>)
 80122d2:	4613      	mov	r3, r2
 80122d4:	005b      	lsls	r3, r3, #1
 80122d6:	4413      	add	r3, r2
 80122d8:	00db      	lsls	r3, r3, #3
 80122da:	440b      	add	r3, r1
 80122dc:	3312      	adds	r3, #18
 80122de:	881b      	ldrh	r3, [r3, #0]
 80122e0:	8aba      	ldrh	r2, [r7, #20]
 80122e2:	429a      	cmp	r2, r3
 80122e4:	d80b      	bhi.n	80122fe <etharp_find_entry+0x156>
            old_stable = i;
 80122e6:	7f3b      	ldrb	r3, [r7, #28]
 80122e8:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 80122ea:	7f3a      	ldrb	r2, [r7, #28]
 80122ec:	494c      	ldr	r1, [pc, #304]	; (8012420 <etharp_find_entry+0x278>)
 80122ee:	4613      	mov	r3, r2
 80122f0:	005b      	lsls	r3, r3, #1
 80122f2:	4413      	add	r3, r2
 80122f4:	00db      	lsls	r3, r3, #3
 80122f6:	440b      	add	r3, r1
 80122f8:	3312      	adds	r3, #18
 80122fa:	881b      	ldrh	r3, [r3, #0]
 80122fc:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80122fe:	7f3b      	ldrb	r3, [r7, #28]
 8012300:	3301      	adds	r3, #1
 8012302:	773b      	strb	r3, [r7, #28]
 8012304:	7f3b      	ldrb	r3, [r7, #28]
 8012306:	2b09      	cmp	r3, #9
 8012308:	f67f af68 	bls.w	80121dc <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801230c:	7afb      	ldrb	r3, [r7, #11]
 801230e:	f003 0302 	and.w	r3, r3, #2
 8012312:	2b00      	cmp	r3, #0
 8012314:	d108      	bne.n	8012328 <etharp_find_entry+0x180>
 8012316:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801231a:	2b0a      	cmp	r3, #10
 801231c:	d107      	bne.n	801232e <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801231e:	7afb      	ldrb	r3, [r7, #11]
 8012320:	f003 0301 	and.w	r3, r3, #1
 8012324:	2b00      	cmp	r3, #0
 8012326:	d102      	bne.n	801232e <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 8012328:	f04f 33ff 	mov.w	r3, #4294967295
 801232c:	e073      	b.n	8012416 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801232e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8012332:	2b09      	cmp	r3, #9
 8012334:	dc02      	bgt.n	801233c <etharp_find_entry+0x194>
    i = empty;
 8012336:	7f7b      	ldrb	r3, [r7, #29]
 8012338:	773b      	strb	r3, [r7, #28]
 801233a:	e036      	b.n	80123aa <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801233c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8012340:	2b09      	cmp	r3, #9
 8012342:	dc13      	bgt.n	801236c <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 8012344:	7fbb      	ldrb	r3, [r7, #30]
 8012346:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8012348:	7f3a      	ldrb	r2, [r7, #28]
 801234a:	4935      	ldr	r1, [pc, #212]	; (8012420 <etharp_find_entry+0x278>)
 801234c:	4613      	mov	r3, r2
 801234e:	005b      	lsls	r3, r3, #1
 8012350:	4413      	add	r3, r2
 8012352:	00db      	lsls	r3, r3, #3
 8012354:	440b      	add	r3, r1
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	2b00      	cmp	r3, #0
 801235a:	d018      	beq.n	801238e <etharp_find_entry+0x1e6>
 801235c:	4b31      	ldr	r3, [pc, #196]	; (8012424 <etharp_find_entry+0x27c>)
 801235e:	f240 126f 	movw	r2, #367	; 0x16f
 8012362:	4933      	ldr	r1, [pc, #204]	; (8012430 <etharp_find_entry+0x288>)
 8012364:	4831      	ldr	r0, [pc, #196]	; (801242c <etharp_find_entry+0x284>)
 8012366:	f003 fd2d 	bl	8015dc4 <iprintf>
 801236a:	e010      	b.n	801238e <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801236c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012370:	2b09      	cmp	r3, #9
 8012372:	dc02      	bgt.n	801237a <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 8012374:	7ffb      	ldrb	r3, [r7, #31]
 8012376:	773b      	strb	r3, [r7, #28]
 8012378:	e009      	b.n	801238e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801237a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801237e:	2b09      	cmp	r3, #9
 8012380:	dc02      	bgt.n	8012388 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8012382:	7efb      	ldrb	r3, [r7, #27]
 8012384:	773b      	strb	r3, [r7, #28]
 8012386:	e002      	b.n	801238e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 8012388:	f04f 33ff 	mov.w	r3, #4294967295
 801238c:	e043      	b.n	8012416 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801238e:	7f3b      	ldrb	r3, [r7, #28]
 8012390:	2b09      	cmp	r3, #9
 8012392:	d906      	bls.n	80123a2 <etharp_find_entry+0x1fa>
 8012394:	4b23      	ldr	r3, [pc, #140]	; (8012424 <etharp_find_entry+0x27c>)
 8012396:	f240 1281 	movw	r2, #385	; 0x181
 801239a:	4926      	ldr	r1, [pc, #152]	; (8012434 <etharp_find_entry+0x28c>)
 801239c:	4823      	ldr	r0, [pc, #140]	; (801242c <etharp_find_entry+0x284>)
 801239e:	f003 fd11 	bl	8015dc4 <iprintf>
    etharp_free_entry(i);
 80123a2:	7f3b      	ldrb	r3, [r7, #28]
 80123a4:	4618      	mov	r0, r3
 80123a6:	f7ff fe25 	bl	8011ff4 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80123aa:	7f3b      	ldrb	r3, [r7, #28]
 80123ac:	2b09      	cmp	r3, #9
 80123ae:	d906      	bls.n	80123be <etharp_find_entry+0x216>
 80123b0:	4b1c      	ldr	r3, [pc, #112]	; (8012424 <etharp_find_entry+0x27c>)
 80123b2:	f240 1285 	movw	r2, #389	; 0x185
 80123b6:	491f      	ldr	r1, [pc, #124]	; (8012434 <etharp_find_entry+0x28c>)
 80123b8:	481c      	ldr	r0, [pc, #112]	; (801242c <etharp_find_entry+0x284>)
 80123ba:	f003 fd03 	bl	8015dc4 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80123be:	7f3a      	ldrb	r2, [r7, #28]
 80123c0:	4917      	ldr	r1, [pc, #92]	; (8012420 <etharp_find_entry+0x278>)
 80123c2:	4613      	mov	r3, r2
 80123c4:	005b      	lsls	r3, r3, #1
 80123c6:	4413      	add	r3, r2
 80123c8:	00db      	lsls	r3, r3, #3
 80123ca:	440b      	add	r3, r1
 80123cc:	3314      	adds	r3, #20
 80123ce:	781b      	ldrb	r3, [r3, #0]
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d006      	beq.n	80123e2 <etharp_find_entry+0x23a>
 80123d4:	4b13      	ldr	r3, [pc, #76]	; (8012424 <etharp_find_entry+0x27c>)
 80123d6:	f240 1287 	movw	r2, #391	; 0x187
 80123da:	4917      	ldr	r1, [pc, #92]	; (8012438 <etharp_find_entry+0x290>)
 80123dc:	4813      	ldr	r0, [pc, #76]	; (801242c <etharp_find_entry+0x284>)
 80123de:	f003 fcf1 	bl	8015dc4 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80123e2:	68fb      	ldr	r3, [r7, #12]
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d00a      	beq.n	80123fe <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80123e8:	7f3a      	ldrb	r2, [r7, #28]
 80123ea:	68fb      	ldr	r3, [r7, #12]
 80123ec:	6819      	ldr	r1, [r3, #0]
 80123ee:	480c      	ldr	r0, [pc, #48]	; (8012420 <etharp_find_entry+0x278>)
 80123f0:	4613      	mov	r3, r2
 80123f2:	005b      	lsls	r3, r3, #1
 80123f4:	4413      	add	r3, r2
 80123f6:	00db      	lsls	r3, r3, #3
 80123f8:	4403      	add	r3, r0
 80123fa:	3304      	adds	r3, #4
 80123fc:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80123fe:	7f3a      	ldrb	r2, [r7, #28]
 8012400:	4907      	ldr	r1, [pc, #28]	; (8012420 <etharp_find_entry+0x278>)
 8012402:	4613      	mov	r3, r2
 8012404:	005b      	lsls	r3, r3, #1
 8012406:	4413      	add	r3, r2
 8012408:	00db      	lsls	r3, r3, #3
 801240a:	440b      	add	r3, r1
 801240c:	3312      	adds	r3, #18
 801240e:	2200      	movs	r2, #0
 8012410:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 8012412:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 8012416:	4618      	mov	r0, r3
 8012418:	3720      	adds	r7, #32
 801241a:	46bd      	mov	sp, r7
 801241c:	bd80      	pop	{r7, pc}
 801241e:	bf00      	nop
 8012420:	200004c8 	.word	0x200004c8
 8012424:	08019f60 	.word	0x08019f60
 8012428:	08019f98 	.word	0x08019f98
 801242c:	08019fd8 	.word	0x08019fd8
 8012430:	0801a000 	.word	0x0801a000
 8012434:	0801a018 	.word	0x0801a018
 8012438:	0801a02c 	.word	0x0801a02c

0801243c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801243c:	b580      	push	{r7, lr}
 801243e:	b088      	sub	sp, #32
 8012440:	af02      	add	r7, sp, #8
 8012442:	60f8      	str	r0, [r7, #12]
 8012444:	60b9      	str	r1, [r7, #8]
 8012446:	607a      	str	r2, [r7, #4]
 8012448:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801244a:	68fb      	ldr	r3, [r7, #12]
 801244c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012450:	2b06      	cmp	r3, #6
 8012452:	d006      	beq.n	8012462 <etharp_update_arp_entry+0x26>
 8012454:	4b48      	ldr	r3, [pc, #288]	; (8012578 <etharp_update_arp_entry+0x13c>)
 8012456:	f240 12ab 	movw	r2, #427	; 0x1ab
 801245a:	4948      	ldr	r1, [pc, #288]	; (801257c <etharp_update_arp_entry+0x140>)
 801245c:	4848      	ldr	r0, [pc, #288]	; (8012580 <etharp_update_arp_entry+0x144>)
 801245e:	f003 fcb1 	bl	8015dc4 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8012462:	68bb      	ldr	r3, [r7, #8]
 8012464:	2b00      	cmp	r3, #0
 8012466:	d012      	beq.n	801248e <etharp_update_arp_entry+0x52>
 8012468:	68bb      	ldr	r3, [r7, #8]
 801246a:	681b      	ldr	r3, [r3, #0]
 801246c:	2b00      	cmp	r3, #0
 801246e:	d00e      	beq.n	801248e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012470:	68bb      	ldr	r3, [r7, #8]
 8012472:	681b      	ldr	r3, [r3, #0]
 8012474:	68f9      	ldr	r1, [r7, #12]
 8012476:	4618      	mov	r0, r3
 8012478:	f001 f8d2 	bl	8013620 <ip4_addr_isbroadcast_u32>
 801247c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801247e:	2b00      	cmp	r3, #0
 8012480:	d105      	bne.n	801248e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8012482:	68bb      	ldr	r3, [r7, #8]
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801248a:	2be0      	cmp	r3, #224	; 0xe0
 801248c:	d102      	bne.n	8012494 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801248e:	f06f 030f 	mvn.w	r3, #15
 8012492:	e06c      	b.n	801256e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8012494:	78fb      	ldrb	r3, [r7, #3]
 8012496:	68fa      	ldr	r2, [r7, #12]
 8012498:	4619      	mov	r1, r3
 801249a:	68b8      	ldr	r0, [r7, #8]
 801249c:	f7ff fe84 	bl	80121a8 <etharp_find_entry>
 80124a0:	4603      	mov	r3, r0
 80124a2:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 80124a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	da02      	bge.n	80124b2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80124ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80124b0:	e05d      	b.n	801256e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80124b2:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80124b6:	4933      	ldr	r1, [pc, #204]	; (8012584 <etharp_update_arp_entry+0x148>)
 80124b8:	4613      	mov	r3, r2
 80124ba:	005b      	lsls	r3, r3, #1
 80124bc:	4413      	add	r3, r2
 80124be:	00db      	lsls	r3, r3, #3
 80124c0:	440b      	add	r3, r1
 80124c2:	3314      	adds	r3, #20
 80124c4:	2202      	movs	r2, #2
 80124c6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80124c8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80124cc:	492d      	ldr	r1, [pc, #180]	; (8012584 <etharp_update_arp_entry+0x148>)
 80124ce:	4613      	mov	r3, r2
 80124d0:	005b      	lsls	r3, r3, #1
 80124d2:	4413      	add	r3, r2
 80124d4:	00db      	lsls	r3, r3, #3
 80124d6:	440b      	add	r3, r1
 80124d8:	3308      	adds	r3, #8
 80124da:	68fa      	ldr	r2, [r7, #12]
 80124dc:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 80124de:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80124e2:	4613      	mov	r3, r2
 80124e4:	005b      	lsls	r3, r3, #1
 80124e6:	4413      	add	r3, r2
 80124e8:	00db      	lsls	r3, r3, #3
 80124ea:	3308      	adds	r3, #8
 80124ec:	4a25      	ldr	r2, [pc, #148]	; (8012584 <etharp_update_arp_entry+0x148>)
 80124ee:	4413      	add	r3, r2
 80124f0:	3304      	adds	r3, #4
 80124f2:	2206      	movs	r2, #6
 80124f4:	6879      	ldr	r1, [r7, #4]
 80124f6:	4618      	mov	r0, r3
 80124f8:	f002 ff5b 	bl	80153b2 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80124fc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8012500:	4920      	ldr	r1, [pc, #128]	; (8012584 <etharp_update_arp_entry+0x148>)
 8012502:	4613      	mov	r3, r2
 8012504:	005b      	lsls	r3, r3, #1
 8012506:	4413      	add	r3, r2
 8012508:	00db      	lsls	r3, r3, #3
 801250a:	440b      	add	r3, r1
 801250c:	3312      	adds	r3, #18
 801250e:	2200      	movs	r2, #0
 8012510:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8012512:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8012516:	491b      	ldr	r1, [pc, #108]	; (8012584 <etharp_update_arp_entry+0x148>)
 8012518:	4613      	mov	r3, r2
 801251a:	005b      	lsls	r3, r3, #1
 801251c:	4413      	add	r3, r2
 801251e:	00db      	lsls	r3, r3, #3
 8012520:	440b      	add	r3, r1
 8012522:	681b      	ldr	r3, [r3, #0]
 8012524:	2b00      	cmp	r3, #0
 8012526:	d021      	beq.n	801256c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8012528:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801252c:	4915      	ldr	r1, [pc, #84]	; (8012584 <etharp_update_arp_entry+0x148>)
 801252e:	4613      	mov	r3, r2
 8012530:	005b      	lsls	r3, r3, #1
 8012532:	4413      	add	r3, r2
 8012534:	00db      	lsls	r3, r3, #3
 8012536:	440b      	add	r3, r1
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801253c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8012540:	4910      	ldr	r1, [pc, #64]	; (8012584 <etharp_update_arp_entry+0x148>)
 8012542:	4613      	mov	r3, r2
 8012544:	005b      	lsls	r3, r3, #1
 8012546:	4413      	add	r3, r2
 8012548:	00db      	lsls	r3, r3, #3
 801254a:	440b      	add	r3, r1
 801254c:	2200      	movs	r2, #0
 801254e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8012550:	68fb      	ldr	r3, [r7, #12]
 8012552:	f103 0229 	add.w	r2, r3, #41	; 0x29
 8012556:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801255a:	9300      	str	r3, [sp, #0]
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	6939      	ldr	r1, [r7, #16]
 8012560:	68f8      	ldr	r0, [r7, #12]
 8012562:	f001 fefd 	bl	8014360 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8012566:	6938      	ldr	r0, [r7, #16]
 8012568:	f7fe fe70 	bl	801124c <pbuf_free>
  }
  return ERR_OK;
 801256c:	2300      	movs	r3, #0
}
 801256e:	4618      	mov	r0, r3
 8012570:	3718      	adds	r7, #24
 8012572:	46bd      	mov	sp, r7
 8012574:	bd80      	pop	{r7, pc}
 8012576:	bf00      	nop
 8012578:	08019f60 	.word	0x08019f60
 801257c:	0801a058 	.word	0x0801a058
 8012580:	08019fd8 	.word	0x08019fd8
 8012584:	200004c8 	.word	0x200004c8

08012588 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8012588:	b580      	push	{r7, lr}
 801258a:	b084      	sub	sp, #16
 801258c:	af00      	add	r7, sp, #0
 801258e:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012590:	2300      	movs	r3, #0
 8012592:	73fb      	strb	r3, [r7, #15]
 8012594:	e01f      	b.n	80125d6 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 8012596:	7bfa      	ldrb	r2, [r7, #15]
 8012598:	4912      	ldr	r1, [pc, #72]	; (80125e4 <etharp_cleanup_netif+0x5c>)
 801259a:	4613      	mov	r3, r2
 801259c:	005b      	lsls	r3, r3, #1
 801259e:	4413      	add	r3, r2
 80125a0:	00db      	lsls	r3, r3, #3
 80125a2:	440b      	add	r3, r1
 80125a4:	3314      	adds	r3, #20
 80125a6:	781b      	ldrb	r3, [r3, #0]
 80125a8:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80125aa:	7bbb      	ldrb	r3, [r7, #14]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d00f      	beq.n	80125d0 <etharp_cleanup_netif+0x48>
 80125b0:	7bfa      	ldrb	r2, [r7, #15]
 80125b2:	490c      	ldr	r1, [pc, #48]	; (80125e4 <etharp_cleanup_netif+0x5c>)
 80125b4:	4613      	mov	r3, r2
 80125b6:	005b      	lsls	r3, r3, #1
 80125b8:	4413      	add	r3, r2
 80125ba:	00db      	lsls	r3, r3, #3
 80125bc:	440b      	add	r3, r1
 80125be:	3308      	adds	r3, #8
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	687a      	ldr	r2, [r7, #4]
 80125c4:	429a      	cmp	r2, r3
 80125c6:	d103      	bne.n	80125d0 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 80125c8:	7bfb      	ldrb	r3, [r7, #15]
 80125ca:	4618      	mov	r0, r3
 80125cc:	f7ff fd12 	bl	8011ff4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80125d0:	7bfb      	ldrb	r3, [r7, #15]
 80125d2:	3301      	adds	r3, #1
 80125d4:	73fb      	strb	r3, [r7, #15]
 80125d6:	7bfb      	ldrb	r3, [r7, #15]
 80125d8:	2b09      	cmp	r3, #9
 80125da:	d9dc      	bls.n	8012596 <etharp_cleanup_netif+0xe>
    }
  }
}
 80125dc:	bf00      	nop
 80125de:	3710      	adds	r7, #16
 80125e0:	46bd      	mov	sp, r7
 80125e2:	bd80      	pop	{r7, pc}
 80125e4:	200004c8 	.word	0x200004c8

080125e8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80125e8:	b5b0      	push	{r4, r5, r7, lr}
 80125ea:	b08a      	sub	sp, #40	; 0x28
 80125ec:	af04      	add	r7, sp, #16
 80125ee:	6078      	str	r0, [r7, #4]
 80125f0:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80125f2:	683b      	ldr	r3, [r7, #0]
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d107      	bne.n	8012608 <etharp_input+0x20>
 80125f8:	4b3d      	ldr	r3, [pc, #244]	; (80126f0 <etharp_input+0x108>)
 80125fa:	f44f 7222 	mov.w	r2, #648	; 0x288
 80125fe:	493d      	ldr	r1, [pc, #244]	; (80126f4 <etharp_input+0x10c>)
 8012600:	483d      	ldr	r0, [pc, #244]	; (80126f8 <etharp_input+0x110>)
 8012602:	f003 fbdf 	bl	8015dc4 <iprintf>
 8012606:	e06f      	b.n	80126e8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	685b      	ldr	r3, [r3, #4]
 801260c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 801260e:	693b      	ldr	r3, [r7, #16]
 8012610:	881b      	ldrh	r3, [r3, #0]
 8012612:	b29b      	uxth	r3, r3
 8012614:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012618:	d10c      	bne.n	8012634 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801261a:	693b      	ldr	r3, [r7, #16]
 801261c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 801261e:	2b06      	cmp	r3, #6
 8012620:	d108      	bne.n	8012634 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012622:	693b      	ldr	r3, [r7, #16]
 8012624:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012626:	2b04      	cmp	r3, #4
 8012628:	d104      	bne.n	8012634 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801262a:	693b      	ldr	r3, [r7, #16]
 801262c:	885b      	ldrh	r3, [r3, #2]
 801262e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012630:	2b08      	cmp	r3, #8
 8012632:	d003      	beq.n	801263c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8012634:	6878      	ldr	r0, [r7, #4]
 8012636:	f7fe fe09 	bl	801124c <pbuf_free>
    return;
 801263a:	e055      	b.n	80126e8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 801263c:	693b      	ldr	r3, [r7, #16]
 801263e:	330e      	adds	r3, #14
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 8012644:	693b      	ldr	r3, [r7, #16]
 8012646:	3318      	adds	r3, #24
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801264c:	683b      	ldr	r3, [r7, #0]
 801264e:	3304      	adds	r3, #4
 8012650:	681b      	ldr	r3, [r3, #0]
 8012652:	2b00      	cmp	r3, #0
 8012654:	d102      	bne.n	801265c <etharp_input+0x74>
    for_us = 0;
 8012656:	2300      	movs	r3, #0
 8012658:	75fb      	strb	r3, [r7, #23]
 801265a:	e009      	b.n	8012670 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801265c:	68ba      	ldr	r2, [r7, #8]
 801265e:	683b      	ldr	r3, [r7, #0]
 8012660:	3304      	adds	r3, #4
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	429a      	cmp	r2, r3
 8012666:	bf0c      	ite	eq
 8012668:	2301      	moveq	r3, #1
 801266a:	2300      	movne	r3, #0
 801266c:	b2db      	uxtb	r3, r3
 801266e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8012670:	693b      	ldr	r3, [r7, #16]
 8012672:	f103 0208 	add.w	r2, r3, #8
 8012676:	7dfb      	ldrb	r3, [r7, #23]
 8012678:	2b00      	cmp	r3, #0
 801267a:	d001      	beq.n	8012680 <etharp_input+0x98>
 801267c:	2301      	movs	r3, #1
 801267e:	e000      	b.n	8012682 <etharp_input+0x9a>
 8012680:	2302      	movs	r3, #2
 8012682:	f107 010c 	add.w	r1, r7, #12
 8012686:	6838      	ldr	r0, [r7, #0]
 8012688:	f7ff fed8 	bl	801243c <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801268c:	693b      	ldr	r3, [r7, #16]
 801268e:	88db      	ldrh	r3, [r3, #6]
 8012690:	b29b      	uxth	r3, r3
 8012692:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012696:	d003      	beq.n	80126a0 <etharp_input+0xb8>
 8012698:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801269c:	d01e      	beq.n	80126dc <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 801269e:	e020      	b.n	80126e2 <etharp_input+0xfa>
    if (for_us) {
 80126a0:	7dfb      	ldrb	r3, [r7, #23]
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d01c      	beq.n	80126e0 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80126a6:	683b      	ldr	r3, [r7, #0]
 80126a8:	f103 0029 	add.w	r0, r3, #41	; 0x29
 80126ac:	693b      	ldr	r3, [r7, #16]
 80126ae:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80126b2:	683b      	ldr	r3, [r7, #0]
 80126b4:	f103 0529 	add.w	r5, r3, #41	; 0x29
 80126b8:	683b      	ldr	r3, [r7, #0]
 80126ba:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 80126bc:	693a      	ldr	r2, [r7, #16]
 80126be:	3208      	adds	r2, #8
      etharp_raw(netif,
 80126c0:	2102      	movs	r1, #2
 80126c2:	9103      	str	r1, [sp, #12]
 80126c4:	f107 010c 	add.w	r1, r7, #12
 80126c8:	9102      	str	r1, [sp, #8]
 80126ca:	9201      	str	r2, [sp, #4]
 80126cc:	9300      	str	r3, [sp, #0]
 80126ce:	462b      	mov	r3, r5
 80126d0:	4622      	mov	r2, r4
 80126d2:	4601      	mov	r1, r0
 80126d4:	6838      	ldr	r0, [r7, #0]
 80126d6:	f000 fae3 	bl	8012ca0 <etharp_raw>
    break;
 80126da:	e001      	b.n	80126e0 <etharp_input+0xf8>
    break;
 80126dc:	bf00      	nop
 80126de:	e000      	b.n	80126e2 <etharp_input+0xfa>
    break;
 80126e0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80126e2:	6878      	ldr	r0, [r7, #4]
 80126e4:	f7fe fdb2 	bl	801124c <pbuf_free>
}
 80126e8:	3718      	adds	r7, #24
 80126ea:	46bd      	mov	sp, r7
 80126ec:	bdb0      	pop	{r4, r5, r7, pc}
 80126ee:	bf00      	nop
 80126f0:	08019f60 	.word	0x08019f60
 80126f4:	0801a0b0 	.word	0x0801a0b0
 80126f8:	08019fd8 	.word	0x08019fd8

080126fc <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 80126fc:	b580      	push	{r7, lr}
 80126fe:	b086      	sub	sp, #24
 8012700:	af02      	add	r7, sp, #8
 8012702:	60f8      	str	r0, [r7, #12]
 8012704:	60b9      	str	r1, [r7, #8]
 8012706:	4613      	mov	r3, r2
 8012708:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801270a:	79fa      	ldrb	r2, [r7, #7]
 801270c:	4944      	ldr	r1, [pc, #272]	; (8012820 <etharp_output_to_arp_index+0x124>)
 801270e:	4613      	mov	r3, r2
 8012710:	005b      	lsls	r3, r3, #1
 8012712:	4413      	add	r3, r2
 8012714:	00db      	lsls	r3, r3, #3
 8012716:	440b      	add	r3, r1
 8012718:	3314      	adds	r3, #20
 801271a:	781b      	ldrb	r3, [r3, #0]
 801271c:	2b01      	cmp	r3, #1
 801271e:	d806      	bhi.n	801272e <etharp_output_to_arp_index+0x32>
 8012720:	4b40      	ldr	r3, [pc, #256]	; (8012824 <etharp_output_to_arp_index+0x128>)
 8012722:	f240 22ed 	movw	r2, #749	; 0x2ed
 8012726:	4940      	ldr	r1, [pc, #256]	; (8012828 <etharp_output_to_arp_index+0x12c>)
 8012728:	4840      	ldr	r0, [pc, #256]	; (801282c <etharp_output_to_arp_index+0x130>)
 801272a:	f003 fb4b 	bl	8015dc4 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801272e:	79fa      	ldrb	r2, [r7, #7]
 8012730:	493b      	ldr	r1, [pc, #236]	; (8012820 <etharp_output_to_arp_index+0x124>)
 8012732:	4613      	mov	r3, r2
 8012734:	005b      	lsls	r3, r3, #1
 8012736:	4413      	add	r3, r2
 8012738:	00db      	lsls	r3, r3, #3
 801273a:	440b      	add	r3, r1
 801273c:	3314      	adds	r3, #20
 801273e:	781b      	ldrb	r3, [r3, #0]
 8012740:	2b02      	cmp	r3, #2
 8012742:	d153      	bne.n	80127ec <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8012744:	79fa      	ldrb	r2, [r7, #7]
 8012746:	4936      	ldr	r1, [pc, #216]	; (8012820 <etharp_output_to_arp_index+0x124>)
 8012748:	4613      	mov	r3, r2
 801274a:	005b      	lsls	r3, r3, #1
 801274c:	4413      	add	r3, r2
 801274e:	00db      	lsls	r3, r3, #3
 8012750:	440b      	add	r3, r1
 8012752:	3312      	adds	r3, #18
 8012754:	881b      	ldrh	r3, [r3, #0]
 8012756:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801275a:	d919      	bls.n	8012790 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801275c:	79fa      	ldrb	r2, [r7, #7]
 801275e:	4613      	mov	r3, r2
 8012760:	005b      	lsls	r3, r3, #1
 8012762:	4413      	add	r3, r2
 8012764:	00db      	lsls	r3, r3, #3
 8012766:	4a2e      	ldr	r2, [pc, #184]	; (8012820 <etharp_output_to_arp_index+0x124>)
 8012768:	4413      	add	r3, r2
 801276a:	3304      	adds	r3, #4
 801276c:	4619      	mov	r1, r3
 801276e:	68f8      	ldr	r0, [r7, #12]
 8012770:	f000 fb44 	bl	8012dfc <etharp_request>
 8012774:	4603      	mov	r3, r0
 8012776:	2b00      	cmp	r3, #0
 8012778:	d138      	bne.n	80127ec <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801277a:	79fa      	ldrb	r2, [r7, #7]
 801277c:	4928      	ldr	r1, [pc, #160]	; (8012820 <etharp_output_to_arp_index+0x124>)
 801277e:	4613      	mov	r3, r2
 8012780:	005b      	lsls	r3, r3, #1
 8012782:	4413      	add	r3, r2
 8012784:	00db      	lsls	r3, r3, #3
 8012786:	440b      	add	r3, r1
 8012788:	3314      	adds	r3, #20
 801278a:	2203      	movs	r2, #3
 801278c:	701a      	strb	r2, [r3, #0]
 801278e:	e02d      	b.n	80127ec <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8012790:	79fa      	ldrb	r2, [r7, #7]
 8012792:	4923      	ldr	r1, [pc, #140]	; (8012820 <etharp_output_to_arp_index+0x124>)
 8012794:	4613      	mov	r3, r2
 8012796:	005b      	lsls	r3, r3, #1
 8012798:	4413      	add	r3, r2
 801279a:	00db      	lsls	r3, r3, #3
 801279c:	440b      	add	r3, r1
 801279e:	3312      	adds	r3, #18
 80127a0:	881b      	ldrh	r3, [r3, #0]
 80127a2:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80127a6:	d321      	bcc.n	80127ec <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80127a8:	79fa      	ldrb	r2, [r7, #7]
 80127aa:	4613      	mov	r3, r2
 80127ac:	005b      	lsls	r3, r3, #1
 80127ae:	4413      	add	r3, r2
 80127b0:	00db      	lsls	r3, r3, #3
 80127b2:	4a1b      	ldr	r2, [pc, #108]	; (8012820 <etharp_output_to_arp_index+0x124>)
 80127b4:	4413      	add	r3, r2
 80127b6:	1d19      	adds	r1, r3, #4
 80127b8:	79fa      	ldrb	r2, [r7, #7]
 80127ba:	4613      	mov	r3, r2
 80127bc:	005b      	lsls	r3, r3, #1
 80127be:	4413      	add	r3, r2
 80127c0:	00db      	lsls	r3, r3, #3
 80127c2:	3308      	adds	r3, #8
 80127c4:	4a16      	ldr	r2, [pc, #88]	; (8012820 <etharp_output_to_arp_index+0x124>)
 80127c6:	4413      	add	r3, r2
 80127c8:	3304      	adds	r3, #4
 80127ca:	461a      	mov	r2, r3
 80127cc:	68f8      	ldr	r0, [r7, #12]
 80127ce:	f000 faf3 	bl	8012db8 <etharp_request_dst>
 80127d2:	4603      	mov	r3, r0
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	d109      	bne.n	80127ec <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80127d8:	79fa      	ldrb	r2, [r7, #7]
 80127da:	4911      	ldr	r1, [pc, #68]	; (8012820 <etharp_output_to_arp_index+0x124>)
 80127dc:	4613      	mov	r3, r2
 80127de:	005b      	lsls	r3, r3, #1
 80127e0:	4413      	add	r3, r2
 80127e2:	00db      	lsls	r3, r3, #3
 80127e4:	440b      	add	r3, r1
 80127e6:	3314      	adds	r3, #20
 80127e8:	2203      	movs	r2, #3
 80127ea:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	f103 0129 	add.w	r1, r3, #41	; 0x29
 80127f2:	79fa      	ldrb	r2, [r7, #7]
 80127f4:	4613      	mov	r3, r2
 80127f6:	005b      	lsls	r3, r3, #1
 80127f8:	4413      	add	r3, r2
 80127fa:	00db      	lsls	r3, r3, #3
 80127fc:	3308      	adds	r3, #8
 80127fe:	4a08      	ldr	r2, [pc, #32]	; (8012820 <etharp_output_to_arp_index+0x124>)
 8012800:	4413      	add	r3, r2
 8012802:	1d1a      	adds	r2, r3, #4
 8012804:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012808:	9300      	str	r3, [sp, #0]
 801280a:	4613      	mov	r3, r2
 801280c:	460a      	mov	r2, r1
 801280e:	68b9      	ldr	r1, [r7, #8]
 8012810:	68f8      	ldr	r0, [r7, #12]
 8012812:	f001 fda5 	bl	8014360 <ethernet_output>
 8012816:	4603      	mov	r3, r0
}
 8012818:	4618      	mov	r0, r3
 801281a:	3710      	adds	r7, #16
 801281c:	46bd      	mov	sp, r7
 801281e:	bd80      	pop	{r7, pc}
 8012820:	200004c8 	.word	0x200004c8
 8012824:	08019f60 	.word	0x08019f60
 8012828:	0801a0d0 	.word	0x0801a0d0
 801282c:	08019fd8 	.word	0x08019fd8

08012830 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8012830:	b580      	push	{r7, lr}
 8012832:	b08a      	sub	sp, #40	; 0x28
 8012834:	af02      	add	r7, sp, #8
 8012836:	60f8      	str	r0, [r7, #12]
 8012838:	60b9      	str	r1, [r7, #8]
 801283a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	2b00      	cmp	r3, #0
 8012844:	d106      	bne.n	8012854 <etharp_output+0x24>
 8012846:	4b69      	ldr	r3, [pc, #420]	; (80129ec <etharp_output+0x1bc>)
 8012848:	f240 321b 	movw	r2, #795	; 0x31b
 801284c:	4968      	ldr	r1, [pc, #416]	; (80129f0 <etharp_output+0x1c0>)
 801284e:	4869      	ldr	r0, [pc, #420]	; (80129f4 <etharp_output+0x1c4>)
 8012850:	f003 fab8 	bl	8015dc4 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8012854:	68bb      	ldr	r3, [r7, #8]
 8012856:	2b00      	cmp	r3, #0
 8012858:	d106      	bne.n	8012868 <etharp_output+0x38>
 801285a:	4b64      	ldr	r3, [pc, #400]	; (80129ec <etharp_output+0x1bc>)
 801285c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8012860:	4965      	ldr	r1, [pc, #404]	; (80129f8 <etharp_output+0x1c8>)
 8012862:	4864      	ldr	r0, [pc, #400]	; (80129f4 <etharp_output+0x1c4>)
 8012864:	f003 faae 	bl	8015dc4 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	2b00      	cmp	r3, #0
 801286c:	d106      	bne.n	801287c <etharp_output+0x4c>
 801286e:	4b5f      	ldr	r3, [pc, #380]	; (80129ec <etharp_output+0x1bc>)
 8012870:	f240 321d 	movw	r2, #797	; 0x31d
 8012874:	4961      	ldr	r1, [pc, #388]	; (80129fc <etharp_output+0x1cc>)
 8012876:	485f      	ldr	r0, [pc, #380]	; (80129f4 <etharp_output+0x1c4>)
 8012878:	f003 faa4 	bl	8015dc4 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	68f9      	ldr	r1, [r7, #12]
 8012882:	4618      	mov	r0, r3
 8012884:	f000 fecc 	bl	8013620 <ip4_addr_isbroadcast_u32>
 8012888:	4603      	mov	r3, r0
 801288a:	2b00      	cmp	r3, #0
 801288c:	d002      	beq.n	8012894 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801288e:	4b5c      	ldr	r3, [pc, #368]	; (8012a00 <etharp_output+0x1d0>)
 8012890:	61fb      	str	r3, [r7, #28]
 8012892:	e09b      	b.n	80129cc <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	681b      	ldr	r3, [r3, #0]
 8012898:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801289c:	2be0      	cmp	r3, #224	; 0xe0
 801289e:	d118      	bne.n	80128d2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80128a0:	2301      	movs	r3, #1
 80128a2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80128a4:	2300      	movs	r3, #0
 80128a6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80128a8:	235e      	movs	r3, #94	; 0x5e
 80128aa:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	3301      	adds	r3, #1
 80128b0:	781b      	ldrb	r3, [r3, #0]
 80128b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80128b6:	b2db      	uxtb	r3, r3
 80128b8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	3302      	adds	r3, #2
 80128be:	781b      	ldrb	r3, [r3, #0]
 80128c0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	3303      	adds	r3, #3
 80128c6:	781b      	ldrb	r3, [r3, #0]
 80128c8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80128ca:	f107 0310 	add.w	r3, r7, #16
 80128ce:	61fb      	str	r3, [r7, #28]
 80128d0:	e07c      	b.n	80129cc <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	681a      	ldr	r2, [r3, #0]
 80128d6:	68fb      	ldr	r3, [r7, #12]
 80128d8:	3304      	adds	r3, #4
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	405a      	eors	r2, r3
 80128de:	68fb      	ldr	r3, [r7, #12]
 80128e0:	3308      	adds	r3, #8
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	4013      	ands	r3, r2
 80128e6:	2b00      	cmp	r3, #0
 80128e8:	d012      	beq.n	8012910 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	681b      	ldr	r3, [r3, #0]
 80128ee:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80128f0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 80128f4:	4293      	cmp	r3, r2
 80128f6:	d00b      	beq.n	8012910 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80128f8:	68fb      	ldr	r3, [r7, #12]
 80128fa:	330c      	adds	r3, #12
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d003      	beq.n	801290a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8012902:	68fb      	ldr	r3, [r7, #12]
 8012904:	330c      	adds	r3, #12
 8012906:	61bb      	str	r3, [r7, #24]
 8012908:	e002      	b.n	8012910 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801290a:	f06f 0303 	mvn.w	r3, #3
 801290e:	e069      	b.n	80129e4 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8012910:	4b3c      	ldr	r3, [pc, #240]	; (8012a04 <etharp_output+0x1d4>)
 8012912:	781b      	ldrb	r3, [r3, #0]
 8012914:	4619      	mov	r1, r3
 8012916:	4a3c      	ldr	r2, [pc, #240]	; (8012a08 <etharp_output+0x1d8>)
 8012918:	460b      	mov	r3, r1
 801291a:	005b      	lsls	r3, r3, #1
 801291c:	440b      	add	r3, r1
 801291e:	00db      	lsls	r3, r3, #3
 8012920:	4413      	add	r3, r2
 8012922:	3314      	adds	r3, #20
 8012924:	781b      	ldrb	r3, [r3, #0]
 8012926:	2b01      	cmp	r3, #1
 8012928:	d917      	bls.n	801295a <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801292a:	69bb      	ldr	r3, [r7, #24]
 801292c:	681a      	ldr	r2, [r3, #0]
 801292e:	4b35      	ldr	r3, [pc, #212]	; (8012a04 <etharp_output+0x1d4>)
 8012930:	781b      	ldrb	r3, [r3, #0]
 8012932:	4618      	mov	r0, r3
 8012934:	4934      	ldr	r1, [pc, #208]	; (8012a08 <etharp_output+0x1d8>)
 8012936:	4603      	mov	r3, r0
 8012938:	005b      	lsls	r3, r3, #1
 801293a:	4403      	add	r3, r0
 801293c:	00db      	lsls	r3, r3, #3
 801293e:	440b      	add	r3, r1
 8012940:	3304      	adds	r3, #4
 8012942:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8012944:	429a      	cmp	r2, r3
 8012946:	d108      	bne.n	801295a <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8012948:	4b2e      	ldr	r3, [pc, #184]	; (8012a04 <etharp_output+0x1d4>)
 801294a:	781b      	ldrb	r3, [r3, #0]
 801294c:	461a      	mov	r2, r3
 801294e:	68b9      	ldr	r1, [r7, #8]
 8012950:	68f8      	ldr	r0, [r7, #12]
 8012952:	f7ff fed3 	bl	80126fc <etharp_output_to_arp_index>
 8012956:	4603      	mov	r3, r0
 8012958:	e044      	b.n	80129e4 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801295a:	2300      	movs	r3, #0
 801295c:	75fb      	strb	r3, [r7, #23]
 801295e:	e02a      	b.n	80129b6 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8012960:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8012964:	4928      	ldr	r1, [pc, #160]	; (8012a08 <etharp_output+0x1d8>)
 8012966:	4613      	mov	r3, r2
 8012968:	005b      	lsls	r3, r3, #1
 801296a:	4413      	add	r3, r2
 801296c:	00db      	lsls	r3, r3, #3
 801296e:	440b      	add	r3, r1
 8012970:	3314      	adds	r3, #20
 8012972:	781b      	ldrb	r3, [r3, #0]
 8012974:	2b01      	cmp	r3, #1
 8012976:	d918      	bls.n	80129aa <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8012978:	69bb      	ldr	r3, [r7, #24]
 801297a:	6819      	ldr	r1, [r3, #0]
 801297c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8012980:	4821      	ldr	r0, [pc, #132]	; (8012a08 <etharp_output+0x1d8>)
 8012982:	4613      	mov	r3, r2
 8012984:	005b      	lsls	r3, r3, #1
 8012986:	4413      	add	r3, r2
 8012988:	00db      	lsls	r3, r3, #3
 801298a:	4403      	add	r3, r0
 801298c:	3304      	adds	r3, #4
 801298e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8012990:	4299      	cmp	r1, r3
 8012992:	d10a      	bne.n	80129aa <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 8012994:	7dfa      	ldrb	r2, [r7, #23]
 8012996:	4b1b      	ldr	r3, [pc, #108]	; (8012a04 <etharp_output+0x1d4>)
 8012998:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801299a:	7dfb      	ldrb	r3, [r7, #23]
 801299c:	461a      	mov	r2, r3
 801299e:	68b9      	ldr	r1, [r7, #8]
 80129a0:	68f8      	ldr	r0, [r7, #12]
 80129a2:	f7ff feab 	bl	80126fc <etharp_output_to_arp_index>
 80129a6:	4603      	mov	r3, r0
 80129a8:	e01c      	b.n	80129e4 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80129aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80129ae:	b2db      	uxtb	r3, r3
 80129b0:	3301      	adds	r3, #1
 80129b2:	b2db      	uxtb	r3, r3
 80129b4:	75fb      	strb	r3, [r7, #23]
 80129b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80129ba:	2b09      	cmp	r3, #9
 80129bc:	ddd0      	ble.n	8012960 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80129be:	68ba      	ldr	r2, [r7, #8]
 80129c0:	69b9      	ldr	r1, [r7, #24]
 80129c2:	68f8      	ldr	r0, [r7, #12]
 80129c4:	f000 f822 	bl	8012a0c <etharp_query>
 80129c8:	4603      	mov	r3, r0
 80129ca:	e00b      	b.n	80129e4 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 80129cc:	68fb      	ldr	r3, [r7, #12]
 80129ce:	f103 0229 	add.w	r2, r3, #41	; 0x29
 80129d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80129d6:	9300      	str	r3, [sp, #0]
 80129d8:	69fb      	ldr	r3, [r7, #28]
 80129da:	68b9      	ldr	r1, [r7, #8]
 80129dc:	68f8      	ldr	r0, [r7, #12]
 80129de:	f001 fcbf 	bl	8014360 <ethernet_output>
 80129e2:	4603      	mov	r3, r0
}
 80129e4:	4618      	mov	r0, r3
 80129e6:	3720      	adds	r7, #32
 80129e8:	46bd      	mov	sp, r7
 80129ea:	bd80      	pop	{r7, pc}
 80129ec:	08019f60 	.word	0x08019f60
 80129f0:	0801a0b0 	.word	0x0801a0b0
 80129f4:	08019fd8 	.word	0x08019fd8
 80129f8:	0801a100 	.word	0x0801a100
 80129fc:	0801a0a0 	.word	0x0801a0a0
 8012a00:	0801a7b4 	.word	0x0801a7b4
 8012a04:	200005b8 	.word	0x200005b8
 8012a08:	200004c8 	.word	0x200004c8

08012a0c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8012a0c:	b580      	push	{r7, lr}
 8012a0e:	b08c      	sub	sp, #48	; 0x30
 8012a10:	af02      	add	r7, sp, #8
 8012a12:	60f8      	str	r0, [r7, #12]
 8012a14:	60b9      	str	r1, [r7, #8]
 8012a16:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 8012a18:	68fb      	ldr	r3, [r7, #12]
 8012a1a:	3329      	adds	r3, #41	; 0x29
 8012a1c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8012a1e:	23ff      	movs	r3, #255	; 0xff
 8012a20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8012a24:	2300      	movs	r3, #0
 8012a26:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8012a28:	68bb      	ldr	r3, [r7, #8]
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	68f9      	ldr	r1, [r7, #12]
 8012a2e:	4618      	mov	r0, r3
 8012a30:	f000 fdf6 	bl	8013620 <ip4_addr_isbroadcast_u32>
 8012a34:	4603      	mov	r3, r0
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d10c      	bne.n	8012a54 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8012a3a:	68bb      	ldr	r3, [r7, #8]
 8012a3c:	681b      	ldr	r3, [r3, #0]
 8012a3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8012a42:	2be0      	cmp	r3, #224	; 0xe0
 8012a44:	d006      	beq.n	8012a54 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8012a46:	68bb      	ldr	r3, [r7, #8]
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	d003      	beq.n	8012a54 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8012a4c:	68bb      	ldr	r3, [r7, #8]
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d102      	bne.n	8012a5a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8012a54:	f06f 030f 	mvn.w	r3, #15
 8012a58:	e10f      	b.n	8012c7a <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8012a5a:	68fa      	ldr	r2, [r7, #12]
 8012a5c:	2101      	movs	r1, #1
 8012a5e:	68b8      	ldr	r0, [r7, #8]
 8012a60:	f7ff fba2 	bl	80121a8 <etharp_find_entry>
 8012a64:	4603      	mov	r3, r0
 8012a66:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 8012a68:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	da02      	bge.n	8012a76 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 8012a70:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012a74:	e101      	b.n	8012c7a <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8012a76:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012a7a:	4982      	ldr	r1, [pc, #520]	; (8012c84 <etharp_query+0x278>)
 8012a7c:	4613      	mov	r3, r2
 8012a7e:	005b      	lsls	r3, r3, #1
 8012a80:	4413      	add	r3, r2
 8012a82:	00db      	lsls	r3, r3, #3
 8012a84:	440b      	add	r3, r1
 8012a86:	3314      	adds	r3, #20
 8012a88:	781b      	ldrb	r3, [r3, #0]
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d117      	bne.n	8012abe <etharp_query+0xb2>
    is_new_entry = 1;
 8012a8e:	2301      	movs	r3, #1
 8012a90:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8012a92:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012a96:	497b      	ldr	r1, [pc, #492]	; (8012c84 <etharp_query+0x278>)
 8012a98:	4613      	mov	r3, r2
 8012a9a:	005b      	lsls	r3, r3, #1
 8012a9c:	4413      	add	r3, r2
 8012a9e:	00db      	lsls	r3, r3, #3
 8012aa0:	440b      	add	r3, r1
 8012aa2:	3314      	adds	r3, #20
 8012aa4:	2201      	movs	r2, #1
 8012aa6:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8012aa8:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012aac:	4975      	ldr	r1, [pc, #468]	; (8012c84 <etharp_query+0x278>)
 8012aae:	4613      	mov	r3, r2
 8012ab0:	005b      	lsls	r3, r3, #1
 8012ab2:	4413      	add	r3, r2
 8012ab4:	00db      	lsls	r3, r3, #3
 8012ab6:	440b      	add	r3, r1
 8012ab8:	3308      	adds	r3, #8
 8012aba:	68fa      	ldr	r2, [r7, #12]
 8012abc:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8012abe:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012ac2:	4970      	ldr	r1, [pc, #448]	; (8012c84 <etharp_query+0x278>)
 8012ac4:	4613      	mov	r3, r2
 8012ac6:	005b      	lsls	r3, r3, #1
 8012ac8:	4413      	add	r3, r2
 8012aca:	00db      	lsls	r3, r3, #3
 8012acc:	440b      	add	r3, r1
 8012ace:	3314      	adds	r3, #20
 8012ad0:	781b      	ldrb	r3, [r3, #0]
 8012ad2:	2b01      	cmp	r3, #1
 8012ad4:	d012      	beq.n	8012afc <etharp_query+0xf0>
 8012ad6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012ada:	496a      	ldr	r1, [pc, #424]	; (8012c84 <etharp_query+0x278>)
 8012adc:	4613      	mov	r3, r2
 8012ade:	005b      	lsls	r3, r3, #1
 8012ae0:	4413      	add	r3, r2
 8012ae2:	00db      	lsls	r3, r3, #3
 8012ae4:	440b      	add	r3, r1
 8012ae6:	3314      	adds	r3, #20
 8012ae8:	781b      	ldrb	r3, [r3, #0]
 8012aea:	2b01      	cmp	r3, #1
 8012aec:	d806      	bhi.n	8012afc <etharp_query+0xf0>
 8012aee:	4b66      	ldr	r3, [pc, #408]	; (8012c88 <etharp_query+0x27c>)
 8012af0:	f240 32c9 	movw	r2, #969	; 0x3c9
 8012af4:	4965      	ldr	r1, [pc, #404]	; (8012c8c <etharp_query+0x280>)
 8012af6:	4866      	ldr	r0, [pc, #408]	; (8012c90 <etharp_query+0x284>)
 8012af8:	f003 f964 	bl	8015dc4 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8012afc:	6a3b      	ldr	r3, [r7, #32]
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d102      	bne.n	8012b08 <etharp_query+0xfc>
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	2b00      	cmp	r3, #0
 8012b06:	d10c      	bne.n	8012b22 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8012b08:	68b9      	ldr	r1, [r7, #8]
 8012b0a:	68f8      	ldr	r0, [r7, #12]
 8012b0c:	f000 f976 	bl	8012dfc <etharp_request>
 8012b10:	4603      	mov	r3, r0
 8012b12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d102      	bne.n	8012b22 <etharp_query+0x116>
      return result;
 8012b1c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012b20:	e0ab      	b.n	8012c7a <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d106      	bne.n	8012b36 <etharp_query+0x12a>
 8012b28:	4b57      	ldr	r3, [pc, #348]	; (8012c88 <etharp_query+0x27c>)
 8012b2a:	f240 32db 	movw	r2, #987	; 0x3db
 8012b2e:	4959      	ldr	r1, [pc, #356]	; (8012c94 <etharp_query+0x288>)
 8012b30:	4857      	ldr	r0, [pc, #348]	; (8012c90 <etharp_query+0x284>)
 8012b32:	f003 f947 	bl	8015dc4 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8012b36:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012b3a:	4952      	ldr	r1, [pc, #328]	; (8012c84 <etharp_query+0x278>)
 8012b3c:	4613      	mov	r3, r2
 8012b3e:	005b      	lsls	r3, r3, #1
 8012b40:	4413      	add	r3, r2
 8012b42:	00db      	lsls	r3, r3, #3
 8012b44:	440b      	add	r3, r1
 8012b46:	3314      	adds	r3, #20
 8012b48:	781b      	ldrb	r3, [r3, #0]
 8012b4a:	2b01      	cmp	r3, #1
 8012b4c:	d919      	bls.n	8012b82 <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 8012b4e:	7cfa      	ldrb	r2, [r7, #19]
 8012b50:	4b51      	ldr	r3, [pc, #324]	; (8012c98 <etharp_query+0x28c>)
 8012b52:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8012b54:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012b58:	4613      	mov	r3, r2
 8012b5a:	005b      	lsls	r3, r3, #1
 8012b5c:	4413      	add	r3, r2
 8012b5e:	00db      	lsls	r3, r3, #3
 8012b60:	3308      	adds	r3, #8
 8012b62:	4a48      	ldr	r2, [pc, #288]	; (8012c84 <etharp_query+0x278>)
 8012b64:	4413      	add	r3, r2
 8012b66:	1d1a      	adds	r2, r3, #4
 8012b68:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012b6c:	9300      	str	r3, [sp, #0]
 8012b6e:	4613      	mov	r3, r2
 8012b70:	697a      	ldr	r2, [r7, #20]
 8012b72:	6879      	ldr	r1, [r7, #4]
 8012b74:	68f8      	ldr	r0, [r7, #12]
 8012b76:	f001 fbf3 	bl	8014360 <ethernet_output>
 8012b7a:	4603      	mov	r3, r0
 8012b7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012b80:	e079      	b.n	8012c76 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8012b82:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012b86:	493f      	ldr	r1, [pc, #252]	; (8012c84 <etharp_query+0x278>)
 8012b88:	4613      	mov	r3, r2
 8012b8a:	005b      	lsls	r3, r3, #1
 8012b8c:	4413      	add	r3, r2
 8012b8e:	00db      	lsls	r3, r3, #3
 8012b90:	440b      	add	r3, r1
 8012b92:	3314      	adds	r3, #20
 8012b94:	781b      	ldrb	r3, [r3, #0]
 8012b96:	2b01      	cmp	r3, #1
 8012b98:	d16d      	bne.n	8012c76 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8012b9a:	2300      	movs	r3, #0
 8012b9c:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 8012b9e:	687b      	ldr	r3, [r7, #4]
 8012ba0:	61fb      	str	r3, [r7, #28]
    while (p) {
 8012ba2:	e01a      	b.n	8012bda <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8012ba4:	69fb      	ldr	r3, [r7, #28]
 8012ba6:	895a      	ldrh	r2, [r3, #10]
 8012ba8:	69fb      	ldr	r3, [r7, #28]
 8012baa:	891b      	ldrh	r3, [r3, #8]
 8012bac:	429a      	cmp	r2, r3
 8012bae:	d10a      	bne.n	8012bc6 <etharp_query+0x1ba>
 8012bb0:	69fb      	ldr	r3, [r7, #28]
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	d006      	beq.n	8012bc6 <etharp_query+0x1ba>
 8012bb8:	4b33      	ldr	r3, [pc, #204]	; (8012c88 <etharp_query+0x27c>)
 8012bba:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 8012bbe:	4937      	ldr	r1, [pc, #220]	; (8012c9c <etharp_query+0x290>)
 8012bc0:	4833      	ldr	r0, [pc, #204]	; (8012c90 <etharp_query+0x284>)
 8012bc2:	f003 f8ff 	bl	8015dc4 <iprintf>
      if (p->type != PBUF_ROM) {
 8012bc6:	69fb      	ldr	r3, [r7, #28]
 8012bc8:	7b1b      	ldrb	r3, [r3, #12]
 8012bca:	2b01      	cmp	r3, #1
 8012bcc:	d002      	beq.n	8012bd4 <etharp_query+0x1c8>
        copy_needed = 1;
 8012bce:	2301      	movs	r3, #1
 8012bd0:	61bb      	str	r3, [r7, #24]
        break;
 8012bd2:	e005      	b.n	8012be0 <etharp_query+0x1d4>
      }
      p = p->next;
 8012bd4:	69fb      	ldr	r3, [r7, #28]
 8012bd6:	681b      	ldr	r3, [r3, #0]
 8012bd8:	61fb      	str	r3, [r7, #28]
    while (p) {
 8012bda:	69fb      	ldr	r3, [r7, #28]
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d1e1      	bne.n	8012ba4 <etharp_query+0x198>
    }
    if (copy_needed) {
 8012be0:	69bb      	ldr	r3, [r7, #24]
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d017      	beq.n	8012c16 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 8012be6:	69fb      	ldr	r3, [r7, #28]
 8012be8:	891b      	ldrh	r3, [r3, #8]
 8012bea:	2200      	movs	r2, #0
 8012bec:	4619      	mov	r1, r3
 8012bee:	2002      	movs	r0, #2
 8012bf0:	f7fd ffbe 	bl	8010b70 <pbuf_alloc>
 8012bf4:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 8012bf6:	69fb      	ldr	r3, [r7, #28]
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d011      	beq.n	8012c20 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 8012bfc:	6879      	ldr	r1, [r7, #4]
 8012bfe:	69f8      	ldr	r0, [r7, #28]
 8012c00:	f7fe fc56 	bl	80114b0 <pbuf_copy>
 8012c04:	4603      	mov	r3, r0
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	d00a      	beq.n	8012c20 <etharp_query+0x214>
          pbuf_free(p);
 8012c0a:	69f8      	ldr	r0, [r7, #28]
 8012c0c:	f7fe fb1e 	bl	801124c <pbuf_free>
          p = NULL;
 8012c10:	2300      	movs	r3, #0
 8012c12:	61fb      	str	r3, [r7, #28]
 8012c14:	e004      	b.n	8012c20 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8012c1a:	69f8      	ldr	r0, [r7, #28]
 8012c1c:	f7fe fbc0 	bl	80113a0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8012c20:	69fb      	ldr	r3, [r7, #28]
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d024      	beq.n	8012c70 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8012c26:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012c2a:	4916      	ldr	r1, [pc, #88]	; (8012c84 <etharp_query+0x278>)
 8012c2c:	4613      	mov	r3, r2
 8012c2e:	005b      	lsls	r3, r3, #1
 8012c30:	4413      	add	r3, r2
 8012c32:	00db      	lsls	r3, r3, #3
 8012c34:	440b      	add	r3, r1
 8012c36:	681b      	ldr	r3, [r3, #0]
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	d00b      	beq.n	8012c54 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 8012c3c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012c40:	4910      	ldr	r1, [pc, #64]	; (8012c84 <etharp_query+0x278>)
 8012c42:	4613      	mov	r3, r2
 8012c44:	005b      	lsls	r3, r3, #1
 8012c46:	4413      	add	r3, r2
 8012c48:	00db      	lsls	r3, r3, #3
 8012c4a:	440b      	add	r3, r1
 8012c4c:	681b      	ldr	r3, [r3, #0]
 8012c4e:	4618      	mov	r0, r3
 8012c50:	f7fe fafc 	bl	801124c <pbuf_free>
      }
      arp_table[i].q = p;
 8012c54:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8012c58:	490a      	ldr	r1, [pc, #40]	; (8012c84 <etharp_query+0x278>)
 8012c5a:	4613      	mov	r3, r2
 8012c5c:	005b      	lsls	r3, r3, #1
 8012c5e:	4413      	add	r3, r2
 8012c60:	00db      	lsls	r3, r3, #3
 8012c62:	440b      	add	r3, r1
 8012c64:	69fa      	ldr	r2, [r7, #28]
 8012c66:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8012c68:	2300      	movs	r3, #0
 8012c6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012c6e:	e002      	b.n	8012c76 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8012c70:	23ff      	movs	r3, #255	; 0xff
 8012c72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8012c76:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8012c7a:	4618      	mov	r0, r3
 8012c7c:	3728      	adds	r7, #40	; 0x28
 8012c7e:	46bd      	mov	sp, r7
 8012c80:	bd80      	pop	{r7, pc}
 8012c82:	bf00      	nop
 8012c84:	200004c8 	.word	0x200004c8
 8012c88:	08019f60 	.word	0x08019f60
 8012c8c:	0801a10c 	.word	0x0801a10c
 8012c90:	08019fd8 	.word	0x08019fd8
 8012c94:	0801a100 	.word	0x0801a100
 8012c98:	200005b8 	.word	0x200005b8
 8012c9c:	0801a134 	.word	0x0801a134

08012ca0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8012ca0:	b580      	push	{r7, lr}
 8012ca2:	b08a      	sub	sp, #40	; 0x28
 8012ca4:	af02      	add	r7, sp, #8
 8012ca6:	60f8      	str	r0, [r7, #12]
 8012ca8:	60b9      	str	r1, [r7, #8]
 8012caa:	607a      	str	r2, [r7, #4]
 8012cac:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8012cae:	2300      	movs	r3, #0
 8012cb0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d106      	bne.n	8012cc6 <etharp_raw+0x26>
 8012cb8:	4b3a      	ldr	r3, [pc, #232]	; (8012da4 <etharp_raw+0x104>)
 8012cba:	f44f 628b 	mov.w	r2, #1112	; 0x458
 8012cbe:	493a      	ldr	r1, [pc, #232]	; (8012da8 <etharp_raw+0x108>)
 8012cc0:	483a      	ldr	r0, [pc, #232]	; (8012dac <etharp_raw+0x10c>)
 8012cc2:	f003 f87f 	bl	8015dc4 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8012cc6:	2200      	movs	r2, #0
 8012cc8:	211c      	movs	r1, #28
 8012cca:	2002      	movs	r0, #2
 8012ccc:	f7fd ff50 	bl	8010b70 <pbuf_alloc>
 8012cd0:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8012cd2:	69bb      	ldr	r3, [r7, #24]
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d102      	bne.n	8012cde <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8012cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8012cdc:	e05d      	b.n	8012d9a <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8012cde:	69bb      	ldr	r3, [r7, #24]
 8012ce0:	895b      	ldrh	r3, [r3, #10]
 8012ce2:	2b1b      	cmp	r3, #27
 8012ce4:	d806      	bhi.n	8012cf4 <etharp_raw+0x54>
 8012ce6:	4b2f      	ldr	r3, [pc, #188]	; (8012da4 <etharp_raw+0x104>)
 8012ce8:	f240 4264 	movw	r2, #1124	; 0x464
 8012cec:	4930      	ldr	r1, [pc, #192]	; (8012db0 <etharp_raw+0x110>)
 8012cee:	482f      	ldr	r0, [pc, #188]	; (8012dac <etharp_raw+0x10c>)
 8012cf0:	f003 f868 	bl	8015dc4 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8012cf4:	69bb      	ldr	r3, [r7, #24]
 8012cf6:	685b      	ldr	r3, [r3, #4]
 8012cf8:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8012cfa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012cfc:	4618      	mov	r0, r3
 8012cfe:	f7fd f9cf 	bl	80100a0 <lwip_htons>
 8012d02:	4603      	mov	r3, r0
 8012d04:	461a      	mov	r2, r3
 8012d06:	697b      	ldr	r3, [r7, #20]
 8012d08:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012d10:	2b06      	cmp	r3, #6
 8012d12:	d006      	beq.n	8012d22 <etharp_raw+0x82>
 8012d14:	4b23      	ldr	r3, [pc, #140]	; (8012da4 <etharp_raw+0x104>)
 8012d16:	f240 426b 	movw	r2, #1131	; 0x46b
 8012d1a:	4926      	ldr	r1, [pc, #152]	; (8012db4 <etharp_raw+0x114>)
 8012d1c:	4823      	ldr	r0, [pc, #140]	; (8012dac <etharp_raw+0x10c>)
 8012d1e:	f003 f851 	bl	8015dc4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 8012d22:	697b      	ldr	r3, [r7, #20]
 8012d24:	3308      	adds	r3, #8
 8012d26:	2206      	movs	r2, #6
 8012d28:	6839      	ldr	r1, [r7, #0]
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	f002 fb41 	bl	80153b2 <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8012d30:	697b      	ldr	r3, [r7, #20]
 8012d32:	3312      	adds	r3, #18
 8012d34:	2206      	movs	r2, #6
 8012d36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012d38:	4618      	mov	r0, r3
 8012d3a:	f002 fb3a 	bl	80153b2 <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 8012d3e:	697b      	ldr	r3, [r7, #20]
 8012d40:	330e      	adds	r3, #14
 8012d42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012d44:	6812      	ldr	r2, [r2, #0]
 8012d46:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8012d48:	697b      	ldr	r3, [r7, #20]
 8012d4a:	3318      	adds	r3, #24
 8012d4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012d4e:	6812      	ldr	r2, [r2, #0]
 8012d50:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 8012d52:	697b      	ldr	r3, [r7, #20]
 8012d54:	2200      	movs	r2, #0
 8012d56:	701a      	strb	r2, [r3, #0]
 8012d58:	2200      	movs	r2, #0
 8012d5a:	f042 0201 	orr.w	r2, r2, #1
 8012d5e:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8012d60:	697b      	ldr	r3, [r7, #20]
 8012d62:	2200      	movs	r2, #0
 8012d64:	f042 0208 	orr.w	r2, r2, #8
 8012d68:	709a      	strb	r2, [r3, #2]
 8012d6a:	2200      	movs	r2, #0
 8012d6c:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8012d6e:	697b      	ldr	r3, [r7, #20]
 8012d70:	2206      	movs	r2, #6
 8012d72:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8012d74:	697b      	ldr	r3, [r7, #20]
 8012d76:	2204      	movs	r2, #4
 8012d78:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8012d7a:	f640 0306 	movw	r3, #2054	; 0x806
 8012d7e:	9300      	str	r3, [sp, #0]
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	68ba      	ldr	r2, [r7, #8]
 8012d84:	69b9      	ldr	r1, [r7, #24]
 8012d86:	68f8      	ldr	r0, [r7, #12]
 8012d88:	f001 faea 	bl	8014360 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8012d8c:	69b8      	ldr	r0, [r7, #24]
 8012d8e:	f7fe fa5d 	bl	801124c <pbuf_free>
  p = NULL;
 8012d92:	2300      	movs	r3, #0
 8012d94:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8012d96:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8012d9a:	4618      	mov	r0, r3
 8012d9c:	3720      	adds	r7, #32
 8012d9e:	46bd      	mov	sp, r7
 8012da0:	bd80      	pop	{r7, pc}
 8012da2:	bf00      	nop
 8012da4:	08019f60 	.word	0x08019f60
 8012da8:	0801a0b0 	.word	0x0801a0b0
 8012dac:	08019fd8 	.word	0x08019fd8
 8012db0:	0801a150 	.word	0x0801a150
 8012db4:	0801a184 	.word	0x0801a184

08012db8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 8012db8:	b580      	push	{r7, lr}
 8012dba:	b088      	sub	sp, #32
 8012dbc:	af04      	add	r7, sp, #16
 8012dbe:	60f8      	str	r0, [r7, #12]
 8012dc0:	60b9      	str	r1, [r7, #8]
 8012dc2:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8012dc4:	68fb      	ldr	r3, [r7, #12]
 8012dc6:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8012dca:	68fb      	ldr	r3, [r7, #12]
 8012dcc:	f103 0029 	add.w	r0, r3, #41	; 0x29
 8012dd0:	68fb      	ldr	r3, [r7, #12]
 8012dd2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8012dd4:	2201      	movs	r2, #1
 8012dd6:	9203      	str	r2, [sp, #12]
 8012dd8:	68ba      	ldr	r2, [r7, #8]
 8012dda:	9202      	str	r2, [sp, #8]
 8012ddc:	4a06      	ldr	r2, [pc, #24]	; (8012df8 <etharp_request_dst+0x40>)
 8012dde:	9201      	str	r2, [sp, #4]
 8012de0:	9300      	str	r3, [sp, #0]
 8012de2:	4603      	mov	r3, r0
 8012de4:	687a      	ldr	r2, [r7, #4]
 8012de6:	68f8      	ldr	r0, [r7, #12]
 8012de8:	f7ff ff5a 	bl	8012ca0 <etharp_raw>
 8012dec:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8012dee:	4618      	mov	r0, r3
 8012df0:	3710      	adds	r7, #16
 8012df2:	46bd      	mov	sp, r7
 8012df4:	bd80      	pop	{r7, pc}
 8012df6:	bf00      	nop
 8012df8:	0801a7bc 	.word	0x0801a7bc

08012dfc <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8012dfc:	b580      	push	{r7, lr}
 8012dfe:	b082      	sub	sp, #8
 8012e00:	af00      	add	r7, sp, #0
 8012e02:	6078      	str	r0, [r7, #4]
 8012e04:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8012e06:	4a05      	ldr	r2, [pc, #20]	; (8012e1c <etharp_request+0x20>)
 8012e08:	6839      	ldr	r1, [r7, #0]
 8012e0a:	6878      	ldr	r0, [r7, #4]
 8012e0c:	f7ff ffd4 	bl	8012db8 <etharp_request_dst>
 8012e10:	4603      	mov	r3, r0
}
 8012e12:	4618      	mov	r0, r3
 8012e14:	3708      	adds	r7, #8
 8012e16:	46bd      	mov	sp, r7
 8012e18:	bd80      	pop	{r7, pc}
 8012e1a:	bf00      	nop
 8012e1c:	0801a7b4 	.word	0x0801a7b4

08012e20 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8012e20:	b580      	push	{r7, lr}
 8012e22:	b08e      	sub	sp, #56	; 0x38
 8012e24:	af04      	add	r7, sp, #16
 8012e26:	6078      	str	r0, [r7, #4]
 8012e28:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8012e2a:	4b7a      	ldr	r3, [pc, #488]	; (8013014 <icmp_input+0x1f4>)
 8012e2c:	689b      	ldr	r3, [r3, #8]
 8012e2e:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 8012e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e32:	781b      	ldrb	r3, [r3, #0]
 8012e34:	b29b      	uxth	r3, r3
 8012e36:	f003 030f 	and.w	r3, r3, #15
 8012e3a:	b29b      	uxth	r3, r3
 8012e3c:	009b      	lsls	r3, r3, #2
 8012e3e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8012e40:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012e42:	2b13      	cmp	r3, #19
 8012e44:	f240 80d1 	bls.w	8012fea <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	895b      	ldrh	r3, [r3, #10]
 8012e4c:	2b03      	cmp	r3, #3
 8012e4e:	f240 80ce 	bls.w	8012fee <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	685b      	ldr	r3, [r3, #4]
 8012e56:	781b      	ldrb	r3, [r3, #0]
 8012e58:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 8012e5c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	f000 80bb 	beq.w	8012fdc <icmp_input+0x1bc>
 8012e66:	2b08      	cmp	r3, #8
 8012e68:	f040 80bb 	bne.w	8012fe2 <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 8012e6c:	4b6a      	ldr	r3, [pc, #424]	; (8013018 <icmp_input+0x1f8>)
 8012e6e:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012e70:	4b68      	ldr	r3, [pc, #416]	; (8013014 <icmp_input+0x1f4>)
 8012e72:	695b      	ldr	r3, [r3, #20]
 8012e74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012e78:	2be0      	cmp	r3, #224	; 0xe0
 8012e7a:	f000 80bf 	beq.w	8012ffc <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8012e7e:	4b65      	ldr	r3, [pc, #404]	; (8013014 <icmp_input+0x1f4>)
 8012e80:	695a      	ldr	r2, [r3, #20]
 8012e82:	4b64      	ldr	r3, [pc, #400]	; (8013014 <icmp_input+0x1f4>)
 8012e84:	681b      	ldr	r3, [r3, #0]
 8012e86:	4619      	mov	r1, r3
 8012e88:	4610      	mov	r0, r2
 8012e8a:	f000 fbc9 	bl	8013620 <ip4_addr_isbroadcast_u32>
 8012e8e:	4603      	mov	r3, r0
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	f040 80b5 	bne.w	8013000 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8012e96:	687b      	ldr	r3, [r7, #4]
 8012e98:	891b      	ldrh	r3, [r3, #8]
 8012e9a:	2b07      	cmp	r3, #7
 8012e9c:	f240 80a9 	bls.w	8012ff2 <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8012ea0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012ea2:	330e      	adds	r3, #14
 8012ea4:	b29b      	uxth	r3, r3
 8012ea6:	b21b      	sxth	r3, r3
 8012ea8:	4619      	mov	r1, r3
 8012eaa:	6878      	ldr	r0, [r7, #4]
 8012eac:	f7fe f9aa 	bl	8011204 <pbuf_header>
 8012eb0:	4603      	mov	r3, r0
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d046      	beq.n	8012f44 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	891a      	ldrh	r2, [r3, #8]
 8012eba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012ebc:	4413      	add	r3, r2
 8012ebe:	b29b      	uxth	r3, r3
 8012ec0:	2200      	movs	r2, #0
 8012ec2:	4619      	mov	r1, r3
 8012ec4:	2002      	movs	r0, #2
 8012ec6:	f7fd fe53 	bl	8010b70 <pbuf_alloc>
 8012eca:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 8012ecc:	69bb      	ldr	r3, [r7, #24]
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	f000 8098 	beq.w	8013004 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8012ed4:	69bb      	ldr	r3, [r7, #24]
 8012ed6:	895b      	ldrh	r3, [r3, #10]
 8012ed8:	461a      	mov	r2, r3
 8012eda:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012edc:	3308      	adds	r3, #8
 8012ede:	429a      	cmp	r2, r3
 8012ee0:	d203      	bcs.n	8012eea <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 8012ee2:	69b8      	ldr	r0, [r7, #24]
 8012ee4:	f7fe f9b2 	bl	801124c <pbuf_free>
        goto icmperr;
 8012ee8:	e08d      	b.n	8013006 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 8012eea:	69bb      	ldr	r3, [r7, #24]
 8012eec:	685b      	ldr	r3, [r3, #4]
 8012eee:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012ef0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012ef2:	4618      	mov	r0, r3
 8012ef4:	f002 fa5d 	bl	80153b2 <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 8012ef8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012efa:	425b      	negs	r3, r3
 8012efc:	b29b      	uxth	r3, r3
 8012efe:	b21b      	sxth	r3, r3
 8012f00:	4619      	mov	r1, r3
 8012f02:	69b8      	ldr	r0, [r7, #24]
 8012f04:	f7fe f97e 	bl	8011204 <pbuf_header>
 8012f08:	4603      	mov	r3, r0
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d009      	beq.n	8012f22 <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8012f0e:	4b43      	ldr	r3, [pc, #268]	; (801301c <icmp_input+0x1fc>)
 8012f10:	22af      	movs	r2, #175	; 0xaf
 8012f12:	4943      	ldr	r1, [pc, #268]	; (8013020 <icmp_input+0x200>)
 8012f14:	4843      	ldr	r0, [pc, #268]	; (8013024 <icmp_input+0x204>)
 8012f16:	f002 ff55 	bl	8015dc4 <iprintf>
        pbuf_free(r);
 8012f1a:	69b8      	ldr	r0, [r7, #24]
 8012f1c:	f7fe f996 	bl	801124c <pbuf_free>
        goto icmperr;
 8012f20:	e071      	b.n	8013006 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 8012f22:	6879      	ldr	r1, [r7, #4]
 8012f24:	69b8      	ldr	r0, [r7, #24]
 8012f26:	f7fe fac3 	bl	80114b0 <pbuf_copy>
 8012f2a:	4603      	mov	r3, r0
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	d003      	beq.n	8012f38 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 8012f30:	69b8      	ldr	r0, [r7, #24]
 8012f32:	f7fe f98b 	bl	801124c <pbuf_free>
        goto icmperr;
 8012f36:	e066      	b.n	8013006 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 8012f38:	6878      	ldr	r0, [r7, #4]
 8012f3a:	f7fe f987 	bl	801124c <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 8012f3e:	69bb      	ldr	r3, [r7, #24]
 8012f40:	607b      	str	r3, [r7, #4]
 8012f42:	e015      	b.n	8012f70 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 8012f44:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012f46:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 8012f4a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8012f4e:	33f2      	adds	r3, #242	; 0xf2
 8012f50:	b29b      	uxth	r3, r3
 8012f52:	b21b      	sxth	r3, r3
 8012f54:	4619      	mov	r1, r3
 8012f56:	6878      	ldr	r0, [r7, #4]
 8012f58:	f7fe f954 	bl	8011204 <pbuf_header>
 8012f5c:	4603      	mov	r3, r0
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d006      	beq.n	8012f70 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8012f62:	4b2e      	ldr	r3, [pc, #184]	; (801301c <icmp_input+0x1fc>)
 8012f64:	22c0      	movs	r2, #192	; 0xc0
 8012f66:	4930      	ldr	r1, [pc, #192]	; (8013028 <icmp_input+0x208>)
 8012f68:	482e      	ldr	r0, [pc, #184]	; (8013024 <icmp_input+0x204>)
 8012f6a:	f002 ff2b 	bl	8015dc4 <iprintf>
        goto icmperr;
 8012f6e:	e04a      	b.n	8013006 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	685b      	ldr	r3, [r3, #4]
 8012f74:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 8012f76:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8012f7a:	4619      	mov	r1, r3
 8012f7c:	6878      	ldr	r0, [r7, #4]
 8012f7e:	f7fe f941 	bl	8011204 <pbuf_header>
 8012f82:	4603      	mov	r3, r0
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	d12b      	bne.n	8012fe0 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	685b      	ldr	r3, [r3, #4]
 8012f8c:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 8012f8e:	69fb      	ldr	r3, [r7, #28]
 8012f90:	681a      	ldr	r2, [r3, #0]
 8012f92:	693b      	ldr	r3, [r7, #16]
 8012f94:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8012f96:	4b1f      	ldr	r3, [pc, #124]	; (8013014 <icmp_input+0x1f4>)
 8012f98:	691a      	ldr	r2, [r3, #16]
 8012f9a:	693b      	ldr	r3, [r7, #16]
 8012f9c:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 8012f9e:	697b      	ldr	r3, [r7, #20]
 8012fa0:	2200      	movs	r2, #0
 8012fa2:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 8012fa4:	697b      	ldr	r3, [r7, #20]
 8012fa6:	2200      	movs	r2, #0
 8012fa8:	709a      	strb	r2, [r3, #2]
 8012faa:	2200      	movs	r2, #0
 8012fac:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 8012fae:	693b      	ldr	r3, [r7, #16]
 8012fb0:	22ff      	movs	r2, #255	; 0xff
 8012fb2:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 8012fb4:	693b      	ldr	r3, [r7, #16]
 8012fb6:	2200      	movs	r2, #0
 8012fb8:	729a      	strb	r2, [r3, #10]
 8012fba:	2200      	movs	r2, #0
 8012fbc:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8012fbe:	683b      	ldr	r3, [r7, #0]
 8012fc0:	9302      	str	r3, [sp, #8]
 8012fc2:	2301      	movs	r3, #1
 8012fc4:	9301      	str	r3, [sp, #4]
 8012fc6:	2300      	movs	r3, #0
 8012fc8:	9300      	str	r3, [sp, #0]
 8012fca:	23ff      	movs	r3, #255	; 0xff
 8012fcc:	2200      	movs	r2, #0
 8012fce:	69f9      	ldr	r1, [r7, #28]
 8012fd0:	6878      	ldr	r0, [r7, #4]
 8012fd2:	f000 fa53 	bl	801347c <ip4_output_if>
 8012fd6:	4603      	mov	r3, r0
 8012fd8:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 8012fda:	e001      	b.n	8012fe0 <icmp_input+0x1c0>
    break;
 8012fdc:	bf00      	nop
 8012fde:	e000      	b.n	8012fe2 <icmp_input+0x1c2>
    break;
 8012fe0:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8012fe2:	6878      	ldr	r0, [r7, #4]
 8012fe4:	f7fe f932 	bl	801124c <pbuf_free>
  return;
 8012fe8:	e011      	b.n	801300e <icmp_input+0x1ee>
    goto lenerr;
 8012fea:	bf00      	nop
 8012fec:	e002      	b.n	8012ff4 <icmp_input+0x1d4>
    goto lenerr;
 8012fee:	bf00      	nop
 8012ff0:	e000      	b.n	8012ff4 <icmp_input+0x1d4>
      goto lenerr;
 8012ff2:	bf00      	nop
lenerr:
  pbuf_free(p);
 8012ff4:	6878      	ldr	r0, [r7, #4]
 8012ff6:	f7fe f929 	bl	801124c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8012ffa:	e008      	b.n	801300e <icmp_input+0x1ee>
      goto icmperr;
 8012ffc:	bf00      	nop
 8012ffe:	e002      	b.n	8013006 <icmp_input+0x1e6>
      goto icmperr;
 8013000:	bf00      	nop
 8013002:	e000      	b.n	8013006 <icmp_input+0x1e6>
        goto icmperr;
 8013004:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8013006:	6878      	ldr	r0, [r7, #4]
 8013008:	f7fe f920 	bl	801124c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801300c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801300e:	3728      	adds	r7, #40	; 0x28
 8013010:	46bd      	mov	sp, r7
 8013012:	bd80      	pop	{r7, pc}
 8013014:	200046dc 	.word	0x200046dc
 8013018:	200046f0 	.word	0x200046f0
 801301c:	0801a1c8 	.word	0x0801a1c8
 8013020:	0801a200 	.word	0x0801a200
 8013024:	0801a238 	.word	0x0801a238
 8013028:	0801a260 	.word	0x0801a260

0801302c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801302c:	b580      	push	{r7, lr}
 801302e:	b082      	sub	sp, #8
 8013030:	af00      	add	r7, sp, #0
 8013032:	6078      	str	r0, [r7, #4]
 8013034:	460b      	mov	r3, r1
 8013036:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8013038:	78fb      	ldrb	r3, [r7, #3]
 801303a:	461a      	mov	r2, r3
 801303c:	2103      	movs	r1, #3
 801303e:	6878      	ldr	r0, [r7, #4]
 8013040:	f000 f814 	bl	801306c <icmp_send_response>
}
 8013044:	bf00      	nop
 8013046:	3708      	adds	r7, #8
 8013048:	46bd      	mov	sp, r7
 801304a:	bd80      	pop	{r7, pc}

0801304c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801304c:	b580      	push	{r7, lr}
 801304e:	b082      	sub	sp, #8
 8013050:	af00      	add	r7, sp, #0
 8013052:	6078      	str	r0, [r7, #4]
 8013054:	460b      	mov	r3, r1
 8013056:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8013058:	78fb      	ldrb	r3, [r7, #3]
 801305a:	461a      	mov	r2, r3
 801305c:	210b      	movs	r1, #11
 801305e:	6878      	ldr	r0, [r7, #4]
 8013060:	f000 f804 	bl	801306c <icmp_send_response>
}
 8013064:	bf00      	nop
 8013066:	3708      	adds	r7, #8
 8013068:	46bd      	mov	sp, r7
 801306a:	bd80      	pop	{r7, pc}

0801306c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801306c:	b580      	push	{r7, lr}
 801306e:	b08c      	sub	sp, #48	; 0x30
 8013070:	af04      	add	r7, sp, #16
 8013072:	6078      	str	r0, [r7, #4]
 8013074:	460b      	mov	r3, r1
 8013076:	70fb      	strb	r3, [r7, #3]
 8013078:	4613      	mov	r3, r2
 801307a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801307c:	2200      	movs	r2, #0
 801307e:	2124      	movs	r1, #36	; 0x24
 8013080:	2001      	movs	r0, #1
 8013082:	f7fd fd75 	bl	8010b70 <pbuf_alloc>
 8013086:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8013088:	69fb      	ldr	r3, [r7, #28]
 801308a:	2b00      	cmp	r3, #0
 801308c:	d04c      	beq.n	8013128 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801308e:	69fb      	ldr	r3, [r7, #28]
 8013090:	895b      	ldrh	r3, [r3, #10]
 8013092:	2b23      	cmp	r3, #35	; 0x23
 8013094:	d806      	bhi.n	80130a4 <icmp_send_response+0x38>
 8013096:	4b26      	ldr	r3, [pc, #152]	; (8013130 <icmp_send_response+0xc4>)
 8013098:	f44f 72b1 	mov.w	r2, #354	; 0x162
 801309c:	4925      	ldr	r1, [pc, #148]	; (8013134 <icmp_send_response+0xc8>)
 801309e:	4826      	ldr	r0, [pc, #152]	; (8013138 <icmp_send_response+0xcc>)
 80130a0:	f002 fe90 	bl	8015dc4 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	685b      	ldr	r3, [r3, #4]
 80130a8:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80130aa:	69fb      	ldr	r3, [r7, #28]
 80130ac:	685b      	ldr	r3, [r3, #4]
 80130ae:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80130b0:	697b      	ldr	r3, [r7, #20]
 80130b2:	78fa      	ldrb	r2, [r7, #3]
 80130b4:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80130b6:	697b      	ldr	r3, [r7, #20]
 80130b8:	78ba      	ldrb	r2, [r7, #2]
 80130ba:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80130bc:	697b      	ldr	r3, [r7, #20]
 80130be:	2200      	movs	r2, #0
 80130c0:	711a      	strb	r2, [r3, #4]
 80130c2:	2200      	movs	r2, #0
 80130c4:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80130c6:	697b      	ldr	r3, [r7, #20]
 80130c8:	2200      	movs	r2, #0
 80130ca:	719a      	strb	r2, [r3, #6]
 80130cc:	2200      	movs	r2, #0
 80130ce:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80130d0:	69fb      	ldr	r3, [r7, #28]
 80130d2:	685b      	ldr	r3, [r3, #4]
 80130d4:	f103 0008 	add.w	r0, r3, #8
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	685b      	ldr	r3, [r3, #4]
 80130dc:	221c      	movs	r2, #28
 80130de:	4619      	mov	r1, r3
 80130e0:	f002 f967 	bl	80153b2 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80130e4:	69bb      	ldr	r3, [r7, #24]
 80130e6:	68db      	ldr	r3, [r3, #12]
 80130e8:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 80130ea:	f107 030c 	add.w	r3, r7, #12
 80130ee:	4618      	mov	r0, r3
 80130f0:	f000 f824 	bl	801313c <ip4_route>
 80130f4:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80130f6:	693b      	ldr	r3, [r7, #16]
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d011      	beq.n	8013120 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80130fc:	697b      	ldr	r3, [r7, #20]
 80130fe:	2200      	movs	r2, #0
 8013100:	709a      	strb	r2, [r3, #2]
 8013102:	2200      	movs	r2, #0
 8013104:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8013106:	f107 020c 	add.w	r2, r7, #12
 801310a:	693b      	ldr	r3, [r7, #16]
 801310c:	9302      	str	r3, [sp, #8]
 801310e:	2301      	movs	r3, #1
 8013110:	9301      	str	r3, [sp, #4]
 8013112:	2300      	movs	r3, #0
 8013114:	9300      	str	r3, [sp, #0]
 8013116:	23ff      	movs	r3, #255	; 0xff
 8013118:	2100      	movs	r1, #0
 801311a:	69f8      	ldr	r0, [r7, #28]
 801311c:	f000 f9ae 	bl	801347c <ip4_output_if>
  }
  pbuf_free(q);
 8013120:	69f8      	ldr	r0, [r7, #28]
 8013122:	f7fe f893 	bl	801124c <pbuf_free>
 8013126:	e000      	b.n	801312a <icmp_send_response+0xbe>
    return;
 8013128:	bf00      	nop
}
 801312a:	3720      	adds	r7, #32
 801312c:	46bd      	mov	sp, r7
 801312e:	bd80      	pop	{r7, pc}
 8013130:	0801a1c8 	.word	0x0801a1c8
 8013134:	0801a294 	.word	0x0801a294
 8013138:	0801a238 	.word	0x0801a238

0801313c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801313c:	b480      	push	{r7}
 801313e:	b085      	sub	sp, #20
 8013140:	af00      	add	r7, sp, #0
 8013142:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8013144:	4b30      	ldr	r3, [pc, #192]	; (8013208 <ip4_route+0xcc>)
 8013146:	681b      	ldr	r3, [r3, #0]
 8013148:	60fb      	str	r3, [r7, #12]
 801314a:	e036      	b.n	80131ba <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801314c:	68fb      	ldr	r3, [r7, #12]
 801314e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013152:	f003 0301 	and.w	r3, r3, #1
 8013156:	b2db      	uxtb	r3, r3
 8013158:	2b00      	cmp	r3, #0
 801315a:	d02b      	beq.n	80131b4 <ip4_route+0x78>
 801315c:	68fb      	ldr	r3, [r7, #12]
 801315e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013162:	089b      	lsrs	r3, r3, #2
 8013164:	f003 0301 	and.w	r3, r3, #1
 8013168:	b2db      	uxtb	r3, r3
 801316a:	2b00      	cmp	r3, #0
 801316c:	d022      	beq.n	80131b4 <ip4_route+0x78>
 801316e:	68fb      	ldr	r3, [r7, #12]
 8013170:	3304      	adds	r3, #4
 8013172:	681b      	ldr	r3, [r3, #0]
 8013174:	2b00      	cmp	r3, #0
 8013176:	d01d      	beq.n	80131b4 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	681a      	ldr	r2, [r3, #0]
 801317c:	68fb      	ldr	r3, [r7, #12]
 801317e:	3304      	adds	r3, #4
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	405a      	eors	r2, r3
 8013184:	68fb      	ldr	r3, [r7, #12]
 8013186:	3308      	adds	r3, #8
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	4013      	ands	r3, r2
 801318c:	2b00      	cmp	r3, #0
 801318e:	d101      	bne.n	8013194 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	e033      	b.n	80131fc <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801319a:	f003 0302 	and.w	r3, r3, #2
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d108      	bne.n	80131b4 <ip4_route+0x78>
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	681a      	ldr	r2, [r3, #0]
 80131a6:	68fb      	ldr	r3, [r7, #12]
 80131a8:	330c      	adds	r3, #12
 80131aa:	681b      	ldr	r3, [r3, #0]
 80131ac:	429a      	cmp	r2, r3
 80131ae:	d101      	bne.n	80131b4 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 80131b0:	68fb      	ldr	r3, [r7, #12]
 80131b2:	e023      	b.n	80131fc <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 80131b4:	68fb      	ldr	r3, [r7, #12]
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	60fb      	str	r3, [r7, #12]
 80131ba:	68fb      	ldr	r3, [r7, #12]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d1c5      	bne.n	801314c <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80131c0:	4b12      	ldr	r3, [pc, #72]	; (801320c <ip4_route+0xd0>)
 80131c2:	681b      	ldr	r3, [r3, #0]
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d015      	beq.n	80131f4 <ip4_route+0xb8>
 80131c8:	4b10      	ldr	r3, [pc, #64]	; (801320c <ip4_route+0xd0>)
 80131ca:	681b      	ldr	r3, [r3, #0]
 80131cc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80131d0:	f003 0301 	and.w	r3, r3, #1
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d00d      	beq.n	80131f4 <ip4_route+0xb8>
 80131d8:	4b0c      	ldr	r3, [pc, #48]	; (801320c <ip4_route+0xd0>)
 80131da:	681b      	ldr	r3, [r3, #0]
 80131dc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80131e0:	f003 0304 	and.w	r3, r3, #4
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d005      	beq.n	80131f4 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 80131e8:	4b08      	ldr	r3, [pc, #32]	; (801320c <ip4_route+0xd0>)
 80131ea:	681b      	ldr	r3, [r3, #0]
 80131ec:	3304      	adds	r3, #4
 80131ee:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d101      	bne.n	80131f8 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80131f4:	2300      	movs	r3, #0
 80131f6:	e001      	b.n	80131fc <ip4_route+0xc0>
  }

  return netif_default;
 80131f8:	4b04      	ldr	r3, [pc, #16]	; (801320c <ip4_route+0xd0>)
 80131fa:	681b      	ldr	r3, [r3, #0]
}
 80131fc:	4618      	mov	r0, r3
 80131fe:	3714      	adds	r7, #20
 8013200:	46bd      	mov	sp, r7
 8013202:	bc80      	pop	{r7}
 8013204:	4770      	bx	lr
 8013206:	bf00      	nop
 8013208:	20007708 	.word	0x20007708
 801320c:	2000770c 	.word	0x2000770c

08013210 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8013210:	b580      	push	{r7, lr}
 8013212:	b086      	sub	sp, #24
 8013214:	af00      	add	r7, sp, #0
 8013216:	6078      	str	r0, [r7, #4]
 8013218:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	685b      	ldr	r3, [r3, #4]
 801321e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8013220:	697b      	ldr	r3, [r7, #20]
 8013222:	781b      	ldrb	r3, [r3, #0]
 8013224:	091b      	lsrs	r3, r3, #4
 8013226:	b2db      	uxtb	r3, r3
 8013228:	2b04      	cmp	r3, #4
 801322a:	d004      	beq.n	8013236 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801322c:	6878      	ldr	r0, [r7, #4]
 801322e:	f7fe f80d 	bl	801124c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8013232:	2300      	movs	r3, #0
 8013234:	e11a      	b.n	801346c <ip4_input+0x25c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 8013236:	697b      	ldr	r3, [r7, #20]
 8013238:	781b      	ldrb	r3, [r3, #0]
 801323a:	b29b      	uxth	r3, r3
 801323c:	f003 030f 	and.w	r3, r3, #15
 8013240:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 8013242:	897b      	ldrh	r3, [r7, #10]
 8013244:	009b      	lsls	r3, r3, #2
 8013246:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8013248:	697b      	ldr	r3, [r7, #20]
 801324a:	885b      	ldrh	r3, [r3, #2]
 801324c:	b29b      	uxth	r3, r3
 801324e:	4618      	mov	r0, r3
 8013250:	f7fc ff26 	bl	80100a0 <lwip_htons>
 8013254:	4603      	mov	r3, r0
 8013256:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	891b      	ldrh	r3, [r3, #8]
 801325c:	893a      	ldrh	r2, [r7, #8]
 801325e:	429a      	cmp	r2, r3
 8013260:	d204      	bcs.n	801326c <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 8013262:	893b      	ldrh	r3, [r7, #8]
 8013264:	4619      	mov	r1, r3
 8013266:	6878      	ldr	r0, [r7, #4]
 8013268:	f7fd fe7c 	bl	8010f64 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	895b      	ldrh	r3, [r3, #10]
 8013270:	897a      	ldrh	r2, [r7, #10]
 8013272:	429a      	cmp	r2, r3
 8013274:	d807      	bhi.n	8013286 <ip4_input+0x76>
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	891b      	ldrh	r3, [r3, #8]
 801327a:	893a      	ldrh	r2, [r7, #8]
 801327c:	429a      	cmp	r2, r3
 801327e:	d802      	bhi.n	8013286 <ip4_input+0x76>
 8013280:	897b      	ldrh	r3, [r7, #10]
 8013282:	2b13      	cmp	r3, #19
 8013284:	d804      	bhi.n	8013290 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8013286:	6878      	ldr	r0, [r7, #4]
 8013288:	f7fd ffe0 	bl	801124c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801328c:	2300      	movs	r3, #0
 801328e:	e0ed      	b.n	801346c <ip4_input+0x25c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8013290:	697b      	ldr	r3, [r7, #20]
 8013292:	691b      	ldr	r3, [r3, #16]
 8013294:	4a77      	ldr	r2, [pc, #476]	; (8013474 <ip4_input+0x264>)
 8013296:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8013298:	697b      	ldr	r3, [r7, #20]
 801329a:	68db      	ldr	r3, [r3, #12]
 801329c:	4a75      	ldr	r2, [pc, #468]	; (8013474 <ip4_input+0x264>)
 801329e:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80132a0:	4b74      	ldr	r3, [pc, #464]	; (8013474 <ip4_input+0x264>)
 80132a2:	695b      	ldr	r3, [r3, #20]
 80132a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80132a8:	2be0      	cmp	r3, #224	; 0xe0
 80132aa:	d112      	bne.n	80132d2 <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80132ac:	683b      	ldr	r3, [r7, #0]
 80132ae:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80132b2:	f003 0301 	and.w	r3, r3, #1
 80132b6:	b2db      	uxtb	r3, r3
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d007      	beq.n	80132cc <ip4_input+0xbc>
 80132bc:	683b      	ldr	r3, [r7, #0]
 80132be:	3304      	adds	r3, #4
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	d002      	beq.n	80132cc <ip4_input+0xbc>
      netif = inp;
 80132c6:	683b      	ldr	r3, [r7, #0]
 80132c8:	613b      	str	r3, [r7, #16]
 80132ca:	e041      	b.n	8013350 <ip4_input+0x140>
    } else {
      netif = NULL;
 80132cc:	2300      	movs	r3, #0
 80132ce:	613b      	str	r3, [r7, #16]
 80132d0:	e03e      	b.n	8013350 <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 80132d2:	2301      	movs	r3, #1
 80132d4:	60fb      	str	r3, [r7, #12]
    netif = inp;
 80132d6:	683b      	ldr	r3, [r7, #0]
 80132d8:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80132da:	693b      	ldr	r3, [r7, #16]
 80132dc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80132e0:	f003 0301 	and.w	r3, r3, #1
 80132e4:	b2db      	uxtb	r3, r3
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d014      	beq.n	8013314 <ip4_input+0x104>
 80132ea:	693b      	ldr	r3, [r7, #16]
 80132ec:	3304      	adds	r3, #4
 80132ee:	681b      	ldr	r3, [r3, #0]
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d00f      	beq.n	8013314 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80132f4:	4b5f      	ldr	r3, [pc, #380]	; (8013474 <ip4_input+0x264>)
 80132f6:	695a      	ldr	r2, [r3, #20]
 80132f8:	693b      	ldr	r3, [r7, #16]
 80132fa:	3304      	adds	r3, #4
 80132fc:	681b      	ldr	r3, [r3, #0]
 80132fe:	429a      	cmp	r2, r3
 8013300:	d026      	beq.n	8013350 <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8013302:	4b5c      	ldr	r3, [pc, #368]	; (8013474 <ip4_input+0x264>)
 8013304:	695b      	ldr	r3, [r3, #20]
 8013306:	6939      	ldr	r1, [r7, #16]
 8013308:	4618      	mov	r0, r3
 801330a:	f000 f989 	bl	8013620 <ip4_addr_isbroadcast_u32>
 801330e:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8013310:	2b00      	cmp	r3, #0
 8013312:	d11d      	bne.n	8013350 <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 8013314:	68fb      	ldr	r3, [r7, #12]
 8013316:	2b00      	cmp	r3, #0
 8013318:	d00d      	beq.n	8013336 <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 801331a:	4b56      	ldr	r3, [pc, #344]	; (8013474 <ip4_input+0x264>)
 801331c:	695b      	ldr	r3, [r3, #20]
 801331e:	b2db      	uxtb	r3, r3
 8013320:	2b7f      	cmp	r3, #127	; 0x7f
 8013322:	d102      	bne.n	801332a <ip4_input+0x11a>
          netif = NULL;
 8013324:	2300      	movs	r3, #0
 8013326:	613b      	str	r3, [r7, #16]
          break;
 8013328:	e012      	b.n	8013350 <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 801332a:	2300      	movs	r3, #0
 801332c:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 801332e:	4b52      	ldr	r3, [pc, #328]	; (8013478 <ip4_input+0x268>)
 8013330:	681b      	ldr	r3, [r3, #0]
 8013332:	613b      	str	r3, [r7, #16]
 8013334:	e002      	b.n	801333c <ip4_input+0x12c>
      } else {
        netif = netif->next;
 8013336:	693b      	ldr	r3, [r7, #16]
 8013338:	681b      	ldr	r3, [r3, #0]
 801333a:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 801333c:	693a      	ldr	r2, [r7, #16]
 801333e:	683b      	ldr	r3, [r7, #0]
 8013340:	429a      	cmp	r2, r3
 8013342:	d102      	bne.n	801334a <ip4_input+0x13a>
        netif = netif->next;
 8013344:	693b      	ldr	r3, [r7, #16]
 8013346:	681b      	ldr	r3, [r3, #0]
 8013348:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 801334a:	693b      	ldr	r3, [r7, #16]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d1c4      	bne.n	80132da <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013350:	4b48      	ldr	r3, [pc, #288]	; (8013474 <ip4_input+0x264>)
 8013352:	691b      	ldr	r3, [r3, #16]
 8013354:	6839      	ldr	r1, [r7, #0]
 8013356:	4618      	mov	r0, r3
 8013358:	f000 f962 	bl	8013620 <ip4_addr_isbroadcast_u32>
 801335c:	4603      	mov	r3, r0
 801335e:	2b00      	cmp	r3, #0
 8013360:	d105      	bne.n	801336e <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8013362:	4b44      	ldr	r3, [pc, #272]	; (8013474 <ip4_input+0x264>)
 8013364:	691b      	ldr	r3, [r3, #16]
 8013366:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801336a:	2be0      	cmp	r3, #224	; 0xe0
 801336c:	d104      	bne.n	8013378 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801336e:	6878      	ldr	r0, [r7, #4]
 8013370:	f7fd ff6c 	bl	801124c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8013374:	2300      	movs	r3, #0
 8013376:	e079      	b.n	801346c <ip4_input+0x25c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8013378:	693b      	ldr	r3, [r7, #16]
 801337a:	2b00      	cmp	r3, #0
 801337c:	d104      	bne.n	8013388 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801337e:	6878      	ldr	r0, [r7, #4]
 8013380:	f7fd ff64 	bl	801124c <pbuf_free>
    return ERR_OK;
 8013384:	2300      	movs	r3, #0
 8013386:	e071      	b.n	801346c <ip4_input+0x25c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8013388:	697b      	ldr	r3, [r7, #20]
 801338a:	88db      	ldrh	r3, [r3, #6]
 801338c:	b29b      	uxth	r3, r3
 801338e:	461a      	mov	r2, r3
 8013390:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8013394:	4013      	ands	r3, r2
 8013396:	2b00      	cmp	r3, #0
 8013398:	d00b      	beq.n	80133b2 <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801339a:	6878      	ldr	r0, [r7, #4]
 801339c:	f000 fc84 	bl	8013ca8 <ip4_reass>
 80133a0:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	d101      	bne.n	80133ac <ip4_input+0x19c>
      return ERR_OK;
 80133a8:	2300      	movs	r3, #0
 80133aa:	e05f      	b.n	801346c <ip4_input+0x25c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	685b      	ldr	r3, [r3, #4]
 80133b0:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80133b2:	4a30      	ldr	r2, [pc, #192]	; (8013474 <ip4_input+0x264>)
 80133b4:	693b      	ldr	r3, [r7, #16]
 80133b6:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80133b8:	4a2e      	ldr	r2, [pc, #184]	; (8013474 <ip4_input+0x264>)
 80133ba:	683b      	ldr	r3, [r7, #0]
 80133bc:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80133be:	4a2d      	ldr	r2, [pc, #180]	; (8013474 <ip4_input+0x264>)
 80133c0:	697b      	ldr	r3, [r7, #20]
 80133c2:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 80133c4:	697b      	ldr	r3, [r7, #20]
 80133c6:	781b      	ldrb	r3, [r3, #0]
 80133c8:	b29b      	uxth	r3, r3
 80133ca:	f003 030f 	and.w	r3, r3, #15
 80133ce:	b29b      	uxth	r3, r3
 80133d0:	009b      	lsls	r3, r3, #2
 80133d2:	b29a      	uxth	r2, r3
 80133d4:	4b27      	ldr	r3, [pc, #156]	; (8013474 <ip4_input+0x264>)
 80133d6:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 80133d8:	897b      	ldrh	r3, [r7, #10]
 80133da:	425b      	negs	r3, r3
 80133dc:	b29b      	uxth	r3, r3
 80133de:	b21b      	sxth	r3, r3
 80133e0:	4619      	mov	r1, r3
 80133e2:	6878      	ldr	r0, [r7, #4]
 80133e4:	f7fd ff0e 	bl	8011204 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 80133e8:	697b      	ldr	r3, [r7, #20]
 80133ea:	7a5b      	ldrb	r3, [r3, #9]
 80133ec:	2b01      	cmp	r3, #1
 80133ee:	d006      	beq.n	80133fe <ip4_input+0x1ee>
 80133f0:	2b11      	cmp	r3, #17
 80133f2:	d109      	bne.n	8013408 <ip4_input+0x1f8>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 80133f4:	6839      	ldr	r1, [r7, #0]
 80133f6:	6878      	ldr	r0, [r7, #4]
 80133f8:	f7fe faca 	bl	8011990 <udp_input>
      break;
 80133fc:	e023      	b.n	8013446 <ip4_input+0x236>
      break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 80133fe:	6839      	ldr	r1, [r7, #0]
 8013400:	6878      	ldr	r0, [r7, #4]
 8013402:	f7ff fd0d 	bl	8012e20 <icmp_input>
      break;
 8013406:	e01e      	b.n	8013446 <ip4_input+0x236>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013408:	4b1a      	ldr	r3, [pc, #104]	; (8013474 <ip4_input+0x264>)
 801340a:	695b      	ldr	r3, [r3, #20]
 801340c:	6939      	ldr	r1, [r7, #16]
 801340e:	4618      	mov	r0, r3
 8013410:	f000 f906 	bl	8013620 <ip4_addr_isbroadcast_u32>
 8013414:	4603      	mov	r3, r0
 8013416:	2b00      	cmp	r3, #0
 8013418:	d112      	bne.n	8013440 <ip4_input+0x230>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801341a:	4b16      	ldr	r3, [pc, #88]	; (8013474 <ip4_input+0x264>)
 801341c:	695b      	ldr	r3, [r3, #20]
 801341e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013422:	2be0      	cmp	r3, #224	; 0xe0
 8013424:	d00c      	beq.n	8013440 <ip4_input+0x230>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 8013426:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801342a:	4619      	mov	r1, r3
 801342c:	6878      	ldr	r0, [r7, #4]
 801342e:	f7fd fefb 	bl	8011228 <pbuf_header_force>
        p->payload = iphdr;
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	697a      	ldr	r2, [r7, #20]
 8013436:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8013438:	2102      	movs	r1, #2
 801343a:	6878      	ldr	r0, [r7, #4]
 801343c:	f7ff fdf6 	bl	801302c <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 8013440:	6878      	ldr	r0, [r7, #4]
 8013442:	f7fd ff03 	bl	801124c <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8013446:	4b0b      	ldr	r3, [pc, #44]	; (8013474 <ip4_input+0x264>)
 8013448:	2200      	movs	r2, #0
 801344a:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801344c:	4b09      	ldr	r3, [pc, #36]	; (8013474 <ip4_input+0x264>)
 801344e:	2200      	movs	r2, #0
 8013450:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8013452:	4b08      	ldr	r3, [pc, #32]	; (8013474 <ip4_input+0x264>)
 8013454:	2200      	movs	r2, #0
 8013456:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8013458:	4b06      	ldr	r3, [pc, #24]	; (8013474 <ip4_input+0x264>)
 801345a:	2200      	movs	r2, #0
 801345c:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801345e:	4b05      	ldr	r3, [pc, #20]	; (8013474 <ip4_input+0x264>)
 8013460:	2200      	movs	r2, #0
 8013462:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8013464:	4b03      	ldr	r3, [pc, #12]	; (8013474 <ip4_input+0x264>)
 8013466:	2200      	movs	r2, #0
 8013468:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801346a:	2300      	movs	r3, #0
}
 801346c:	4618      	mov	r0, r3
 801346e:	3718      	adds	r7, #24
 8013470:	46bd      	mov	sp, r7
 8013472:	bd80      	pop	{r7, pc}
 8013474:	200046dc 	.word	0x200046dc
 8013478:	20007708 	.word	0x20007708

0801347c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 801347c:	b580      	push	{r7, lr}
 801347e:	b08a      	sub	sp, #40	; 0x28
 8013480:	af04      	add	r7, sp, #16
 8013482:	60f8      	str	r0, [r7, #12]
 8013484:	60b9      	str	r1, [r7, #8]
 8013486:	607a      	str	r2, [r7, #4]
 8013488:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801348a:	68bb      	ldr	r3, [r7, #8]
 801348c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	2b00      	cmp	r3, #0
 8013492:	d009      	beq.n	80134a8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8013494:	68bb      	ldr	r3, [r7, #8]
 8013496:	2b00      	cmp	r3, #0
 8013498:	d003      	beq.n	80134a2 <ip4_output_if+0x26>
 801349a:	68bb      	ldr	r3, [r7, #8]
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d102      	bne.n	80134a8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80134a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134a4:	3304      	adds	r3, #4
 80134a6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80134a8:	78fa      	ldrb	r2, [r7, #3]
 80134aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134ac:	9302      	str	r3, [sp, #8]
 80134ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80134b2:	9301      	str	r3, [sp, #4]
 80134b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80134b8:	9300      	str	r3, [sp, #0]
 80134ba:	4613      	mov	r3, r2
 80134bc:	687a      	ldr	r2, [r7, #4]
 80134be:	6979      	ldr	r1, [r7, #20]
 80134c0:	68f8      	ldr	r0, [r7, #12]
 80134c2:	f000 f805 	bl	80134d0 <ip4_output_if_src>
 80134c6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80134c8:	4618      	mov	r0, r3
 80134ca:	3718      	adds	r7, #24
 80134cc:	46bd      	mov	sp, r7
 80134ce:	bd80      	pop	{r7, pc}

080134d0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 80134d0:	b580      	push	{r7, lr}
 80134d2:	b088      	sub	sp, #32
 80134d4:	af00      	add	r7, sp, #0
 80134d6:	60f8      	str	r0, [r7, #12]
 80134d8:	60b9      	str	r1, [r7, #8]
 80134da:	607a      	str	r2, [r7, #4]
 80134dc:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80134de:	68fb      	ldr	r3, [r7, #12]
 80134e0:	89db      	ldrh	r3, [r3, #14]
 80134e2:	2b01      	cmp	r3, #1
 80134e4:	d006      	beq.n	80134f4 <ip4_output_if_src+0x24>
 80134e6:	4b48      	ldr	r3, [pc, #288]	; (8013608 <ip4_output_if_src+0x138>)
 80134e8:	f240 3233 	movw	r2, #819	; 0x333
 80134ec:	4947      	ldr	r1, [pc, #284]	; (801360c <ip4_output_if_src+0x13c>)
 80134ee:	4848      	ldr	r0, [pc, #288]	; (8013610 <ip4_output_if_src+0x140>)
 80134f0:	f002 fc68 	bl	8015dc4 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	2b00      	cmp	r3, #0
 80134f8:	d060      	beq.n	80135bc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 80134fa:	2314      	movs	r3, #20
 80134fc:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 80134fe:	2114      	movs	r1, #20
 8013500:	68f8      	ldr	r0, [r7, #12]
 8013502:	f7fd fe7f 	bl	8011204 <pbuf_header>
 8013506:	4603      	mov	r3, r0
 8013508:	2b00      	cmp	r3, #0
 801350a:	d002      	beq.n	8013512 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801350c:	f06f 0301 	mvn.w	r3, #1
 8013510:	e075      	b.n	80135fe <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8013512:	68fb      	ldr	r3, [r7, #12]
 8013514:	685b      	ldr	r3, [r3, #4]
 8013516:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8013518:	68fb      	ldr	r3, [r7, #12]
 801351a:	895b      	ldrh	r3, [r3, #10]
 801351c:	2b13      	cmp	r3, #19
 801351e:	d806      	bhi.n	801352e <ip4_output_if_src+0x5e>
 8013520:	4b39      	ldr	r3, [pc, #228]	; (8013608 <ip4_output_if_src+0x138>)
 8013522:	f240 3261 	movw	r2, #865	; 0x361
 8013526:	493b      	ldr	r1, [pc, #236]	; (8013614 <ip4_output_if_src+0x144>)
 8013528:	4839      	ldr	r0, [pc, #228]	; (8013610 <ip4_output_if_src+0x140>)
 801352a:	f002 fc4b 	bl	8015dc4 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801352e:	69fb      	ldr	r3, [r7, #28]
 8013530:	78fa      	ldrb	r2, [r7, #3]
 8013532:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8013534:	69fb      	ldr	r3, [r7, #28]
 8013536:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801353a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	681a      	ldr	r2, [r3, #0]
 8013540:	69fb      	ldr	r3, [r7, #28]
 8013542:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8013544:	8b7b      	ldrh	r3, [r7, #26]
 8013546:	089b      	lsrs	r3, r3, #2
 8013548:	b29b      	uxth	r3, r3
 801354a:	b2db      	uxtb	r3, r3
 801354c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013550:	b2da      	uxtb	r2, r3
 8013552:	69fb      	ldr	r3, [r7, #28]
 8013554:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8013556:	69fb      	ldr	r3, [r7, #28]
 8013558:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801355c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	891b      	ldrh	r3, [r3, #8]
 8013562:	4618      	mov	r0, r3
 8013564:	f7fc fd9c 	bl	80100a0 <lwip_htons>
 8013568:	4603      	mov	r3, r0
 801356a:	461a      	mov	r2, r3
 801356c:	69fb      	ldr	r3, [r7, #28]
 801356e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8013570:	69fb      	ldr	r3, [r7, #28]
 8013572:	2200      	movs	r2, #0
 8013574:	719a      	strb	r2, [r3, #6]
 8013576:	2200      	movs	r2, #0
 8013578:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801357a:	4b27      	ldr	r3, [pc, #156]	; (8013618 <ip4_output_if_src+0x148>)
 801357c:	881b      	ldrh	r3, [r3, #0]
 801357e:	4618      	mov	r0, r3
 8013580:	f7fc fd8e 	bl	80100a0 <lwip_htons>
 8013584:	4603      	mov	r3, r0
 8013586:	461a      	mov	r2, r3
 8013588:	69fb      	ldr	r3, [r7, #28]
 801358a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801358c:	4b22      	ldr	r3, [pc, #136]	; (8013618 <ip4_output_if_src+0x148>)
 801358e:	881b      	ldrh	r3, [r3, #0]
 8013590:	3301      	adds	r3, #1
 8013592:	b29a      	uxth	r2, r3
 8013594:	4b20      	ldr	r3, [pc, #128]	; (8013618 <ip4_output_if_src+0x148>)
 8013596:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8013598:	68bb      	ldr	r3, [r7, #8]
 801359a:	2b00      	cmp	r3, #0
 801359c:	d104      	bne.n	80135a8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801359e:	4b1f      	ldr	r3, [pc, #124]	; (801361c <ip4_output_if_src+0x14c>)
 80135a0:	681a      	ldr	r2, [r3, #0]
 80135a2:	69fb      	ldr	r3, [r7, #28]
 80135a4:	60da      	str	r2, [r3, #12]
 80135a6:	e003      	b.n	80135b0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80135a8:	68bb      	ldr	r3, [r7, #8]
 80135aa:	681a      	ldr	r2, [r3, #0]
 80135ac:	69fb      	ldr	r3, [r7, #28]
 80135ae:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80135b0:	69fb      	ldr	r3, [r7, #28]
 80135b2:	2200      	movs	r2, #0
 80135b4:	729a      	strb	r2, [r3, #10]
 80135b6:	2200      	movs	r2, #0
 80135b8:	72da      	strb	r2, [r3, #11]
 80135ba:	e008      	b.n	80135ce <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	685b      	ldr	r3, [r3, #4]
 80135c0:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80135c2:	69fb      	ldr	r3, [r7, #28]
 80135c4:	691b      	ldr	r3, [r3, #16]
 80135c6:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80135c8:	f107 0314 	add.w	r3, r7, #20
 80135cc:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80135ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80135d2:	2b00      	cmp	r3, #0
 80135d4:	d00c      	beq.n	80135f0 <ip4_output_if_src+0x120>
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	891a      	ldrh	r2, [r3, #8]
 80135da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80135de:	429a      	cmp	r2, r3
 80135e0:	d906      	bls.n	80135f0 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 80135e2:	687a      	ldr	r2, [r7, #4]
 80135e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80135e6:	68f8      	ldr	r0, [r7, #12]
 80135e8:	f000 fd08 	bl	8013ffc <ip4_frag>
 80135ec:	4603      	mov	r3, r0
 80135ee:	e006      	b.n	80135fe <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 80135f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135f2:	695b      	ldr	r3, [r3, #20]
 80135f4:	687a      	ldr	r2, [r7, #4]
 80135f6:	68f9      	ldr	r1, [r7, #12]
 80135f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80135fa:	4798      	blx	r3
 80135fc:	4603      	mov	r3, r0
}
 80135fe:	4618      	mov	r0, r3
 8013600:	3720      	adds	r7, #32
 8013602:	46bd      	mov	sp, r7
 8013604:	bd80      	pop	{r7, pc}
 8013606:	bf00      	nop
 8013608:	0801a2c0 	.word	0x0801a2c0
 801360c:	0801a2f4 	.word	0x0801a2f4
 8013610:	0801a300 	.word	0x0801a300
 8013614:	0801a328 	.word	0x0801a328
 8013618:	200005ba 	.word	0x200005ba
 801361c:	0801a7b0 	.word	0x0801a7b0

08013620 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8013620:	b480      	push	{r7}
 8013622:	b085      	sub	sp, #20
 8013624:	af00      	add	r7, sp, #0
 8013626:	6078      	str	r0, [r7, #4]
 8013628:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013634:	d002      	beq.n	801363c <ip4_addr_isbroadcast_u32+0x1c>
 8013636:	687b      	ldr	r3, [r7, #4]
 8013638:	2b00      	cmp	r3, #0
 801363a:	d101      	bne.n	8013640 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801363c:	2301      	movs	r3, #1
 801363e:	e02a      	b.n	8013696 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8013640:	683b      	ldr	r3, [r7, #0]
 8013642:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013646:	f003 0302 	and.w	r3, r3, #2
 801364a:	2b00      	cmp	r3, #0
 801364c:	d101      	bne.n	8013652 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801364e:	2300      	movs	r3, #0
 8013650:	e021      	b.n	8013696 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8013652:	683b      	ldr	r3, [r7, #0]
 8013654:	3304      	adds	r3, #4
 8013656:	681b      	ldr	r3, [r3, #0]
 8013658:	687a      	ldr	r2, [r7, #4]
 801365a:	429a      	cmp	r2, r3
 801365c:	d101      	bne.n	8013662 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801365e:	2300      	movs	r3, #0
 8013660:	e019      	b.n	8013696 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8013662:	68fa      	ldr	r2, [r7, #12]
 8013664:	683b      	ldr	r3, [r7, #0]
 8013666:	3304      	adds	r3, #4
 8013668:	681b      	ldr	r3, [r3, #0]
 801366a:	405a      	eors	r2, r3
 801366c:	683b      	ldr	r3, [r7, #0]
 801366e:	3308      	adds	r3, #8
 8013670:	681b      	ldr	r3, [r3, #0]
 8013672:	4013      	ands	r3, r2
 8013674:	2b00      	cmp	r3, #0
 8013676:	d10d      	bne.n	8013694 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013678:	683b      	ldr	r3, [r7, #0]
 801367a:	3308      	adds	r3, #8
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	43da      	mvns	r2, r3
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8013684:	683b      	ldr	r3, [r7, #0]
 8013686:	3308      	adds	r3, #8
 8013688:	681b      	ldr	r3, [r3, #0]
 801368a:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801368c:	429a      	cmp	r2, r3
 801368e:	d101      	bne.n	8013694 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8013690:	2301      	movs	r3, #1
 8013692:	e000      	b.n	8013696 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8013694:	2300      	movs	r3, #0
  }
}
 8013696:	4618      	mov	r0, r3
 8013698:	3714      	adds	r7, #20
 801369a:	46bd      	mov	sp, r7
 801369c:	bc80      	pop	{r7}
 801369e:	4770      	bx	lr

080136a0 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 80136a0:	b580      	push	{r7, lr}
 80136a2:	b084      	sub	sp, #16
 80136a4:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 80136a6:	2300      	movs	r3, #0
 80136a8:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 80136aa:	4b12      	ldr	r3, [pc, #72]	; (80136f4 <ip_reass_tmr+0x54>)
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 80136b0:	e018      	b.n	80136e4 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 80136b2:	68fb      	ldr	r3, [r7, #12]
 80136b4:	7fdb      	ldrb	r3, [r3, #31]
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d00b      	beq.n	80136d2 <ip_reass_tmr+0x32>
      r->timer--;
 80136ba:	68fb      	ldr	r3, [r7, #12]
 80136bc:	7fdb      	ldrb	r3, [r3, #31]
 80136be:	3b01      	subs	r3, #1
 80136c0:	b2da      	uxtb	r2, r3
 80136c2:	68fb      	ldr	r3, [r7, #12]
 80136c4:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	60bb      	str	r3, [r7, #8]
      r = r->next;
 80136ca:	68fb      	ldr	r3, [r7, #12]
 80136cc:	681b      	ldr	r3, [r3, #0]
 80136ce:	60fb      	str	r3, [r7, #12]
 80136d0:	e008      	b.n	80136e4 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 80136d2:	68fb      	ldr	r3, [r7, #12]
 80136d4:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 80136d6:	68fb      	ldr	r3, [r7, #12]
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 80136dc:	68b9      	ldr	r1, [r7, #8]
 80136de:	6878      	ldr	r0, [r7, #4]
 80136e0:	f000 f80a 	bl	80136f8 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 80136e4:	68fb      	ldr	r3, [r7, #12]
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	d1e3      	bne.n	80136b2 <ip_reass_tmr+0x12>
     }
   }
}
 80136ea:	bf00      	nop
 80136ec:	3710      	adds	r7, #16
 80136ee:	46bd      	mov	sp, r7
 80136f0:	bd80      	pop	{r7, pc}
 80136f2:	bf00      	nop
 80136f4:	200005bc 	.word	0x200005bc

080136f8 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80136f8:	b580      	push	{r7, lr}
 80136fa:	b088      	sub	sp, #32
 80136fc:	af00      	add	r7, sp, #0
 80136fe:	6078      	str	r0, [r7, #4]
 8013700:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8013702:	2300      	movs	r3, #0
 8013704:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8013706:	683a      	ldr	r2, [r7, #0]
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	429a      	cmp	r2, r3
 801370c:	d105      	bne.n	801371a <ip_reass_free_complete_datagram+0x22>
 801370e:	4b45      	ldr	r3, [pc, #276]	; (8013824 <ip_reass_free_complete_datagram+0x12c>)
 8013710:	22ab      	movs	r2, #171	; 0xab
 8013712:	4945      	ldr	r1, [pc, #276]	; (8013828 <ip_reass_free_complete_datagram+0x130>)
 8013714:	4845      	ldr	r0, [pc, #276]	; (801382c <ip_reass_free_complete_datagram+0x134>)
 8013716:	f002 fb55 	bl	8015dc4 <iprintf>
  if (prev != NULL) {
 801371a:	683b      	ldr	r3, [r7, #0]
 801371c:	2b00      	cmp	r3, #0
 801371e:	d00a      	beq.n	8013736 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8013720:	683b      	ldr	r3, [r7, #0]
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	687a      	ldr	r2, [r7, #4]
 8013726:	429a      	cmp	r2, r3
 8013728:	d005      	beq.n	8013736 <ip_reass_free_complete_datagram+0x3e>
 801372a:	4b3e      	ldr	r3, [pc, #248]	; (8013824 <ip_reass_free_complete_datagram+0x12c>)
 801372c:	22ad      	movs	r2, #173	; 0xad
 801372e:	4940      	ldr	r1, [pc, #256]	; (8013830 <ip_reass_free_complete_datagram+0x138>)
 8013730:	483e      	ldr	r0, [pc, #248]	; (801382c <ip_reass_free_complete_datagram+0x134>)
 8013732:	f002 fb47 	bl	8015dc4 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	685b      	ldr	r3, [r3, #4]
 801373a:	685b      	ldr	r3, [r3, #4]
 801373c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801373e:	697b      	ldr	r3, [r7, #20]
 8013740:	889b      	ldrh	r3, [r3, #4]
 8013742:	b29b      	uxth	r3, r3
 8013744:	2b00      	cmp	r3, #0
 8013746:	d12a      	bne.n	801379e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	685b      	ldr	r3, [r3, #4]
 801374c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801374e:	697b      	ldr	r3, [r7, #20]
 8013750:	681a      	ldr	r2, [r3, #0]
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8013756:	69bb      	ldr	r3, [r7, #24]
 8013758:	6858      	ldr	r0, [r3, #4]
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	3308      	adds	r3, #8
 801375e:	2214      	movs	r2, #20
 8013760:	4619      	mov	r1, r3
 8013762:	f001 fe26 	bl	80153b2 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8013766:	2101      	movs	r1, #1
 8013768:	69b8      	ldr	r0, [r7, #24]
 801376a:	f7ff fc6f 	bl	801304c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801376e:	69b8      	ldr	r0, [r7, #24]
 8013770:	f7fd fe00 	bl	8011374 <pbuf_clen>
 8013774:	4603      	mov	r3, r0
 8013776:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8013778:	8bfa      	ldrh	r2, [r7, #30]
 801377a:	8a7b      	ldrh	r3, [r7, #18]
 801377c:	4413      	add	r3, r2
 801377e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013782:	db05      	blt.n	8013790 <ip_reass_free_complete_datagram+0x98>
 8013784:	4b27      	ldr	r3, [pc, #156]	; (8013824 <ip_reass_free_complete_datagram+0x12c>)
 8013786:	22bc      	movs	r2, #188	; 0xbc
 8013788:	492a      	ldr	r1, [pc, #168]	; (8013834 <ip_reass_free_complete_datagram+0x13c>)
 801378a:	4828      	ldr	r0, [pc, #160]	; (801382c <ip_reass_free_complete_datagram+0x134>)
 801378c:	f002 fb1a 	bl	8015dc4 <iprintf>
    pbufs_freed += clen;
 8013790:	8bfa      	ldrh	r2, [r7, #30]
 8013792:	8a7b      	ldrh	r3, [r7, #18]
 8013794:	4413      	add	r3, r2
 8013796:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8013798:	69b8      	ldr	r0, [r7, #24]
 801379a:	f7fd fd57 	bl	801124c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	685b      	ldr	r3, [r3, #4]
 80137a2:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80137a4:	e01f      	b.n	80137e6 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80137a6:	69bb      	ldr	r3, [r7, #24]
 80137a8:	685b      	ldr	r3, [r3, #4]
 80137aa:	617b      	str	r3, [r7, #20]
    pcur = p;
 80137ac:	69bb      	ldr	r3, [r7, #24]
 80137ae:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80137b0:	697b      	ldr	r3, [r7, #20]
 80137b2:	681b      	ldr	r3, [r3, #0]
 80137b4:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80137b6:	68f8      	ldr	r0, [r7, #12]
 80137b8:	f7fd fddc 	bl	8011374 <pbuf_clen>
 80137bc:	4603      	mov	r3, r0
 80137be:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80137c0:	8bfa      	ldrh	r2, [r7, #30]
 80137c2:	8a7b      	ldrh	r3, [r7, #18]
 80137c4:	4413      	add	r3, r2
 80137c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80137ca:	db05      	blt.n	80137d8 <ip_reass_free_complete_datagram+0xe0>
 80137cc:	4b15      	ldr	r3, [pc, #84]	; (8013824 <ip_reass_free_complete_datagram+0x12c>)
 80137ce:	22cc      	movs	r2, #204	; 0xcc
 80137d0:	4918      	ldr	r1, [pc, #96]	; (8013834 <ip_reass_free_complete_datagram+0x13c>)
 80137d2:	4816      	ldr	r0, [pc, #88]	; (801382c <ip_reass_free_complete_datagram+0x134>)
 80137d4:	f002 faf6 	bl	8015dc4 <iprintf>
    pbufs_freed += clen;
 80137d8:	8bfa      	ldrh	r2, [r7, #30]
 80137da:	8a7b      	ldrh	r3, [r7, #18]
 80137dc:	4413      	add	r3, r2
 80137de:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 80137e0:	68f8      	ldr	r0, [r7, #12]
 80137e2:	f7fd fd33 	bl	801124c <pbuf_free>
  while (p != NULL) {
 80137e6:	69bb      	ldr	r3, [r7, #24]
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d1dc      	bne.n	80137a6 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 80137ec:	6839      	ldr	r1, [r7, #0]
 80137ee:	6878      	ldr	r0, [r7, #4]
 80137f0:	f000 f8c2 	bl	8013978 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 80137f4:	4b10      	ldr	r3, [pc, #64]	; (8013838 <ip_reass_free_complete_datagram+0x140>)
 80137f6:	881b      	ldrh	r3, [r3, #0]
 80137f8:	8bfa      	ldrh	r2, [r7, #30]
 80137fa:	429a      	cmp	r2, r3
 80137fc:	d905      	bls.n	801380a <ip_reass_free_complete_datagram+0x112>
 80137fe:	4b09      	ldr	r3, [pc, #36]	; (8013824 <ip_reass_free_complete_datagram+0x12c>)
 8013800:	22d2      	movs	r2, #210	; 0xd2
 8013802:	490e      	ldr	r1, [pc, #56]	; (801383c <ip_reass_free_complete_datagram+0x144>)
 8013804:	4809      	ldr	r0, [pc, #36]	; (801382c <ip_reass_free_complete_datagram+0x134>)
 8013806:	f002 fadd 	bl	8015dc4 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 801380a:	4b0b      	ldr	r3, [pc, #44]	; (8013838 <ip_reass_free_complete_datagram+0x140>)
 801380c:	881a      	ldrh	r2, [r3, #0]
 801380e:	8bfb      	ldrh	r3, [r7, #30]
 8013810:	1ad3      	subs	r3, r2, r3
 8013812:	b29a      	uxth	r2, r3
 8013814:	4b08      	ldr	r3, [pc, #32]	; (8013838 <ip_reass_free_complete_datagram+0x140>)
 8013816:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8013818:	8bfb      	ldrh	r3, [r7, #30]
}
 801381a:	4618      	mov	r0, r3
 801381c:	3720      	adds	r7, #32
 801381e:	46bd      	mov	sp, r7
 8013820:	bd80      	pop	{r7, pc}
 8013822:	bf00      	nop
 8013824:	0801a358 	.word	0x0801a358
 8013828:	0801a394 	.word	0x0801a394
 801382c:	0801a3a0 	.word	0x0801a3a0
 8013830:	0801a3c8 	.word	0x0801a3c8
 8013834:	0801a3dc 	.word	0x0801a3dc
 8013838:	200005c0 	.word	0x200005c0
 801383c:	0801a3fc 	.word	0x0801a3fc

08013840 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8013840:	b580      	push	{r7, lr}
 8013842:	b08a      	sub	sp, #40	; 0x28
 8013844:	af00      	add	r7, sp, #0
 8013846:	6078      	str	r0, [r7, #4]
 8013848:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801384a:	2300      	movs	r3, #0
 801384c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801384e:	2300      	movs	r3, #0
 8013850:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8013852:	2300      	movs	r3, #0
 8013854:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8013856:	2300      	movs	r3, #0
 8013858:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801385a:	2300      	movs	r3, #0
 801385c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801385e:	4b28      	ldr	r3, [pc, #160]	; (8013900 <ip_reass_remove_oldest_datagram+0xc0>)
 8013860:	681b      	ldr	r3, [r3, #0]
 8013862:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8013864:	e030      	b.n	80138c8 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8013866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013868:	695a      	ldr	r2, [r3, #20]
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	68db      	ldr	r3, [r3, #12]
 801386e:	429a      	cmp	r2, r3
 8013870:	d10c      	bne.n	801388c <ip_reass_remove_oldest_datagram+0x4c>
 8013872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013874:	699a      	ldr	r2, [r3, #24]
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	691b      	ldr	r3, [r3, #16]
 801387a:	429a      	cmp	r2, r3
 801387c:	d106      	bne.n	801388c <ip_reass_remove_oldest_datagram+0x4c>
 801387e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013880:	899a      	ldrh	r2, [r3, #12]
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	889b      	ldrh	r3, [r3, #4]
 8013886:	b29b      	uxth	r3, r3
 8013888:	429a      	cmp	r2, r3
 801388a:	d014      	beq.n	80138b6 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801388c:	693b      	ldr	r3, [r7, #16]
 801388e:	3301      	adds	r3, #1
 8013890:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8013892:	6a3b      	ldr	r3, [r7, #32]
 8013894:	2b00      	cmp	r3, #0
 8013896:	d104      	bne.n	80138a2 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8013898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801389a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801389c:	69fb      	ldr	r3, [r7, #28]
 801389e:	61bb      	str	r3, [r7, #24]
 80138a0:	e009      	b.n	80138b6 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80138a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138a4:	7fda      	ldrb	r2, [r3, #31]
 80138a6:	6a3b      	ldr	r3, [r7, #32]
 80138a8:	7fdb      	ldrb	r3, [r3, #31]
 80138aa:	429a      	cmp	r2, r3
 80138ac:	d803      	bhi.n	80138b6 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80138ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138b0:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80138b2:	69fb      	ldr	r3, [r7, #28]
 80138b4:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80138b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138b8:	681b      	ldr	r3, [r3, #0]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d001      	beq.n	80138c2 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80138be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138c0:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80138c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138c4:	681b      	ldr	r3, [r3, #0]
 80138c6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80138c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138ca:	2b00      	cmp	r3, #0
 80138cc:	d1cb      	bne.n	8013866 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80138ce:	6a3b      	ldr	r3, [r7, #32]
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d008      	beq.n	80138e6 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80138d4:	69b9      	ldr	r1, [r7, #24]
 80138d6:	6a38      	ldr	r0, [r7, #32]
 80138d8:	f7ff ff0e 	bl	80136f8 <ip_reass_free_complete_datagram>
 80138dc:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80138de:	697a      	ldr	r2, [r7, #20]
 80138e0:	68fb      	ldr	r3, [r7, #12]
 80138e2:	4413      	add	r3, r2
 80138e4:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80138e6:	697a      	ldr	r2, [r7, #20]
 80138e8:	683b      	ldr	r3, [r7, #0]
 80138ea:	429a      	cmp	r2, r3
 80138ec:	da02      	bge.n	80138f4 <ip_reass_remove_oldest_datagram+0xb4>
 80138ee:	693b      	ldr	r3, [r7, #16]
 80138f0:	2b01      	cmp	r3, #1
 80138f2:	dcac      	bgt.n	801384e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80138f4:	697b      	ldr	r3, [r7, #20]
}
 80138f6:	4618      	mov	r0, r3
 80138f8:	3728      	adds	r7, #40	; 0x28
 80138fa:	46bd      	mov	sp, r7
 80138fc:	bd80      	pop	{r7, pc}
 80138fe:	bf00      	nop
 8013900:	200005bc 	.word	0x200005bc

08013904 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8013904:	b580      	push	{r7, lr}
 8013906:	b084      	sub	sp, #16
 8013908:	af00      	add	r7, sp, #0
 801390a:	6078      	str	r0, [r7, #4]
 801390c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801390e:	2001      	movs	r0, #1
 8013910:	f7fc ff54 	bl	80107bc <memp_malloc>
 8013914:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8013916:	68fb      	ldr	r3, [r7, #12]
 8013918:	2b00      	cmp	r3, #0
 801391a:	d110      	bne.n	801393e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801391c:	6839      	ldr	r1, [r7, #0]
 801391e:	6878      	ldr	r0, [r7, #4]
 8013920:	f7ff ff8e 	bl	8013840 <ip_reass_remove_oldest_datagram>
 8013924:	4602      	mov	r2, r0
 8013926:	683b      	ldr	r3, [r7, #0]
 8013928:	4293      	cmp	r3, r2
 801392a:	dc03      	bgt.n	8013934 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801392c:	2001      	movs	r0, #1
 801392e:	f7fc ff45 	bl	80107bc <memp_malloc>
 8013932:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8013934:	68fb      	ldr	r3, [r7, #12]
 8013936:	2b00      	cmp	r3, #0
 8013938:	d101      	bne.n	801393e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 801393a:	2300      	movs	r3, #0
 801393c:	e016      	b.n	801396c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801393e:	2220      	movs	r2, #32
 8013940:	2100      	movs	r1, #0
 8013942:	68f8      	ldr	r0, [r7, #12]
 8013944:	f001 fd40 	bl	80153c8 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8013948:	68fb      	ldr	r3, [r7, #12]
 801394a:	2203      	movs	r2, #3
 801394c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801394e:	4b09      	ldr	r3, [pc, #36]	; (8013974 <ip_reass_enqueue_new_datagram+0x70>)
 8013950:	681a      	ldr	r2, [r3, #0]
 8013952:	68fb      	ldr	r3, [r7, #12]
 8013954:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8013956:	4a07      	ldr	r2, [pc, #28]	; (8013974 <ip_reass_enqueue_new_datagram+0x70>)
 8013958:	68fb      	ldr	r3, [r7, #12]
 801395a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801395c:	68fb      	ldr	r3, [r7, #12]
 801395e:	3308      	adds	r3, #8
 8013960:	2214      	movs	r2, #20
 8013962:	6879      	ldr	r1, [r7, #4]
 8013964:	4618      	mov	r0, r3
 8013966:	f001 fd24 	bl	80153b2 <memcpy>
  return ipr;
 801396a:	68fb      	ldr	r3, [r7, #12]
}
 801396c:	4618      	mov	r0, r3
 801396e:	3710      	adds	r7, #16
 8013970:	46bd      	mov	sp, r7
 8013972:	bd80      	pop	{r7, pc}
 8013974:	200005bc 	.word	0x200005bc

08013978 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8013978:	b580      	push	{r7, lr}
 801397a:	b082      	sub	sp, #8
 801397c:	af00      	add	r7, sp, #0
 801397e:	6078      	str	r0, [r7, #4]
 8013980:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8013982:	4b10      	ldr	r3, [pc, #64]	; (80139c4 <ip_reass_dequeue_datagram+0x4c>)
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	687a      	ldr	r2, [r7, #4]
 8013988:	429a      	cmp	r2, r3
 801398a:	d104      	bne.n	8013996 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	681b      	ldr	r3, [r3, #0]
 8013990:	4a0c      	ldr	r2, [pc, #48]	; (80139c4 <ip_reass_dequeue_datagram+0x4c>)
 8013992:	6013      	str	r3, [r2, #0]
 8013994:	e00d      	b.n	80139b2 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8013996:	683b      	ldr	r3, [r7, #0]
 8013998:	2b00      	cmp	r3, #0
 801399a:	d106      	bne.n	80139aa <ip_reass_dequeue_datagram+0x32>
 801399c:	4b0a      	ldr	r3, [pc, #40]	; (80139c8 <ip_reass_dequeue_datagram+0x50>)
 801399e:	f240 1245 	movw	r2, #325	; 0x145
 80139a2:	490a      	ldr	r1, [pc, #40]	; (80139cc <ip_reass_dequeue_datagram+0x54>)
 80139a4:	480a      	ldr	r0, [pc, #40]	; (80139d0 <ip_reass_dequeue_datagram+0x58>)
 80139a6:	f002 fa0d 	bl	8015dc4 <iprintf>
    prev->next = ipr->next;
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	681a      	ldr	r2, [r3, #0]
 80139ae:	683b      	ldr	r3, [r7, #0]
 80139b0:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80139b2:	6879      	ldr	r1, [r7, #4]
 80139b4:	2001      	movs	r0, #1
 80139b6:	f7fc ff4d 	bl	8010854 <memp_free>
}
 80139ba:	bf00      	nop
 80139bc:	3708      	adds	r7, #8
 80139be:	46bd      	mov	sp, r7
 80139c0:	bd80      	pop	{r7, pc}
 80139c2:	bf00      	nop
 80139c4:	200005bc 	.word	0x200005bc
 80139c8:	0801a358 	.word	0x0801a358
 80139cc:	0801a418 	.word	0x0801a418
 80139d0:	0801a3a0 	.word	0x0801a3a0

080139d4 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80139d4:	b580      	push	{r7, lr}
 80139d6:	b08c      	sub	sp, #48	; 0x30
 80139d8:	af00      	add	r7, sp, #0
 80139da:	60f8      	str	r0, [r7, #12]
 80139dc:	60b9      	str	r1, [r7, #8]
 80139de:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 80139e0:	2300      	movs	r3, #0
 80139e2:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80139e4:	2301      	movs	r3, #1
 80139e6:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 80139e8:	68bb      	ldr	r3, [r7, #8]
 80139ea:	685b      	ldr	r3, [r3, #4]
 80139ec:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 80139ee:	69fb      	ldr	r3, [r7, #28]
 80139f0:	885b      	ldrh	r3, [r3, #2]
 80139f2:	b29b      	uxth	r3, r3
 80139f4:	4618      	mov	r0, r3
 80139f6:	f7fc fb53 	bl	80100a0 <lwip_htons>
 80139fa:	4603      	mov	r3, r0
 80139fc:	461a      	mov	r2, r3
 80139fe:	69fb      	ldr	r3, [r7, #28]
 8013a00:	781b      	ldrb	r3, [r3, #0]
 8013a02:	b29b      	uxth	r3, r3
 8013a04:	f003 030f 	and.w	r3, r3, #15
 8013a08:	b29b      	uxth	r3, r3
 8013a0a:	009b      	lsls	r3, r3, #2
 8013a0c:	b29b      	uxth	r3, r3
 8013a0e:	1ad3      	subs	r3, r2, r3
 8013a10:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8013a12:	69fb      	ldr	r3, [r7, #28]
 8013a14:	88db      	ldrh	r3, [r3, #6]
 8013a16:	b29b      	uxth	r3, r3
 8013a18:	4618      	mov	r0, r3
 8013a1a:	f7fc fb41 	bl	80100a0 <lwip_htons>
 8013a1e:	4603      	mov	r3, r0
 8013a20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013a24:	b29b      	uxth	r3, r3
 8013a26:	00db      	lsls	r3, r3, #3
 8013a28:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 8013a2a:	68bb      	ldr	r3, [r7, #8]
 8013a2c:	685b      	ldr	r3, [r3, #4]
 8013a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8013a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a32:	2200      	movs	r2, #0
 8013a34:	701a      	strb	r2, [r3, #0]
 8013a36:	2200      	movs	r2, #0
 8013a38:	705a      	strb	r2, [r3, #1]
 8013a3a:	2200      	movs	r2, #0
 8013a3c:	709a      	strb	r2, [r3, #2]
 8013a3e:	2200      	movs	r2, #0
 8013a40:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8013a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a44:	8b3a      	ldrh	r2, [r7, #24]
 8013a46:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 8013a48:	8b3a      	ldrh	r2, [r7, #24]
 8013a4a:	8b7b      	ldrh	r3, [r7, #26]
 8013a4c:	4413      	add	r3, r2
 8013a4e:	b29a      	uxth	r2, r3
 8013a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a52:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8013a54:	68fb      	ldr	r3, [r7, #12]
 8013a56:	685b      	ldr	r3, [r3, #4]
 8013a58:	627b      	str	r3, [r7, #36]	; 0x24
 8013a5a:	e061      	b.n	8013b20 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 8013a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a5e:	685b      	ldr	r3, [r3, #4]
 8013a60:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 8013a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a64:	889b      	ldrh	r3, [r3, #4]
 8013a66:	b29a      	uxth	r2, r3
 8013a68:	697b      	ldr	r3, [r7, #20]
 8013a6a:	889b      	ldrh	r3, [r3, #4]
 8013a6c:	b29b      	uxth	r3, r3
 8013a6e:	429a      	cmp	r2, r3
 8013a70:	d232      	bcs.n	8013ad8 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8013a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013a76:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8013a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a7a:	2b00      	cmp	r3, #0
 8013a7c:	d01f      	beq.n	8013abe <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8013a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a80:	889b      	ldrh	r3, [r3, #4]
 8013a82:	b29a      	uxth	r2, r3
 8013a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a86:	88db      	ldrh	r3, [r3, #6]
 8013a88:	b29b      	uxth	r3, r3
 8013a8a:	429a      	cmp	r2, r3
 8013a8c:	f0c0 80e3 	bcc.w	8013c56 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 8013a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a92:	88db      	ldrh	r3, [r3, #6]
 8013a94:	b29a      	uxth	r2, r3
 8013a96:	697b      	ldr	r3, [r7, #20]
 8013a98:	889b      	ldrh	r3, [r3, #4]
 8013a9a:	b29b      	uxth	r3, r3
 8013a9c:	429a      	cmp	r2, r3
 8013a9e:	f200 80da 	bhi.w	8013c56 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8013aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013aa4:	68ba      	ldr	r2, [r7, #8]
 8013aa6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8013aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013aaa:	88db      	ldrh	r3, [r3, #6]
 8013aac:	b29a      	uxth	r2, r3
 8013aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ab0:	889b      	ldrh	r3, [r3, #4]
 8013ab2:	b29b      	uxth	r3, r3
 8013ab4:	429a      	cmp	r2, r3
 8013ab6:	d037      	beq.n	8013b28 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8013ab8:	2300      	movs	r3, #0
 8013aba:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8013abc:	e034      	b.n	8013b28 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 8013abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ac0:	88db      	ldrh	r3, [r3, #6]
 8013ac2:	b29a      	uxth	r2, r3
 8013ac4:	697b      	ldr	r3, [r7, #20]
 8013ac6:	889b      	ldrh	r3, [r3, #4]
 8013ac8:	b29b      	uxth	r3, r3
 8013aca:	429a      	cmp	r2, r3
 8013acc:	f200 80c5 	bhi.w	8013c5a <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 8013ad0:	68fb      	ldr	r3, [r7, #12]
 8013ad2:	68ba      	ldr	r2, [r7, #8]
 8013ad4:	605a      	str	r2, [r3, #4]
      break;
 8013ad6:	e027      	b.n	8013b28 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 8013ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ada:	889b      	ldrh	r3, [r3, #4]
 8013adc:	b29a      	uxth	r2, r3
 8013ade:	697b      	ldr	r3, [r7, #20]
 8013ae0:	889b      	ldrh	r3, [r3, #4]
 8013ae2:	b29b      	uxth	r3, r3
 8013ae4:	429a      	cmp	r2, r3
 8013ae6:	f000 80ba 	beq.w	8013c5e <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8013aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013aec:	889b      	ldrh	r3, [r3, #4]
 8013aee:	b29a      	uxth	r2, r3
 8013af0:	697b      	ldr	r3, [r7, #20]
 8013af2:	88db      	ldrh	r3, [r3, #6]
 8013af4:	b29b      	uxth	r3, r3
 8013af6:	429a      	cmp	r2, r3
 8013af8:	f0c0 80b3 	bcc.w	8013c62 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8013afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013afe:	2b00      	cmp	r3, #0
 8013b00:	d009      	beq.n	8013b16 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 8013b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b04:	88db      	ldrh	r3, [r3, #6]
 8013b06:	b29a      	uxth	r2, r3
 8013b08:	697b      	ldr	r3, [r7, #20]
 8013b0a:	889b      	ldrh	r3, [r3, #4]
 8013b0c:	b29b      	uxth	r3, r3
 8013b0e:	429a      	cmp	r2, r3
 8013b10:	d001      	beq.n	8013b16 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8013b12:	2300      	movs	r3, #0
 8013b14:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8013b16:	697b      	ldr	r3, [r7, #20]
 8013b18:	681b      	ldr	r3, [r3, #0]
 8013b1a:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8013b1c:	697b      	ldr	r3, [r7, #20]
 8013b1e:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8013b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d19a      	bne.n	8013a5c <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 8013b26:	e000      	b.n	8013b2a <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 8013b28:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8013b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d12d      	bne.n	8013b8c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 8013b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d01c      	beq.n	8013b70 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8013b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b38:	88db      	ldrh	r3, [r3, #6]
 8013b3a:	b29a      	uxth	r2, r3
 8013b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b3e:	889b      	ldrh	r3, [r3, #4]
 8013b40:	b29b      	uxth	r3, r3
 8013b42:	429a      	cmp	r2, r3
 8013b44:	d906      	bls.n	8013b54 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 8013b46:	4b51      	ldr	r3, [pc, #324]	; (8013c8c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013b48:	f240 12ab 	movw	r2, #427	; 0x1ab
 8013b4c:	4950      	ldr	r1, [pc, #320]	; (8013c90 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8013b4e:	4851      	ldr	r0, [pc, #324]	; (8013c94 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013b50:	f002 f938 	bl	8015dc4 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8013b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b56:	68ba      	ldr	r2, [r7, #8]
 8013b58:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8013b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b5c:	88db      	ldrh	r3, [r3, #6]
 8013b5e:	b29a      	uxth	r2, r3
 8013b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b62:	889b      	ldrh	r3, [r3, #4]
 8013b64:	b29b      	uxth	r3, r3
 8013b66:	429a      	cmp	r2, r3
 8013b68:	d010      	beq.n	8013b8c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 8013b6a:	2300      	movs	r3, #0
 8013b6c:	623b      	str	r3, [r7, #32]
 8013b6e:	e00d      	b.n	8013b8c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8013b70:	68fb      	ldr	r3, [r7, #12]
 8013b72:	685b      	ldr	r3, [r3, #4]
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d006      	beq.n	8013b86 <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 8013b78:	4b44      	ldr	r3, [pc, #272]	; (8013c8c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013b7a:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 8013b7e:	4946      	ldr	r1, [pc, #280]	; (8013c98 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8013b80:	4844      	ldr	r0, [pc, #272]	; (8013c94 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013b82:	f002 f91f 	bl	8015dc4 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8013b86:	68fb      	ldr	r3, [r7, #12]
 8013b88:	68ba      	ldr	r2, [r7, #8]
 8013b8a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	d105      	bne.n	8013b9e <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 8013b92:	68fb      	ldr	r3, [r7, #12]
 8013b94:	7f9b      	ldrb	r3, [r3, #30]
 8013b96:	f003 0301 	and.w	r3, r3, #1
 8013b9a:	2b00      	cmp	r3, #0
 8013b9c:	d059      	beq.n	8013c52 <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 8013b9e:	6a3b      	ldr	r3, [r7, #32]
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d04f      	beq.n	8013c44 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 8013ba4:	68fb      	ldr	r3, [r7, #12]
 8013ba6:	685b      	ldr	r3, [r3, #4]
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d006      	beq.n	8013bba <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8013bac:	68fb      	ldr	r3, [r7, #12]
 8013bae:	685b      	ldr	r3, [r3, #4]
 8013bb0:	685b      	ldr	r3, [r3, #4]
 8013bb2:	889b      	ldrh	r3, [r3, #4]
 8013bb4:	b29b      	uxth	r3, r3
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d002      	beq.n	8013bc0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8013bba:	2300      	movs	r3, #0
 8013bbc:	623b      	str	r3, [r7, #32]
 8013bbe:	e041      	b.n	8013c44 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8013bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bc2:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8013bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bc6:	681b      	ldr	r3, [r3, #0]
 8013bc8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8013bca:	e012      	b.n	8013bf2 <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 8013bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bce:	685b      	ldr	r3, [r3, #4]
 8013bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8013bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bd4:	88db      	ldrh	r3, [r3, #6]
 8013bd6:	b29a      	uxth	r2, r3
 8013bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bda:	889b      	ldrh	r3, [r3, #4]
 8013bdc:	b29b      	uxth	r3, r3
 8013bde:	429a      	cmp	r2, r3
 8013be0:	d002      	beq.n	8013be8 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 8013be2:	2300      	movs	r3, #0
 8013be4:	623b      	str	r3, [r7, #32]
            break;
 8013be6:	e007      	b.n	8013bf8 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 8013be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bea:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8013bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bee:	681b      	ldr	r3, [r3, #0]
 8013bf0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8013bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bf4:	2b00      	cmp	r3, #0
 8013bf6:	d1e9      	bne.n	8013bcc <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8013bf8:	6a3b      	ldr	r3, [r7, #32]
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d022      	beq.n	8013c44 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	685b      	ldr	r3, [r3, #4]
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	d106      	bne.n	8013c14 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 8013c06:	4b21      	ldr	r3, [pc, #132]	; (8013c8c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013c08:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8013c0c:	4923      	ldr	r1, [pc, #140]	; (8013c9c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8013c0e:	4821      	ldr	r0, [pc, #132]	; (8013c94 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013c10:	f002 f8d8 	bl	8015dc4 <iprintf>
          LWIP_ASSERT("sanity check",
 8013c14:	68fb      	ldr	r3, [r7, #12]
 8013c16:	685b      	ldr	r3, [r3, #4]
 8013c18:	685b      	ldr	r3, [r3, #4]
 8013c1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013c1c:	429a      	cmp	r2, r3
 8013c1e:	d106      	bne.n	8013c2e <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 8013c20:	4b1a      	ldr	r3, [pc, #104]	; (8013c8c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013c22:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8013c26:	491d      	ldr	r1, [pc, #116]	; (8013c9c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8013c28:	481a      	ldr	r0, [pc, #104]	; (8013c94 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013c2a:	f002 f8cb 	bl	8015dc4 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8013c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	2b00      	cmp	r3, #0
 8013c34:	d006      	beq.n	8013c44 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 8013c36:	4b15      	ldr	r3, [pc, #84]	; (8013c8c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8013c38:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8013c3c:	4918      	ldr	r1, [pc, #96]	; (8013ca0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8013c3e:	4815      	ldr	r0, [pc, #84]	; (8013c94 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8013c40:	f002 f8c0 	bl	8015dc4 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8013c44:	6a3b      	ldr	r3, [r7, #32]
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	bf14      	ite	ne
 8013c4a:	2301      	movne	r3, #1
 8013c4c:	2300      	moveq	r3, #0
 8013c4e:	b2db      	uxtb	r3, r3
 8013c50:	e018      	b.n	8013c84 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8013c52:	2300      	movs	r3, #0
 8013c54:	e016      	b.n	8013c84 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 8013c56:	bf00      	nop
 8013c58:	e004      	b.n	8013c64 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 8013c5a:	bf00      	nop
 8013c5c:	e002      	b.n	8013c64 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8013c5e:	bf00      	nop
 8013c60:	e000      	b.n	8013c64 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8013c62:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 8013c64:	68b8      	ldr	r0, [r7, #8]
 8013c66:	f7fd fb85 	bl	8011374 <pbuf_clen>
 8013c6a:	4603      	mov	r3, r0
 8013c6c:	461a      	mov	r2, r3
 8013c6e:	4b0d      	ldr	r3, [pc, #52]	; (8013ca4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8013c70:	881b      	ldrh	r3, [r3, #0]
 8013c72:	1a9b      	subs	r3, r3, r2
 8013c74:	b29a      	uxth	r2, r3
 8013c76:	4b0b      	ldr	r3, [pc, #44]	; (8013ca4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8013c78:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 8013c7a:	68b8      	ldr	r0, [r7, #8]
 8013c7c:	f7fd fae6 	bl	801124c <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013c80:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 8013c84:	4618      	mov	r0, r3
 8013c86:	3730      	adds	r7, #48	; 0x30
 8013c88:	46bd      	mov	sp, r7
 8013c8a:	bd80      	pop	{r7, pc}
 8013c8c:	0801a358 	.word	0x0801a358
 8013c90:	0801a434 	.word	0x0801a434
 8013c94:	0801a3a0 	.word	0x0801a3a0
 8013c98:	0801a454 	.word	0x0801a454
 8013c9c:	0801a48c 	.word	0x0801a48c
 8013ca0:	0801a49c 	.word	0x0801a49c
 8013ca4:	200005c0 	.word	0x200005c0

08013ca8 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8013ca8:	b580      	push	{r7, lr}
 8013caa:	b08e      	sub	sp, #56	; 0x38
 8013cac:	af00      	add	r7, sp, #0
 8013cae:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 8013cb0:	687b      	ldr	r3, [r7, #4]
 8013cb2:	685b      	ldr	r3, [r3, #4]
 8013cb4:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 8013cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cb8:	781b      	ldrb	r3, [r3, #0]
 8013cba:	f003 030f 	and.w	r3, r3, #15
 8013cbe:	009b      	lsls	r3, r3, #2
 8013cc0:	2b14      	cmp	r3, #20
 8013cc2:	f040 8131 	bne.w	8013f28 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8013cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cc8:	88db      	ldrh	r3, [r3, #6]
 8013cca:	b29b      	uxth	r3, r3
 8013ccc:	4618      	mov	r0, r3
 8013cce:	f7fc f9e7 	bl	80100a0 <lwip_htons>
 8013cd2:	4603      	mov	r3, r0
 8013cd4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013cd8:	b29b      	uxth	r3, r3
 8013cda:	00db      	lsls	r3, r3, #3
 8013cdc:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8013cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ce0:	885b      	ldrh	r3, [r3, #2]
 8013ce2:	b29b      	uxth	r3, r3
 8013ce4:	4618      	mov	r0, r3
 8013ce6:	f7fc f9db 	bl	80100a0 <lwip_htons>
 8013cea:	4603      	mov	r3, r0
 8013cec:	461a      	mov	r2, r3
 8013cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cf0:	781b      	ldrb	r3, [r3, #0]
 8013cf2:	b29b      	uxth	r3, r3
 8013cf4:	f003 030f 	and.w	r3, r3, #15
 8013cf8:	b29b      	uxth	r3, r3
 8013cfa:	009b      	lsls	r3, r3, #2
 8013cfc:	b29b      	uxth	r3, r3
 8013cfe:	1ad3      	subs	r3, r2, r3
 8013d00:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8013d02:	6878      	ldr	r0, [r7, #4]
 8013d04:	f7fd fb36 	bl	8011374 <pbuf_clen>
 8013d08:	4603      	mov	r3, r0
 8013d0a:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8013d0c:	4b8d      	ldr	r3, [pc, #564]	; (8013f44 <ip4_reass+0x29c>)
 8013d0e:	881b      	ldrh	r3, [r3, #0]
 8013d10:	461a      	mov	r2, r3
 8013d12:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013d14:	4413      	add	r3, r2
 8013d16:	2b0a      	cmp	r3, #10
 8013d18:	dd10      	ble.n	8013d3c <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8013d1a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013d1c:	4619      	mov	r1, r3
 8013d1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013d20:	f7ff fd8e 	bl	8013840 <ip_reass_remove_oldest_datagram>
 8013d24:	4603      	mov	r3, r0
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	f000 8100 	beq.w	8013f2c <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8013d2c:	4b85      	ldr	r3, [pc, #532]	; (8013f44 <ip4_reass+0x29c>)
 8013d2e:	881b      	ldrh	r3, [r3, #0]
 8013d30:	461a      	mov	r2, r3
 8013d32:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013d34:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8013d36:	2b0a      	cmp	r3, #10
 8013d38:	f300 80f8 	bgt.w	8013f2c <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8013d3c:	4b82      	ldr	r3, [pc, #520]	; (8013f48 <ip4_reass+0x2a0>)
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	633b      	str	r3, [r7, #48]	; 0x30
 8013d42:	e015      	b.n	8013d70 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8013d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d46:	695a      	ldr	r2, [r3, #20]
 8013d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d4a:	68db      	ldr	r3, [r3, #12]
 8013d4c:	429a      	cmp	r2, r3
 8013d4e:	d10c      	bne.n	8013d6a <ip4_reass+0xc2>
 8013d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d52:	699a      	ldr	r2, [r3, #24]
 8013d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d56:	691b      	ldr	r3, [r3, #16]
 8013d58:	429a      	cmp	r2, r3
 8013d5a:	d106      	bne.n	8013d6a <ip4_reass+0xc2>
 8013d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d5e:	899a      	ldrh	r2, [r3, #12]
 8013d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d62:	889b      	ldrh	r3, [r3, #4]
 8013d64:	b29b      	uxth	r3, r3
 8013d66:	429a      	cmp	r2, r3
 8013d68:	d006      	beq.n	8013d78 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8013d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d6c:	681b      	ldr	r3, [r3, #0]
 8013d6e:	633b      	str	r3, [r7, #48]	; 0x30
 8013d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d1e6      	bne.n	8013d44 <ip4_reass+0x9c>
 8013d76:	e000      	b.n	8013d7a <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8013d78:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8013d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	d109      	bne.n	8013d94 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8013d80:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013d82:	4619      	mov	r1, r3
 8013d84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013d86:	f7ff fdbd 	bl	8013904 <ip_reass_enqueue_new_datagram>
 8013d8a:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8013d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d11c      	bne.n	8013dcc <ip4_reass+0x124>
      goto nullreturn;
 8013d92:	e0ce      	b.n	8013f32 <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8013d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d96:	88db      	ldrh	r3, [r3, #6]
 8013d98:	b29b      	uxth	r3, r3
 8013d9a:	4618      	mov	r0, r3
 8013d9c:	f7fc f980 	bl	80100a0 <lwip_htons>
 8013da0:	4603      	mov	r3, r0
 8013da2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d110      	bne.n	8013dcc <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8013daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dac:	89db      	ldrh	r3, [r3, #14]
 8013dae:	4618      	mov	r0, r3
 8013db0:	f7fc f976 	bl	80100a0 <lwip_htons>
 8013db4:	4603      	mov	r3, r0
 8013db6:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8013dba:	2b00      	cmp	r3, #0
 8013dbc:	d006      	beq.n	8013dcc <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8013dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dc0:	3308      	adds	r3, #8
 8013dc2:	2214      	movs	r2, #20
 8013dc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8013dc6:	4618      	mov	r0, r3
 8013dc8:	f001 faf3 	bl	80153b2 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8013dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013dce:	88db      	ldrh	r3, [r3, #6]
 8013dd0:	b29b      	uxth	r3, r3
 8013dd2:	f003 0320 	and.w	r3, r3, #32
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	bf0c      	ite	eq
 8013dda:	2301      	moveq	r3, #1
 8013ddc:	2300      	movne	r3, #0
 8013dde:	b2db      	uxtb	r3, r3
 8013de0:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8013de2:	69fb      	ldr	r3, [r7, #28]
 8013de4:	2b00      	cmp	r3, #0
 8013de6:	d00e      	beq.n	8013e06 <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 8013de8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8013dea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013dec:	4413      	add	r3, r2
 8013dee:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8013df0:	8b7a      	ldrh	r2, [r7, #26]
 8013df2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013df4:	429a      	cmp	r2, r3
 8013df6:	f0c0 8099 	bcc.w	8013f2c <ip4_reass+0x284>
 8013dfa:	8b7b      	ldrh	r3, [r7, #26]
 8013dfc:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8013e00:	4293      	cmp	r3, r2
 8013e02:	f200 8093 	bhi.w	8013f2c <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8013e06:	69fa      	ldr	r2, [r7, #28]
 8013e08:	6879      	ldr	r1, [r7, #4]
 8013e0a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013e0c:	f7ff fde2 	bl	80139d4 <ip_reass_chain_frag_into_datagram_and_validate>
 8013e10:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8013e12:	697b      	ldr	r3, [r7, #20]
 8013e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e18:	f000 808a 	beq.w	8013f30 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8013e1c:	4b49      	ldr	r3, [pc, #292]	; (8013f44 <ip4_reass+0x29c>)
 8013e1e:	881a      	ldrh	r2, [r3, #0]
 8013e20:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013e22:	4413      	add	r3, r2
 8013e24:	b29a      	uxth	r2, r3
 8013e26:	4b47      	ldr	r3, [pc, #284]	; (8013f44 <ip4_reass+0x29c>)
 8013e28:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8013e2a:	69fb      	ldr	r3, [r7, #28]
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	d00d      	beq.n	8013e4c <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 8013e30:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8013e32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013e34:	4413      	add	r3, r2
 8013e36:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8013e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e3a:	8a7a      	ldrh	r2, [r7, #18]
 8013e3c:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8013e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e40:	7f9b      	ldrb	r3, [r3, #30]
 8013e42:	f043 0301 	orr.w	r3, r3, #1
 8013e46:	b2da      	uxtb	r2, r3
 8013e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e4a:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8013e4c:	697b      	ldr	r3, [r7, #20]
 8013e4e:	2b01      	cmp	r3, #1
 8013e50:	d168      	bne.n	8013f24 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 8013e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e54:	8b9b      	ldrh	r3, [r3, #28]
 8013e56:	3314      	adds	r3, #20
 8013e58:	b29a      	uxth	r2, r3
 8013e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e5c:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 8013e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e60:	685b      	ldr	r3, [r3, #4]
 8013e62:	685b      	ldr	r3, [r3, #4]
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 8013e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e6a:	685b      	ldr	r3, [r3, #4]
 8013e6c:	685b      	ldr	r3, [r3, #4]
 8013e6e:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8013e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e72:	3308      	adds	r3, #8
 8013e74:	2214      	movs	r2, #20
 8013e76:	4619      	mov	r1, r3
 8013e78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013e7a:	f001 fa9a 	bl	80153b2 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 8013e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e80:	8b9b      	ldrh	r3, [r3, #28]
 8013e82:	4618      	mov	r0, r3
 8013e84:	f7fc f90c 	bl	80100a0 <lwip_htons>
 8013e88:	4603      	mov	r3, r0
 8013e8a:	461a      	mov	r2, r3
 8013e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e8e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8013e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e92:	2200      	movs	r2, #0
 8013e94:	719a      	strb	r2, [r3, #6]
 8013e96:	2200      	movs	r2, #0
 8013e98:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8013e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e9c:	2200      	movs	r2, #0
 8013e9e:	729a      	strb	r2, [r3, #10]
 8013ea0:	2200      	movs	r2, #0
 8013ea2:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8013ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ea6:	685b      	ldr	r3, [r3, #4]
 8013ea8:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8013eaa:	e00e      	b.n	8013eca <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 8013eac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013eae:	685b      	ldr	r3, [r3, #4]
 8013eb0:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 8013eb2:	f06f 0113 	mvn.w	r1, #19
 8013eb6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8013eb8:	f7fd f9a4 	bl	8011204 <pbuf_header>
      pbuf_cat(p, r);
 8013ebc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8013ebe:	6878      	ldr	r0, [r7, #4]
 8013ec0:	f7fd fa90 	bl	80113e4 <pbuf_cat>
      r = iprh->next_pbuf;
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	681b      	ldr	r3, [r3, #0]
 8013ec8:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8013eca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013ecc:	2b00      	cmp	r3, #0
 8013ece:	d1ed      	bne.n	8013eac <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8013ed0:	4b1d      	ldr	r3, [pc, #116]	; (8013f48 <ip4_reass+0x2a0>)
 8013ed2:	681b      	ldr	r3, [r3, #0]
 8013ed4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013ed6:	429a      	cmp	r2, r3
 8013ed8:	d102      	bne.n	8013ee0 <ip4_reass+0x238>
      ipr_prev = NULL;
 8013eda:	2300      	movs	r3, #0
 8013edc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013ede:	e010      	b.n	8013f02 <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8013ee0:	4b19      	ldr	r3, [pc, #100]	; (8013f48 <ip4_reass+0x2a0>)
 8013ee2:	681b      	ldr	r3, [r3, #0]
 8013ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013ee6:	e007      	b.n	8013ef8 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 8013ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013eea:	681b      	ldr	r3, [r3, #0]
 8013eec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013eee:	429a      	cmp	r2, r3
 8013ef0:	d006      	beq.n	8013f00 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8013ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ef4:	681b      	ldr	r3, [r3, #0]
 8013ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d1f4      	bne.n	8013ee8 <ip4_reass+0x240>
 8013efe:	e000      	b.n	8013f02 <ip4_reass+0x25a>
          break;
 8013f00:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8013f02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8013f04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013f06:	f7ff fd37 	bl	8013978 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 8013f0a:	6878      	ldr	r0, [r7, #4]
 8013f0c:	f7fd fa32 	bl	8011374 <pbuf_clen>
 8013f10:	4603      	mov	r3, r0
 8013f12:	461a      	mov	r2, r3
 8013f14:	4b0b      	ldr	r3, [pc, #44]	; (8013f44 <ip4_reass+0x29c>)
 8013f16:	881b      	ldrh	r3, [r3, #0]
 8013f18:	1a9b      	subs	r3, r3, r2
 8013f1a:	b29a      	uxth	r2, r3
 8013f1c:	4b09      	ldr	r3, [pc, #36]	; (8013f44 <ip4_reass+0x29c>)
 8013f1e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	e00a      	b.n	8013f3a <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8013f24:	2300      	movs	r3, #0
 8013f26:	e008      	b.n	8013f3a <ip4_reass+0x292>
    goto nullreturn;
 8013f28:	bf00      	nop
 8013f2a:	e002      	b.n	8013f32 <ip4_reass+0x28a>

nullreturn:
 8013f2c:	bf00      	nop
 8013f2e:	e000      	b.n	8013f32 <ip4_reass+0x28a>
    goto nullreturn;
 8013f30:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8013f32:	6878      	ldr	r0, [r7, #4]
 8013f34:	f7fd f98a 	bl	801124c <pbuf_free>
  return NULL;
 8013f38:	2300      	movs	r3, #0
}
 8013f3a:	4618      	mov	r0, r3
 8013f3c:	3738      	adds	r7, #56	; 0x38
 8013f3e:	46bd      	mov	sp, r7
 8013f40:	bd80      	pop	{r7, pc}
 8013f42:	bf00      	nop
 8013f44:	200005c0 	.word	0x200005c0
 8013f48:	200005bc 	.word	0x200005bc

08013f4c <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 8013f4c:	b580      	push	{r7, lr}
 8013f4e:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 8013f50:	2002      	movs	r0, #2
 8013f52:	f7fc fc33 	bl	80107bc <memp_malloc>
 8013f56:	4603      	mov	r3, r0
}
 8013f58:	4618      	mov	r0, r3
 8013f5a:	bd80      	pop	{r7, pc}

08013f5c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 8013f5c:	b580      	push	{r7, lr}
 8013f5e:	b082      	sub	sp, #8
 8013f60:	af00      	add	r7, sp, #0
 8013f62:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	2b00      	cmp	r3, #0
 8013f68:	d106      	bne.n	8013f78 <ip_frag_free_pbuf_custom_ref+0x1c>
 8013f6a:	4b07      	ldr	r3, [pc, #28]	; (8013f88 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8013f6c:	f240 22ae 	movw	r2, #686	; 0x2ae
 8013f70:	4906      	ldr	r1, [pc, #24]	; (8013f8c <ip_frag_free_pbuf_custom_ref+0x30>)
 8013f72:	4807      	ldr	r0, [pc, #28]	; (8013f90 <ip_frag_free_pbuf_custom_ref+0x34>)
 8013f74:	f001 ff26 	bl	8015dc4 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8013f78:	6879      	ldr	r1, [r7, #4]
 8013f7a:	2002      	movs	r0, #2
 8013f7c:	f7fc fc6a 	bl	8010854 <memp_free>
}
 8013f80:	bf00      	nop
 8013f82:	3708      	adds	r7, #8
 8013f84:	46bd      	mov	sp, r7
 8013f86:	bd80      	pop	{r7, pc}
 8013f88:	0801a358 	.word	0x0801a358
 8013f8c:	0801a4c0 	.word	0x0801a4c0
 8013f90:	0801a3a0 	.word	0x0801a3a0

08013f94 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8013f94:	b580      	push	{r7, lr}
 8013f96:	b084      	sub	sp, #16
 8013f98:	af00      	add	r7, sp, #0
 8013f9a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8013fa0:	68fb      	ldr	r3, [r7, #12]
 8013fa2:	2b00      	cmp	r3, #0
 8013fa4:	d106      	bne.n	8013fb4 <ipfrag_free_pbuf_custom+0x20>
 8013fa6:	4b11      	ldr	r3, [pc, #68]	; (8013fec <ipfrag_free_pbuf_custom+0x58>)
 8013fa8:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 8013fac:	4910      	ldr	r1, [pc, #64]	; (8013ff0 <ipfrag_free_pbuf_custom+0x5c>)
 8013fae:	4811      	ldr	r0, [pc, #68]	; (8013ff4 <ipfrag_free_pbuf_custom+0x60>)
 8013fb0:	f001 ff08 	bl	8015dc4 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 8013fb4:	68fa      	ldr	r2, [r7, #12]
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	429a      	cmp	r2, r3
 8013fba:	d006      	beq.n	8013fca <ipfrag_free_pbuf_custom+0x36>
 8013fbc:	4b0b      	ldr	r3, [pc, #44]	; (8013fec <ipfrag_free_pbuf_custom+0x58>)
 8013fbe:	f240 22b9 	movw	r2, #697	; 0x2b9
 8013fc2:	490d      	ldr	r1, [pc, #52]	; (8013ff8 <ipfrag_free_pbuf_custom+0x64>)
 8013fc4:	480b      	ldr	r0, [pc, #44]	; (8013ff4 <ipfrag_free_pbuf_custom+0x60>)
 8013fc6:	f001 fefd 	bl	8015dc4 <iprintf>
  if (pcr->original != NULL) {
 8013fca:	68fb      	ldr	r3, [r7, #12]
 8013fcc:	695b      	ldr	r3, [r3, #20]
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d004      	beq.n	8013fdc <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8013fd2:	68fb      	ldr	r3, [r7, #12]
 8013fd4:	695b      	ldr	r3, [r3, #20]
 8013fd6:	4618      	mov	r0, r3
 8013fd8:	f7fd f938 	bl	801124c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8013fdc:	68f8      	ldr	r0, [r7, #12]
 8013fde:	f7ff ffbd 	bl	8013f5c <ip_frag_free_pbuf_custom_ref>
}
 8013fe2:	bf00      	nop
 8013fe4:	3710      	adds	r7, #16
 8013fe6:	46bd      	mov	sp, r7
 8013fe8:	bd80      	pop	{r7, pc}
 8013fea:	bf00      	nop
 8013fec:	0801a358 	.word	0x0801a358
 8013ff0:	0801a4cc 	.word	0x0801a4cc
 8013ff4:	0801a3a0 	.word	0x0801a3a0
 8013ff8:	0801a4d8 	.word	0x0801a4d8

08013ffc <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8013ffc:	b580      	push	{r7, lr}
 8013ffe:	b092      	sub	sp, #72	; 0x48
 8014000:	af02      	add	r7, sp, #8
 8014002:	60f8      	str	r0, [r7, #12]
 8014004:	60b9      	str	r1, [r7, #8]
 8014006:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8014008:	2300      	movs	r3, #0
 801400a:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 801400c:	68bb      	ldr	r3, [r7, #8]
 801400e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8014010:	3b14      	subs	r3, #20
 8014012:	2b00      	cmp	r3, #0
 8014014:	da00      	bge.n	8014018 <ip4_frag+0x1c>
 8014016:	3307      	adds	r3, #7
 8014018:	10db      	asrs	r3, r3, #3
 801401a:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801401c:	2314      	movs	r3, #20
 801401e:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 8014020:	68fb      	ldr	r3, [r7, #12]
 8014022:	685b      	ldr	r3, [r3, #4]
 8014024:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 8014026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014028:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 801402a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801402c:	781b      	ldrb	r3, [r3, #0]
 801402e:	f003 030f 	and.w	r3, r3, #15
 8014032:	009b      	lsls	r3, r3, #2
 8014034:	2b14      	cmp	r3, #20
 8014036:	d009      	beq.n	801404c <ip4_frag+0x50>
 8014038:	4b79      	ldr	r3, [pc, #484]	; (8014220 <ip4_frag+0x224>)
 801403a:	f240 22e1 	movw	r2, #737	; 0x2e1
 801403e:	4979      	ldr	r1, [pc, #484]	; (8014224 <ip4_frag+0x228>)
 8014040:	4879      	ldr	r0, [pc, #484]	; (8014228 <ip4_frag+0x22c>)
 8014042:	f001 febf 	bl	8015dc4 <iprintf>
 8014046:	f06f 0305 	mvn.w	r3, #5
 801404a:	e0e5      	b.n	8014218 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801404c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801404e:	88db      	ldrh	r3, [r3, #6]
 8014050:	b29b      	uxth	r3, r3
 8014052:	4618      	mov	r0, r3
 8014054:	f7fc f824 	bl	80100a0 <lwip_htons>
 8014058:	4603      	mov	r3, r0
 801405a:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 801405c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801405e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014062:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8014064:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8014066:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801406a:	2b00      	cmp	r3, #0
 801406c:	d009      	beq.n	8014082 <ip4_frag+0x86>
 801406e:	4b6c      	ldr	r3, [pc, #432]	; (8014220 <ip4_frag+0x224>)
 8014070:	f240 22e6 	movw	r2, #742	; 0x2e6
 8014074:	496d      	ldr	r1, [pc, #436]	; (801422c <ip4_frag+0x230>)
 8014076:	486c      	ldr	r0, [pc, #432]	; (8014228 <ip4_frag+0x22c>)
 8014078:	f001 fea4 	bl	8015dc4 <iprintf>
 801407c:	f06f 0305 	mvn.w	r3, #5
 8014080:	e0ca      	b.n	8014218 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 8014082:	68fb      	ldr	r3, [r7, #12]
 8014084:	891b      	ldrh	r3, [r3, #8]
 8014086:	3b14      	subs	r3, #20
 8014088:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 801408a:	e0bc      	b.n	8014206 <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 801408c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801408e:	00da      	lsls	r2, r3, #3
 8014090:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014092:	4293      	cmp	r3, r2
 8014094:	bfa8      	it	ge
 8014096:	4613      	movge	r3, r2
 8014098:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801409a:	2200      	movs	r2, #0
 801409c:	2114      	movs	r1, #20
 801409e:	2002      	movs	r0, #2
 80140a0:	f7fc fd66 	bl	8010b70 <pbuf_alloc>
 80140a4:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 80140a6:	6a3b      	ldr	r3, [r7, #32]
 80140a8:	2b00      	cmp	r3, #0
 80140aa:	f000 80b2 	beq.w	8014212 <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80140ae:	68fb      	ldr	r3, [r7, #12]
 80140b0:	895b      	ldrh	r3, [r3, #10]
 80140b2:	2b13      	cmp	r3, #19
 80140b4:	d806      	bhi.n	80140c4 <ip4_frag+0xc8>
 80140b6:	4b5a      	ldr	r3, [pc, #360]	; (8014220 <ip4_frag+0x224>)
 80140b8:	f240 3209 	movw	r2, #777	; 0x309
 80140bc:	495c      	ldr	r1, [pc, #368]	; (8014230 <ip4_frag+0x234>)
 80140be:	485a      	ldr	r0, [pc, #360]	; (8014228 <ip4_frag+0x22c>)
 80140c0:	f001 fe80 	bl	8015dc4 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80140c4:	6a3b      	ldr	r3, [r7, #32]
 80140c6:	685b      	ldr	r3, [r3, #4]
 80140c8:	2214      	movs	r2, #20
 80140ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80140cc:	4618      	mov	r0, r3
 80140ce:	f001 f970 	bl	80153b2 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80140d2:	6a3b      	ldr	r3, [r7, #32]
 80140d4:	685b      	ldr	r3, [r3, #4]
 80140d6:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 80140d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80140da:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 80140dc:	e04f      	b.n	801417e <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 80140de:	68fb      	ldr	r3, [r7, #12]
 80140e0:	895a      	ldrh	r2, [r3, #10]
 80140e2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80140e4:	1ad3      	subs	r3, r2, r3
 80140e6:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80140e8:	8b7a      	ldrh	r2, [r7, #26]
 80140ea:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80140ec:	4293      	cmp	r3, r2
 80140ee:	bf28      	it	cs
 80140f0:	4613      	movcs	r3, r2
 80140f2:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80140f4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80140f6:	2b00      	cmp	r3, #0
 80140f8:	d105      	bne.n	8014106 <ip4_frag+0x10a>
        poff = 0;
 80140fa:	2300      	movs	r3, #0
 80140fc:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 80140fe:	68fb      	ldr	r3, [r7, #12]
 8014100:	681b      	ldr	r3, [r3, #0]
 8014102:	60fb      	str	r3, [r7, #12]
        continue;
 8014104:	e03b      	b.n	801417e <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8014106:	f7ff ff21 	bl	8013f4c <ip_frag_alloc_pbuf_custom_ref>
 801410a:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 801410c:	697b      	ldr	r3, [r7, #20]
 801410e:	2b00      	cmp	r3, #0
 8014110:	d103      	bne.n	801411a <ip4_frag+0x11e>
        pbuf_free(rambuf);
 8014112:	6a38      	ldr	r0, [r7, #32]
 8014114:	f7fd f89a 	bl	801124c <pbuf_free>
        goto memerr;
 8014118:	e07c      	b.n	8014214 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801411a:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 801411c:	68fb      	ldr	r3, [r7, #12]
 801411e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014120:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8014122:	4413      	add	r3, r2
 8014124:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 8014126:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8014128:	9201      	str	r2, [sp, #4]
 801412a:	9300      	str	r3, [sp, #0]
 801412c:	4603      	mov	r3, r0
 801412e:	2202      	movs	r2, #2
 8014130:	2004      	movs	r0, #4
 8014132:	f7fc fead 	bl	8010e90 <pbuf_alloced_custom>
 8014136:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 8014138:	693b      	ldr	r3, [r7, #16]
 801413a:	2b00      	cmp	r3, #0
 801413c:	d106      	bne.n	801414c <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 801413e:	6978      	ldr	r0, [r7, #20]
 8014140:	f7ff ff0c 	bl	8013f5c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8014144:	6a38      	ldr	r0, [r7, #32]
 8014146:	f7fd f881 	bl	801124c <pbuf_free>
        goto memerr;
 801414a:	e063      	b.n	8014214 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 801414c:	68f8      	ldr	r0, [r7, #12]
 801414e:	f7fd f927 	bl	80113a0 <pbuf_ref>
      pcr->original = p;
 8014152:	697b      	ldr	r3, [r7, #20]
 8014154:	68fa      	ldr	r2, [r7, #12]
 8014156:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8014158:	697b      	ldr	r3, [r7, #20]
 801415a:	4a36      	ldr	r2, [pc, #216]	; (8014234 <ip4_frag+0x238>)
 801415c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801415e:	6939      	ldr	r1, [r7, #16]
 8014160:	6a38      	ldr	r0, [r7, #32]
 8014162:	f7fd f93f 	bl	80113e4 <pbuf_cat>
      left_to_copy -= newpbuflen;
 8014166:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8014168:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801416a:	1ad3      	subs	r3, r2, r3
 801416c:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 801416e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014170:	2b00      	cmp	r3, #0
 8014172:	d004      	beq.n	801417e <ip4_frag+0x182>
        poff = 0;
 8014174:	2300      	movs	r3, #0
 8014176:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	681b      	ldr	r3, [r3, #0]
 801417c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801417e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014180:	2b00      	cmp	r3, #0
 8014182:	d1ac      	bne.n	80140de <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 8014184:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8014186:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014188:	4413      	add	r3, r2
 801418a:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801418c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801418e:	68bb      	ldr	r3, [r7, #8]
 8014190:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8014192:	3b14      	subs	r3, #20
 8014194:	429a      	cmp	r2, r3
 8014196:	bfd4      	ite	le
 8014198:	2301      	movle	r3, #1
 801419a:	2300      	movgt	r3, #0
 801419c:	b2db      	uxtb	r3, r3
 801419e:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80141a0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80141a2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80141a6:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 80141a8:	69fb      	ldr	r3, [r7, #28]
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d103      	bne.n	80141b6 <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 80141ae:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80141b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80141b4:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80141b6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80141b8:	4618      	mov	r0, r3
 80141ba:	f7fb ff71 	bl	80100a0 <lwip_htons>
 80141be:	4603      	mov	r3, r0
 80141c0:	461a      	mov	r2, r3
 80141c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141c4:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 80141c6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80141c8:	3314      	adds	r3, #20
 80141ca:	b29b      	uxth	r3, r3
 80141cc:	4618      	mov	r0, r3
 80141ce:	f7fb ff67 	bl	80100a0 <lwip_htons>
 80141d2:	4603      	mov	r3, r0
 80141d4:	461a      	mov	r2, r3
 80141d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141d8:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80141da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141dc:	2200      	movs	r2, #0
 80141de:	729a      	strb	r2, [r3, #10]
 80141e0:	2200      	movs	r2, #0
 80141e2:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80141e4:	68bb      	ldr	r3, [r7, #8]
 80141e6:	695b      	ldr	r3, [r3, #20]
 80141e8:	687a      	ldr	r2, [r7, #4]
 80141ea:	6a39      	ldr	r1, [r7, #32]
 80141ec:	68b8      	ldr	r0, [r7, #8]
 80141ee:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80141f0:	6a38      	ldr	r0, [r7, #32]
 80141f2:	f7fd f82b 	bl	801124c <pbuf_free>
    left -= fragsize;
 80141f6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80141f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80141fa:	1ad3      	subs	r3, r2, r3
 80141fc:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 80141fe:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8014200:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8014202:	4413      	add	r3, r2
 8014204:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 8014206:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014208:	2b00      	cmp	r3, #0
 801420a:	f47f af3f 	bne.w	801408c <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801420e:	2300      	movs	r3, #0
 8014210:	e002      	b.n	8014218 <ip4_frag+0x21c>
      goto memerr;
 8014212:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8014214:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014218:	4618      	mov	r0, r3
 801421a:	3740      	adds	r7, #64	; 0x40
 801421c:	46bd      	mov	sp, r7
 801421e:	bd80      	pop	{r7, pc}
 8014220:	0801a358 	.word	0x0801a358
 8014224:	0801a4e4 	.word	0x0801a4e4
 8014228:	0801a3a0 	.word	0x0801a3a0
 801422c:	0801a50c 	.word	0x0801a50c
 8014230:	0801a528 	.word	0x0801a528
 8014234:	08013f95 	.word	0x08013f95

08014238 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8014238:	b580      	push	{r7, lr}
 801423a:	b086      	sub	sp, #24
 801423c:	af00      	add	r7, sp, #0
 801423e:	6078      	str	r0, [r7, #4]
 8014240:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 8014242:	230e      	movs	r3, #14
 8014244:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	895b      	ldrh	r3, [r3, #10]
 801424a:	2b0e      	cmp	r3, #14
 801424c:	d977      	bls.n	801433e <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801424e:	687b      	ldr	r3, [r7, #4]
 8014250:	685b      	ldr	r3, [r3, #4]
 8014252:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8014254:	693b      	ldr	r3, [r7, #16]
 8014256:	7b1a      	ldrb	r2, [r3, #12]
 8014258:	7b5b      	ldrb	r3, [r3, #13]
 801425a:	021b      	lsls	r3, r3, #8
 801425c:	4313      	orrs	r3, r2
 801425e:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8014260:	693b      	ldr	r3, [r7, #16]
 8014262:	781b      	ldrb	r3, [r3, #0]
 8014264:	f003 0301 	and.w	r3, r3, #1
 8014268:	2b00      	cmp	r3, #0
 801426a:	d023      	beq.n	80142b4 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801426c:	693b      	ldr	r3, [r7, #16]
 801426e:	781b      	ldrb	r3, [r3, #0]
 8014270:	2b01      	cmp	r3, #1
 8014272:	d10f      	bne.n	8014294 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014274:	693b      	ldr	r3, [r7, #16]
 8014276:	785b      	ldrb	r3, [r3, #1]
 8014278:	2b00      	cmp	r3, #0
 801427a:	d11b      	bne.n	80142b4 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801427c:	693b      	ldr	r3, [r7, #16]
 801427e:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014280:	2b5e      	cmp	r3, #94	; 0x5e
 8014282:	d117      	bne.n	80142b4 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	7b5b      	ldrb	r3, [r3, #13]
 8014288:	f043 0310 	orr.w	r3, r3, #16
 801428c:	b2da      	uxtb	r2, r3
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	735a      	strb	r2, [r3, #13]
 8014292:	e00f      	b.n	80142b4 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8014294:	693b      	ldr	r3, [r7, #16]
 8014296:	2206      	movs	r2, #6
 8014298:	4930      	ldr	r1, [pc, #192]	; (801435c <ethernet_input+0x124>)
 801429a:	4618      	mov	r0, r3
 801429c:	f001 f87a 	bl	8015394 <memcmp>
 80142a0:	4603      	mov	r3, r0
 80142a2:	2b00      	cmp	r3, #0
 80142a4:	d106      	bne.n	80142b4 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	7b5b      	ldrb	r3, [r3, #13]
 80142aa:	f043 0308 	orr.w	r3, r3, #8
 80142ae:	b2da      	uxtb	r2, r3
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80142b4:	89fb      	ldrh	r3, [r7, #14]
 80142b6:	2b08      	cmp	r3, #8
 80142b8:	d003      	beq.n	80142c2 <ethernet_input+0x8a>
 80142ba:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 80142be:	d01e      	beq.n	80142fe <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 80142c0:	e044      	b.n	801434c <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80142c2:	683b      	ldr	r3, [r7, #0]
 80142c4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80142c8:	f003 0308 	and.w	r3, r3, #8
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d038      	beq.n	8014342 <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	895b      	ldrh	r3, [r3, #10]
 80142d4:	461a      	mov	r2, r3
 80142d6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80142da:	429a      	cmp	r2, r3
 80142dc:	db33      	blt.n	8014346 <ethernet_input+0x10e>
 80142de:	8afb      	ldrh	r3, [r7, #22]
 80142e0:	425b      	negs	r3, r3
 80142e2:	b29b      	uxth	r3, r3
 80142e4:	b21b      	sxth	r3, r3
 80142e6:	4619      	mov	r1, r3
 80142e8:	6878      	ldr	r0, [r7, #4]
 80142ea:	f7fc ff8b 	bl	8011204 <pbuf_header>
 80142ee:	4603      	mov	r3, r0
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d128      	bne.n	8014346 <ethernet_input+0x10e>
        ip4_input(p, netif);
 80142f4:	6839      	ldr	r1, [r7, #0]
 80142f6:	6878      	ldr	r0, [r7, #4]
 80142f8:	f7fe ff8a 	bl	8013210 <ip4_input>
      break;
 80142fc:	e01d      	b.n	801433a <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80142fe:	683b      	ldr	r3, [r7, #0]
 8014300:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8014304:	f003 0308 	and.w	r3, r3, #8
 8014308:	2b00      	cmp	r3, #0
 801430a:	d01e      	beq.n	801434a <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	895b      	ldrh	r3, [r3, #10]
 8014310:	461a      	mov	r2, r3
 8014312:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8014316:	429a      	cmp	r2, r3
 8014318:	db15      	blt.n	8014346 <ethernet_input+0x10e>
 801431a:	8afb      	ldrh	r3, [r7, #22]
 801431c:	425b      	negs	r3, r3
 801431e:	b29b      	uxth	r3, r3
 8014320:	b21b      	sxth	r3, r3
 8014322:	4619      	mov	r1, r3
 8014324:	6878      	ldr	r0, [r7, #4]
 8014326:	f7fc ff6d 	bl	8011204 <pbuf_header>
 801432a:	4603      	mov	r3, r0
 801432c:	2b00      	cmp	r3, #0
 801432e:	d10a      	bne.n	8014346 <ethernet_input+0x10e>
        etharp_input(p, netif);
 8014330:	6839      	ldr	r1, [r7, #0]
 8014332:	6878      	ldr	r0, [r7, #4]
 8014334:	f7fe f958 	bl	80125e8 <etharp_input>
      break;
 8014338:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801433a:	2300      	movs	r3, #0
 801433c:	e00a      	b.n	8014354 <ethernet_input+0x11c>
    goto free_and_return;
 801433e:	bf00      	nop
 8014340:	e004      	b.n	801434c <ethernet_input+0x114>
        goto free_and_return;
 8014342:	bf00      	nop
 8014344:	e002      	b.n	801434c <ethernet_input+0x114>

free_and_return:
 8014346:	bf00      	nop
 8014348:	e000      	b.n	801434c <ethernet_input+0x114>
        goto free_and_return;
 801434a:	bf00      	nop
  pbuf_free(p);
 801434c:	6878      	ldr	r0, [r7, #4]
 801434e:	f7fc ff7d 	bl	801124c <pbuf_free>
  return ERR_OK;
 8014352:	2300      	movs	r3, #0
}
 8014354:	4618      	mov	r0, r3
 8014356:	3718      	adds	r7, #24
 8014358:	46bd      	mov	sp, r7
 801435a:	bd80      	pop	{r7, pc}
 801435c:	0801a7b4 	.word	0x0801a7b4

08014360 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8014360:	b580      	push	{r7, lr}
 8014362:	b086      	sub	sp, #24
 8014364:	af00      	add	r7, sp, #0
 8014366:	60f8      	str	r0, [r7, #12]
 8014368:	60b9      	str	r1, [r7, #8]
 801436a:	607a      	str	r2, [r7, #4]
 801436c:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801436e:	8c3b      	ldrh	r3, [r7, #32]
 8014370:	4618      	mov	r0, r3
 8014372:	f7fb fe95 	bl	80100a0 <lwip_htons>
 8014376:	4603      	mov	r3, r0
 8014378:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 801437a:	210e      	movs	r1, #14
 801437c:	68b8      	ldr	r0, [r7, #8]
 801437e:	f7fc ff41 	bl	8011204 <pbuf_header>
 8014382:	4603      	mov	r3, r0
 8014384:	2b00      	cmp	r3, #0
 8014386:	d125      	bne.n	80143d4 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 8014388:	68bb      	ldr	r3, [r7, #8]
 801438a:	685b      	ldr	r3, [r3, #4]
 801438c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801438e:	693b      	ldr	r3, [r7, #16]
 8014390:	8afa      	ldrh	r2, [r7, #22]
 8014392:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8014394:	693b      	ldr	r3, [r7, #16]
 8014396:	2206      	movs	r2, #6
 8014398:	6839      	ldr	r1, [r7, #0]
 801439a:	4618      	mov	r0, r3
 801439c:	f001 f809 	bl	80153b2 <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 80143a0:	693b      	ldr	r3, [r7, #16]
 80143a2:	3306      	adds	r3, #6
 80143a4:	2206      	movs	r2, #6
 80143a6:	6879      	ldr	r1, [r7, #4]
 80143a8:	4618      	mov	r0, r3
 80143aa:	f001 f802 	bl	80153b2 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80143ae:	68fb      	ldr	r3, [r7, #12]
 80143b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80143b4:	2b06      	cmp	r3, #6
 80143b6:	d006      	beq.n	80143c6 <ethernet_output+0x66>
 80143b8:	4b0a      	ldr	r3, [pc, #40]	; (80143e4 <ethernet_output+0x84>)
 80143ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80143be:	490a      	ldr	r1, [pc, #40]	; (80143e8 <ethernet_output+0x88>)
 80143c0:	480a      	ldr	r0, [pc, #40]	; (80143ec <ethernet_output+0x8c>)
 80143c2:	f001 fcff 	bl	8015dc4 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 80143c6:	68fb      	ldr	r3, [r7, #12]
 80143c8:	699b      	ldr	r3, [r3, #24]
 80143ca:	68b9      	ldr	r1, [r7, #8]
 80143cc:	68f8      	ldr	r0, [r7, #12]
 80143ce:	4798      	blx	r3
 80143d0:	4603      	mov	r3, r0
 80143d2:	e002      	b.n	80143da <ethernet_output+0x7a>
      goto pbuf_header_failed;
 80143d4:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 80143d6:	f06f 0301 	mvn.w	r3, #1
}
 80143da:	4618      	mov	r0, r3
 80143dc:	3718      	adds	r7, #24
 80143de:	46bd      	mov	sp, r7
 80143e0:	bd80      	pop	{r7, pc}
 80143e2:	bf00      	nop
 80143e4:	0801a548 	.word	0x0801a548
 80143e8:	0801a580 	.word	0x0801a580
 80143ec:	0801a5b4 	.word	0x0801a5b4

080143f0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80143f0:	b580      	push	{r7, lr}
 80143f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80143f4:	2200      	movs	r2, #0
 80143f6:	4912      	ldr	r1, [pc, #72]	; (8014440 <MX_USB_DEVICE_Init+0x50>)
 80143f8:	4812      	ldr	r0, [pc, #72]	; (8014444 <MX_USB_DEVICE_Init+0x54>)
 80143fa:	f7fa fbe2 	bl	800ebc2 <USBD_Init>
 80143fe:	4603      	mov	r3, r0
 8014400:	2b00      	cmp	r3, #0
 8014402:	d001      	beq.n	8014408 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8014404:	f7ee f8ec 	bl	80025e0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8014408:	490f      	ldr	r1, [pc, #60]	; (8014448 <MX_USB_DEVICE_Init+0x58>)
 801440a:	480e      	ldr	r0, [pc, #56]	; (8014444 <MX_USB_DEVICE_Init+0x54>)
 801440c:	f7fa fc04 	bl	800ec18 <USBD_RegisterClass>
 8014410:	4603      	mov	r3, r0
 8014412:	2b00      	cmp	r3, #0
 8014414:	d001      	beq.n	801441a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8014416:	f7ee f8e3 	bl	80025e0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801441a:	490c      	ldr	r1, [pc, #48]	; (801444c <MX_USB_DEVICE_Init+0x5c>)
 801441c:	4809      	ldr	r0, [pc, #36]	; (8014444 <MX_USB_DEVICE_Init+0x54>)
 801441e:	f7fa fb35 	bl	800ea8c <USBD_CDC_RegisterInterface>
 8014422:	4603      	mov	r3, r0
 8014424:	2b00      	cmp	r3, #0
 8014426:	d001      	beq.n	801442c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8014428:	f7ee f8da 	bl	80025e0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801442c:	4805      	ldr	r0, [pc, #20]	; (8014444 <MX_USB_DEVICE_Init+0x54>)
 801442e:	f7fa fc0c 	bl	800ec4a <USBD_Start>
 8014432:	4603      	mov	r3, r0
 8014434:	2b00      	cmp	r3, #0
 8014436:	d001      	beq.n	801443c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8014438:	f7ee f8d2 	bl	80025e0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801443c:	bf00      	nop
 801443e:	bd80      	pop	{r7, pc}
 8014440:	20000238 	.word	0x20000238
 8014444:	20007714 	.word	0x20007714
 8014448:	20000020 	.word	0x20000020
 801444c:	20000228 	.word	0x20000228

08014450 <LL_TIM_EnableCounter>:
{
 8014450:	b480      	push	{r7}
 8014452:	b083      	sub	sp, #12
 8014454:	af00      	add	r7, sp, #0
 8014456:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	681b      	ldr	r3, [r3, #0]
 801445c:	f043 0201 	orr.w	r2, r3, #1
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	601a      	str	r2, [r3, #0]
}
 8014464:	bf00      	nop
 8014466:	370c      	adds	r7, #12
 8014468:	46bd      	mov	sp, r7
 801446a:	bc80      	pop	{r7}
 801446c:	4770      	bx	lr

0801446e <LL_TIM_ClearFlag_UPDATE>:
{
 801446e:	b480      	push	{r7}
 8014470:	b083      	sub	sp, #12
 8014472:	af00      	add	r7, sp, #0
 8014474:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8014476:	687b      	ldr	r3, [r7, #4]
 8014478:	f06f 0201 	mvn.w	r2, #1
 801447c:	611a      	str	r2, [r3, #16]
}
 801447e:	bf00      	nop
 8014480:	370c      	adds	r7, #12
 8014482:	46bd      	mov	sp, r7
 8014484:	bc80      	pop	{r7}
 8014486:	4770      	bx	lr

08014488 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8014488:	b480      	push	{r7}
 801448a:	b083      	sub	sp, #12
 801448c:	af00      	add	r7, sp, #0
 801448e:	6078      	str	r0, [r7, #4]
 8014490:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8014492:	683b      	ldr	r3, [r7, #0]
 8014494:	041a      	lsls	r2, r3, #16
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	619a      	str	r2, [r3, #24]
}
 801449a:	bf00      	nop
 801449c:	370c      	adds	r7, #12
 801449e:	46bd      	mov	sp, r7
 80144a0:	bc80      	pop	{r7}
 80144a2:	4770      	bx	lr

080144a4 <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 80144a4:	b580      	push	{r7, lr}
 80144a6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80144a8:	2200      	movs	r2, #0
 80144aa:	4905      	ldr	r1, [pc, #20]	; (80144c0 <CDC_Init_FS+0x1c>)
 80144ac:	4805      	ldr	r0, [pc, #20]	; (80144c4 <CDC_Init_FS+0x20>)
 80144ae:	f7fa fb03 	bl	800eab8 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80144b2:	4905      	ldr	r1, [pc, #20]	; (80144c8 <CDC_Init_FS+0x24>)
 80144b4:	4803      	ldr	r0, [pc, #12]	; (80144c4 <CDC_Init_FS+0x20>)
 80144b6:	f7fa fb18 	bl	800eaea <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 80144ba:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 80144bc:	4618      	mov	r0, r3
 80144be:	bd80      	pop	{r7, pc}
 80144c0:	20007bd0 	.word	0x20007bd0
 80144c4:	20007714 	.word	0x20007714
 80144c8:	20007aa4 	.word	0x20007aa4

080144cc <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 80144cc:	b480      	push	{r7}
 80144ce:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 80144d0:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 80144d2:	4618      	mov	r0, r3
 80144d4:	46bd      	mov	sp, r7
 80144d6:	bc80      	pop	{r7}
 80144d8:	4770      	bx	lr
	...

080144dc <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 80144dc:	b480      	push	{r7}
 80144de:	b083      	sub	sp, #12
 80144e0:	af00      	add	r7, sp, #0
 80144e2:	4603      	mov	r3, r0
 80144e4:	6039      	str	r1, [r7, #0]
 80144e6:	71fb      	strb	r3, [r7, #7]
 80144e8:	4613      	mov	r3, r2
 80144ea:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch (cmd)
 80144ec:	79fb      	ldrb	r3, [r7, #7]
 80144ee:	2b23      	cmp	r3, #35	; 0x23
 80144f0:	d84a      	bhi.n	8014588 <CDC_Control_FS+0xac>
 80144f2:	a201      	add	r2, pc, #4	; (adr r2, 80144f8 <CDC_Control_FS+0x1c>)
 80144f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80144f8:	08014589 	.word	0x08014589
 80144fc:	08014589 	.word	0x08014589
 8014500:	08014589 	.word	0x08014589
 8014504:	08014589 	.word	0x08014589
 8014508:	08014589 	.word	0x08014589
 801450c:	08014589 	.word	0x08014589
 8014510:	08014589 	.word	0x08014589
 8014514:	08014589 	.word	0x08014589
 8014518:	08014589 	.word	0x08014589
 801451c:	08014589 	.word	0x08014589
 8014520:	08014589 	.word	0x08014589
 8014524:	08014589 	.word	0x08014589
 8014528:	08014589 	.word	0x08014589
 801452c:	08014589 	.word	0x08014589
 8014530:	08014589 	.word	0x08014589
 8014534:	08014589 	.word	0x08014589
 8014538:	08014589 	.word	0x08014589
 801453c:	08014589 	.word	0x08014589
 8014540:	08014589 	.word	0x08014589
 8014544:	08014589 	.word	0x08014589
 8014548:	08014589 	.word	0x08014589
 801454c:	08014589 	.word	0x08014589
 8014550:	08014589 	.word	0x08014589
 8014554:	08014589 	.word	0x08014589
 8014558:	08014589 	.word	0x08014589
 801455c:	08014589 	.word	0x08014589
 8014560:	08014589 	.word	0x08014589
 8014564:	08014589 	.word	0x08014589
 8014568:	08014589 	.word	0x08014589
 801456c:	08014589 	.word	0x08014589
 8014570:	08014589 	.word	0x08014589
 8014574:	08014589 	.word	0x08014589
 8014578:	08014589 	.word	0x08014589
 801457c:	08014589 	.word	0x08014589
 8014580:	08014589 	.word	0x08014589
 8014584:	08014589 	.word	0x08014589
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8014588:	bf00      	nop
	}

	return (USBD_OK);
 801458a:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 801458c:	4618      	mov	r0, r3
 801458e:	370c      	adds	r7, #12
 8014590:	46bd      	mov	sp, r7
 8014592:	bc80      	pop	{r7}
 8014594:	4770      	bx	lr
 8014596:	bf00      	nop

08014598 <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len)
{
 8014598:	b580      	push	{r7, lr}
 801459a:	b086      	sub	sp, #24
 801459c:	af02      	add	r7, sp, #8
 801459e:	6078      	str	r0, [r7, #4]
 80145a0:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80145a2:	6879      	ldr	r1, [r7, #4]
 80145a4:	48c8      	ldr	r0, [pc, #800]	; (80148c8 <CDC_Receive_FS+0x330>)
 80145a6:	f7fa faa0 	bl	800eaea <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80145aa:	48c7      	ldr	r0, [pc, #796]	; (80148c8 <CDC_Receive_FS+0x330>)
 80145ac:	f7fa fadf 	bl	800eb6e <USBD_CDC_ReceivePacket>
	// WebMMS S Version
	if (UFlag == 0)
 80145b0:	4bc6      	ldr	r3, [pc, #792]	; (80148cc <CDC_Receive_FS+0x334>)
 80145b2:	781b      	ldrb	r3, [r3, #0]
 80145b4:	2b00      	cmp	r3, #0
 80145b6:	f040 8210 	bne.w	80149da <CDC_Receive_FS+0x442>
	{
		// UI INPUT DATA
		if (Buf[0] == '#')
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	781b      	ldrb	r3, [r3, #0]
 80145be:	2b23      	cmp	r3, #35	; 0x23
 80145c0:	f040 80c9 	bne.w	8014756 <CDC_Receive_FS+0x1be>
		{

			if (strncmp(Buf, "#fuck", 4) == 0) // TEST code
 80145c4:	2204      	movs	r2, #4
 80145c6:	49c2      	ldr	r1, [pc, #776]	; (80148d0 <CDC_Receive_FS+0x338>)
 80145c8:	6878      	ldr	r0, [r7, #4]
 80145ca:	f001 fc43 	bl	8015e54 <strncmp>
 80145ce:	4603      	mov	r3, r0
 80145d0:	2b00      	cmp	r3, #0
 80145d2:	d103      	bne.n	80145dc <CDC_Receive_FS+0x44>
			{
				HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80145d4:	2101      	movs	r1, #1
 80145d6:	48bf      	ldr	r0, [pc, #764]	; (80148d4 <CDC_Receive_FS+0x33c>)
 80145d8:	f7f2 ff61 	bl	800749e <HAL_GPIO_TogglePin>
			}
			if (strncmp(Buf, "#shoot", 6) == 0) // USB 2.0
 80145dc:	2206      	movs	r2, #6
 80145de:	49be      	ldr	r1, [pc, #760]	; (80148d8 <CDC_Receive_FS+0x340>)
 80145e0:	6878      	ldr	r0, [r7, #4]
 80145e2:	f001 fc37 	bl	8015e54 <strncmp>
 80145e6:	4603      	mov	r3, r0
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d115      	bne.n	8014618 <CDC_Receive_FS+0x80>
			{
				HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 80145ec:	2201      	movs	r2, #1
 80145ee:	2120      	movs	r1, #32
 80145f0:	48ba      	ldr	r0, [pc, #744]	; (80148dc <CDC_Receive_FS+0x344>)
 80145f2:	f7f2 ff3c 	bl	800746e <HAL_GPIO_WritePin>
						SET);
				HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 80145f6:	2201      	movs	r2, #1
 80145f8:	2110      	movs	r1, #16
 80145fa:	48b8      	ldr	r0, [pc, #736]	; (80148dc <CDC_Receive_FS+0x344>)
 80145fc:	f7f2 ff37 	bl	800746e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 8014600:	2200      	movs	r2, #0
 8014602:	f44f 7100 	mov.w	r1, #512	; 0x200
 8014606:	48b6      	ldr	r0, [pc, #728]	; (80148e0 <CDC_Receive_FS+0x348>)
 8014608:	f7f2 ff31 	bl	800746e <HAL_GPIO_WritePin>
				LL_TIM_ClearFlag_UPDATE(TIM3);
 801460c:	48b5      	ldr	r0, [pc, #724]	; (80148e4 <CDC_Receive_FS+0x34c>)
 801460e:	f7ff ff2e 	bl	801446e <LL_TIM_ClearFlag_UPDATE>
				LL_TIM_EnableCounter(TIM3);
 8014612:	48b4      	ldr	r0, [pc, #720]	; (80148e4 <CDC_Receive_FS+0x34c>)
 8014614:	f7ff ff1c 	bl	8014450 <LL_TIM_EnableCounter>
			}
			if (strncmp(Buf, "#USB2", 5) == 0) // USB 2.0
 8014618:	2205      	movs	r2, #5
 801461a:	49b3      	ldr	r1, [pc, #716]	; (80148e8 <CDC_Receive_FS+0x350>)
 801461c:	6878      	ldr	r0, [r7, #4]
 801461e:	f001 fc19 	bl	8015e54 <strncmp>
 8014622:	4603      	mov	r3, r0
 8014624:	2b00      	cmp	r3, #0
 8014626:	d106      	bne.n	8014636 <CDC_Receive_FS+0x9e>
			{
				CDC_Transmit_FS("USB Select 2.0\r\n\r\n", 16);
 8014628:	2110      	movs	r1, #16
 801462a:	48b0      	ldr	r0, [pc, #704]	; (80148ec <CDC_Receive_FS+0x354>)
 801462c:	f000 fa36 	bl	8014a9c <CDC_Transmit_FS>
				UFlag = 8;
 8014630:	4ba6      	ldr	r3, [pc, #664]	; (80148cc <CDC_Receive_FS+0x334>)
 8014632:	2208      	movs	r2, #8
 8014634:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#USB3", 5) == 0) // USB 3.0
 8014636:	2205      	movs	r2, #5
 8014638:	49ad      	ldr	r1, [pc, #692]	; (80148f0 <CDC_Receive_FS+0x358>)
 801463a:	6878      	ldr	r0, [r7, #4]
 801463c:	f001 fc0a 	bl	8015e54 <strncmp>
 8014640:	4603      	mov	r3, r0
 8014642:	2b00      	cmp	r3, #0
 8014644:	d106      	bne.n	8014654 <CDC_Receive_FS+0xbc>
			{
				CDC_Transmit_FS("USB Select 3.0\r\n\r\n", 16);
 8014646:	2110      	movs	r1, #16
 8014648:	48aa      	ldr	r0, [pc, #680]	; (80148f4 <CDC_Receive_FS+0x35c>)
 801464a:	f000 fa27 	bl	8014a9c <CDC_Transmit_FS>
				UFlag = 9;
 801464e:	4b9f      	ldr	r3, [pc, #636]	; (80148cc <CDC_Receive_FS+0x334>)
 8014650:	2209      	movs	r2, #9
 8014652:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#dparam", 7) == 0) // Set Radius Parameter
 8014654:	2207      	movs	r2, #7
 8014656:	49a8      	ldr	r1, [pc, #672]	; (80148f8 <CDC_Receive_FS+0x360>)
 8014658:	6878      	ldr	r0, [r7, #4]
 801465a:	f001 fbfb 	bl	8015e54 <strncmp>
 801465e:	4603      	mov	r3, r0
 8014660:	2b00      	cmp	r3, #0
 8014662:	d106      	bne.n	8014672 <CDC_Receive_FS+0xda>
			{
				CDC_Transmit_FS("Input wheel radius.. > ", 23);
 8014664:	2117      	movs	r1, #23
 8014666:	48a5      	ldr	r0, [pc, #660]	; (80148fc <CDC_Receive_FS+0x364>)
 8014668:	f000 fa18 	bl	8014a9c <CDC_Transmit_FS>
				UFlag = 2;
 801466c:	4b97      	ldr	r3, [pc, #604]	; (80148cc <CDC_Receive_FS+0x334>)
 801466e:	2202      	movs	r2, #2
 8014670:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#dsave", 6) == 0) // Save Parameter
 8014672:	2206      	movs	r2, #6
 8014674:	49a2      	ldr	r1, [pc, #648]	; (8014900 <CDC_Receive_FS+0x368>)
 8014676:	6878      	ldr	r0, [r7, #4]
 8014678:	f001 fbec 	bl	8015e54 <strncmp>
 801467c:	4603      	mov	r3, r0
 801467e:	2b00      	cmp	r3, #0
 8014680:	d106      	bne.n	8014690 <CDC_Receive_FS+0xf8>
			{
				CDC_Transmit_FS("Saving current param...\r\n", 25);
 8014682:	2119      	movs	r1, #25
 8014684:	489f      	ldr	r0, [pc, #636]	; (8014904 <CDC_Receive_FS+0x36c>)
 8014686:	f000 fa09 	bl	8014a9c <CDC_Transmit_FS>
				UFlag = 7;
 801468a:	4b90      	ldr	r3, [pc, #576]	; (80148cc <CDC_Receive_FS+0x334>)
 801468c:	2207      	movs	r2, #7
 801468e:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#setcds", 7) == 0) // Save Parameter
 8014690:	2207      	movs	r2, #7
 8014692:	499d      	ldr	r1, [pc, #628]	; (8014908 <CDC_Receive_FS+0x370>)
 8014694:	6878      	ldr	r0, [r7, #4]
 8014696:	f001 fbdd 	bl	8015e54 <strncmp>
 801469a:	4603      	mov	r3, r0
 801469c:	2b00      	cmp	r3, #0
 801469e:	d110      	bne.n	80146c2 <CDC_Receive_FS+0x12a>
			{
				CDC_Transmit_FS("Set Number of CDS Sensor...\r\n", 29);
 80146a0:	211d      	movs	r1, #29
 80146a2:	489a      	ldr	r0, [pc, #616]	; (801490c <CDC_Receive_FS+0x374>)
 80146a4:	f000 f9fa 	bl	8014a9c <CDC_Transmit_FS>
				char data = Buf[7];
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	3307      	adds	r3, #7
 80146ac:	781b      	ldrb	r3, [r3, #0]
 80146ae:	737b      	strb	r3, [r7, #13]
				setcdsvalue = atoi(&data);
 80146b0:	f107 030d 	add.w	r3, r7, #13
 80146b4:	4618      	mov	r0, r3
 80146b6:	f000 fe34 	bl	8015322 <atoi>
 80146ba:	4603      	mov	r3, r0
 80146bc:	b2da      	uxtb	r2, r3
 80146be:	4b94      	ldr	r3, [pc, #592]	; (8014910 <CDC_Receive_FS+0x378>)
 80146c0:	701a      	strb	r2, [r3, #0]
			}
			if (strncmp(Buf, "#stget", 6) == 0) // Save Parameter
 80146c2:	2206      	movs	r2, #6
 80146c4:	4993      	ldr	r1, [pc, #588]	; (8014914 <CDC_Receive_FS+0x37c>)
 80146c6:	6878      	ldr	r0, [r7, #4]
 80146c8:	f001 fbc4 	bl	8015e54 <strncmp>
 80146cc:	4603      	mov	r3, r0
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d11b      	bne.n	801470a <CDC_Receive_FS+0x172>
			{
				//UFlag = 10;
				//sprintf(UTxbuf, "#st,%d,%d,%d,%d,%d\r\n", stb0, stb1, stb2,
				//		stb3, stb_all);
				sprintf(UTxbuf, "#st,%d,%d,%d,%d\r\n", stb0, stb1, stb2, stb3);
 80146d2:	4b91      	ldr	r3, [pc, #580]	; (8014918 <CDC_Receive_FS+0x380>)
 80146d4:	881b      	ldrh	r3, [r3, #0]
 80146d6:	4619      	mov	r1, r3
 80146d8:	4b90      	ldr	r3, [pc, #576]	; (801491c <CDC_Receive_FS+0x384>)
 80146da:	881b      	ldrh	r3, [r3, #0]
 80146dc:	4618      	mov	r0, r3
 80146de:	4b90      	ldr	r3, [pc, #576]	; (8014920 <CDC_Receive_FS+0x388>)
 80146e0:	881b      	ldrh	r3, [r3, #0]
 80146e2:	461a      	mov	r2, r3
 80146e4:	4b8f      	ldr	r3, [pc, #572]	; (8014924 <CDC_Receive_FS+0x38c>)
 80146e6:	881b      	ldrh	r3, [r3, #0]
 80146e8:	9301      	str	r3, [sp, #4]
 80146ea:	9200      	str	r2, [sp, #0]
 80146ec:	4603      	mov	r3, r0
 80146ee:	460a      	mov	r2, r1
 80146f0:	498d      	ldr	r1, [pc, #564]	; (8014928 <CDC_Receive_FS+0x390>)
 80146f2:	488e      	ldr	r0, [pc, #568]	; (801492c <CDC_Receive_FS+0x394>)
 80146f4:	f001 fb8e 	bl	8015e14 <siprintf>
				CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 80146f8:	488c      	ldr	r0, [pc, #560]	; (801492c <CDC_Receive_FS+0x394>)
 80146fa:	f7eb fd65 	bl	80001c8 <strlen>
 80146fe:	4603      	mov	r3, r0
 8014700:	b29b      	uxth	r3, r3
 8014702:	4619      	mov	r1, r3
 8014704:	4889      	ldr	r0, [pc, #548]	; (801492c <CDC_Receive_FS+0x394>)
 8014706:	f000 f9c9 	bl	8014a9c <CDC_Transmit_FS>
			}
			if (strncmp(Buf, "#stinit", 7) == 0) // Save Parameter
 801470a:	2207      	movs	r2, #7
 801470c:	4988      	ldr	r1, [pc, #544]	; (8014930 <CDC_Receive_FS+0x398>)
 801470e:	6878      	ldr	r0, [r7, #4]
 8014710:	f001 fba0 	bl	8015e54 <strncmp>
 8014714:	4603      	mov	r3, r0
 8014716:	2b00      	cmp	r3, #0
 8014718:	f040 819f 	bne.w	8014a5a <CDC_Receive_FS+0x4c2>
			{
				stb0 = 0;
 801471c:	4b7e      	ldr	r3, [pc, #504]	; (8014918 <CDC_Receive_FS+0x380>)
 801471e:	2200      	movs	r2, #0
 8014720:	801a      	strh	r2, [r3, #0]
				stb1 = 0;
 8014722:	4b7e      	ldr	r3, [pc, #504]	; (801491c <CDC_Receive_FS+0x384>)
 8014724:	2200      	movs	r2, #0
 8014726:	801a      	strh	r2, [r3, #0]
				stb2 = 0;
 8014728:	4b7d      	ldr	r3, [pc, #500]	; (8014920 <CDC_Receive_FS+0x388>)
 801472a:	2200      	movs	r2, #0
 801472c:	801a      	strh	r2, [r3, #0]
				stb3 = 0;
 801472e:	4b7d      	ldr	r3, [pc, #500]	; (8014924 <CDC_Receive_FS+0x38c>)
 8014730:	2200      	movs	r2, #0
 8014732:	801a      	strh	r2, [r3, #0]
				stb_all = 0;
 8014734:	4b7f      	ldr	r3, [pc, #508]	; (8014934 <CDC_Receive_FS+0x39c>)
 8014736:	2200      	movs	r2, #0
 8014738:	801a      	strh	r2, [r3, #0]
				LL_GPIO_ResetOutputPin(LD1_GPIO_Port, LD1_Pin);
 801473a:	2101      	movs	r1, #1
 801473c:	4865      	ldr	r0, [pc, #404]	; (80148d4 <CDC_Receive_FS+0x33c>)
 801473e:	f7ff fea3 	bl	8014488 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8014742:	2180      	movs	r1, #128	; 0x80
 8014744:	4863      	ldr	r0, [pc, #396]	; (80148d4 <CDC_Receive_FS+0x33c>)
 8014746:	f7ff fe9f 	bl	8014488 <LL_GPIO_ResetOutputPin>
				LL_GPIO_ResetOutputPin(LD3_GPIO_Port, LD3_Pin);
 801474a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801474e:	4861      	ldr	r0, [pc, #388]	; (80148d4 <CDC_Receive_FS+0x33c>)
 8014750:	f7ff fe9a 	bl	8014488 <LL_GPIO_ResetOutputPin>
 8014754:	e181      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			}
		}
		else
		{

			switch (Buf[0])
 8014756:	687b      	ldr	r3, [r7, #4]
 8014758:	781b      	ldrb	r3, [r3, #0]
 801475a:	3b32      	subs	r3, #50	; 0x32
 801475c:	2b46      	cmp	r3, #70	; 0x46
 801475e:	f200 8131 	bhi.w	80149c4 <CDC_Receive_FS+0x42c>
 8014762:	a201      	add	r2, pc, #4	; (adr r2, 8014768 <CDC_Receive_FS+0x1d0>)
 8014764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014768:	08014955 	.word	0x08014955
 801476c:	0801495d 	.word	0x0801495d
 8014770:	080149c5 	.word	0x080149c5
 8014774:	080149c5 	.word	0x080149c5
 8014778:	080149c5 	.word	0x080149c5
 801477c:	080149c5 	.word	0x080149c5
 8014780:	080149c5 	.word	0x080149c5
 8014784:	080149c5 	.word	0x080149c5
 8014788:	080149c5 	.word	0x080149c5
 801478c:	080149c5 	.word	0x080149c5
 8014790:	080149c5 	.word	0x080149c5
 8014794:	080149c5 	.word	0x080149c5
 8014798:	080149c5 	.word	0x080149c5
 801479c:	080149c5 	.word	0x080149c5
 80147a0:	080149c5 	.word	0x080149c5
 80147a4:	080149c5 	.word	0x080149c5
 80147a8:	080149c5 	.word	0x080149c5
 80147ac:	080148bf 	.word	0x080148bf
 80147b0:	080148b7 	.word	0x080148b7
 80147b4:	080149c5 	.word	0x080149c5
 80147b8:	08014965 	.word	0x08014965
 80147bc:	080149c5 	.word	0x080149c5
 80147c0:	080149c5 	.word	0x080149c5
 80147c4:	080149c5 	.word	0x080149c5
 80147c8:	080149c5 	.word	0x080149c5
 80147cc:	080149c5 	.word	0x080149c5
 80147d0:	080148af 	.word	0x080148af
 80147d4:	08014885 	.word	0x08014885
 80147d8:	080149c5 	.word	0x080149c5
 80147dc:	080149c5 	.word	0x080149c5
 80147e0:	0801489f 	.word	0x0801489f
 80147e4:	080149c5 	.word	0x080149c5
 80147e8:	08014993 	.word	0x08014993
 80147ec:	0801494d 	.word	0x0801494d
 80147f0:	080149b5 	.word	0x080149b5
 80147f4:	080149c5 	.word	0x080149c5
 80147f8:	080149c5 	.word	0x080149c5
 80147fc:	080148a7 	.word	0x080148a7
 8014800:	08014945 	.word	0x08014945
 8014804:	080149c5 	.word	0x080149c5
 8014808:	080149c5 	.word	0x080149c5
 801480c:	080149c5 	.word	0x080149c5
 8014810:	080149c5 	.word	0x080149c5
 8014814:	080149c5 	.word	0x080149c5
 8014818:	080149c5 	.word	0x080149c5
 801481c:	080149c5 	.word	0x080149c5
 8014820:	080149c5 	.word	0x080149c5
 8014824:	080149c5 	.word	0x080149c5
 8014828:	080149c5 	.word	0x080149c5
 801482c:	080148bf 	.word	0x080148bf
 8014830:	080148b7 	.word	0x080148b7
 8014834:	080149c5 	.word	0x080149c5
 8014838:	08014965 	.word	0x08014965
 801483c:	080149c5 	.word	0x080149c5
 8014840:	080149c5 	.word	0x080149c5
 8014844:	080149c5 	.word	0x080149c5
 8014848:	080149c5 	.word	0x080149c5
 801484c:	080149c5 	.word	0x080149c5
 8014850:	080148af 	.word	0x080148af
 8014854:	08014885 	.word	0x08014885
 8014858:	080149c5 	.word	0x080149c5
 801485c:	080149c5 	.word	0x080149c5
 8014860:	0801489f 	.word	0x0801489f
 8014864:	080149c5 	.word	0x080149c5
 8014868:	08014993 	.word	0x08014993
 801486c:	0801494d 	.word	0x0801494d
 8014870:	080149b5 	.word	0x080149b5
 8014874:	080149c5 	.word	0x080149c5
 8014878:	080149c5 	.word	0x080149c5
 801487c:	080148a7 	.word	0x080148a7
 8014880:	08014945 	.word	0x08014945
			{
			// SHELL INPUT DATA
			case 'M':
			case 'm':

				CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8014884:	482c      	ldr	r0, [pc, #176]	; (8014938 <CDC_Receive_FS+0x3a0>)
 8014886:	f7eb fc9f 	bl	80001c8 <strlen>
 801488a:	4603      	mov	r3, r0
 801488c:	b29b      	uxth	r3, r3
 801488e:	4619      	mov	r1, r3
 8014890:	4829      	ldr	r0, [pc, #164]	; (8014938 <CDC_Receive_FS+0x3a0>)
 8014892:	f000 f903 	bl	8014a9c <CDC_Transmit_FS>
				bufptr = URxbuf;
 8014896:	4b29      	ldr	r3, [pc, #164]	; (801493c <CDC_Receive_FS+0x3a4>)
 8014898:	4a29      	ldr	r2, [pc, #164]	; (8014940 <CDC_Receive_FS+0x3a8>)
 801489a:	601a      	str	r2, [r3, #0]
				break;
 801489c:	e0dd      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			case 'P':
			case 'p':
				UFlag = 1;
 801489e:	4b0b      	ldr	r3, [pc, #44]	; (80148cc <CDC_Receive_FS+0x334>)
 80148a0:	2201      	movs	r2, #1
 80148a2:	701a      	strb	r2, [r3, #0]
				break;
 80148a4:	e0d9      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			case 'W':
			case 'w':
				UFlag = 2;
 80148a6:	4b09      	ldr	r3, [pc, #36]	; (80148cc <CDC_Receive_FS+0x334>)
 80148a8:	2202      	movs	r2, #2
 80148aa:	701a      	strb	r2, [r3, #0]
				break;
 80148ac:	e0d5      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			case 'L':
			case 'l':
				UFlag = 3;
 80148ae:	4b07      	ldr	r3, [pc, #28]	; (80148cc <CDC_Receive_FS+0x334>)
 80148b0:	2203      	movs	r2, #3
 80148b2:	701a      	strb	r2, [r3, #0]
				break;
 80148b4:	e0d1      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			case 'D':
			case 'd':
				UFlag = 4;
 80148b6:	4b05      	ldr	r3, [pc, #20]	; (80148cc <CDC_Receive_FS+0x334>)
 80148b8:	2204      	movs	r2, #4
 80148ba:	701a      	strb	r2, [r3, #0]
				break;
 80148bc:	e0cd      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			case 'C':
			case 'c':
				UFlag = 5;
 80148be:	4b03      	ldr	r3, [pc, #12]	; (80148cc <CDC_Receive_FS+0x334>)
 80148c0:	2205      	movs	r2, #5
 80148c2:	701a      	strb	r2, [r3, #0]
				break;
 80148c4:	e0c9      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
 80148c6:	bf00      	nop
 80148c8:	20007714 	.word	0x20007714
 80148cc:	20000479 	.word	0x20000479
 80148d0:	0801a5dc 	.word	0x0801a5dc
 80148d4:	40020400 	.word	0x40020400
 80148d8:	0801a5e4 	.word	0x0801a5e4
 80148dc:	40021800 	.word	0x40021800
 80148e0:	40021000 	.word	0x40021000
 80148e4:	40000400 	.word	0x40000400
 80148e8:	0801a5ec 	.word	0x0801a5ec
 80148ec:	0801a5f4 	.word	0x0801a5f4
 80148f0:	0801a608 	.word	0x0801a608
 80148f4:	0801a610 	.word	0x0801a610
 80148f8:	0801a624 	.word	0x0801a624
 80148fc:	0801a62c 	.word	0x0801a62c
 8014900:	0801a644 	.word	0x0801a644
 8014904:	0801a64c 	.word	0x0801a64c
 8014908:	0801a668 	.word	0x0801a668
 801490c:	0801a670 	.word	0x0801a670
 8014910:	20000921 	.word	0x20000921
 8014914:	0801a690 	.word	0x0801a690
 8014918:	20000d54 	.word	0x20000d54
 801491c:	20000922 	.word	0x20000922
 8014920:	20000878 	.word	0x20000878
 8014924:	20000f86 	.word	0x20000f86
 8014928:	0801a698 	.word	0x0801a698
 801492c:	200005cc 	.word	0x200005cc
 8014930:	0801a6ac 	.word	0x0801a6ac
 8014934:	20000ccc 	.word	0x20000ccc
 8014938:	20000128 	.word	0x20000128
 801493c:	200079d8 	.word	0x200079d8
 8014940:	200079dc 	.word	0x200079dc
			case 'X':
			case 'x':
				UFlag = 6;
 8014944:	4b47      	ldr	r3, [pc, #284]	; (8014a64 <CDC_Receive_FS+0x4cc>)
 8014946:	2206      	movs	r2, #6
 8014948:	701a      	strb	r2, [r3, #0]
				break;
 801494a:	e086      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			case 'S':
			case 's':
				UFlag = 7;
 801494c:	4b45      	ldr	r3, [pc, #276]	; (8014a64 <CDC_Receive_FS+0x4cc>)
 801494e:	2207      	movs	r2, #7
 8014950:	701a      	strb	r2, [r3, #0]
				break;
 8014952:	e082      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			case '2':
				UFlag = 8;
 8014954:	4b43      	ldr	r3, [pc, #268]	; (8014a64 <CDC_Receive_FS+0x4cc>)
 8014956:	2208      	movs	r2, #8
 8014958:	701a      	strb	r2, [r3, #0]
				break;
 801495a:	e07e      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			case '3':
				UFlag = 9;
 801495c:	4b41      	ldr	r3, [pc, #260]	; (8014a64 <CDC_Receive_FS+0x4cc>)
 801495e:	2209      	movs	r2, #9
 8014960:	701a      	strb	r2, [r3, #0]
				break;
 8014962:	e07a      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			case 'F':
			case 'f':
				HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 8014964:	2201      	movs	r2, #1
 8014966:	2120      	movs	r1, #32
 8014968:	483f      	ldr	r0, [pc, #252]	; (8014a68 <CDC_Receive_FS+0x4d0>)
 801496a:	f7f2 fd80 	bl	800746e <HAL_GPIO_WritePin>
						SET);
				HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 801496e:	2201      	movs	r2, #1
 8014970:	2110      	movs	r1, #16
 8014972:	483d      	ldr	r0, [pc, #244]	; (8014a68 <CDC_Receive_FS+0x4d0>)
 8014974:	f7f2 fd7b 	bl	800746e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 8014978:	2200      	movs	r2, #0
 801497a:	f44f 7100 	mov.w	r1, #512	; 0x200
 801497e:	483b      	ldr	r0, [pc, #236]	; (8014a6c <CDC_Receive_FS+0x4d4>)
 8014980:	f7f2 fd75 	bl	800746e <HAL_GPIO_WritePin>
				LL_TIM_ClearFlag_UPDATE(TIM3);
 8014984:	483a      	ldr	r0, [pc, #232]	; (8014a70 <CDC_Receive_FS+0x4d8>)
 8014986:	f7ff fd72 	bl	801446e <LL_TIM_ClearFlag_UPDATE>
				LL_TIM_EnableCounter(TIM3);
 801498a:	4839      	ldr	r0, [pc, #228]	; (8014a70 <CDC_Receive_FS+0x4d8>)
 801498c:	f7ff fd60 	bl	8014450 <LL_TIM_EnableCounter>
				break;
 8014990:	e063      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			case 'R':
			case 'r':
				TIM8->CNT = 0;
 8014992:	4b38      	ldr	r3, [pc, #224]	; (8014a74 <CDC_Receive_FS+0x4dc>)
 8014994:	2200      	movs	r2, #0
 8014996:	625a      	str	r2, [r3, #36]	; 0x24
				A_PLS_CNT = 0;
 8014998:	4b37      	ldr	r3, [pc, #220]	; (8014a78 <CDC_Receive_FS+0x4e0>)
 801499a:	2200      	movs	r2, #0
 801499c:	601a      	str	r2, [r3, #0]
				B_PLS_CNT = 0;
 801499e:	4b37      	ldr	r3, [pc, #220]	; (8014a7c <CDC_Receive_FS+0x4e4>)
 80149a0:	2200      	movs	r2, #0
 80149a2:	601a      	str	r2, [r3, #0]
				bFlag = 1;
 80149a4:	4b36      	ldr	r3, [pc, #216]	; (8014a80 <CDC_Receive_FS+0x4e8>)
 80149a6:	2201      	movs	r2, #1
 80149a8:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 80149aa:	2116      	movs	r1, #22
 80149ac:	4835      	ldr	r0, [pc, #212]	; (8014a84 <CDC_Receive_FS+0x4ec>)
 80149ae:	f000 f875 	bl	8014a9c <CDC_Transmit_FS>
				break;
 80149b2:	e052      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			case 'T':
			case 't':
				bFlag = 0;
 80149b4:	4b32      	ldr	r3, [pc, #200]	; (8014a80 <CDC_Receive_FS+0x4e8>)
 80149b6:	2200      	movs	r2, #0
 80149b8:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 22); // ACK
 80149ba:	2116      	movs	r1, #22
 80149bc:	4832      	ldr	r0, [pc, #200]	; (8014a88 <CDC_Receive_FS+0x4f0>)
 80149be:	f000 f86d 	bl	8014a9c <CDC_Transmit_FS>
				break;
 80149c2:	e04a      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			default:
				CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 80149c4:	4831      	ldr	r0, [pc, #196]	; (8014a8c <CDC_Receive_FS+0x4f4>)
 80149c6:	f7eb fbff 	bl	80001c8 <strlen>
 80149ca:	4603      	mov	r3, r0
 80149cc:	b29b      	uxth	r3, r3
 80149ce:	4619      	mov	r1, r3
 80149d0:	482e      	ldr	r0, [pc, #184]	; (8014a8c <CDC_Receive_FS+0x4f4>)
 80149d2:	f000 f863 	bl	8014a9c <CDC_Transmit_FS>
				break;
 80149d6:	bf00      	nop
 80149d8:	e03f      	b.n	8014a5a <CDC_Receive_FS+0x4c2>
			}
		}
	}
	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 80149da:	2300      	movs	r3, #0
 80149dc:	81fb      	strh	r3, [r7, #14]
 80149de:	e037      	b.n	8014a50 <CDC_Receive_FS+0x4b8>
		{
			*bufptr = Buf[i];
 80149e0:	89fb      	ldrh	r3, [r7, #14]
 80149e2:	687a      	ldr	r2, [r7, #4]
 80149e4:	441a      	add	r2, r3
 80149e6:	4b2a      	ldr	r3, [pc, #168]	; (8014a90 <CDC_Receive_FS+0x4f8>)
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	7812      	ldrb	r2, [r2, #0]
 80149ec:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 80149ee:	4b28      	ldr	r3, [pc, #160]	; (8014a90 <CDC_Receive_FS+0x4f8>)
 80149f0:	681b      	ldr	r3, [r3, #0]
 80149f2:	2101      	movs	r1, #1
 80149f4:	4618      	mov	r0, r3
 80149f6:	f000 f851 	bl	8014a9c <CDC_Transmit_FS>
			bufptr++;
 80149fa:	4b25      	ldr	r3, [pc, #148]	; (8014a90 <CDC_Receive_FS+0x4f8>)
 80149fc:	681b      	ldr	r3, [r3, #0]
 80149fe:	3301      	adds	r3, #1
 8014a00:	4a23      	ldr	r2, [pc, #140]	; (8014a90 <CDC_Receive_FS+0x4f8>)
 8014a02:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 8014a04:	89fb      	ldrh	r3, [r7, #14]
 8014a06:	687a      	ldr	r2, [r7, #4]
 8014a08:	4413      	add	r3, r2
 8014a0a:	781b      	ldrb	r3, [r3, #0]
 8014a0c:	2b0d      	cmp	r3, #13
 8014a0e:	d005      	beq.n	8014a1c <CDC_Receive_FS+0x484>
 8014a10:	89fb      	ldrh	r3, [r7, #14]
 8014a12:	687a      	ldr	r2, [r7, #4]
 8014a14:	4413      	add	r3, r2
 8014a16:	781b      	ldrb	r3, [r3, #0]
 8014a18:	2b0a      	cmp	r3, #10
 8014a1a:	d106      	bne.n	8014a2a <CDC_Receive_FS+0x492>
			{
				EnterFlag = 1;
 8014a1c:	4b1d      	ldr	r3, [pc, #116]	; (8014a94 <CDC_Receive_FS+0x4fc>)
 8014a1e:	2201      	movs	r2, #1
 8014a20:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 8014a22:	4b1b      	ldr	r3, [pc, #108]	; (8014a90 <CDC_Receive_FS+0x4f8>)
 8014a24:	4a1c      	ldr	r2, [pc, #112]	; (8014a98 <CDC_Receive_FS+0x500>)
 8014a26:	601a      	str	r2, [r3, #0]
 8014a28:	e00f      	b.n	8014a4a <CDC_Receive_FS+0x4b2>
			}
			else if (Buf[i] == '\b')
 8014a2a:	89fb      	ldrh	r3, [r7, #14]
 8014a2c:	687a      	ldr	r2, [r7, #4]
 8014a2e:	4413      	add	r3, r2
 8014a30:	781b      	ldrb	r3, [r3, #0]
 8014a32:	2b08      	cmp	r3, #8
 8014a34:	d109      	bne.n	8014a4a <CDC_Receive_FS+0x4b2>
			{
				if (bufptr != URxbuf)
 8014a36:	4b16      	ldr	r3, [pc, #88]	; (8014a90 <CDC_Receive_FS+0x4f8>)
 8014a38:	681b      	ldr	r3, [r3, #0]
 8014a3a:	4a17      	ldr	r2, [pc, #92]	; (8014a98 <CDC_Receive_FS+0x500>)
 8014a3c:	4293      	cmp	r3, r2
 8014a3e:	d004      	beq.n	8014a4a <CDC_Receive_FS+0x4b2>
				{
					bufptr--;
 8014a40:	4b13      	ldr	r3, [pc, #76]	; (8014a90 <CDC_Receive_FS+0x4f8>)
 8014a42:	681b      	ldr	r3, [r3, #0]
 8014a44:	3b01      	subs	r3, #1
 8014a46:	4a12      	ldr	r2, [pc, #72]	; (8014a90 <CDC_Receive_FS+0x4f8>)
 8014a48:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 8014a4a:	89fb      	ldrh	r3, [r7, #14]
 8014a4c:	3301      	adds	r3, #1
 8014a4e:	81fb      	strh	r3, [r7, #14]
 8014a50:	89fa      	ldrh	r2, [r7, #14]
 8014a52:	683b      	ldr	r3, [r7, #0]
 8014a54:	681b      	ldr	r3, [r3, #0]
 8014a56:	429a      	cmp	r2, r3
 8014a58:	d3c2      	bcc.n	80149e0 <CDC_Receive_FS+0x448>
				}
			}
		}
	}
	return (USBD_OK);
 8014a5a:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 8014a5c:	4618      	mov	r0, r3
 8014a5e:	3710      	adds	r7, #16
 8014a60:	46bd      	mov	sp, r7
 8014a62:	bd80      	pop	{r7, pc}
 8014a64:	20000479 	.word	0x20000479
 8014a68:	40021800 	.word	0x40021800
 8014a6c:	40021000 	.word	0x40021000
 8014a70:	40000400 	.word	0x40000400
 8014a74:	40010400 	.word	0x40010400
 8014a78:	20000474 	.word	0x20000474
 8014a7c:	20000476 	.word	0x20000476
 8014a80:	20000478 	.word	0x20000478
 8014a84:	0801a6b4 	.word	0x0801a6b4
 8014a88:	0801a6cc 	.word	0x0801a6cc
 8014a8c:	20000128 	.word	0x20000128
 8014a90:	200079d8 	.word	0x200079d8
 8014a94:	2000047a 	.word	0x2000047a
 8014a98:	200079dc 	.word	0x200079dc

08014a9c <CDC_Transmit_FS>:
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len)
{
 8014a9c:	b580      	push	{r7, lr}
 8014a9e:	b084      	sub	sp, #16
 8014aa0:	af00      	add	r7, sp, #0
 8014aa2:	6078      	str	r0, [r7, #4]
 8014aa4:	460b      	mov	r3, r1
 8014aa6:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 8014aa8:	2300      	movs	r3, #0
 8014aaa:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 8014aac:	4b0d      	ldr	r3, [pc, #52]	; (8014ae4 <CDC_Transmit_FS+0x48>)
 8014aae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014ab2:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 8014ab4:	68bb      	ldr	r3, [r7, #8]
 8014ab6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8014aba:	2b00      	cmp	r3, #0
 8014abc:	d001      	beq.n	8014ac2 <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 8014abe:	2301      	movs	r3, #1
 8014ac0:	e00b      	b.n	8014ada <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8014ac2:	887b      	ldrh	r3, [r7, #2]
 8014ac4:	461a      	mov	r2, r3
 8014ac6:	6879      	ldr	r1, [r7, #4]
 8014ac8:	4806      	ldr	r0, [pc, #24]	; (8014ae4 <CDC_Transmit_FS+0x48>)
 8014aca:	f7f9 fff5 	bl	800eab8 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8014ace:	4805      	ldr	r0, [pc, #20]	; (8014ae4 <CDC_Transmit_FS+0x48>)
 8014ad0:	f7fa f81e 	bl	800eb10 <USBD_CDC_TransmitPacket>
 8014ad4:	4603      	mov	r3, r0
 8014ad6:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 8014ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8014ada:	4618      	mov	r0, r3
 8014adc:	3710      	adds	r7, #16
 8014ade:	46bd      	mov	sp, r7
 8014ae0:	bd80      	pop	{r7, pc}
 8014ae2:	bf00      	nop
 8014ae4:	20007714 	.word	0x20007714

08014ae8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014ae8:	b480      	push	{r7}
 8014aea:	b083      	sub	sp, #12
 8014aec:	af00      	add	r7, sp, #0
 8014aee:	4603      	mov	r3, r0
 8014af0:	6039      	str	r1, [r7, #0]
 8014af2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8014af4:	683b      	ldr	r3, [r7, #0]
 8014af6:	2212      	movs	r2, #18
 8014af8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8014afa:	4b03      	ldr	r3, [pc, #12]	; (8014b08 <USBD_FS_DeviceDescriptor+0x20>)
}
 8014afc:	4618      	mov	r0, r3
 8014afe:	370c      	adds	r7, #12
 8014b00:	46bd      	mov	sp, r7
 8014b02:	bc80      	pop	{r7}
 8014b04:	4770      	bx	lr
 8014b06:	bf00      	nop
 8014b08:	20000254 	.word	0x20000254

08014b0c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014b0c:	b480      	push	{r7}
 8014b0e:	b083      	sub	sp, #12
 8014b10:	af00      	add	r7, sp, #0
 8014b12:	4603      	mov	r3, r0
 8014b14:	6039      	str	r1, [r7, #0]
 8014b16:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8014b18:	683b      	ldr	r3, [r7, #0]
 8014b1a:	2204      	movs	r2, #4
 8014b1c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8014b1e:	4b03      	ldr	r3, [pc, #12]	; (8014b2c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8014b20:	4618      	mov	r0, r3
 8014b22:	370c      	adds	r7, #12
 8014b24:	46bd      	mov	sp, r7
 8014b26:	bc80      	pop	{r7}
 8014b28:	4770      	bx	lr
 8014b2a:	bf00      	nop
 8014b2c:	20000268 	.word	0x20000268

08014b30 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014b30:	b580      	push	{r7, lr}
 8014b32:	b082      	sub	sp, #8
 8014b34:	af00      	add	r7, sp, #0
 8014b36:	4603      	mov	r3, r0
 8014b38:	6039      	str	r1, [r7, #0]
 8014b3a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014b3c:	79fb      	ldrb	r3, [r7, #7]
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	d105      	bne.n	8014b4e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014b42:	683a      	ldr	r2, [r7, #0]
 8014b44:	4907      	ldr	r1, [pc, #28]	; (8014b64 <USBD_FS_ProductStrDescriptor+0x34>)
 8014b46:	4808      	ldr	r0, [pc, #32]	; (8014b68 <USBD_FS_ProductStrDescriptor+0x38>)
 8014b48:	f7fb f823 	bl	800fb92 <USBD_GetString>
 8014b4c:	e004      	b.n	8014b58 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014b4e:	683a      	ldr	r2, [r7, #0]
 8014b50:	4904      	ldr	r1, [pc, #16]	; (8014b64 <USBD_FS_ProductStrDescriptor+0x34>)
 8014b52:	4805      	ldr	r0, [pc, #20]	; (8014b68 <USBD_FS_ProductStrDescriptor+0x38>)
 8014b54:	f7fb f81d 	bl	800fb92 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014b58:	4b02      	ldr	r3, [pc, #8]	; (8014b64 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8014b5a:	4618      	mov	r0, r3
 8014b5c:	3708      	adds	r7, #8
 8014b5e:	46bd      	mov	sp, r7
 8014b60:	bd80      	pop	{r7, pc}
 8014b62:	bf00      	nop
 8014b64:	20007cfc 	.word	0x20007cfc
 8014b68:	0801a6d8 	.word	0x0801a6d8

08014b6c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014b6c:	b580      	push	{r7, lr}
 8014b6e:	b082      	sub	sp, #8
 8014b70:	af00      	add	r7, sp, #0
 8014b72:	4603      	mov	r3, r0
 8014b74:	6039      	str	r1, [r7, #0]
 8014b76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8014b78:	683a      	ldr	r2, [r7, #0]
 8014b7a:	4904      	ldr	r1, [pc, #16]	; (8014b8c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8014b7c:	4804      	ldr	r0, [pc, #16]	; (8014b90 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8014b7e:	f7fb f808 	bl	800fb92 <USBD_GetString>
  return USBD_StrDesc;
 8014b82:	4b02      	ldr	r3, [pc, #8]	; (8014b8c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8014b84:	4618      	mov	r0, r3
 8014b86:	3708      	adds	r7, #8
 8014b88:	46bd      	mov	sp, r7
 8014b8a:	bd80      	pop	{r7, pc}
 8014b8c:	20007cfc 	.word	0x20007cfc
 8014b90:	0801a6e4 	.word	0x0801a6e4

08014b94 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014b94:	b580      	push	{r7, lr}
 8014b96:	b082      	sub	sp, #8
 8014b98:	af00      	add	r7, sp, #0
 8014b9a:	4603      	mov	r3, r0
 8014b9c:	6039      	str	r1, [r7, #0]
 8014b9e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8014ba0:	683b      	ldr	r3, [r7, #0]
 8014ba2:	221a      	movs	r2, #26
 8014ba4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8014ba6:	f000 f843 	bl	8014c30 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8014baa:	4b02      	ldr	r3, [pc, #8]	; (8014bb4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8014bac:	4618      	mov	r0, r3
 8014bae:	3708      	adds	r7, #8
 8014bb0:	46bd      	mov	sp, r7
 8014bb2:	bd80      	pop	{r7, pc}
 8014bb4:	2000026c 	.word	0x2000026c

08014bb8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014bb8:	b580      	push	{r7, lr}
 8014bba:	b082      	sub	sp, #8
 8014bbc:	af00      	add	r7, sp, #0
 8014bbe:	4603      	mov	r3, r0
 8014bc0:	6039      	str	r1, [r7, #0]
 8014bc2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8014bc4:	79fb      	ldrb	r3, [r7, #7]
 8014bc6:	2b00      	cmp	r3, #0
 8014bc8:	d105      	bne.n	8014bd6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8014bca:	683a      	ldr	r2, [r7, #0]
 8014bcc:	4907      	ldr	r1, [pc, #28]	; (8014bec <USBD_FS_ConfigStrDescriptor+0x34>)
 8014bce:	4808      	ldr	r0, [pc, #32]	; (8014bf0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014bd0:	f7fa ffdf 	bl	800fb92 <USBD_GetString>
 8014bd4:	e004      	b.n	8014be0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8014bd6:	683a      	ldr	r2, [r7, #0]
 8014bd8:	4904      	ldr	r1, [pc, #16]	; (8014bec <USBD_FS_ConfigStrDescriptor+0x34>)
 8014bda:	4805      	ldr	r0, [pc, #20]	; (8014bf0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014bdc:	f7fa ffd9 	bl	800fb92 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014be0:	4b02      	ldr	r3, [pc, #8]	; (8014bec <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8014be2:	4618      	mov	r0, r3
 8014be4:	3708      	adds	r7, #8
 8014be6:	46bd      	mov	sp, r7
 8014be8:	bd80      	pop	{r7, pc}
 8014bea:	bf00      	nop
 8014bec:	20007cfc 	.word	0x20007cfc
 8014bf0:	0801a6f0 	.word	0x0801a6f0

08014bf4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014bf4:	b580      	push	{r7, lr}
 8014bf6:	b082      	sub	sp, #8
 8014bf8:	af00      	add	r7, sp, #0
 8014bfa:	4603      	mov	r3, r0
 8014bfc:	6039      	str	r1, [r7, #0]
 8014bfe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014c00:	79fb      	ldrb	r3, [r7, #7]
 8014c02:	2b00      	cmp	r3, #0
 8014c04:	d105      	bne.n	8014c12 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8014c06:	683a      	ldr	r2, [r7, #0]
 8014c08:	4907      	ldr	r1, [pc, #28]	; (8014c28 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8014c0a:	4808      	ldr	r0, [pc, #32]	; (8014c2c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014c0c:	f7fa ffc1 	bl	800fb92 <USBD_GetString>
 8014c10:	e004      	b.n	8014c1c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8014c12:	683a      	ldr	r2, [r7, #0]
 8014c14:	4904      	ldr	r1, [pc, #16]	; (8014c28 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8014c16:	4805      	ldr	r0, [pc, #20]	; (8014c2c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014c18:	f7fa ffbb 	bl	800fb92 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014c1c:	4b02      	ldr	r3, [pc, #8]	; (8014c28 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8014c1e:	4618      	mov	r0, r3
 8014c20:	3708      	adds	r7, #8
 8014c22:	46bd      	mov	sp, r7
 8014c24:	bd80      	pop	{r7, pc}
 8014c26:	bf00      	nop
 8014c28:	20007cfc 	.word	0x20007cfc
 8014c2c:	0801a6fc 	.word	0x0801a6fc

08014c30 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8014c30:	b580      	push	{r7, lr}
 8014c32:	b084      	sub	sp, #16
 8014c34:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8014c36:	4b0f      	ldr	r3, [pc, #60]	; (8014c74 <Get_SerialNum+0x44>)
 8014c38:	681b      	ldr	r3, [r3, #0]
 8014c3a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8014c3c:	4b0e      	ldr	r3, [pc, #56]	; (8014c78 <Get_SerialNum+0x48>)
 8014c3e:	681b      	ldr	r3, [r3, #0]
 8014c40:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8014c42:	4b0e      	ldr	r3, [pc, #56]	; (8014c7c <Get_SerialNum+0x4c>)
 8014c44:	681b      	ldr	r3, [r3, #0]
 8014c46:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8014c48:	68fa      	ldr	r2, [r7, #12]
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	4413      	add	r3, r2
 8014c4e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014c50:	68fb      	ldr	r3, [r7, #12]
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d009      	beq.n	8014c6a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8014c56:	2208      	movs	r2, #8
 8014c58:	4909      	ldr	r1, [pc, #36]	; (8014c80 <Get_SerialNum+0x50>)
 8014c5a:	68f8      	ldr	r0, [r7, #12]
 8014c5c:	f000 f814 	bl	8014c88 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014c60:	2204      	movs	r2, #4
 8014c62:	4908      	ldr	r1, [pc, #32]	; (8014c84 <Get_SerialNum+0x54>)
 8014c64:	68b8      	ldr	r0, [r7, #8]
 8014c66:	f000 f80f 	bl	8014c88 <IntToUnicode>
  }
}
 8014c6a:	bf00      	nop
 8014c6c:	3710      	adds	r7, #16
 8014c6e:	46bd      	mov	sp, r7
 8014c70:	bd80      	pop	{r7, pc}
 8014c72:	bf00      	nop
 8014c74:	1fff7a10 	.word	0x1fff7a10
 8014c78:	1fff7a14 	.word	0x1fff7a14
 8014c7c:	1fff7a18 	.word	0x1fff7a18
 8014c80:	2000026e 	.word	0x2000026e
 8014c84:	2000027e 	.word	0x2000027e

08014c88 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8014c88:	b480      	push	{r7}
 8014c8a:	b087      	sub	sp, #28
 8014c8c:	af00      	add	r7, sp, #0
 8014c8e:	60f8      	str	r0, [r7, #12]
 8014c90:	60b9      	str	r1, [r7, #8]
 8014c92:	4613      	mov	r3, r2
 8014c94:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8014c96:	2300      	movs	r3, #0
 8014c98:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8014c9a:	2300      	movs	r3, #0
 8014c9c:	75fb      	strb	r3, [r7, #23]
 8014c9e:	e027      	b.n	8014cf0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8014ca0:	68fb      	ldr	r3, [r7, #12]
 8014ca2:	0f1b      	lsrs	r3, r3, #28
 8014ca4:	2b09      	cmp	r3, #9
 8014ca6:	d80b      	bhi.n	8014cc0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8014ca8:	68fb      	ldr	r3, [r7, #12]
 8014caa:	0f1b      	lsrs	r3, r3, #28
 8014cac:	b2da      	uxtb	r2, r3
 8014cae:	7dfb      	ldrb	r3, [r7, #23]
 8014cb0:	005b      	lsls	r3, r3, #1
 8014cb2:	4619      	mov	r1, r3
 8014cb4:	68bb      	ldr	r3, [r7, #8]
 8014cb6:	440b      	add	r3, r1
 8014cb8:	3230      	adds	r2, #48	; 0x30
 8014cba:	b2d2      	uxtb	r2, r2
 8014cbc:	701a      	strb	r2, [r3, #0]
 8014cbe:	e00a      	b.n	8014cd6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8014cc0:	68fb      	ldr	r3, [r7, #12]
 8014cc2:	0f1b      	lsrs	r3, r3, #28
 8014cc4:	b2da      	uxtb	r2, r3
 8014cc6:	7dfb      	ldrb	r3, [r7, #23]
 8014cc8:	005b      	lsls	r3, r3, #1
 8014cca:	4619      	mov	r1, r3
 8014ccc:	68bb      	ldr	r3, [r7, #8]
 8014cce:	440b      	add	r3, r1
 8014cd0:	3237      	adds	r2, #55	; 0x37
 8014cd2:	b2d2      	uxtb	r2, r2
 8014cd4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8014cd6:	68fb      	ldr	r3, [r7, #12]
 8014cd8:	011b      	lsls	r3, r3, #4
 8014cda:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8014cdc:	7dfb      	ldrb	r3, [r7, #23]
 8014cde:	005b      	lsls	r3, r3, #1
 8014ce0:	3301      	adds	r3, #1
 8014ce2:	68ba      	ldr	r2, [r7, #8]
 8014ce4:	4413      	add	r3, r2
 8014ce6:	2200      	movs	r2, #0
 8014ce8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8014cea:	7dfb      	ldrb	r3, [r7, #23]
 8014cec:	3301      	adds	r3, #1
 8014cee:	75fb      	strb	r3, [r7, #23]
 8014cf0:	7dfa      	ldrb	r2, [r7, #23]
 8014cf2:	79fb      	ldrb	r3, [r7, #7]
 8014cf4:	429a      	cmp	r2, r3
 8014cf6:	d3d3      	bcc.n	8014ca0 <IntToUnicode+0x18>
  }
}
 8014cf8:	bf00      	nop
 8014cfa:	371c      	adds	r7, #28
 8014cfc:	46bd      	mov	sp, r7
 8014cfe:	bc80      	pop	{r7}
 8014d00:	4770      	bx	lr
	...

08014d04 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8014d04:	b580      	push	{r7, lr}
 8014d06:	b08a      	sub	sp, #40	; 0x28
 8014d08:	af00      	add	r7, sp, #0
 8014d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014d0c:	f107 0314 	add.w	r3, r7, #20
 8014d10:	2200      	movs	r2, #0
 8014d12:	601a      	str	r2, [r3, #0]
 8014d14:	605a      	str	r2, [r3, #4]
 8014d16:	609a      	str	r2, [r3, #8]
 8014d18:	60da      	str	r2, [r3, #12]
 8014d1a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	681b      	ldr	r3, [r3, #0]
 8014d20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8014d24:	d147      	bne.n	8014db6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014d26:	2300      	movs	r3, #0
 8014d28:	613b      	str	r3, [r7, #16]
 8014d2a:	4b25      	ldr	r3, [pc, #148]	; (8014dc0 <HAL_PCD_MspInit+0xbc>)
 8014d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014d2e:	4a24      	ldr	r2, [pc, #144]	; (8014dc0 <HAL_PCD_MspInit+0xbc>)
 8014d30:	f043 0301 	orr.w	r3, r3, #1
 8014d34:	6313      	str	r3, [r2, #48]	; 0x30
 8014d36:	4b22      	ldr	r3, [pc, #136]	; (8014dc0 <HAL_PCD_MspInit+0xbc>)
 8014d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014d3a:	f003 0301 	and.w	r3, r3, #1
 8014d3e:	613b      	str	r3, [r7, #16]
 8014d40:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8014d42:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8014d46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014d48:	2302      	movs	r3, #2
 8014d4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014d4c:	2300      	movs	r3, #0
 8014d4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014d50:	2303      	movs	r3, #3
 8014d52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8014d54:	230a      	movs	r3, #10
 8014d56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014d58:	f107 0314 	add.w	r3, r7, #20
 8014d5c:	4619      	mov	r1, r3
 8014d5e:	4819      	ldr	r0, [pc, #100]	; (8014dc4 <HAL_PCD_MspInit+0xc0>)
 8014d60:	f7f2 f9d0 	bl	8007104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8014d64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8014d6a:	2300      	movs	r3, #0
 8014d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014d6e:	2300      	movs	r3, #0
 8014d70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8014d72:	f107 0314 	add.w	r3, r7, #20
 8014d76:	4619      	mov	r1, r3
 8014d78:	4812      	ldr	r0, [pc, #72]	; (8014dc4 <HAL_PCD_MspInit+0xc0>)
 8014d7a:	f7f2 f9c3 	bl	8007104 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8014d7e:	4b10      	ldr	r3, [pc, #64]	; (8014dc0 <HAL_PCD_MspInit+0xbc>)
 8014d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014d82:	4a0f      	ldr	r2, [pc, #60]	; (8014dc0 <HAL_PCD_MspInit+0xbc>)
 8014d84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014d88:	6353      	str	r3, [r2, #52]	; 0x34
 8014d8a:	2300      	movs	r3, #0
 8014d8c:	60fb      	str	r3, [r7, #12]
 8014d8e:	4b0c      	ldr	r3, [pc, #48]	; (8014dc0 <HAL_PCD_MspInit+0xbc>)
 8014d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014d92:	4a0b      	ldr	r2, [pc, #44]	; (8014dc0 <HAL_PCD_MspInit+0xbc>)
 8014d94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8014d98:	6453      	str	r3, [r2, #68]	; 0x44
 8014d9a:	4b09      	ldr	r3, [pc, #36]	; (8014dc0 <HAL_PCD_MspInit+0xbc>)
 8014d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014d9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8014da2:	60fb      	str	r3, [r7, #12]
 8014da4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 8014da6:	2200      	movs	r2, #0
 8014da8:	2101      	movs	r1, #1
 8014daa:	2043      	movs	r0, #67	; 0x43
 8014dac:	f7f0 f825 	bl	8004dfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8014db0:	2043      	movs	r0, #67	; 0x43
 8014db2:	f7f0 f83e 	bl	8004e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8014db6:	bf00      	nop
 8014db8:	3728      	adds	r7, #40	; 0x28
 8014dba:	46bd      	mov	sp, r7
 8014dbc:	bd80      	pop	{r7, pc}
 8014dbe:	bf00      	nop
 8014dc0:	40023800 	.word	0x40023800
 8014dc4:	40020000 	.word	0x40020000

08014dc8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014dc8:	b580      	push	{r7, lr}
 8014dca:	b082      	sub	sp, #8
 8014dcc:	af00      	add	r7, sp, #0
 8014dce:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8014ddc:	4619      	mov	r1, r3
 8014dde:	4610      	mov	r0, r2
 8014de0:	f7f9 ff7b 	bl	800ecda <USBD_LL_SetupStage>
}
 8014de4:	bf00      	nop
 8014de6:	3708      	adds	r7, #8
 8014de8:	46bd      	mov	sp, r7
 8014dea:	bd80      	pop	{r7, pc}

08014dec <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014dec:	b580      	push	{r7, lr}
 8014dee:	b082      	sub	sp, #8
 8014df0:	af00      	add	r7, sp, #0
 8014df2:	6078      	str	r0, [r7, #4]
 8014df4:	460b      	mov	r3, r1
 8014df6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8014dfe:	78fa      	ldrb	r2, [r7, #3]
 8014e00:	6879      	ldr	r1, [r7, #4]
 8014e02:	4613      	mov	r3, r2
 8014e04:	00db      	lsls	r3, r3, #3
 8014e06:	1a9b      	subs	r3, r3, r2
 8014e08:	009b      	lsls	r3, r3, #2
 8014e0a:	440b      	add	r3, r1
 8014e0c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8014e10:	681a      	ldr	r2, [r3, #0]
 8014e12:	78fb      	ldrb	r3, [r7, #3]
 8014e14:	4619      	mov	r1, r3
 8014e16:	f7f9 ffab 	bl	800ed70 <USBD_LL_DataOutStage>
}
 8014e1a:	bf00      	nop
 8014e1c:	3708      	adds	r7, #8
 8014e1e:	46bd      	mov	sp, r7
 8014e20:	bd80      	pop	{r7, pc}

08014e22 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014e22:	b580      	push	{r7, lr}
 8014e24:	b082      	sub	sp, #8
 8014e26:	af00      	add	r7, sp, #0
 8014e28:	6078      	str	r0, [r7, #4]
 8014e2a:	460b      	mov	r3, r1
 8014e2c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8014e2e:	687b      	ldr	r3, [r7, #4]
 8014e30:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8014e34:	78fa      	ldrb	r2, [r7, #3]
 8014e36:	6879      	ldr	r1, [r7, #4]
 8014e38:	4613      	mov	r3, r2
 8014e3a:	00db      	lsls	r3, r3, #3
 8014e3c:	1a9b      	subs	r3, r3, r2
 8014e3e:	009b      	lsls	r3, r3, #2
 8014e40:	440b      	add	r3, r1
 8014e42:	3348      	adds	r3, #72	; 0x48
 8014e44:	681a      	ldr	r2, [r3, #0]
 8014e46:	78fb      	ldrb	r3, [r7, #3]
 8014e48:	4619      	mov	r1, r3
 8014e4a:	f7fa f802 	bl	800ee52 <USBD_LL_DataInStage>
}
 8014e4e:	bf00      	nop
 8014e50:	3708      	adds	r7, #8
 8014e52:	46bd      	mov	sp, r7
 8014e54:	bd80      	pop	{r7, pc}

08014e56 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014e56:	b580      	push	{r7, lr}
 8014e58:	b082      	sub	sp, #8
 8014e5a:	af00      	add	r7, sp, #0
 8014e5c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8014e5e:	687b      	ldr	r3, [r7, #4]
 8014e60:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014e64:	4618      	mov	r0, r3
 8014e66:	f7fa f912 	bl	800f08e <USBD_LL_SOF>
}
 8014e6a:	bf00      	nop
 8014e6c:	3708      	adds	r7, #8
 8014e6e:	46bd      	mov	sp, r7
 8014e70:	bd80      	pop	{r7, pc}

08014e72 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014e72:	b580      	push	{r7, lr}
 8014e74:	b084      	sub	sp, #16
 8014e76:	af00      	add	r7, sp, #0
 8014e78:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8014e7a:	2301      	movs	r3, #1
 8014e7c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8014e7e:	687b      	ldr	r3, [r7, #4]
 8014e80:	68db      	ldr	r3, [r3, #12]
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d102      	bne.n	8014e8c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8014e86:	2300      	movs	r3, #0
 8014e88:	73fb      	strb	r3, [r7, #15]
 8014e8a:	e008      	b.n	8014e9e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	68db      	ldr	r3, [r3, #12]
 8014e90:	2b02      	cmp	r3, #2
 8014e92:	d102      	bne.n	8014e9a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8014e94:	2301      	movs	r3, #1
 8014e96:	73fb      	strb	r3, [r7, #15]
 8014e98:	e001      	b.n	8014e9e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8014e9a:	f7ed fba1 	bl	80025e0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014ea4:	7bfa      	ldrb	r2, [r7, #15]
 8014ea6:	4611      	mov	r1, r2
 8014ea8:	4618      	mov	r0, r3
 8014eaa:	f7fa f8b8 	bl	800f01e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8014eae:	687b      	ldr	r3, [r7, #4]
 8014eb0:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014eb4:	4618      	mov	r0, r3
 8014eb6:	f7fa f871 	bl	800ef9c <USBD_LL_Reset>
}
 8014eba:	bf00      	nop
 8014ebc:	3710      	adds	r7, #16
 8014ebe:	46bd      	mov	sp, r7
 8014ec0:	bd80      	pop	{r7, pc}
	...

08014ec4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014ec4:	b580      	push	{r7, lr}
 8014ec6:	b082      	sub	sp, #8
 8014ec8:	af00      	add	r7, sp, #0
 8014eca:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014ed2:	4618      	mov	r0, r3
 8014ed4:	f7fa f8b2 	bl	800f03c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	681b      	ldr	r3, [r3, #0]
 8014edc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014ee0:	681b      	ldr	r3, [r3, #0]
 8014ee2:	687a      	ldr	r2, [r7, #4]
 8014ee4:	6812      	ldr	r2, [r2, #0]
 8014ee6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014eea:	f043 0301 	orr.w	r3, r3, #1
 8014eee:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	6a1b      	ldr	r3, [r3, #32]
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	d005      	beq.n	8014f04 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014ef8:	4b04      	ldr	r3, [pc, #16]	; (8014f0c <HAL_PCD_SuspendCallback+0x48>)
 8014efa:	691b      	ldr	r3, [r3, #16]
 8014efc:	4a03      	ldr	r2, [pc, #12]	; (8014f0c <HAL_PCD_SuspendCallback+0x48>)
 8014efe:	f043 0306 	orr.w	r3, r3, #6
 8014f02:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8014f04:	bf00      	nop
 8014f06:	3708      	adds	r7, #8
 8014f08:	46bd      	mov	sp, r7
 8014f0a:	bd80      	pop	{r7, pc}
 8014f0c:	e000ed00 	.word	0xe000ed00

08014f10 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014f10:	b580      	push	{r7, lr}
 8014f12:	b082      	sub	sp, #8
 8014f14:	af00      	add	r7, sp, #0
 8014f16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014f18:	687b      	ldr	r3, [r7, #4]
 8014f1a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014f1e:	4618      	mov	r0, r3
 8014f20:	f7fa f8a0 	bl	800f064 <USBD_LL_Resume>
}
 8014f24:	bf00      	nop
 8014f26:	3708      	adds	r7, #8
 8014f28:	46bd      	mov	sp, r7
 8014f2a:	bd80      	pop	{r7, pc}

08014f2c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014f2c:	b580      	push	{r7, lr}
 8014f2e:	b082      	sub	sp, #8
 8014f30:	af00      	add	r7, sp, #0
 8014f32:	6078      	str	r0, [r7, #4]
 8014f34:	460b      	mov	r3, r1
 8014f36:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014f3e:	78fa      	ldrb	r2, [r7, #3]
 8014f40:	4611      	mov	r1, r2
 8014f42:	4618      	mov	r0, r3
 8014f44:	f7fa f8c9 	bl	800f0da <USBD_LL_IsoOUTIncomplete>
}
 8014f48:	bf00      	nop
 8014f4a:	3708      	adds	r7, #8
 8014f4c:	46bd      	mov	sp, r7
 8014f4e:	bd80      	pop	{r7, pc}

08014f50 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014f50:	b580      	push	{r7, lr}
 8014f52:	b082      	sub	sp, #8
 8014f54:	af00      	add	r7, sp, #0
 8014f56:	6078      	str	r0, [r7, #4]
 8014f58:	460b      	mov	r3, r1
 8014f5a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014f62:	78fa      	ldrb	r2, [r7, #3]
 8014f64:	4611      	mov	r1, r2
 8014f66:	4618      	mov	r0, r3
 8014f68:	f7fa f8ab 	bl	800f0c2 <USBD_LL_IsoINIncomplete>
}
 8014f6c:	bf00      	nop
 8014f6e:	3708      	adds	r7, #8
 8014f70:	46bd      	mov	sp, r7
 8014f72:	bd80      	pop	{r7, pc}

08014f74 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014f74:	b580      	push	{r7, lr}
 8014f76:	b082      	sub	sp, #8
 8014f78:	af00      	add	r7, sp, #0
 8014f7a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8014f7c:	687b      	ldr	r3, [r7, #4]
 8014f7e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014f82:	4618      	mov	r0, r3
 8014f84:	f7fa f8b5 	bl	800f0f2 <USBD_LL_DevConnected>
}
 8014f88:	bf00      	nop
 8014f8a:	3708      	adds	r7, #8
 8014f8c:	46bd      	mov	sp, r7
 8014f8e:	bd80      	pop	{r7, pc}

08014f90 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014f90:	b580      	push	{r7, lr}
 8014f92:	b082      	sub	sp, #8
 8014f94:	af00      	add	r7, sp, #0
 8014f96:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8014f98:	687b      	ldr	r3, [r7, #4]
 8014f9a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8014f9e:	4618      	mov	r0, r3
 8014fa0:	f7fa f8b1 	bl	800f106 <USBD_LL_DevDisconnected>
}
 8014fa4:	bf00      	nop
 8014fa6:	3708      	adds	r7, #8
 8014fa8:	46bd      	mov	sp, r7
 8014faa:	bd80      	pop	{r7, pc}

08014fac <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8014fac:	b580      	push	{r7, lr}
 8014fae:	b082      	sub	sp, #8
 8014fb0:	af00      	add	r7, sp, #0
 8014fb2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	781b      	ldrb	r3, [r3, #0]
 8014fb8:	2b00      	cmp	r3, #0
 8014fba:	d139      	bne.n	8015030 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8014fbc:	4a1f      	ldr	r2, [pc, #124]	; (801503c <USBD_LL_Init+0x90>)
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	4a1d      	ldr	r2, [pc, #116]	; (801503c <USBD_LL_Init+0x90>)
 8014fc8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8014fcc:	4b1b      	ldr	r3, [pc, #108]	; (801503c <USBD_LL_Init+0x90>)
 8014fce:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8014fd2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8014fd4:	4b19      	ldr	r3, [pc, #100]	; (801503c <USBD_LL_Init+0x90>)
 8014fd6:	2204      	movs	r2, #4
 8014fd8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8014fda:	4b18      	ldr	r3, [pc, #96]	; (801503c <USBD_LL_Init+0x90>)
 8014fdc:	2202      	movs	r2, #2
 8014fde:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8014fe0:	4b16      	ldr	r3, [pc, #88]	; (801503c <USBD_LL_Init+0x90>)
 8014fe2:	2200      	movs	r2, #0
 8014fe4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8014fe6:	4b15      	ldr	r3, [pc, #84]	; (801503c <USBD_LL_Init+0x90>)
 8014fe8:	2202      	movs	r2, #2
 8014fea:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8014fec:	4b13      	ldr	r3, [pc, #76]	; (801503c <USBD_LL_Init+0x90>)
 8014fee:	2201      	movs	r2, #1
 8014ff0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8014ff2:	4b12      	ldr	r3, [pc, #72]	; (801503c <USBD_LL_Init+0x90>)
 8014ff4:	2200      	movs	r2, #0
 8014ff6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8014ff8:	4b10      	ldr	r3, [pc, #64]	; (801503c <USBD_LL_Init+0x90>)
 8014ffa:	2201      	movs	r2, #1
 8014ffc:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8014ffe:	4b0f      	ldr	r3, [pc, #60]	; (801503c <USBD_LL_Init+0x90>)
 8015000:	2200      	movs	r2, #0
 8015002:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8015004:	480d      	ldr	r0, [pc, #52]	; (801503c <USBD_LL_Init+0x90>)
 8015006:	f7f2 fa7b 	bl	8007500 <HAL_PCD_Init>
 801500a:	4603      	mov	r3, r0
 801500c:	2b00      	cmp	r3, #0
 801500e:	d001      	beq.n	8015014 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8015010:	f7ed fae6 	bl	80025e0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8015014:	2180      	movs	r1, #128	; 0x80
 8015016:	4809      	ldr	r0, [pc, #36]	; (801503c <USBD_LL_Init+0x90>)
 8015018:	f7f3 fbbe 	bl	8008798 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801501c:	2240      	movs	r2, #64	; 0x40
 801501e:	2100      	movs	r1, #0
 8015020:	4806      	ldr	r0, [pc, #24]	; (801503c <USBD_LL_Init+0x90>)
 8015022:	f7f3 fb73 	bl	800870c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8015026:	2280      	movs	r2, #128	; 0x80
 8015028:	2101      	movs	r1, #1
 801502a:	4804      	ldr	r0, [pc, #16]	; (801503c <USBD_LL_Init+0x90>)
 801502c:	f7f3 fb6e 	bl	800870c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8015030:	2300      	movs	r3, #0
}
 8015032:	4618      	mov	r0, r3
 8015034:	3708      	adds	r7, #8
 8015036:	46bd      	mov	sp, r7
 8015038:	bd80      	pop	{r7, pc}
 801503a:	bf00      	nop
 801503c:	20007efc 	.word	0x20007efc

08015040 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8015040:	b580      	push	{r7, lr}
 8015042:	b084      	sub	sp, #16
 8015044:	af00      	add	r7, sp, #0
 8015046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015048:	2300      	movs	r3, #0
 801504a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801504c:	2300      	movs	r3, #0
 801504e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8015056:	4618      	mov	r0, r3
 8015058:	f7f2 fb6f 	bl	800773a <HAL_PCD_Start>
 801505c:	4603      	mov	r3, r0
 801505e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015060:	7bfb      	ldrb	r3, [r7, #15]
 8015062:	4618      	mov	r0, r3
 8015064:	f000 f92e 	bl	80152c4 <USBD_Get_USB_Status>
 8015068:	4603      	mov	r3, r0
 801506a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801506c:	7bbb      	ldrb	r3, [r7, #14]
}
 801506e:	4618      	mov	r0, r3
 8015070:	3710      	adds	r7, #16
 8015072:	46bd      	mov	sp, r7
 8015074:	bd80      	pop	{r7, pc}

08015076 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8015076:	b580      	push	{r7, lr}
 8015078:	b084      	sub	sp, #16
 801507a:	af00      	add	r7, sp, #0
 801507c:	6078      	str	r0, [r7, #4]
 801507e:	4608      	mov	r0, r1
 8015080:	4611      	mov	r1, r2
 8015082:	461a      	mov	r2, r3
 8015084:	4603      	mov	r3, r0
 8015086:	70fb      	strb	r3, [r7, #3]
 8015088:	460b      	mov	r3, r1
 801508a:	70bb      	strb	r3, [r7, #2]
 801508c:	4613      	mov	r3, r2
 801508e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015090:	2300      	movs	r3, #0
 8015092:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015094:	2300      	movs	r3, #0
 8015096:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8015098:	687b      	ldr	r3, [r7, #4]
 801509a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801509e:	78bb      	ldrb	r3, [r7, #2]
 80150a0:	883a      	ldrh	r2, [r7, #0]
 80150a2:	78f9      	ldrb	r1, [r7, #3]
 80150a4:	f7f2 ff25 	bl	8007ef2 <HAL_PCD_EP_Open>
 80150a8:	4603      	mov	r3, r0
 80150aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80150ac:	7bfb      	ldrb	r3, [r7, #15]
 80150ae:	4618      	mov	r0, r3
 80150b0:	f000 f908 	bl	80152c4 <USBD_Get_USB_Status>
 80150b4:	4603      	mov	r3, r0
 80150b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80150b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80150ba:	4618      	mov	r0, r3
 80150bc:	3710      	adds	r7, #16
 80150be:	46bd      	mov	sp, r7
 80150c0:	bd80      	pop	{r7, pc}

080150c2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80150c2:	b580      	push	{r7, lr}
 80150c4:	b084      	sub	sp, #16
 80150c6:	af00      	add	r7, sp, #0
 80150c8:	6078      	str	r0, [r7, #4]
 80150ca:	460b      	mov	r3, r1
 80150cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80150ce:	2300      	movs	r3, #0
 80150d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80150d2:	2300      	movs	r3, #0
 80150d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80150d6:	687b      	ldr	r3, [r7, #4]
 80150d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80150dc:	78fa      	ldrb	r2, [r7, #3]
 80150de:	4611      	mov	r1, r2
 80150e0:	4618      	mov	r0, r3
 80150e2:	f7f2 ff6e 	bl	8007fc2 <HAL_PCD_EP_Close>
 80150e6:	4603      	mov	r3, r0
 80150e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80150ea:	7bfb      	ldrb	r3, [r7, #15]
 80150ec:	4618      	mov	r0, r3
 80150ee:	f000 f8e9 	bl	80152c4 <USBD_Get_USB_Status>
 80150f2:	4603      	mov	r3, r0
 80150f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80150f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80150f8:	4618      	mov	r0, r3
 80150fa:	3710      	adds	r7, #16
 80150fc:	46bd      	mov	sp, r7
 80150fe:	bd80      	pop	{r7, pc}

08015100 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8015100:	b580      	push	{r7, lr}
 8015102:	b084      	sub	sp, #16
 8015104:	af00      	add	r7, sp, #0
 8015106:	6078      	str	r0, [r7, #4]
 8015108:	460b      	mov	r3, r1
 801510a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801510c:	2300      	movs	r3, #0
 801510e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015110:	2300      	movs	r3, #0
 8015112:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8015114:	687b      	ldr	r3, [r7, #4]
 8015116:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801511a:	78fa      	ldrb	r2, [r7, #3]
 801511c:	4611      	mov	r1, r2
 801511e:	4618      	mov	r0, r3
 8015120:	f7f3 f845 	bl	80081ae <HAL_PCD_EP_SetStall>
 8015124:	4603      	mov	r3, r0
 8015126:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015128:	7bfb      	ldrb	r3, [r7, #15]
 801512a:	4618      	mov	r0, r3
 801512c:	f000 f8ca 	bl	80152c4 <USBD_Get_USB_Status>
 8015130:	4603      	mov	r3, r0
 8015132:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015134:	7bbb      	ldrb	r3, [r7, #14]
}
 8015136:	4618      	mov	r0, r3
 8015138:	3710      	adds	r7, #16
 801513a:	46bd      	mov	sp, r7
 801513c:	bd80      	pop	{r7, pc}

0801513e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801513e:	b580      	push	{r7, lr}
 8015140:	b084      	sub	sp, #16
 8015142:	af00      	add	r7, sp, #0
 8015144:	6078      	str	r0, [r7, #4]
 8015146:	460b      	mov	r3, r1
 8015148:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801514a:	2300      	movs	r3, #0
 801514c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801514e:	2300      	movs	r3, #0
 8015150:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8015158:	78fa      	ldrb	r2, [r7, #3]
 801515a:	4611      	mov	r1, r2
 801515c:	4618      	mov	r0, r3
 801515e:	f7f3 f88a 	bl	8008276 <HAL_PCD_EP_ClrStall>
 8015162:	4603      	mov	r3, r0
 8015164:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015166:	7bfb      	ldrb	r3, [r7, #15]
 8015168:	4618      	mov	r0, r3
 801516a:	f000 f8ab 	bl	80152c4 <USBD_Get_USB_Status>
 801516e:	4603      	mov	r3, r0
 8015170:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015172:	7bbb      	ldrb	r3, [r7, #14]
}
 8015174:	4618      	mov	r0, r3
 8015176:	3710      	adds	r7, #16
 8015178:	46bd      	mov	sp, r7
 801517a:	bd80      	pop	{r7, pc}

0801517c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801517c:	b480      	push	{r7}
 801517e:	b085      	sub	sp, #20
 8015180:	af00      	add	r7, sp, #0
 8015182:	6078      	str	r0, [r7, #4]
 8015184:	460b      	mov	r3, r1
 8015186:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801518e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8015190:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015194:	2b00      	cmp	r3, #0
 8015196:	da0b      	bge.n	80151b0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8015198:	78fb      	ldrb	r3, [r7, #3]
 801519a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801519e:	68f9      	ldr	r1, [r7, #12]
 80151a0:	4613      	mov	r3, r2
 80151a2:	00db      	lsls	r3, r3, #3
 80151a4:	1a9b      	subs	r3, r3, r2
 80151a6:	009b      	lsls	r3, r3, #2
 80151a8:	440b      	add	r3, r1
 80151aa:	333e      	adds	r3, #62	; 0x3e
 80151ac:	781b      	ldrb	r3, [r3, #0]
 80151ae:	e00b      	b.n	80151c8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80151b0:	78fb      	ldrb	r3, [r7, #3]
 80151b2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80151b6:	68f9      	ldr	r1, [r7, #12]
 80151b8:	4613      	mov	r3, r2
 80151ba:	00db      	lsls	r3, r3, #3
 80151bc:	1a9b      	subs	r3, r3, r2
 80151be:	009b      	lsls	r3, r3, #2
 80151c0:	440b      	add	r3, r1
 80151c2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80151c6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80151c8:	4618      	mov	r0, r3
 80151ca:	3714      	adds	r7, #20
 80151cc:	46bd      	mov	sp, r7
 80151ce:	bc80      	pop	{r7}
 80151d0:	4770      	bx	lr

080151d2 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80151d2:	b580      	push	{r7, lr}
 80151d4:	b084      	sub	sp, #16
 80151d6:	af00      	add	r7, sp, #0
 80151d8:	6078      	str	r0, [r7, #4]
 80151da:	460b      	mov	r3, r1
 80151dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80151de:	2300      	movs	r3, #0
 80151e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80151e2:	2300      	movs	r3, #0
 80151e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80151ec:	78fa      	ldrb	r2, [r7, #3]
 80151ee:	4611      	mov	r1, r2
 80151f0:	4618      	mov	r0, r3
 80151f2:	f7f2 fe59 	bl	8007ea8 <HAL_PCD_SetAddress>
 80151f6:	4603      	mov	r3, r0
 80151f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80151fa:	7bfb      	ldrb	r3, [r7, #15]
 80151fc:	4618      	mov	r0, r3
 80151fe:	f000 f861 	bl	80152c4 <USBD_Get_USB_Status>
 8015202:	4603      	mov	r3, r0
 8015204:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8015206:	7bbb      	ldrb	r3, [r7, #14]
}
 8015208:	4618      	mov	r0, r3
 801520a:	3710      	adds	r7, #16
 801520c:	46bd      	mov	sp, r7
 801520e:	bd80      	pop	{r7, pc}

08015210 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8015210:	b580      	push	{r7, lr}
 8015212:	b086      	sub	sp, #24
 8015214:	af00      	add	r7, sp, #0
 8015216:	60f8      	str	r0, [r7, #12]
 8015218:	607a      	str	r2, [r7, #4]
 801521a:	461a      	mov	r2, r3
 801521c:	460b      	mov	r3, r1
 801521e:	72fb      	strb	r3, [r7, #11]
 8015220:	4613      	mov	r3, r2
 8015222:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015224:	2300      	movs	r3, #0
 8015226:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8015228:	2300      	movs	r3, #0
 801522a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801522c:	68fb      	ldr	r3, [r7, #12]
 801522e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8015232:	893b      	ldrh	r3, [r7, #8]
 8015234:	7af9      	ldrb	r1, [r7, #11]
 8015236:	687a      	ldr	r2, [r7, #4]
 8015238:	f7f2 ff6f 	bl	800811a <HAL_PCD_EP_Transmit>
 801523c:	4603      	mov	r3, r0
 801523e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015240:	7dfb      	ldrb	r3, [r7, #23]
 8015242:	4618      	mov	r0, r3
 8015244:	f000 f83e 	bl	80152c4 <USBD_Get_USB_Status>
 8015248:	4603      	mov	r3, r0
 801524a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801524c:	7dbb      	ldrb	r3, [r7, #22]
}
 801524e:	4618      	mov	r0, r3
 8015250:	3718      	adds	r7, #24
 8015252:	46bd      	mov	sp, r7
 8015254:	bd80      	pop	{r7, pc}

08015256 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8015256:	b580      	push	{r7, lr}
 8015258:	b086      	sub	sp, #24
 801525a:	af00      	add	r7, sp, #0
 801525c:	60f8      	str	r0, [r7, #12]
 801525e:	607a      	str	r2, [r7, #4]
 8015260:	461a      	mov	r2, r3
 8015262:	460b      	mov	r3, r1
 8015264:	72fb      	strb	r3, [r7, #11]
 8015266:	4613      	mov	r3, r2
 8015268:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801526a:	2300      	movs	r3, #0
 801526c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801526e:	2300      	movs	r3, #0
 8015270:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8015272:	68fb      	ldr	r3, [r7, #12]
 8015274:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8015278:	893b      	ldrh	r3, [r7, #8]
 801527a:	7af9      	ldrb	r1, [r7, #11]
 801527c:	687a      	ldr	r2, [r7, #4]
 801527e:	f7f2 feea 	bl	8008056 <HAL_PCD_EP_Receive>
 8015282:	4603      	mov	r3, r0
 8015284:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8015286:	7dfb      	ldrb	r3, [r7, #23]
 8015288:	4618      	mov	r0, r3
 801528a:	f000 f81b 	bl	80152c4 <USBD_Get_USB_Status>
 801528e:	4603      	mov	r3, r0
 8015290:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8015292:	7dbb      	ldrb	r3, [r7, #22]
}
 8015294:	4618      	mov	r0, r3
 8015296:	3718      	adds	r7, #24
 8015298:	46bd      	mov	sp, r7
 801529a:	bd80      	pop	{r7, pc}

0801529c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801529c:	b580      	push	{r7, lr}
 801529e:	b082      	sub	sp, #8
 80152a0:	af00      	add	r7, sp, #0
 80152a2:	6078      	str	r0, [r7, #4]
 80152a4:	460b      	mov	r3, r1
 80152a6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80152ae:	78fa      	ldrb	r2, [r7, #3]
 80152b0:	4611      	mov	r1, r2
 80152b2:	4618      	mov	r0, r3
 80152b4:	f7f2 ff1a 	bl	80080ec <HAL_PCD_EP_GetRxCount>
 80152b8:	4603      	mov	r3, r0
}
 80152ba:	4618      	mov	r0, r3
 80152bc:	3708      	adds	r7, #8
 80152be:	46bd      	mov	sp, r7
 80152c0:	bd80      	pop	{r7, pc}
	...

080152c4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80152c4:	b480      	push	{r7}
 80152c6:	b085      	sub	sp, #20
 80152c8:	af00      	add	r7, sp, #0
 80152ca:	4603      	mov	r3, r0
 80152cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80152ce:	2300      	movs	r3, #0
 80152d0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80152d2:	79fb      	ldrb	r3, [r7, #7]
 80152d4:	2b03      	cmp	r3, #3
 80152d6:	d817      	bhi.n	8015308 <USBD_Get_USB_Status+0x44>
 80152d8:	a201      	add	r2, pc, #4	; (adr r2, 80152e0 <USBD_Get_USB_Status+0x1c>)
 80152da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80152de:	bf00      	nop
 80152e0:	080152f1 	.word	0x080152f1
 80152e4:	080152f7 	.word	0x080152f7
 80152e8:	080152fd 	.word	0x080152fd
 80152ec:	08015303 	.word	0x08015303
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80152f0:	2300      	movs	r3, #0
 80152f2:	73fb      	strb	r3, [r7, #15]
    break;
 80152f4:	e00b      	b.n	801530e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80152f6:	2302      	movs	r3, #2
 80152f8:	73fb      	strb	r3, [r7, #15]
    break;
 80152fa:	e008      	b.n	801530e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80152fc:	2301      	movs	r3, #1
 80152fe:	73fb      	strb	r3, [r7, #15]
    break;
 8015300:	e005      	b.n	801530e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8015302:	2302      	movs	r3, #2
 8015304:	73fb      	strb	r3, [r7, #15]
    break;
 8015306:	e002      	b.n	801530e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8015308:	2302      	movs	r3, #2
 801530a:	73fb      	strb	r3, [r7, #15]
    break;
 801530c:	bf00      	nop
  }
  return usb_status;
 801530e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015310:	4618      	mov	r0, r3
 8015312:	3714      	adds	r7, #20
 8015314:	46bd      	mov	sp, r7
 8015316:	bc80      	pop	{r7}
 8015318:	4770      	bx	lr
 801531a:	bf00      	nop

0801531c <atof>:
 801531c:	2100      	movs	r1, #0
 801531e:	f001 bbcf 	b.w	8016ac0 <strtod>

08015322 <atoi>:
 8015322:	220a      	movs	r2, #10
 8015324:	2100      	movs	r1, #0
 8015326:	f001 bc59 	b.w	8016bdc <strtol>
	...

0801532c <__libc_init_array>:
 801532c:	b570      	push	{r4, r5, r6, lr}
 801532e:	2500      	movs	r5, #0
 8015330:	4e0c      	ldr	r6, [pc, #48]	; (8015364 <__libc_init_array+0x38>)
 8015332:	4c0d      	ldr	r4, [pc, #52]	; (8015368 <__libc_init_array+0x3c>)
 8015334:	1ba4      	subs	r4, r4, r6
 8015336:	10a4      	asrs	r4, r4, #2
 8015338:	42a5      	cmp	r5, r4
 801533a:	d109      	bne.n	8015350 <__libc_init_array+0x24>
 801533c:	f004 f83c 	bl	80193b8 <_init>
 8015340:	2500      	movs	r5, #0
 8015342:	4e0a      	ldr	r6, [pc, #40]	; (801536c <__libc_init_array+0x40>)
 8015344:	4c0a      	ldr	r4, [pc, #40]	; (8015370 <__libc_init_array+0x44>)
 8015346:	1ba4      	subs	r4, r4, r6
 8015348:	10a4      	asrs	r4, r4, #2
 801534a:	42a5      	cmp	r5, r4
 801534c:	d105      	bne.n	801535a <__libc_init_array+0x2e>
 801534e:	bd70      	pop	{r4, r5, r6, pc}
 8015350:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015354:	4798      	blx	r3
 8015356:	3501      	adds	r5, #1
 8015358:	e7ee      	b.n	8015338 <__libc_init_array+0xc>
 801535a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801535e:	4798      	blx	r3
 8015360:	3501      	adds	r5, #1
 8015362:	e7f2      	b.n	801534a <__libc_init_array+0x1e>
 8015364:	0801aae8 	.word	0x0801aae8
 8015368:	0801aae8 	.word	0x0801aae8
 801536c:	0801aae8 	.word	0x0801aae8
 8015370:	0801aaec 	.word	0x0801aaec

08015374 <malloc>:
 8015374:	4b02      	ldr	r3, [pc, #8]	; (8015380 <malloc+0xc>)
 8015376:	4601      	mov	r1, r0
 8015378:	6818      	ldr	r0, [r3, #0]
 801537a:	f000 b879 	b.w	8015470 <_malloc_r>
 801537e:	bf00      	nop
 8015380:	20000288 	.word	0x20000288

08015384 <free>:
 8015384:	4b02      	ldr	r3, [pc, #8]	; (8015390 <free+0xc>)
 8015386:	4601      	mov	r1, r0
 8015388:	6818      	ldr	r0, [r3, #0]
 801538a:	f000 b825 	b.w	80153d8 <_free_r>
 801538e:	bf00      	nop
 8015390:	20000288 	.word	0x20000288

08015394 <memcmp>:
 8015394:	b530      	push	{r4, r5, lr}
 8015396:	2400      	movs	r4, #0
 8015398:	42a2      	cmp	r2, r4
 801539a:	d101      	bne.n	80153a0 <memcmp+0xc>
 801539c:	2000      	movs	r0, #0
 801539e:	e007      	b.n	80153b0 <memcmp+0x1c>
 80153a0:	5d03      	ldrb	r3, [r0, r4]
 80153a2:	3401      	adds	r4, #1
 80153a4:	190d      	adds	r5, r1, r4
 80153a6:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80153aa:	42ab      	cmp	r3, r5
 80153ac:	d0f4      	beq.n	8015398 <memcmp+0x4>
 80153ae:	1b58      	subs	r0, r3, r5
 80153b0:	bd30      	pop	{r4, r5, pc}

080153b2 <memcpy>:
 80153b2:	b510      	push	{r4, lr}
 80153b4:	1e43      	subs	r3, r0, #1
 80153b6:	440a      	add	r2, r1
 80153b8:	4291      	cmp	r1, r2
 80153ba:	d100      	bne.n	80153be <memcpy+0xc>
 80153bc:	bd10      	pop	{r4, pc}
 80153be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80153c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80153c6:	e7f7      	b.n	80153b8 <memcpy+0x6>

080153c8 <memset>:
 80153c8:	4603      	mov	r3, r0
 80153ca:	4402      	add	r2, r0
 80153cc:	4293      	cmp	r3, r2
 80153ce:	d100      	bne.n	80153d2 <memset+0xa>
 80153d0:	4770      	bx	lr
 80153d2:	f803 1b01 	strb.w	r1, [r3], #1
 80153d6:	e7f9      	b.n	80153cc <memset+0x4>

080153d8 <_free_r>:
 80153d8:	b538      	push	{r3, r4, r5, lr}
 80153da:	4605      	mov	r5, r0
 80153dc:	2900      	cmp	r1, #0
 80153de:	d043      	beq.n	8015468 <_free_r+0x90>
 80153e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80153e4:	1f0c      	subs	r4, r1, #4
 80153e6:	2b00      	cmp	r3, #0
 80153e8:	bfb8      	it	lt
 80153ea:	18e4      	addlt	r4, r4, r3
 80153ec:	f002 fe76 	bl	80180dc <__malloc_lock>
 80153f0:	4a1e      	ldr	r2, [pc, #120]	; (801546c <_free_r+0x94>)
 80153f2:	6813      	ldr	r3, [r2, #0]
 80153f4:	4610      	mov	r0, r2
 80153f6:	b933      	cbnz	r3, 8015406 <_free_r+0x2e>
 80153f8:	6063      	str	r3, [r4, #4]
 80153fa:	6014      	str	r4, [r2, #0]
 80153fc:	4628      	mov	r0, r5
 80153fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015402:	f002 be6c 	b.w	80180de <__malloc_unlock>
 8015406:	42a3      	cmp	r3, r4
 8015408:	d90b      	bls.n	8015422 <_free_r+0x4a>
 801540a:	6821      	ldr	r1, [r4, #0]
 801540c:	1862      	adds	r2, r4, r1
 801540e:	4293      	cmp	r3, r2
 8015410:	bf01      	itttt	eq
 8015412:	681a      	ldreq	r2, [r3, #0]
 8015414:	685b      	ldreq	r3, [r3, #4]
 8015416:	1852      	addeq	r2, r2, r1
 8015418:	6022      	streq	r2, [r4, #0]
 801541a:	6063      	str	r3, [r4, #4]
 801541c:	6004      	str	r4, [r0, #0]
 801541e:	e7ed      	b.n	80153fc <_free_r+0x24>
 8015420:	4613      	mov	r3, r2
 8015422:	685a      	ldr	r2, [r3, #4]
 8015424:	b10a      	cbz	r2, 801542a <_free_r+0x52>
 8015426:	42a2      	cmp	r2, r4
 8015428:	d9fa      	bls.n	8015420 <_free_r+0x48>
 801542a:	6819      	ldr	r1, [r3, #0]
 801542c:	1858      	adds	r0, r3, r1
 801542e:	42a0      	cmp	r0, r4
 8015430:	d10b      	bne.n	801544a <_free_r+0x72>
 8015432:	6820      	ldr	r0, [r4, #0]
 8015434:	4401      	add	r1, r0
 8015436:	1858      	adds	r0, r3, r1
 8015438:	4282      	cmp	r2, r0
 801543a:	6019      	str	r1, [r3, #0]
 801543c:	d1de      	bne.n	80153fc <_free_r+0x24>
 801543e:	6810      	ldr	r0, [r2, #0]
 8015440:	6852      	ldr	r2, [r2, #4]
 8015442:	4401      	add	r1, r0
 8015444:	6019      	str	r1, [r3, #0]
 8015446:	605a      	str	r2, [r3, #4]
 8015448:	e7d8      	b.n	80153fc <_free_r+0x24>
 801544a:	d902      	bls.n	8015452 <_free_r+0x7a>
 801544c:	230c      	movs	r3, #12
 801544e:	602b      	str	r3, [r5, #0]
 8015450:	e7d4      	b.n	80153fc <_free_r+0x24>
 8015452:	6820      	ldr	r0, [r4, #0]
 8015454:	1821      	adds	r1, r4, r0
 8015456:	428a      	cmp	r2, r1
 8015458:	bf01      	itttt	eq
 801545a:	6811      	ldreq	r1, [r2, #0]
 801545c:	6852      	ldreq	r2, [r2, #4]
 801545e:	1809      	addeq	r1, r1, r0
 8015460:	6021      	streq	r1, [r4, #0]
 8015462:	6062      	str	r2, [r4, #4]
 8015464:	605c      	str	r4, [r3, #4]
 8015466:	e7c9      	b.n	80153fc <_free_r+0x24>
 8015468:	bd38      	pop	{r3, r4, r5, pc}
 801546a:	bf00      	nop
 801546c:	200005c4 	.word	0x200005c4

08015470 <_malloc_r>:
 8015470:	b570      	push	{r4, r5, r6, lr}
 8015472:	1ccd      	adds	r5, r1, #3
 8015474:	f025 0503 	bic.w	r5, r5, #3
 8015478:	3508      	adds	r5, #8
 801547a:	2d0c      	cmp	r5, #12
 801547c:	bf38      	it	cc
 801547e:	250c      	movcc	r5, #12
 8015480:	2d00      	cmp	r5, #0
 8015482:	4606      	mov	r6, r0
 8015484:	db01      	blt.n	801548a <_malloc_r+0x1a>
 8015486:	42a9      	cmp	r1, r5
 8015488:	d903      	bls.n	8015492 <_malloc_r+0x22>
 801548a:	230c      	movs	r3, #12
 801548c:	6033      	str	r3, [r6, #0]
 801548e:	2000      	movs	r0, #0
 8015490:	bd70      	pop	{r4, r5, r6, pc}
 8015492:	f002 fe23 	bl	80180dc <__malloc_lock>
 8015496:	4a21      	ldr	r2, [pc, #132]	; (801551c <_malloc_r+0xac>)
 8015498:	6814      	ldr	r4, [r2, #0]
 801549a:	4621      	mov	r1, r4
 801549c:	b991      	cbnz	r1, 80154c4 <_malloc_r+0x54>
 801549e:	4c20      	ldr	r4, [pc, #128]	; (8015520 <_malloc_r+0xb0>)
 80154a0:	6823      	ldr	r3, [r4, #0]
 80154a2:	b91b      	cbnz	r3, 80154ac <_malloc_r+0x3c>
 80154a4:	4630      	mov	r0, r6
 80154a6:	f000 fca5 	bl	8015df4 <_sbrk_r>
 80154aa:	6020      	str	r0, [r4, #0]
 80154ac:	4629      	mov	r1, r5
 80154ae:	4630      	mov	r0, r6
 80154b0:	f000 fca0 	bl	8015df4 <_sbrk_r>
 80154b4:	1c43      	adds	r3, r0, #1
 80154b6:	d124      	bne.n	8015502 <_malloc_r+0x92>
 80154b8:	230c      	movs	r3, #12
 80154ba:	4630      	mov	r0, r6
 80154bc:	6033      	str	r3, [r6, #0]
 80154be:	f002 fe0e 	bl	80180de <__malloc_unlock>
 80154c2:	e7e4      	b.n	801548e <_malloc_r+0x1e>
 80154c4:	680b      	ldr	r3, [r1, #0]
 80154c6:	1b5b      	subs	r3, r3, r5
 80154c8:	d418      	bmi.n	80154fc <_malloc_r+0x8c>
 80154ca:	2b0b      	cmp	r3, #11
 80154cc:	d90f      	bls.n	80154ee <_malloc_r+0x7e>
 80154ce:	600b      	str	r3, [r1, #0]
 80154d0:	18cc      	adds	r4, r1, r3
 80154d2:	50cd      	str	r5, [r1, r3]
 80154d4:	4630      	mov	r0, r6
 80154d6:	f002 fe02 	bl	80180de <__malloc_unlock>
 80154da:	f104 000b 	add.w	r0, r4, #11
 80154de:	1d23      	adds	r3, r4, #4
 80154e0:	f020 0007 	bic.w	r0, r0, #7
 80154e4:	1ac3      	subs	r3, r0, r3
 80154e6:	d0d3      	beq.n	8015490 <_malloc_r+0x20>
 80154e8:	425a      	negs	r2, r3
 80154ea:	50e2      	str	r2, [r4, r3]
 80154ec:	e7d0      	b.n	8015490 <_malloc_r+0x20>
 80154ee:	684b      	ldr	r3, [r1, #4]
 80154f0:	428c      	cmp	r4, r1
 80154f2:	bf16      	itet	ne
 80154f4:	6063      	strne	r3, [r4, #4]
 80154f6:	6013      	streq	r3, [r2, #0]
 80154f8:	460c      	movne	r4, r1
 80154fa:	e7eb      	b.n	80154d4 <_malloc_r+0x64>
 80154fc:	460c      	mov	r4, r1
 80154fe:	6849      	ldr	r1, [r1, #4]
 8015500:	e7cc      	b.n	801549c <_malloc_r+0x2c>
 8015502:	1cc4      	adds	r4, r0, #3
 8015504:	f024 0403 	bic.w	r4, r4, #3
 8015508:	42a0      	cmp	r0, r4
 801550a:	d005      	beq.n	8015518 <_malloc_r+0xa8>
 801550c:	1a21      	subs	r1, r4, r0
 801550e:	4630      	mov	r0, r6
 8015510:	f000 fc70 	bl	8015df4 <_sbrk_r>
 8015514:	3001      	adds	r0, #1
 8015516:	d0cf      	beq.n	80154b8 <_malloc_r+0x48>
 8015518:	6025      	str	r5, [r4, #0]
 801551a:	e7db      	b.n	80154d4 <_malloc_r+0x64>
 801551c:	200005c4 	.word	0x200005c4
 8015520:	200005c8 	.word	0x200005c8

08015524 <__cvt>:
 8015524:	2b00      	cmp	r3, #0
 8015526:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801552a:	461e      	mov	r6, r3
 801552c:	bfbb      	ittet	lt
 801552e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8015532:	461e      	movlt	r6, r3
 8015534:	2300      	movge	r3, #0
 8015536:	232d      	movlt	r3, #45	; 0x2d
 8015538:	b088      	sub	sp, #32
 801553a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801553c:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8015540:	f027 0720 	bic.w	r7, r7, #32
 8015544:	2f46      	cmp	r7, #70	; 0x46
 8015546:	4614      	mov	r4, r2
 8015548:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801554a:	700b      	strb	r3, [r1, #0]
 801554c:	d004      	beq.n	8015558 <__cvt+0x34>
 801554e:	2f45      	cmp	r7, #69	; 0x45
 8015550:	d100      	bne.n	8015554 <__cvt+0x30>
 8015552:	3501      	adds	r5, #1
 8015554:	2302      	movs	r3, #2
 8015556:	e000      	b.n	801555a <__cvt+0x36>
 8015558:	2303      	movs	r3, #3
 801555a:	aa07      	add	r2, sp, #28
 801555c:	9204      	str	r2, [sp, #16]
 801555e:	aa06      	add	r2, sp, #24
 8015560:	e9cd a202 	strd	sl, r2, [sp, #8]
 8015564:	e9cd 3500 	strd	r3, r5, [sp]
 8015568:	4622      	mov	r2, r4
 801556a:	4633      	mov	r3, r6
 801556c:	f001 fbdc 	bl	8016d28 <_dtoa_r>
 8015570:	2f47      	cmp	r7, #71	; 0x47
 8015572:	4680      	mov	r8, r0
 8015574:	d102      	bne.n	801557c <__cvt+0x58>
 8015576:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015578:	07db      	lsls	r3, r3, #31
 801557a:	d526      	bpl.n	80155ca <__cvt+0xa6>
 801557c:	2f46      	cmp	r7, #70	; 0x46
 801557e:	eb08 0905 	add.w	r9, r8, r5
 8015582:	d111      	bne.n	80155a8 <__cvt+0x84>
 8015584:	f898 3000 	ldrb.w	r3, [r8]
 8015588:	2b30      	cmp	r3, #48	; 0x30
 801558a:	d10a      	bne.n	80155a2 <__cvt+0x7e>
 801558c:	2200      	movs	r2, #0
 801558e:	2300      	movs	r3, #0
 8015590:	4620      	mov	r0, r4
 8015592:	4631      	mov	r1, r6
 8015594:	f7eb fa44 	bl	8000a20 <__aeabi_dcmpeq>
 8015598:	b918      	cbnz	r0, 80155a2 <__cvt+0x7e>
 801559a:	f1c5 0501 	rsb	r5, r5, #1
 801559e:	f8ca 5000 	str.w	r5, [sl]
 80155a2:	f8da 3000 	ldr.w	r3, [sl]
 80155a6:	4499      	add	r9, r3
 80155a8:	2200      	movs	r2, #0
 80155aa:	2300      	movs	r3, #0
 80155ac:	4620      	mov	r0, r4
 80155ae:	4631      	mov	r1, r6
 80155b0:	f7eb fa36 	bl	8000a20 <__aeabi_dcmpeq>
 80155b4:	b938      	cbnz	r0, 80155c6 <__cvt+0xa2>
 80155b6:	2230      	movs	r2, #48	; 0x30
 80155b8:	9b07      	ldr	r3, [sp, #28]
 80155ba:	454b      	cmp	r3, r9
 80155bc:	d205      	bcs.n	80155ca <__cvt+0xa6>
 80155be:	1c59      	adds	r1, r3, #1
 80155c0:	9107      	str	r1, [sp, #28]
 80155c2:	701a      	strb	r2, [r3, #0]
 80155c4:	e7f8      	b.n	80155b8 <__cvt+0x94>
 80155c6:	f8cd 901c 	str.w	r9, [sp, #28]
 80155ca:	4640      	mov	r0, r8
 80155cc:	9b07      	ldr	r3, [sp, #28]
 80155ce:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80155d0:	eba3 0308 	sub.w	r3, r3, r8
 80155d4:	6013      	str	r3, [r2, #0]
 80155d6:	b008      	add	sp, #32
 80155d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080155dc <__exponent>:
 80155dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80155de:	2900      	cmp	r1, #0
 80155e0:	bfb4      	ite	lt
 80155e2:	232d      	movlt	r3, #45	; 0x2d
 80155e4:	232b      	movge	r3, #43	; 0x2b
 80155e6:	4604      	mov	r4, r0
 80155e8:	bfb8      	it	lt
 80155ea:	4249      	neglt	r1, r1
 80155ec:	2909      	cmp	r1, #9
 80155ee:	f804 2b02 	strb.w	r2, [r4], #2
 80155f2:	7043      	strb	r3, [r0, #1]
 80155f4:	dd21      	ble.n	801563a <__exponent+0x5e>
 80155f6:	f10d 0307 	add.w	r3, sp, #7
 80155fa:	461f      	mov	r7, r3
 80155fc:	260a      	movs	r6, #10
 80155fe:	fb91 f5f6 	sdiv	r5, r1, r6
 8015602:	fb06 1115 	mls	r1, r6, r5, r1
 8015606:	2d09      	cmp	r5, #9
 8015608:	f101 0130 	add.w	r1, r1, #48	; 0x30
 801560c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8015610:	f103 32ff 	add.w	r2, r3, #4294967295
 8015614:	4629      	mov	r1, r5
 8015616:	dc09      	bgt.n	801562c <__exponent+0x50>
 8015618:	3130      	adds	r1, #48	; 0x30
 801561a:	3b02      	subs	r3, #2
 801561c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8015620:	42bb      	cmp	r3, r7
 8015622:	4622      	mov	r2, r4
 8015624:	d304      	bcc.n	8015630 <__exponent+0x54>
 8015626:	1a10      	subs	r0, r2, r0
 8015628:	b003      	add	sp, #12
 801562a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801562c:	4613      	mov	r3, r2
 801562e:	e7e6      	b.n	80155fe <__exponent+0x22>
 8015630:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015634:	f804 2b01 	strb.w	r2, [r4], #1
 8015638:	e7f2      	b.n	8015620 <__exponent+0x44>
 801563a:	2330      	movs	r3, #48	; 0x30
 801563c:	4419      	add	r1, r3
 801563e:	7083      	strb	r3, [r0, #2]
 8015640:	1d02      	adds	r2, r0, #4
 8015642:	70c1      	strb	r1, [r0, #3]
 8015644:	e7ef      	b.n	8015626 <__exponent+0x4a>
	...

08015648 <_printf_float>:
 8015648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801564c:	b091      	sub	sp, #68	; 0x44
 801564e:	460c      	mov	r4, r1
 8015650:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8015652:	4693      	mov	fp, r2
 8015654:	461e      	mov	r6, r3
 8015656:	4605      	mov	r5, r0
 8015658:	f002 fd12 	bl	8018080 <_localeconv_r>
 801565c:	6803      	ldr	r3, [r0, #0]
 801565e:	4618      	mov	r0, r3
 8015660:	9309      	str	r3, [sp, #36]	; 0x24
 8015662:	f7ea fdb1 	bl	80001c8 <strlen>
 8015666:	2300      	movs	r3, #0
 8015668:	930e      	str	r3, [sp, #56]	; 0x38
 801566a:	683b      	ldr	r3, [r7, #0]
 801566c:	900a      	str	r0, [sp, #40]	; 0x28
 801566e:	3307      	adds	r3, #7
 8015670:	f023 0307 	bic.w	r3, r3, #7
 8015674:	f103 0208 	add.w	r2, r3, #8
 8015678:	f894 8018 	ldrb.w	r8, [r4, #24]
 801567c:	f8d4 a000 	ldr.w	sl, [r4]
 8015680:	603a      	str	r2, [r7, #0]
 8015682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015686:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801568a:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 801568e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015692:	930b      	str	r3, [sp, #44]	; 0x2c
 8015694:	f04f 32ff 	mov.w	r2, #4294967295
 8015698:	4ba6      	ldr	r3, [pc, #664]	; (8015934 <_printf_float+0x2ec>)
 801569a:	4638      	mov	r0, r7
 801569c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801569e:	f7eb f9f1 	bl	8000a84 <__aeabi_dcmpun>
 80156a2:	bb68      	cbnz	r0, 8015700 <_printf_float+0xb8>
 80156a4:	f04f 32ff 	mov.w	r2, #4294967295
 80156a8:	4ba2      	ldr	r3, [pc, #648]	; (8015934 <_printf_float+0x2ec>)
 80156aa:	4638      	mov	r0, r7
 80156ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80156ae:	f7eb f9cb 	bl	8000a48 <__aeabi_dcmple>
 80156b2:	bb28      	cbnz	r0, 8015700 <_printf_float+0xb8>
 80156b4:	2200      	movs	r2, #0
 80156b6:	2300      	movs	r3, #0
 80156b8:	4638      	mov	r0, r7
 80156ba:	4649      	mov	r1, r9
 80156bc:	f7eb f9ba 	bl	8000a34 <__aeabi_dcmplt>
 80156c0:	b110      	cbz	r0, 80156c8 <_printf_float+0x80>
 80156c2:	232d      	movs	r3, #45	; 0x2d
 80156c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80156c8:	4f9b      	ldr	r7, [pc, #620]	; (8015938 <_printf_float+0x2f0>)
 80156ca:	4b9c      	ldr	r3, [pc, #624]	; (801593c <_printf_float+0x2f4>)
 80156cc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80156d0:	bf98      	it	ls
 80156d2:	461f      	movls	r7, r3
 80156d4:	2303      	movs	r3, #3
 80156d6:	f04f 0900 	mov.w	r9, #0
 80156da:	6123      	str	r3, [r4, #16]
 80156dc:	f02a 0304 	bic.w	r3, sl, #4
 80156e0:	6023      	str	r3, [r4, #0]
 80156e2:	9600      	str	r6, [sp, #0]
 80156e4:	465b      	mov	r3, fp
 80156e6:	aa0f      	add	r2, sp, #60	; 0x3c
 80156e8:	4621      	mov	r1, r4
 80156ea:	4628      	mov	r0, r5
 80156ec:	f000 f9e2 	bl	8015ab4 <_printf_common>
 80156f0:	3001      	adds	r0, #1
 80156f2:	f040 8090 	bne.w	8015816 <_printf_float+0x1ce>
 80156f6:	f04f 30ff 	mov.w	r0, #4294967295
 80156fa:	b011      	add	sp, #68	; 0x44
 80156fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015700:	463a      	mov	r2, r7
 8015702:	464b      	mov	r3, r9
 8015704:	4638      	mov	r0, r7
 8015706:	4649      	mov	r1, r9
 8015708:	f7eb f9bc 	bl	8000a84 <__aeabi_dcmpun>
 801570c:	b110      	cbz	r0, 8015714 <_printf_float+0xcc>
 801570e:	4f8c      	ldr	r7, [pc, #560]	; (8015940 <_printf_float+0x2f8>)
 8015710:	4b8c      	ldr	r3, [pc, #560]	; (8015944 <_printf_float+0x2fc>)
 8015712:	e7db      	b.n	80156cc <_printf_float+0x84>
 8015714:	6863      	ldr	r3, [r4, #4]
 8015716:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 801571a:	1c59      	adds	r1, r3, #1
 801571c:	a80d      	add	r0, sp, #52	; 0x34
 801571e:	a90e      	add	r1, sp, #56	; 0x38
 8015720:	d140      	bne.n	80157a4 <_printf_float+0x15c>
 8015722:	2306      	movs	r3, #6
 8015724:	6063      	str	r3, [r4, #4]
 8015726:	f04f 0c00 	mov.w	ip, #0
 801572a:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 801572e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8015732:	6863      	ldr	r3, [r4, #4]
 8015734:	6022      	str	r2, [r4, #0]
 8015736:	e9cd 0803 	strd	r0, r8, [sp, #12]
 801573a:	9300      	str	r3, [sp, #0]
 801573c:	463a      	mov	r2, r7
 801573e:	464b      	mov	r3, r9
 8015740:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8015744:	4628      	mov	r0, r5
 8015746:	f7ff feed 	bl	8015524 <__cvt>
 801574a:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 801574e:	2b47      	cmp	r3, #71	; 0x47
 8015750:	4607      	mov	r7, r0
 8015752:	d109      	bne.n	8015768 <_printf_float+0x120>
 8015754:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015756:	1cd8      	adds	r0, r3, #3
 8015758:	db02      	blt.n	8015760 <_printf_float+0x118>
 801575a:	6862      	ldr	r2, [r4, #4]
 801575c:	4293      	cmp	r3, r2
 801575e:	dd47      	ble.n	80157f0 <_printf_float+0x1a8>
 8015760:	f1a8 0802 	sub.w	r8, r8, #2
 8015764:	fa5f f888 	uxtb.w	r8, r8
 8015768:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 801576c:	990d      	ldr	r1, [sp, #52]	; 0x34
 801576e:	d824      	bhi.n	80157ba <_printf_float+0x172>
 8015770:	3901      	subs	r1, #1
 8015772:	4642      	mov	r2, r8
 8015774:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8015778:	910d      	str	r1, [sp, #52]	; 0x34
 801577a:	f7ff ff2f 	bl	80155dc <__exponent>
 801577e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015780:	4681      	mov	r9, r0
 8015782:	1813      	adds	r3, r2, r0
 8015784:	2a01      	cmp	r2, #1
 8015786:	6123      	str	r3, [r4, #16]
 8015788:	dc02      	bgt.n	8015790 <_printf_float+0x148>
 801578a:	6822      	ldr	r2, [r4, #0]
 801578c:	07d1      	lsls	r1, r2, #31
 801578e:	d501      	bpl.n	8015794 <_printf_float+0x14c>
 8015790:	3301      	adds	r3, #1
 8015792:	6123      	str	r3, [r4, #16]
 8015794:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8015798:	2b00      	cmp	r3, #0
 801579a:	d0a2      	beq.n	80156e2 <_printf_float+0x9a>
 801579c:	232d      	movs	r3, #45	; 0x2d
 801579e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80157a2:	e79e      	b.n	80156e2 <_printf_float+0x9a>
 80157a4:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80157a8:	f000 816e 	beq.w	8015a88 <_printf_float+0x440>
 80157ac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80157b0:	d1b9      	bne.n	8015726 <_printf_float+0xde>
 80157b2:	2b00      	cmp	r3, #0
 80157b4:	d1b7      	bne.n	8015726 <_printf_float+0xde>
 80157b6:	2301      	movs	r3, #1
 80157b8:	e7b4      	b.n	8015724 <_printf_float+0xdc>
 80157ba:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80157be:	d119      	bne.n	80157f4 <_printf_float+0x1ac>
 80157c0:	2900      	cmp	r1, #0
 80157c2:	6863      	ldr	r3, [r4, #4]
 80157c4:	dd0c      	ble.n	80157e0 <_printf_float+0x198>
 80157c6:	6121      	str	r1, [r4, #16]
 80157c8:	b913      	cbnz	r3, 80157d0 <_printf_float+0x188>
 80157ca:	6822      	ldr	r2, [r4, #0]
 80157cc:	07d2      	lsls	r2, r2, #31
 80157ce:	d502      	bpl.n	80157d6 <_printf_float+0x18e>
 80157d0:	3301      	adds	r3, #1
 80157d2:	440b      	add	r3, r1
 80157d4:	6123      	str	r3, [r4, #16]
 80157d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80157d8:	f04f 0900 	mov.w	r9, #0
 80157dc:	65a3      	str	r3, [r4, #88]	; 0x58
 80157de:	e7d9      	b.n	8015794 <_printf_float+0x14c>
 80157e0:	b913      	cbnz	r3, 80157e8 <_printf_float+0x1a0>
 80157e2:	6822      	ldr	r2, [r4, #0]
 80157e4:	07d0      	lsls	r0, r2, #31
 80157e6:	d501      	bpl.n	80157ec <_printf_float+0x1a4>
 80157e8:	3302      	adds	r3, #2
 80157ea:	e7f3      	b.n	80157d4 <_printf_float+0x18c>
 80157ec:	2301      	movs	r3, #1
 80157ee:	e7f1      	b.n	80157d4 <_printf_float+0x18c>
 80157f0:	f04f 0867 	mov.w	r8, #103	; 0x67
 80157f4:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80157f8:	4293      	cmp	r3, r2
 80157fa:	db05      	blt.n	8015808 <_printf_float+0x1c0>
 80157fc:	6822      	ldr	r2, [r4, #0]
 80157fe:	6123      	str	r3, [r4, #16]
 8015800:	07d1      	lsls	r1, r2, #31
 8015802:	d5e8      	bpl.n	80157d6 <_printf_float+0x18e>
 8015804:	3301      	adds	r3, #1
 8015806:	e7e5      	b.n	80157d4 <_printf_float+0x18c>
 8015808:	2b00      	cmp	r3, #0
 801580a:	bfcc      	ite	gt
 801580c:	2301      	movgt	r3, #1
 801580e:	f1c3 0302 	rsble	r3, r3, #2
 8015812:	4413      	add	r3, r2
 8015814:	e7de      	b.n	80157d4 <_printf_float+0x18c>
 8015816:	6823      	ldr	r3, [r4, #0]
 8015818:	055a      	lsls	r2, r3, #21
 801581a:	d407      	bmi.n	801582c <_printf_float+0x1e4>
 801581c:	6923      	ldr	r3, [r4, #16]
 801581e:	463a      	mov	r2, r7
 8015820:	4659      	mov	r1, fp
 8015822:	4628      	mov	r0, r5
 8015824:	47b0      	blx	r6
 8015826:	3001      	adds	r0, #1
 8015828:	d129      	bne.n	801587e <_printf_float+0x236>
 801582a:	e764      	b.n	80156f6 <_printf_float+0xae>
 801582c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8015830:	f240 80d7 	bls.w	80159e2 <_printf_float+0x39a>
 8015834:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015838:	2200      	movs	r2, #0
 801583a:	2300      	movs	r3, #0
 801583c:	f7eb f8f0 	bl	8000a20 <__aeabi_dcmpeq>
 8015840:	b388      	cbz	r0, 80158a6 <_printf_float+0x25e>
 8015842:	2301      	movs	r3, #1
 8015844:	4a40      	ldr	r2, [pc, #256]	; (8015948 <_printf_float+0x300>)
 8015846:	4659      	mov	r1, fp
 8015848:	4628      	mov	r0, r5
 801584a:	47b0      	blx	r6
 801584c:	3001      	adds	r0, #1
 801584e:	f43f af52 	beq.w	80156f6 <_printf_float+0xae>
 8015852:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8015856:	429a      	cmp	r2, r3
 8015858:	db02      	blt.n	8015860 <_printf_float+0x218>
 801585a:	6823      	ldr	r3, [r4, #0]
 801585c:	07d8      	lsls	r0, r3, #31
 801585e:	d50e      	bpl.n	801587e <_printf_float+0x236>
 8015860:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015864:	4659      	mov	r1, fp
 8015866:	4628      	mov	r0, r5
 8015868:	47b0      	blx	r6
 801586a:	3001      	adds	r0, #1
 801586c:	f43f af43 	beq.w	80156f6 <_printf_float+0xae>
 8015870:	2700      	movs	r7, #0
 8015872:	f104 081a 	add.w	r8, r4, #26
 8015876:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015878:	3b01      	subs	r3, #1
 801587a:	42bb      	cmp	r3, r7
 801587c:	dc09      	bgt.n	8015892 <_printf_float+0x24a>
 801587e:	6823      	ldr	r3, [r4, #0]
 8015880:	079f      	lsls	r7, r3, #30
 8015882:	f100 80fd 	bmi.w	8015a80 <_printf_float+0x438>
 8015886:	68e0      	ldr	r0, [r4, #12]
 8015888:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801588a:	4298      	cmp	r0, r3
 801588c:	bfb8      	it	lt
 801588e:	4618      	movlt	r0, r3
 8015890:	e733      	b.n	80156fa <_printf_float+0xb2>
 8015892:	2301      	movs	r3, #1
 8015894:	4642      	mov	r2, r8
 8015896:	4659      	mov	r1, fp
 8015898:	4628      	mov	r0, r5
 801589a:	47b0      	blx	r6
 801589c:	3001      	adds	r0, #1
 801589e:	f43f af2a 	beq.w	80156f6 <_printf_float+0xae>
 80158a2:	3701      	adds	r7, #1
 80158a4:	e7e7      	b.n	8015876 <_printf_float+0x22e>
 80158a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	dc2b      	bgt.n	8015904 <_printf_float+0x2bc>
 80158ac:	2301      	movs	r3, #1
 80158ae:	4a26      	ldr	r2, [pc, #152]	; (8015948 <_printf_float+0x300>)
 80158b0:	4659      	mov	r1, fp
 80158b2:	4628      	mov	r0, r5
 80158b4:	47b0      	blx	r6
 80158b6:	3001      	adds	r0, #1
 80158b8:	f43f af1d 	beq.w	80156f6 <_printf_float+0xae>
 80158bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80158be:	b923      	cbnz	r3, 80158ca <_printf_float+0x282>
 80158c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80158c2:	b913      	cbnz	r3, 80158ca <_printf_float+0x282>
 80158c4:	6823      	ldr	r3, [r4, #0]
 80158c6:	07d9      	lsls	r1, r3, #31
 80158c8:	d5d9      	bpl.n	801587e <_printf_float+0x236>
 80158ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80158ce:	4659      	mov	r1, fp
 80158d0:	4628      	mov	r0, r5
 80158d2:	47b0      	blx	r6
 80158d4:	3001      	adds	r0, #1
 80158d6:	f43f af0e 	beq.w	80156f6 <_printf_float+0xae>
 80158da:	f04f 0800 	mov.w	r8, #0
 80158de:	f104 091a 	add.w	r9, r4, #26
 80158e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80158e4:	425b      	negs	r3, r3
 80158e6:	4543      	cmp	r3, r8
 80158e8:	dc01      	bgt.n	80158ee <_printf_float+0x2a6>
 80158ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80158ec:	e797      	b.n	801581e <_printf_float+0x1d6>
 80158ee:	2301      	movs	r3, #1
 80158f0:	464a      	mov	r2, r9
 80158f2:	4659      	mov	r1, fp
 80158f4:	4628      	mov	r0, r5
 80158f6:	47b0      	blx	r6
 80158f8:	3001      	adds	r0, #1
 80158fa:	f43f aefc 	beq.w	80156f6 <_printf_float+0xae>
 80158fe:	f108 0801 	add.w	r8, r8, #1
 8015902:	e7ee      	b.n	80158e2 <_printf_float+0x29a>
 8015904:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015906:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015908:	429a      	cmp	r2, r3
 801590a:	bfa8      	it	ge
 801590c:	461a      	movge	r2, r3
 801590e:	2a00      	cmp	r2, #0
 8015910:	4690      	mov	r8, r2
 8015912:	dd07      	ble.n	8015924 <_printf_float+0x2dc>
 8015914:	4613      	mov	r3, r2
 8015916:	4659      	mov	r1, fp
 8015918:	463a      	mov	r2, r7
 801591a:	4628      	mov	r0, r5
 801591c:	47b0      	blx	r6
 801591e:	3001      	adds	r0, #1
 8015920:	f43f aee9 	beq.w	80156f6 <_printf_float+0xae>
 8015924:	f104 031a 	add.w	r3, r4, #26
 8015928:	f04f 0a00 	mov.w	sl, #0
 801592c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8015930:	930b      	str	r3, [sp, #44]	; 0x2c
 8015932:	e015      	b.n	8015960 <_printf_float+0x318>
 8015934:	7fefffff 	.word	0x7fefffff
 8015938:	0801a7cc 	.word	0x0801a7cc
 801593c:	0801a7c8 	.word	0x0801a7c8
 8015940:	0801a7d4 	.word	0x0801a7d4
 8015944:	0801a7d0 	.word	0x0801a7d0
 8015948:	0801a7d8 	.word	0x0801a7d8
 801594c:	2301      	movs	r3, #1
 801594e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015950:	4659      	mov	r1, fp
 8015952:	4628      	mov	r0, r5
 8015954:	47b0      	blx	r6
 8015956:	3001      	adds	r0, #1
 8015958:	f43f aecd 	beq.w	80156f6 <_printf_float+0xae>
 801595c:	f10a 0a01 	add.w	sl, sl, #1
 8015960:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8015964:	eba9 0308 	sub.w	r3, r9, r8
 8015968:	4553      	cmp	r3, sl
 801596a:	dcef      	bgt.n	801594c <_printf_float+0x304>
 801596c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8015970:	429a      	cmp	r2, r3
 8015972:	444f      	add	r7, r9
 8015974:	db14      	blt.n	80159a0 <_printf_float+0x358>
 8015976:	6823      	ldr	r3, [r4, #0]
 8015978:	07da      	lsls	r2, r3, #31
 801597a:	d411      	bmi.n	80159a0 <_printf_float+0x358>
 801597c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801597e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8015980:	eba3 0209 	sub.w	r2, r3, r9
 8015984:	eba3 0901 	sub.w	r9, r3, r1
 8015988:	4591      	cmp	r9, r2
 801598a:	bfa8      	it	ge
 801598c:	4691      	movge	r9, r2
 801598e:	f1b9 0f00 	cmp.w	r9, #0
 8015992:	dc0d      	bgt.n	80159b0 <_printf_float+0x368>
 8015994:	2700      	movs	r7, #0
 8015996:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801599a:	f104 081a 	add.w	r8, r4, #26
 801599e:	e018      	b.n	80159d2 <_printf_float+0x38a>
 80159a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80159a4:	4659      	mov	r1, fp
 80159a6:	4628      	mov	r0, r5
 80159a8:	47b0      	blx	r6
 80159aa:	3001      	adds	r0, #1
 80159ac:	d1e6      	bne.n	801597c <_printf_float+0x334>
 80159ae:	e6a2      	b.n	80156f6 <_printf_float+0xae>
 80159b0:	464b      	mov	r3, r9
 80159b2:	463a      	mov	r2, r7
 80159b4:	4659      	mov	r1, fp
 80159b6:	4628      	mov	r0, r5
 80159b8:	47b0      	blx	r6
 80159ba:	3001      	adds	r0, #1
 80159bc:	d1ea      	bne.n	8015994 <_printf_float+0x34c>
 80159be:	e69a      	b.n	80156f6 <_printf_float+0xae>
 80159c0:	2301      	movs	r3, #1
 80159c2:	4642      	mov	r2, r8
 80159c4:	4659      	mov	r1, fp
 80159c6:	4628      	mov	r0, r5
 80159c8:	47b0      	blx	r6
 80159ca:	3001      	adds	r0, #1
 80159cc:	f43f ae93 	beq.w	80156f6 <_printf_float+0xae>
 80159d0:	3701      	adds	r7, #1
 80159d2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80159d6:	1a9b      	subs	r3, r3, r2
 80159d8:	eba3 0309 	sub.w	r3, r3, r9
 80159dc:	42bb      	cmp	r3, r7
 80159de:	dcef      	bgt.n	80159c0 <_printf_float+0x378>
 80159e0:	e74d      	b.n	801587e <_printf_float+0x236>
 80159e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80159e4:	2a01      	cmp	r2, #1
 80159e6:	dc01      	bgt.n	80159ec <_printf_float+0x3a4>
 80159e8:	07db      	lsls	r3, r3, #31
 80159ea:	d538      	bpl.n	8015a5e <_printf_float+0x416>
 80159ec:	2301      	movs	r3, #1
 80159ee:	463a      	mov	r2, r7
 80159f0:	4659      	mov	r1, fp
 80159f2:	4628      	mov	r0, r5
 80159f4:	47b0      	blx	r6
 80159f6:	3001      	adds	r0, #1
 80159f8:	f43f ae7d 	beq.w	80156f6 <_printf_float+0xae>
 80159fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015a00:	4659      	mov	r1, fp
 8015a02:	4628      	mov	r0, r5
 8015a04:	47b0      	blx	r6
 8015a06:	3001      	adds	r0, #1
 8015a08:	f107 0701 	add.w	r7, r7, #1
 8015a0c:	f43f ae73 	beq.w	80156f6 <_printf_float+0xae>
 8015a10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015a14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015a16:	2200      	movs	r2, #0
 8015a18:	f103 38ff 	add.w	r8, r3, #4294967295
 8015a1c:	2300      	movs	r3, #0
 8015a1e:	f7ea ffff 	bl	8000a20 <__aeabi_dcmpeq>
 8015a22:	b9c0      	cbnz	r0, 8015a56 <_printf_float+0x40e>
 8015a24:	4643      	mov	r3, r8
 8015a26:	463a      	mov	r2, r7
 8015a28:	4659      	mov	r1, fp
 8015a2a:	4628      	mov	r0, r5
 8015a2c:	47b0      	blx	r6
 8015a2e:	3001      	adds	r0, #1
 8015a30:	d10d      	bne.n	8015a4e <_printf_float+0x406>
 8015a32:	e660      	b.n	80156f6 <_printf_float+0xae>
 8015a34:	2301      	movs	r3, #1
 8015a36:	4642      	mov	r2, r8
 8015a38:	4659      	mov	r1, fp
 8015a3a:	4628      	mov	r0, r5
 8015a3c:	47b0      	blx	r6
 8015a3e:	3001      	adds	r0, #1
 8015a40:	f43f ae59 	beq.w	80156f6 <_printf_float+0xae>
 8015a44:	3701      	adds	r7, #1
 8015a46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015a48:	3b01      	subs	r3, #1
 8015a4a:	42bb      	cmp	r3, r7
 8015a4c:	dcf2      	bgt.n	8015a34 <_printf_float+0x3ec>
 8015a4e:	464b      	mov	r3, r9
 8015a50:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8015a54:	e6e4      	b.n	8015820 <_printf_float+0x1d8>
 8015a56:	2700      	movs	r7, #0
 8015a58:	f104 081a 	add.w	r8, r4, #26
 8015a5c:	e7f3      	b.n	8015a46 <_printf_float+0x3fe>
 8015a5e:	2301      	movs	r3, #1
 8015a60:	e7e1      	b.n	8015a26 <_printf_float+0x3de>
 8015a62:	2301      	movs	r3, #1
 8015a64:	4642      	mov	r2, r8
 8015a66:	4659      	mov	r1, fp
 8015a68:	4628      	mov	r0, r5
 8015a6a:	47b0      	blx	r6
 8015a6c:	3001      	adds	r0, #1
 8015a6e:	f43f ae42 	beq.w	80156f6 <_printf_float+0xae>
 8015a72:	3701      	adds	r7, #1
 8015a74:	68e3      	ldr	r3, [r4, #12]
 8015a76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015a78:	1a9b      	subs	r3, r3, r2
 8015a7a:	42bb      	cmp	r3, r7
 8015a7c:	dcf1      	bgt.n	8015a62 <_printf_float+0x41a>
 8015a7e:	e702      	b.n	8015886 <_printf_float+0x23e>
 8015a80:	2700      	movs	r7, #0
 8015a82:	f104 0819 	add.w	r8, r4, #25
 8015a86:	e7f5      	b.n	8015a74 <_printf_float+0x42c>
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	f43f ae94 	beq.w	80157b6 <_printf_float+0x16e>
 8015a8e:	f04f 0c00 	mov.w	ip, #0
 8015a92:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8015a96:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8015a9a:	6022      	str	r2, [r4, #0]
 8015a9c:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8015aa0:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8015aa4:	9300      	str	r3, [sp, #0]
 8015aa6:	463a      	mov	r2, r7
 8015aa8:	464b      	mov	r3, r9
 8015aaa:	4628      	mov	r0, r5
 8015aac:	f7ff fd3a 	bl	8015524 <__cvt>
 8015ab0:	4607      	mov	r7, r0
 8015ab2:	e64f      	b.n	8015754 <_printf_float+0x10c>

08015ab4 <_printf_common>:
 8015ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015ab8:	4691      	mov	r9, r2
 8015aba:	461f      	mov	r7, r3
 8015abc:	688a      	ldr	r2, [r1, #8]
 8015abe:	690b      	ldr	r3, [r1, #16]
 8015ac0:	4606      	mov	r6, r0
 8015ac2:	4293      	cmp	r3, r2
 8015ac4:	bfb8      	it	lt
 8015ac6:	4613      	movlt	r3, r2
 8015ac8:	f8c9 3000 	str.w	r3, [r9]
 8015acc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8015ad0:	460c      	mov	r4, r1
 8015ad2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015ad6:	b112      	cbz	r2, 8015ade <_printf_common+0x2a>
 8015ad8:	3301      	adds	r3, #1
 8015ada:	f8c9 3000 	str.w	r3, [r9]
 8015ade:	6823      	ldr	r3, [r4, #0]
 8015ae0:	0699      	lsls	r1, r3, #26
 8015ae2:	bf42      	ittt	mi
 8015ae4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8015ae8:	3302      	addmi	r3, #2
 8015aea:	f8c9 3000 	strmi.w	r3, [r9]
 8015aee:	6825      	ldr	r5, [r4, #0]
 8015af0:	f015 0506 	ands.w	r5, r5, #6
 8015af4:	d107      	bne.n	8015b06 <_printf_common+0x52>
 8015af6:	f104 0a19 	add.w	sl, r4, #25
 8015afa:	68e3      	ldr	r3, [r4, #12]
 8015afc:	f8d9 2000 	ldr.w	r2, [r9]
 8015b00:	1a9b      	subs	r3, r3, r2
 8015b02:	42ab      	cmp	r3, r5
 8015b04:	dc29      	bgt.n	8015b5a <_printf_common+0xa6>
 8015b06:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8015b0a:	6822      	ldr	r2, [r4, #0]
 8015b0c:	3300      	adds	r3, #0
 8015b0e:	bf18      	it	ne
 8015b10:	2301      	movne	r3, #1
 8015b12:	0692      	lsls	r2, r2, #26
 8015b14:	d42e      	bmi.n	8015b74 <_printf_common+0xc0>
 8015b16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015b1a:	4639      	mov	r1, r7
 8015b1c:	4630      	mov	r0, r6
 8015b1e:	47c0      	blx	r8
 8015b20:	3001      	adds	r0, #1
 8015b22:	d021      	beq.n	8015b68 <_printf_common+0xb4>
 8015b24:	6823      	ldr	r3, [r4, #0]
 8015b26:	68e5      	ldr	r5, [r4, #12]
 8015b28:	f003 0306 	and.w	r3, r3, #6
 8015b2c:	2b04      	cmp	r3, #4
 8015b2e:	bf18      	it	ne
 8015b30:	2500      	movne	r5, #0
 8015b32:	f8d9 2000 	ldr.w	r2, [r9]
 8015b36:	f04f 0900 	mov.w	r9, #0
 8015b3a:	bf08      	it	eq
 8015b3c:	1aad      	subeq	r5, r5, r2
 8015b3e:	68a3      	ldr	r3, [r4, #8]
 8015b40:	6922      	ldr	r2, [r4, #16]
 8015b42:	bf08      	it	eq
 8015b44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015b48:	4293      	cmp	r3, r2
 8015b4a:	bfc4      	itt	gt
 8015b4c:	1a9b      	subgt	r3, r3, r2
 8015b4e:	18ed      	addgt	r5, r5, r3
 8015b50:	341a      	adds	r4, #26
 8015b52:	454d      	cmp	r5, r9
 8015b54:	d11a      	bne.n	8015b8c <_printf_common+0xd8>
 8015b56:	2000      	movs	r0, #0
 8015b58:	e008      	b.n	8015b6c <_printf_common+0xb8>
 8015b5a:	2301      	movs	r3, #1
 8015b5c:	4652      	mov	r2, sl
 8015b5e:	4639      	mov	r1, r7
 8015b60:	4630      	mov	r0, r6
 8015b62:	47c0      	blx	r8
 8015b64:	3001      	adds	r0, #1
 8015b66:	d103      	bne.n	8015b70 <_printf_common+0xbc>
 8015b68:	f04f 30ff 	mov.w	r0, #4294967295
 8015b6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015b70:	3501      	adds	r5, #1
 8015b72:	e7c2      	b.n	8015afa <_printf_common+0x46>
 8015b74:	2030      	movs	r0, #48	; 0x30
 8015b76:	18e1      	adds	r1, r4, r3
 8015b78:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015b7c:	1c5a      	adds	r2, r3, #1
 8015b7e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015b82:	4422      	add	r2, r4
 8015b84:	3302      	adds	r3, #2
 8015b86:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015b8a:	e7c4      	b.n	8015b16 <_printf_common+0x62>
 8015b8c:	2301      	movs	r3, #1
 8015b8e:	4622      	mov	r2, r4
 8015b90:	4639      	mov	r1, r7
 8015b92:	4630      	mov	r0, r6
 8015b94:	47c0      	blx	r8
 8015b96:	3001      	adds	r0, #1
 8015b98:	d0e6      	beq.n	8015b68 <_printf_common+0xb4>
 8015b9a:	f109 0901 	add.w	r9, r9, #1
 8015b9e:	e7d8      	b.n	8015b52 <_printf_common+0x9e>

08015ba0 <_printf_i>:
 8015ba0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015ba4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8015ba8:	460c      	mov	r4, r1
 8015baa:	7e09      	ldrb	r1, [r1, #24]
 8015bac:	b085      	sub	sp, #20
 8015bae:	296e      	cmp	r1, #110	; 0x6e
 8015bb0:	4617      	mov	r7, r2
 8015bb2:	4606      	mov	r6, r0
 8015bb4:	4698      	mov	r8, r3
 8015bb6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015bb8:	f000 80b3 	beq.w	8015d22 <_printf_i+0x182>
 8015bbc:	d822      	bhi.n	8015c04 <_printf_i+0x64>
 8015bbe:	2963      	cmp	r1, #99	; 0x63
 8015bc0:	d036      	beq.n	8015c30 <_printf_i+0x90>
 8015bc2:	d80a      	bhi.n	8015bda <_printf_i+0x3a>
 8015bc4:	2900      	cmp	r1, #0
 8015bc6:	f000 80b9 	beq.w	8015d3c <_printf_i+0x19c>
 8015bca:	2958      	cmp	r1, #88	; 0x58
 8015bcc:	f000 8083 	beq.w	8015cd6 <_printf_i+0x136>
 8015bd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015bd4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8015bd8:	e032      	b.n	8015c40 <_printf_i+0xa0>
 8015bda:	2964      	cmp	r1, #100	; 0x64
 8015bdc:	d001      	beq.n	8015be2 <_printf_i+0x42>
 8015bde:	2969      	cmp	r1, #105	; 0x69
 8015be0:	d1f6      	bne.n	8015bd0 <_printf_i+0x30>
 8015be2:	6820      	ldr	r0, [r4, #0]
 8015be4:	6813      	ldr	r3, [r2, #0]
 8015be6:	0605      	lsls	r5, r0, #24
 8015be8:	f103 0104 	add.w	r1, r3, #4
 8015bec:	d52a      	bpl.n	8015c44 <_printf_i+0xa4>
 8015bee:	681b      	ldr	r3, [r3, #0]
 8015bf0:	6011      	str	r1, [r2, #0]
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	da03      	bge.n	8015bfe <_printf_i+0x5e>
 8015bf6:	222d      	movs	r2, #45	; 0x2d
 8015bf8:	425b      	negs	r3, r3
 8015bfa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8015bfe:	486f      	ldr	r0, [pc, #444]	; (8015dbc <_printf_i+0x21c>)
 8015c00:	220a      	movs	r2, #10
 8015c02:	e039      	b.n	8015c78 <_printf_i+0xd8>
 8015c04:	2973      	cmp	r1, #115	; 0x73
 8015c06:	f000 809d 	beq.w	8015d44 <_printf_i+0x1a4>
 8015c0a:	d808      	bhi.n	8015c1e <_printf_i+0x7e>
 8015c0c:	296f      	cmp	r1, #111	; 0x6f
 8015c0e:	d020      	beq.n	8015c52 <_printf_i+0xb2>
 8015c10:	2970      	cmp	r1, #112	; 0x70
 8015c12:	d1dd      	bne.n	8015bd0 <_printf_i+0x30>
 8015c14:	6823      	ldr	r3, [r4, #0]
 8015c16:	f043 0320 	orr.w	r3, r3, #32
 8015c1a:	6023      	str	r3, [r4, #0]
 8015c1c:	e003      	b.n	8015c26 <_printf_i+0x86>
 8015c1e:	2975      	cmp	r1, #117	; 0x75
 8015c20:	d017      	beq.n	8015c52 <_printf_i+0xb2>
 8015c22:	2978      	cmp	r1, #120	; 0x78
 8015c24:	d1d4      	bne.n	8015bd0 <_printf_i+0x30>
 8015c26:	2378      	movs	r3, #120	; 0x78
 8015c28:	4865      	ldr	r0, [pc, #404]	; (8015dc0 <_printf_i+0x220>)
 8015c2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015c2e:	e055      	b.n	8015cdc <_printf_i+0x13c>
 8015c30:	6813      	ldr	r3, [r2, #0]
 8015c32:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015c36:	1d19      	adds	r1, r3, #4
 8015c38:	681b      	ldr	r3, [r3, #0]
 8015c3a:	6011      	str	r1, [r2, #0]
 8015c3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015c40:	2301      	movs	r3, #1
 8015c42:	e08c      	b.n	8015d5e <_printf_i+0x1be>
 8015c44:	681b      	ldr	r3, [r3, #0]
 8015c46:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015c4a:	6011      	str	r1, [r2, #0]
 8015c4c:	bf18      	it	ne
 8015c4e:	b21b      	sxthne	r3, r3
 8015c50:	e7cf      	b.n	8015bf2 <_printf_i+0x52>
 8015c52:	6813      	ldr	r3, [r2, #0]
 8015c54:	6825      	ldr	r5, [r4, #0]
 8015c56:	1d18      	adds	r0, r3, #4
 8015c58:	6010      	str	r0, [r2, #0]
 8015c5a:	0628      	lsls	r0, r5, #24
 8015c5c:	d501      	bpl.n	8015c62 <_printf_i+0xc2>
 8015c5e:	681b      	ldr	r3, [r3, #0]
 8015c60:	e002      	b.n	8015c68 <_printf_i+0xc8>
 8015c62:	0668      	lsls	r0, r5, #25
 8015c64:	d5fb      	bpl.n	8015c5e <_printf_i+0xbe>
 8015c66:	881b      	ldrh	r3, [r3, #0]
 8015c68:	296f      	cmp	r1, #111	; 0x6f
 8015c6a:	bf14      	ite	ne
 8015c6c:	220a      	movne	r2, #10
 8015c6e:	2208      	moveq	r2, #8
 8015c70:	4852      	ldr	r0, [pc, #328]	; (8015dbc <_printf_i+0x21c>)
 8015c72:	2100      	movs	r1, #0
 8015c74:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015c78:	6865      	ldr	r5, [r4, #4]
 8015c7a:	2d00      	cmp	r5, #0
 8015c7c:	60a5      	str	r5, [r4, #8]
 8015c7e:	f2c0 8095 	blt.w	8015dac <_printf_i+0x20c>
 8015c82:	6821      	ldr	r1, [r4, #0]
 8015c84:	f021 0104 	bic.w	r1, r1, #4
 8015c88:	6021      	str	r1, [r4, #0]
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	d13d      	bne.n	8015d0a <_printf_i+0x16a>
 8015c8e:	2d00      	cmp	r5, #0
 8015c90:	f040 808e 	bne.w	8015db0 <_printf_i+0x210>
 8015c94:	4665      	mov	r5, ip
 8015c96:	2a08      	cmp	r2, #8
 8015c98:	d10b      	bne.n	8015cb2 <_printf_i+0x112>
 8015c9a:	6823      	ldr	r3, [r4, #0]
 8015c9c:	07db      	lsls	r3, r3, #31
 8015c9e:	d508      	bpl.n	8015cb2 <_printf_i+0x112>
 8015ca0:	6923      	ldr	r3, [r4, #16]
 8015ca2:	6862      	ldr	r2, [r4, #4]
 8015ca4:	429a      	cmp	r2, r3
 8015ca6:	bfde      	ittt	le
 8015ca8:	2330      	movle	r3, #48	; 0x30
 8015caa:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015cae:	f105 35ff 	addle.w	r5, r5, #4294967295
 8015cb2:	ebac 0305 	sub.w	r3, ip, r5
 8015cb6:	6123      	str	r3, [r4, #16]
 8015cb8:	f8cd 8000 	str.w	r8, [sp]
 8015cbc:	463b      	mov	r3, r7
 8015cbe:	aa03      	add	r2, sp, #12
 8015cc0:	4621      	mov	r1, r4
 8015cc2:	4630      	mov	r0, r6
 8015cc4:	f7ff fef6 	bl	8015ab4 <_printf_common>
 8015cc8:	3001      	adds	r0, #1
 8015cca:	d14d      	bne.n	8015d68 <_printf_i+0x1c8>
 8015ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8015cd0:	b005      	add	sp, #20
 8015cd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015cd6:	4839      	ldr	r0, [pc, #228]	; (8015dbc <_printf_i+0x21c>)
 8015cd8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8015cdc:	6813      	ldr	r3, [r2, #0]
 8015cde:	6821      	ldr	r1, [r4, #0]
 8015ce0:	1d1d      	adds	r5, r3, #4
 8015ce2:	681b      	ldr	r3, [r3, #0]
 8015ce4:	6015      	str	r5, [r2, #0]
 8015ce6:	060a      	lsls	r2, r1, #24
 8015ce8:	d50b      	bpl.n	8015d02 <_printf_i+0x162>
 8015cea:	07ca      	lsls	r2, r1, #31
 8015cec:	bf44      	itt	mi
 8015cee:	f041 0120 	orrmi.w	r1, r1, #32
 8015cf2:	6021      	strmi	r1, [r4, #0]
 8015cf4:	b91b      	cbnz	r3, 8015cfe <_printf_i+0x15e>
 8015cf6:	6822      	ldr	r2, [r4, #0]
 8015cf8:	f022 0220 	bic.w	r2, r2, #32
 8015cfc:	6022      	str	r2, [r4, #0]
 8015cfe:	2210      	movs	r2, #16
 8015d00:	e7b7      	b.n	8015c72 <_printf_i+0xd2>
 8015d02:	064d      	lsls	r5, r1, #25
 8015d04:	bf48      	it	mi
 8015d06:	b29b      	uxthmi	r3, r3
 8015d08:	e7ef      	b.n	8015cea <_printf_i+0x14a>
 8015d0a:	4665      	mov	r5, ip
 8015d0c:	fbb3 f1f2 	udiv	r1, r3, r2
 8015d10:	fb02 3311 	mls	r3, r2, r1, r3
 8015d14:	5cc3      	ldrb	r3, [r0, r3]
 8015d16:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8015d1a:	460b      	mov	r3, r1
 8015d1c:	2900      	cmp	r1, #0
 8015d1e:	d1f5      	bne.n	8015d0c <_printf_i+0x16c>
 8015d20:	e7b9      	b.n	8015c96 <_printf_i+0xf6>
 8015d22:	6813      	ldr	r3, [r2, #0]
 8015d24:	6825      	ldr	r5, [r4, #0]
 8015d26:	1d18      	adds	r0, r3, #4
 8015d28:	6961      	ldr	r1, [r4, #20]
 8015d2a:	6010      	str	r0, [r2, #0]
 8015d2c:	0628      	lsls	r0, r5, #24
 8015d2e:	681b      	ldr	r3, [r3, #0]
 8015d30:	d501      	bpl.n	8015d36 <_printf_i+0x196>
 8015d32:	6019      	str	r1, [r3, #0]
 8015d34:	e002      	b.n	8015d3c <_printf_i+0x19c>
 8015d36:	066a      	lsls	r2, r5, #25
 8015d38:	d5fb      	bpl.n	8015d32 <_printf_i+0x192>
 8015d3a:	8019      	strh	r1, [r3, #0]
 8015d3c:	2300      	movs	r3, #0
 8015d3e:	4665      	mov	r5, ip
 8015d40:	6123      	str	r3, [r4, #16]
 8015d42:	e7b9      	b.n	8015cb8 <_printf_i+0x118>
 8015d44:	6813      	ldr	r3, [r2, #0]
 8015d46:	1d19      	adds	r1, r3, #4
 8015d48:	6011      	str	r1, [r2, #0]
 8015d4a:	681d      	ldr	r5, [r3, #0]
 8015d4c:	6862      	ldr	r2, [r4, #4]
 8015d4e:	2100      	movs	r1, #0
 8015d50:	4628      	mov	r0, r5
 8015d52:	f002 f9b5 	bl	80180c0 <memchr>
 8015d56:	b108      	cbz	r0, 8015d5c <_printf_i+0x1bc>
 8015d58:	1b40      	subs	r0, r0, r5
 8015d5a:	6060      	str	r0, [r4, #4]
 8015d5c:	6863      	ldr	r3, [r4, #4]
 8015d5e:	6123      	str	r3, [r4, #16]
 8015d60:	2300      	movs	r3, #0
 8015d62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015d66:	e7a7      	b.n	8015cb8 <_printf_i+0x118>
 8015d68:	6923      	ldr	r3, [r4, #16]
 8015d6a:	462a      	mov	r2, r5
 8015d6c:	4639      	mov	r1, r7
 8015d6e:	4630      	mov	r0, r6
 8015d70:	47c0      	blx	r8
 8015d72:	3001      	adds	r0, #1
 8015d74:	d0aa      	beq.n	8015ccc <_printf_i+0x12c>
 8015d76:	6823      	ldr	r3, [r4, #0]
 8015d78:	079b      	lsls	r3, r3, #30
 8015d7a:	d413      	bmi.n	8015da4 <_printf_i+0x204>
 8015d7c:	68e0      	ldr	r0, [r4, #12]
 8015d7e:	9b03      	ldr	r3, [sp, #12]
 8015d80:	4298      	cmp	r0, r3
 8015d82:	bfb8      	it	lt
 8015d84:	4618      	movlt	r0, r3
 8015d86:	e7a3      	b.n	8015cd0 <_printf_i+0x130>
 8015d88:	2301      	movs	r3, #1
 8015d8a:	464a      	mov	r2, r9
 8015d8c:	4639      	mov	r1, r7
 8015d8e:	4630      	mov	r0, r6
 8015d90:	47c0      	blx	r8
 8015d92:	3001      	adds	r0, #1
 8015d94:	d09a      	beq.n	8015ccc <_printf_i+0x12c>
 8015d96:	3501      	adds	r5, #1
 8015d98:	68e3      	ldr	r3, [r4, #12]
 8015d9a:	9a03      	ldr	r2, [sp, #12]
 8015d9c:	1a9b      	subs	r3, r3, r2
 8015d9e:	42ab      	cmp	r3, r5
 8015da0:	dcf2      	bgt.n	8015d88 <_printf_i+0x1e8>
 8015da2:	e7eb      	b.n	8015d7c <_printf_i+0x1dc>
 8015da4:	2500      	movs	r5, #0
 8015da6:	f104 0919 	add.w	r9, r4, #25
 8015daa:	e7f5      	b.n	8015d98 <_printf_i+0x1f8>
 8015dac:	2b00      	cmp	r3, #0
 8015dae:	d1ac      	bne.n	8015d0a <_printf_i+0x16a>
 8015db0:	7803      	ldrb	r3, [r0, #0]
 8015db2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015db6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015dba:	e76c      	b.n	8015c96 <_printf_i+0xf6>
 8015dbc:	0801a7da 	.word	0x0801a7da
 8015dc0:	0801a7eb 	.word	0x0801a7eb

08015dc4 <iprintf>:
 8015dc4:	b40f      	push	{r0, r1, r2, r3}
 8015dc6:	4b0a      	ldr	r3, [pc, #40]	; (8015df0 <iprintf+0x2c>)
 8015dc8:	b513      	push	{r0, r1, r4, lr}
 8015dca:	681c      	ldr	r4, [r3, #0]
 8015dcc:	b124      	cbz	r4, 8015dd8 <iprintf+0x14>
 8015dce:	69a3      	ldr	r3, [r4, #24]
 8015dd0:	b913      	cbnz	r3, 8015dd8 <iprintf+0x14>
 8015dd2:	4620      	mov	r0, r4
 8015dd4:	f001 fd9c 	bl	8017910 <__sinit>
 8015dd8:	ab05      	add	r3, sp, #20
 8015dda:	9a04      	ldr	r2, [sp, #16]
 8015ddc:	68a1      	ldr	r1, [r4, #8]
 8015dde:	4620      	mov	r0, r4
 8015de0:	9301      	str	r3, [sp, #4]
 8015de2:	f002 fefd 	bl	8018be0 <_vfiprintf_r>
 8015de6:	b002      	add	sp, #8
 8015de8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015dec:	b004      	add	sp, #16
 8015dee:	4770      	bx	lr
 8015df0:	20000288 	.word	0x20000288

08015df4 <_sbrk_r>:
 8015df4:	b538      	push	{r3, r4, r5, lr}
 8015df6:	2300      	movs	r3, #0
 8015df8:	4c05      	ldr	r4, [pc, #20]	; (8015e10 <_sbrk_r+0x1c>)
 8015dfa:	4605      	mov	r5, r0
 8015dfc:	4608      	mov	r0, r1
 8015dfe:	6023      	str	r3, [r4, #0]
 8015e00:	f7ed f9ba 	bl	8003178 <_sbrk>
 8015e04:	1c43      	adds	r3, r0, #1
 8015e06:	d102      	bne.n	8015e0e <_sbrk_r+0x1a>
 8015e08:	6823      	ldr	r3, [r4, #0]
 8015e0a:	b103      	cbz	r3, 8015e0e <_sbrk_r+0x1a>
 8015e0c:	602b      	str	r3, [r5, #0]
 8015e0e:	bd38      	pop	{r3, r4, r5, pc}
 8015e10:	200082fc 	.word	0x200082fc

08015e14 <siprintf>:
 8015e14:	b40e      	push	{r1, r2, r3}
 8015e16:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015e1a:	b500      	push	{lr}
 8015e1c:	b09c      	sub	sp, #112	; 0x70
 8015e1e:	ab1d      	add	r3, sp, #116	; 0x74
 8015e20:	9002      	str	r0, [sp, #8]
 8015e22:	9006      	str	r0, [sp, #24]
 8015e24:	9107      	str	r1, [sp, #28]
 8015e26:	9104      	str	r1, [sp, #16]
 8015e28:	4808      	ldr	r0, [pc, #32]	; (8015e4c <siprintf+0x38>)
 8015e2a:	4909      	ldr	r1, [pc, #36]	; (8015e50 <siprintf+0x3c>)
 8015e2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015e30:	9105      	str	r1, [sp, #20]
 8015e32:	6800      	ldr	r0, [r0, #0]
 8015e34:	a902      	add	r1, sp, #8
 8015e36:	9301      	str	r3, [sp, #4]
 8015e38:	f002 fdb2 	bl	80189a0 <_svfiprintf_r>
 8015e3c:	2200      	movs	r2, #0
 8015e3e:	9b02      	ldr	r3, [sp, #8]
 8015e40:	701a      	strb	r2, [r3, #0]
 8015e42:	b01c      	add	sp, #112	; 0x70
 8015e44:	f85d eb04 	ldr.w	lr, [sp], #4
 8015e48:	b003      	add	sp, #12
 8015e4a:	4770      	bx	lr
 8015e4c:	20000288 	.word	0x20000288
 8015e50:	ffff0208 	.word	0xffff0208

08015e54 <strncmp>:
 8015e54:	b510      	push	{r4, lr}
 8015e56:	b16a      	cbz	r2, 8015e74 <strncmp+0x20>
 8015e58:	3901      	subs	r1, #1
 8015e5a:	1884      	adds	r4, r0, r2
 8015e5c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8015e60:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8015e64:	4293      	cmp	r3, r2
 8015e66:	d103      	bne.n	8015e70 <strncmp+0x1c>
 8015e68:	42a0      	cmp	r0, r4
 8015e6a:	d001      	beq.n	8015e70 <strncmp+0x1c>
 8015e6c:	2b00      	cmp	r3, #0
 8015e6e:	d1f5      	bne.n	8015e5c <strncmp+0x8>
 8015e70:	1a98      	subs	r0, r3, r2
 8015e72:	bd10      	pop	{r4, pc}
 8015e74:	4610      	mov	r0, r2
 8015e76:	e7fc      	b.n	8015e72 <strncmp+0x1e>

08015e78 <sulp>:
 8015e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015e7c:	460f      	mov	r7, r1
 8015e7e:	4690      	mov	r8, r2
 8015e80:	f002 fbf8 	bl	8018674 <__ulp>
 8015e84:	4604      	mov	r4, r0
 8015e86:	460d      	mov	r5, r1
 8015e88:	f1b8 0f00 	cmp.w	r8, #0
 8015e8c:	d011      	beq.n	8015eb2 <sulp+0x3a>
 8015e8e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8015e92:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	dd0b      	ble.n	8015eb2 <sulp+0x3a>
 8015e9a:	2400      	movs	r4, #0
 8015e9c:	051b      	lsls	r3, r3, #20
 8015e9e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8015ea2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8015ea6:	4622      	mov	r2, r4
 8015ea8:	462b      	mov	r3, r5
 8015eaa:	f7ea fb51 	bl	8000550 <__aeabi_dmul>
 8015eae:	4604      	mov	r4, r0
 8015eb0:	460d      	mov	r5, r1
 8015eb2:	4620      	mov	r0, r4
 8015eb4:	4629      	mov	r1, r5
 8015eb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015eba:	0000      	movs	r0, r0
 8015ebc:	0000      	movs	r0, r0
	...

08015ec0 <_strtod_l>:
 8015ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ec4:	461f      	mov	r7, r3
 8015ec6:	2300      	movs	r3, #0
 8015ec8:	b0a1      	sub	sp, #132	; 0x84
 8015eca:	4683      	mov	fp, r0
 8015ecc:	4638      	mov	r0, r7
 8015ece:	460e      	mov	r6, r1
 8015ed0:	9217      	str	r2, [sp, #92]	; 0x5c
 8015ed2:	931c      	str	r3, [sp, #112]	; 0x70
 8015ed4:	f002 f8d1 	bl	801807a <__localeconv_l>
 8015ed8:	4680      	mov	r8, r0
 8015eda:	6800      	ldr	r0, [r0, #0]
 8015edc:	f7ea f974 	bl	80001c8 <strlen>
 8015ee0:	f04f 0900 	mov.w	r9, #0
 8015ee4:	4604      	mov	r4, r0
 8015ee6:	f04f 0a00 	mov.w	sl, #0
 8015eea:	961b      	str	r6, [sp, #108]	; 0x6c
 8015eec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015eee:	781a      	ldrb	r2, [r3, #0]
 8015ef0:	2a0d      	cmp	r2, #13
 8015ef2:	d832      	bhi.n	8015f5a <_strtod_l+0x9a>
 8015ef4:	2a09      	cmp	r2, #9
 8015ef6:	d236      	bcs.n	8015f66 <_strtod_l+0xa6>
 8015ef8:	2a00      	cmp	r2, #0
 8015efa:	d03e      	beq.n	8015f7a <_strtod_l+0xba>
 8015efc:	2300      	movs	r3, #0
 8015efe:	930d      	str	r3, [sp, #52]	; 0x34
 8015f00:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8015f02:	782b      	ldrb	r3, [r5, #0]
 8015f04:	2b30      	cmp	r3, #48	; 0x30
 8015f06:	f040 80ac 	bne.w	8016062 <_strtod_l+0x1a2>
 8015f0a:	786b      	ldrb	r3, [r5, #1]
 8015f0c:	2b58      	cmp	r3, #88	; 0x58
 8015f0e:	d001      	beq.n	8015f14 <_strtod_l+0x54>
 8015f10:	2b78      	cmp	r3, #120	; 0x78
 8015f12:	d167      	bne.n	8015fe4 <_strtod_l+0x124>
 8015f14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015f16:	9702      	str	r7, [sp, #8]
 8015f18:	9301      	str	r3, [sp, #4]
 8015f1a:	ab1c      	add	r3, sp, #112	; 0x70
 8015f1c:	9300      	str	r3, [sp, #0]
 8015f1e:	4a89      	ldr	r2, [pc, #548]	; (8016144 <_strtod_l+0x284>)
 8015f20:	ab1d      	add	r3, sp, #116	; 0x74
 8015f22:	a91b      	add	r1, sp, #108	; 0x6c
 8015f24:	4658      	mov	r0, fp
 8015f26:	f001 fdcd 	bl	8017ac4 <__gethex>
 8015f2a:	f010 0407 	ands.w	r4, r0, #7
 8015f2e:	4606      	mov	r6, r0
 8015f30:	d005      	beq.n	8015f3e <_strtod_l+0x7e>
 8015f32:	2c06      	cmp	r4, #6
 8015f34:	d12b      	bne.n	8015f8e <_strtod_l+0xce>
 8015f36:	2300      	movs	r3, #0
 8015f38:	3501      	adds	r5, #1
 8015f3a:	951b      	str	r5, [sp, #108]	; 0x6c
 8015f3c:	930d      	str	r3, [sp, #52]	; 0x34
 8015f3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015f40:	2b00      	cmp	r3, #0
 8015f42:	f040 85a6 	bne.w	8016a92 <_strtod_l+0xbd2>
 8015f46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015f48:	b1e3      	cbz	r3, 8015f84 <_strtod_l+0xc4>
 8015f4a:	464a      	mov	r2, r9
 8015f4c:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8015f50:	4610      	mov	r0, r2
 8015f52:	4619      	mov	r1, r3
 8015f54:	b021      	add	sp, #132	; 0x84
 8015f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f5a:	2a2b      	cmp	r2, #43	; 0x2b
 8015f5c:	d015      	beq.n	8015f8a <_strtod_l+0xca>
 8015f5e:	2a2d      	cmp	r2, #45	; 0x2d
 8015f60:	d004      	beq.n	8015f6c <_strtod_l+0xac>
 8015f62:	2a20      	cmp	r2, #32
 8015f64:	d1ca      	bne.n	8015efc <_strtod_l+0x3c>
 8015f66:	3301      	adds	r3, #1
 8015f68:	931b      	str	r3, [sp, #108]	; 0x6c
 8015f6a:	e7bf      	b.n	8015eec <_strtod_l+0x2c>
 8015f6c:	2201      	movs	r2, #1
 8015f6e:	920d      	str	r2, [sp, #52]	; 0x34
 8015f70:	1c5a      	adds	r2, r3, #1
 8015f72:	921b      	str	r2, [sp, #108]	; 0x6c
 8015f74:	785b      	ldrb	r3, [r3, #1]
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	d1c2      	bne.n	8015f00 <_strtod_l+0x40>
 8015f7a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015f7c:	961b      	str	r6, [sp, #108]	; 0x6c
 8015f7e:	2b00      	cmp	r3, #0
 8015f80:	f040 8585 	bne.w	8016a8e <_strtod_l+0xbce>
 8015f84:	464a      	mov	r2, r9
 8015f86:	4653      	mov	r3, sl
 8015f88:	e7e2      	b.n	8015f50 <_strtod_l+0x90>
 8015f8a:	2200      	movs	r2, #0
 8015f8c:	e7ef      	b.n	8015f6e <_strtod_l+0xae>
 8015f8e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8015f90:	b13a      	cbz	r2, 8015fa2 <_strtod_l+0xe2>
 8015f92:	2135      	movs	r1, #53	; 0x35
 8015f94:	a81e      	add	r0, sp, #120	; 0x78
 8015f96:	f002 fc60 	bl	801885a <__copybits>
 8015f9a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015f9c:	4658      	mov	r0, fp
 8015f9e:	f002 f8d3 	bl	8018148 <_Bfree>
 8015fa2:	3c01      	subs	r4, #1
 8015fa4:	2c04      	cmp	r4, #4
 8015fa6:	d806      	bhi.n	8015fb6 <_strtod_l+0xf6>
 8015fa8:	e8df f004 	tbb	[pc, r4]
 8015fac:	1714030a 	.word	0x1714030a
 8015fb0:	0a          	.byte	0x0a
 8015fb1:	00          	.byte	0x00
 8015fb2:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 8015fb6:	0731      	lsls	r1, r6, #28
 8015fb8:	d5c1      	bpl.n	8015f3e <_strtod_l+0x7e>
 8015fba:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8015fbe:	e7be      	b.n	8015f3e <_strtod_l+0x7e>
 8015fc0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8015fc2:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 8015fc6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8015fca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8015fce:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8015fd2:	e7f0      	b.n	8015fb6 <_strtod_l+0xf6>
 8015fd4:	f8df a170 	ldr.w	sl, [pc, #368]	; 8016148 <_strtod_l+0x288>
 8015fd8:	e7ed      	b.n	8015fb6 <_strtod_l+0xf6>
 8015fda:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8015fde:	f04f 39ff 	mov.w	r9, #4294967295
 8015fe2:	e7e8      	b.n	8015fb6 <_strtod_l+0xf6>
 8015fe4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015fe6:	1c5a      	adds	r2, r3, #1
 8015fe8:	921b      	str	r2, [sp, #108]	; 0x6c
 8015fea:	785b      	ldrb	r3, [r3, #1]
 8015fec:	2b30      	cmp	r3, #48	; 0x30
 8015fee:	d0f9      	beq.n	8015fe4 <_strtod_l+0x124>
 8015ff0:	2b00      	cmp	r3, #0
 8015ff2:	d0a4      	beq.n	8015f3e <_strtod_l+0x7e>
 8015ff4:	2301      	movs	r3, #1
 8015ff6:	2500      	movs	r5, #0
 8015ff8:	220a      	movs	r2, #10
 8015ffa:	9307      	str	r3, [sp, #28]
 8015ffc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015ffe:	9506      	str	r5, [sp, #24]
 8016000:	9308      	str	r3, [sp, #32]
 8016002:	9504      	str	r5, [sp, #16]
 8016004:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8016006:	7807      	ldrb	r7, [r0, #0]
 8016008:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 801600c:	b2d9      	uxtb	r1, r3
 801600e:	2909      	cmp	r1, #9
 8016010:	d929      	bls.n	8016066 <_strtod_l+0x1a6>
 8016012:	4622      	mov	r2, r4
 8016014:	f8d8 1000 	ldr.w	r1, [r8]
 8016018:	f7ff ff1c 	bl	8015e54 <strncmp>
 801601c:	2800      	cmp	r0, #0
 801601e:	d031      	beq.n	8016084 <_strtod_l+0x1c4>
 8016020:	2000      	movs	r0, #0
 8016022:	463b      	mov	r3, r7
 8016024:	4602      	mov	r2, r0
 8016026:	9c04      	ldr	r4, [sp, #16]
 8016028:	9005      	str	r0, [sp, #20]
 801602a:	2b65      	cmp	r3, #101	; 0x65
 801602c:	d001      	beq.n	8016032 <_strtod_l+0x172>
 801602e:	2b45      	cmp	r3, #69	; 0x45
 8016030:	d114      	bne.n	801605c <_strtod_l+0x19c>
 8016032:	b924      	cbnz	r4, 801603e <_strtod_l+0x17e>
 8016034:	b910      	cbnz	r0, 801603c <_strtod_l+0x17c>
 8016036:	9b07      	ldr	r3, [sp, #28]
 8016038:	2b00      	cmp	r3, #0
 801603a:	d09e      	beq.n	8015f7a <_strtod_l+0xba>
 801603c:	2400      	movs	r4, #0
 801603e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8016040:	1c73      	adds	r3, r6, #1
 8016042:	931b      	str	r3, [sp, #108]	; 0x6c
 8016044:	7873      	ldrb	r3, [r6, #1]
 8016046:	2b2b      	cmp	r3, #43	; 0x2b
 8016048:	d078      	beq.n	801613c <_strtod_l+0x27c>
 801604a:	2b2d      	cmp	r3, #45	; 0x2d
 801604c:	d070      	beq.n	8016130 <_strtod_l+0x270>
 801604e:	f04f 0c00 	mov.w	ip, #0
 8016052:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8016056:	2f09      	cmp	r7, #9
 8016058:	d97c      	bls.n	8016154 <_strtod_l+0x294>
 801605a:	961b      	str	r6, [sp, #108]	; 0x6c
 801605c:	f04f 0e00 	mov.w	lr, #0
 8016060:	e09a      	b.n	8016198 <_strtod_l+0x2d8>
 8016062:	2300      	movs	r3, #0
 8016064:	e7c7      	b.n	8015ff6 <_strtod_l+0x136>
 8016066:	9904      	ldr	r1, [sp, #16]
 8016068:	3001      	adds	r0, #1
 801606a:	2908      	cmp	r1, #8
 801606c:	bfd7      	itett	le
 801606e:	9906      	ldrle	r1, [sp, #24]
 8016070:	fb02 3505 	mlagt	r5, r2, r5, r3
 8016074:	fb02 3301 	mlale	r3, r2, r1, r3
 8016078:	9306      	strle	r3, [sp, #24]
 801607a:	9b04      	ldr	r3, [sp, #16]
 801607c:	901b      	str	r0, [sp, #108]	; 0x6c
 801607e:	3301      	adds	r3, #1
 8016080:	9304      	str	r3, [sp, #16]
 8016082:	e7bf      	b.n	8016004 <_strtod_l+0x144>
 8016084:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016086:	191a      	adds	r2, r3, r4
 8016088:	921b      	str	r2, [sp, #108]	; 0x6c
 801608a:	9a04      	ldr	r2, [sp, #16]
 801608c:	5d1b      	ldrb	r3, [r3, r4]
 801608e:	2a00      	cmp	r2, #0
 8016090:	d037      	beq.n	8016102 <_strtod_l+0x242>
 8016092:	4602      	mov	r2, r0
 8016094:	9c04      	ldr	r4, [sp, #16]
 8016096:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801609a:	2909      	cmp	r1, #9
 801609c:	d913      	bls.n	80160c6 <_strtod_l+0x206>
 801609e:	2101      	movs	r1, #1
 80160a0:	9105      	str	r1, [sp, #20]
 80160a2:	e7c2      	b.n	801602a <_strtod_l+0x16a>
 80160a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80160a6:	3001      	adds	r0, #1
 80160a8:	1c5a      	adds	r2, r3, #1
 80160aa:	921b      	str	r2, [sp, #108]	; 0x6c
 80160ac:	785b      	ldrb	r3, [r3, #1]
 80160ae:	2b30      	cmp	r3, #48	; 0x30
 80160b0:	d0f8      	beq.n	80160a4 <_strtod_l+0x1e4>
 80160b2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80160b6:	2a08      	cmp	r2, #8
 80160b8:	f200 84f0 	bhi.w	8016a9c <_strtod_l+0xbdc>
 80160bc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80160be:	9208      	str	r2, [sp, #32]
 80160c0:	4602      	mov	r2, r0
 80160c2:	2000      	movs	r0, #0
 80160c4:	4604      	mov	r4, r0
 80160c6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80160ca:	f100 0101 	add.w	r1, r0, #1
 80160ce:	d012      	beq.n	80160f6 <_strtod_l+0x236>
 80160d0:	440a      	add	r2, r1
 80160d2:	270a      	movs	r7, #10
 80160d4:	4621      	mov	r1, r4
 80160d6:	eb00 0c04 	add.w	ip, r0, r4
 80160da:	458c      	cmp	ip, r1
 80160dc:	d113      	bne.n	8016106 <_strtod_l+0x246>
 80160de:	1821      	adds	r1, r4, r0
 80160e0:	2908      	cmp	r1, #8
 80160e2:	f104 0401 	add.w	r4, r4, #1
 80160e6:	4404      	add	r4, r0
 80160e8:	dc19      	bgt.n	801611e <_strtod_l+0x25e>
 80160ea:	210a      	movs	r1, #10
 80160ec:	9b06      	ldr	r3, [sp, #24]
 80160ee:	fb01 e303 	mla	r3, r1, r3, lr
 80160f2:	9306      	str	r3, [sp, #24]
 80160f4:	2100      	movs	r1, #0
 80160f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80160f8:	1c58      	adds	r0, r3, #1
 80160fa:	901b      	str	r0, [sp, #108]	; 0x6c
 80160fc:	785b      	ldrb	r3, [r3, #1]
 80160fe:	4608      	mov	r0, r1
 8016100:	e7c9      	b.n	8016096 <_strtod_l+0x1d6>
 8016102:	9804      	ldr	r0, [sp, #16]
 8016104:	e7d3      	b.n	80160ae <_strtod_l+0x1ee>
 8016106:	2908      	cmp	r1, #8
 8016108:	f101 0101 	add.w	r1, r1, #1
 801610c:	dc03      	bgt.n	8016116 <_strtod_l+0x256>
 801610e:	9b06      	ldr	r3, [sp, #24]
 8016110:	437b      	muls	r3, r7
 8016112:	9306      	str	r3, [sp, #24]
 8016114:	e7e1      	b.n	80160da <_strtod_l+0x21a>
 8016116:	2910      	cmp	r1, #16
 8016118:	bfd8      	it	le
 801611a:	437d      	mulle	r5, r7
 801611c:	e7dd      	b.n	80160da <_strtod_l+0x21a>
 801611e:	2c10      	cmp	r4, #16
 8016120:	bfdc      	itt	le
 8016122:	210a      	movle	r1, #10
 8016124:	fb01 e505 	mlale	r5, r1, r5, lr
 8016128:	e7e4      	b.n	80160f4 <_strtod_l+0x234>
 801612a:	2301      	movs	r3, #1
 801612c:	9305      	str	r3, [sp, #20]
 801612e:	e781      	b.n	8016034 <_strtod_l+0x174>
 8016130:	f04f 0c01 	mov.w	ip, #1
 8016134:	1cb3      	adds	r3, r6, #2
 8016136:	931b      	str	r3, [sp, #108]	; 0x6c
 8016138:	78b3      	ldrb	r3, [r6, #2]
 801613a:	e78a      	b.n	8016052 <_strtod_l+0x192>
 801613c:	f04f 0c00 	mov.w	ip, #0
 8016140:	e7f8      	b.n	8016134 <_strtod_l+0x274>
 8016142:	bf00      	nop
 8016144:	0801a7fc 	.word	0x0801a7fc
 8016148:	7ff00000 	.word	0x7ff00000
 801614c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801614e:	1c5f      	adds	r7, r3, #1
 8016150:	971b      	str	r7, [sp, #108]	; 0x6c
 8016152:	785b      	ldrb	r3, [r3, #1]
 8016154:	2b30      	cmp	r3, #48	; 0x30
 8016156:	d0f9      	beq.n	801614c <_strtod_l+0x28c>
 8016158:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 801615c:	2f08      	cmp	r7, #8
 801615e:	f63f af7d 	bhi.w	801605c <_strtod_l+0x19c>
 8016162:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8016166:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016168:	9309      	str	r3, [sp, #36]	; 0x24
 801616a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801616c:	1c5f      	adds	r7, r3, #1
 801616e:	971b      	str	r7, [sp, #108]	; 0x6c
 8016170:	785b      	ldrb	r3, [r3, #1]
 8016172:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8016176:	f1b8 0f09 	cmp.w	r8, #9
 801617a:	d937      	bls.n	80161ec <_strtod_l+0x32c>
 801617c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801617e:	1a7f      	subs	r7, r7, r1
 8016180:	2f08      	cmp	r7, #8
 8016182:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8016186:	dc37      	bgt.n	80161f8 <_strtod_l+0x338>
 8016188:	45be      	cmp	lr, r7
 801618a:	bfa8      	it	ge
 801618c:	46be      	movge	lr, r7
 801618e:	f1bc 0f00 	cmp.w	ip, #0
 8016192:	d001      	beq.n	8016198 <_strtod_l+0x2d8>
 8016194:	f1ce 0e00 	rsb	lr, lr, #0
 8016198:	2c00      	cmp	r4, #0
 801619a:	d151      	bne.n	8016240 <_strtod_l+0x380>
 801619c:	2800      	cmp	r0, #0
 801619e:	f47f aece 	bne.w	8015f3e <_strtod_l+0x7e>
 80161a2:	9a07      	ldr	r2, [sp, #28]
 80161a4:	2a00      	cmp	r2, #0
 80161a6:	f47f aeca 	bne.w	8015f3e <_strtod_l+0x7e>
 80161aa:	9a05      	ldr	r2, [sp, #20]
 80161ac:	2a00      	cmp	r2, #0
 80161ae:	f47f aee4 	bne.w	8015f7a <_strtod_l+0xba>
 80161b2:	2b4e      	cmp	r3, #78	; 0x4e
 80161b4:	d027      	beq.n	8016206 <_strtod_l+0x346>
 80161b6:	dc21      	bgt.n	80161fc <_strtod_l+0x33c>
 80161b8:	2b49      	cmp	r3, #73	; 0x49
 80161ba:	f47f aede 	bne.w	8015f7a <_strtod_l+0xba>
 80161be:	49a4      	ldr	r1, [pc, #656]	; (8016450 <_strtod_l+0x590>)
 80161c0:	a81b      	add	r0, sp, #108	; 0x6c
 80161c2:	f001 feb3 	bl	8017f2c <__match>
 80161c6:	2800      	cmp	r0, #0
 80161c8:	f43f aed7 	beq.w	8015f7a <_strtod_l+0xba>
 80161cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80161ce:	49a1      	ldr	r1, [pc, #644]	; (8016454 <_strtod_l+0x594>)
 80161d0:	3b01      	subs	r3, #1
 80161d2:	a81b      	add	r0, sp, #108	; 0x6c
 80161d4:	931b      	str	r3, [sp, #108]	; 0x6c
 80161d6:	f001 fea9 	bl	8017f2c <__match>
 80161da:	b910      	cbnz	r0, 80161e2 <_strtod_l+0x322>
 80161dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80161de:	3301      	adds	r3, #1
 80161e0:	931b      	str	r3, [sp, #108]	; 0x6c
 80161e2:	f8df a284 	ldr.w	sl, [pc, #644]	; 8016468 <_strtod_l+0x5a8>
 80161e6:	f04f 0900 	mov.w	r9, #0
 80161ea:	e6a8      	b.n	8015f3e <_strtod_l+0x7e>
 80161ec:	210a      	movs	r1, #10
 80161ee:	fb01 3e0e 	mla	lr, r1, lr, r3
 80161f2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80161f6:	e7b8      	b.n	801616a <_strtod_l+0x2aa>
 80161f8:	46be      	mov	lr, r7
 80161fa:	e7c8      	b.n	801618e <_strtod_l+0x2ce>
 80161fc:	2b69      	cmp	r3, #105	; 0x69
 80161fe:	d0de      	beq.n	80161be <_strtod_l+0x2fe>
 8016200:	2b6e      	cmp	r3, #110	; 0x6e
 8016202:	f47f aeba 	bne.w	8015f7a <_strtod_l+0xba>
 8016206:	4994      	ldr	r1, [pc, #592]	; (8016458 <_strtod_l+0x598>)
 8016208:	a81b      	add	r0, sp, #108	; 0x6c
 801620a:	f001 fe8f 	bl	8017f2c <__match>
 801620e:	2800      	cmp	r0, #0
 8016210:	f43f aeb3 	beq.w	8015f7a <_strtod_l+0xba>
 8016214:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016216:	781b      	ldrb	r3, [r3, #0]
 8016218:	2b28      	cmp	r3, #40	; 0x28
 801621a:	d10e      	bne.n	801623a <_strtod_l+0x37a>
 801621c:	aa1e      	add	r2, sp, #120	; 0x78
 801621e:	498f      	ldr	r1, [pc, #572]	; (801645c <_strtod_l+0x59c>)
 8016220:	a81b      	add	r0, sp, #108	; 0x6c
 8016222:	f001 fe97 	bl	8017f54 <__hexnan>
 8016226:	2805      	cmp	r0, #5
 8016228:	d107      	bne.n	801623a <_strtod_l+0x37a>
 801622a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801622c:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8016230:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8016234:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8016238:	e681      	b.n	8015f3e <_strtod_l+0x7e>
 801623a:	f8df a234 	ldr.w	sl, [pc, #564]	; 8016470 <_strtod_l+0x5b0>
 801623e:	e7d2      	b.n	80161e6 <_strtod_l+0x326>
 8016240:	ebae 0302 	sub.w	r3, lr, r2
 8016244:	9307      	str	r3, [sp, #28]
 8016246:	9b04      	ldr	r3, [sp, #16]
 8016248:	9806      	ldr	r0, [sp, #24]
 801624a:	2b00      	cmp	r3, #0
 801624c:	bf08      	it	eq
 801624e:	4623      	moveq	r3, r4
 8016250:	2c10      	cmp	r4, #16
 8016252:	9304      	str	r3, [sp, #16]
 8016254:	46a0      	mov	r8, r4
 8016256:	bfa8      	it	ge
 8016258:	f04f 0810 	movge.w	r8, #16
 801625c:	f7ea f8fe 	bl	800045c <__aeabi_ui2d>
 8016260:	2c09      	cmp	r4, #9
 8016262:	4681      	mov	r9, r0
 8016264:	468a      	mov	sl, r1
 8016266:	dc13      	bgt.n	8016290 <_strtod_l+0x3d0>
 8016268:	9b07      	ldr	r3, [sp, #28]
 801626a:	2b00      	cmp	r3, #0
 801626c:	f43f ae67 	beq.w	8015f3e <_strtod_l+0x7e>
 8016270:	9b07      	ldr	r3, [sp, #28]
 8016272:	dd7e      	ble.n	8016372 <_strtod_l+0x4b2>
 8016274:	2b16      	cmp	r3, #22
 8016276:	dc65      	bgt.n	8016344 <_strtod_l+0x484>
 8016278:	4a79      	ldr	r2, [pc, #484]	; (8016460 <_strtod_l+0x5a0>)
 801627a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 801627e:	464a      	mov	r2, r9
 8016280:	e9de 0100 	ldrd	r0, r1, [lr]
 8016284:	4653      	mov	r3, sl
 8016286:	f7ea f963 	bl	8000550 <__aeabi_dmul>
 801628a:	4681      	mov	r9, r0
 801628c:	468a      	mov	sl, r1
 801628e:	e656      	b.n	8015f3e <_strtod_l+0x7e>
 8016290:	4b73      	ldr	r3, [pc, #460]	; (8016460 <_strtod_l+0x5a0>)
 8016292:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8016296:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801629a:	f7ea f959 	bl	8000550 <__aeabi_dmul>
 801629e:	4606      	mov	r6, r0
 80162a0:	4628      	mov	r0, r5
 80162a2:	460f      	mov	r7, r1
 80162a4:	f7ea f8da 	bl	800045c <__aeabi_ui2d>
 80162a8:	4602      	mov	r2, r0
 80162aa:	460b      	mov	r3, r1
 80162ac:	4630      	mov	r0, r6
 80162ae:	4639      	mov	r1, r7
 80162b0:	f7e9 ff98 	bl	80001e4 <__adddf3>
 80162b4:	2c0f      	cmp	r4, #15
 80162b6:	4681      	mov	r9, r0
 80162b8:	468a      	mov	sl, r1
 80162ba:	ddd5      	ble.n	8016268 <_strtod_l+0x3a8>
 80162bc:	9b07      	ldr	r3, [sp, #28]
 80162be:	eba4 0808 	sub.w	r8, r4, r8
 80162c2:	4498      	add	r8, r3
 80162c4:	f1b8 0f00 	cmp.w	r8, #0
 80162c8:	f340 809a 	ble.w	8016400 <_strtod_l+0x540>
 80162cc:	f018 030f 	ands.w	r3, r8, #15
 80162d0:	d00a      	beq.n	80162e8 <_strtod_l+0x428>
 80162d2:	4963      	ldr	r1, [pc, #396]	; (8016460 <_strtod_l+0x5a0>)
 80162d4:	464a      	mov	r2, r9
 80162d6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80162da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80162de:	4653      	mov	r3, sl
 80162e0:	f7ea f936 	bl	8000550 <__aeabi_dmul>
 80162e4:	4681      	mov	r9, r0
 80162e6:	468a      	mov	sl, r1
 80162e8:	f038 080f 	bics.w	r8, r8, #15
 80162ec:	d077      	beq.n	80163de <_strtod_l+0x51e>
 80162ee:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80162f2:	dd4b      	ble.n	801638c <_strtod_l+0x4cc>
 80162f4:	f04f 0800 	mov.w	r8, #0
 80162f8:	f8cd 8010 	str.w	r8, [sp, #16]
 80162fc:	f8cd 8020 	str.w	r8, [sp, #32]
 8016300:	f8cd 8018 	str.w	r8, [sp, #24]
 8016304:	2322      	movs	r3, #34	; 0x22
 8016306:	f04f 0900 	mov.w	r9, #0
 801630a:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8016468 <_strtod_l+0x5a8>
 801630e:	f8cb 3000 	str.w	r3, [fp]
 8016312:	9b08      	ldr	r3, [sp, #32]
 8016314:	2b00      	cmp	r3, #0
 8016316:	f43f ae12 	beq.w	8015f3e <_strtod_l+0x7e>
 801631a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801631c:	4658      	mov	r0, fp
 801631e:	f001 ff13 	bl	8018148 <_Bfree>
 8016322:	9906      	ldr	r1, [sp, #24]
 8016324:	4658      	mov	r0, fp
 8016326:	f001 ff0f 	bl	8018148 <_Bfree>
 801632a:	9904      	ldr	r1, [sp, #16]
 801632c:	4658      	mov	r0, fp
 801632e:	f001 ff0b 	bl	8018148 <_Bfree>
 8016332:	9908      	ldr	r1, [sp, #32]
 8016334:	4658      	mov	r0, fp
 8016336:	f001 ff07 	bl	8018148 <_Bfree>
 801633a:	4641      	mov	r1, r8
 801633c:	4658      	mov	r0, fp
 801633e:	f001 ff03 	bl	8018148 <_Bfree>
 8016342:	e5fc      	b.n	8015f3e <_strtod_l+0x7e>
 8016344:	9a07      	ldr	r2, [sp, #28]
 8016346:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 801634a:	4293      	cmp	r3, r2
 801634c:	dbb6      	blt.n	80162bc <_strtod_l+0x3fc>
 801634e:	4d44      	ldr	r5, [pc, #272]	; (8016460 <_strtod_l+0x5a0>)
 8016350:	f1c4 040f 	rsb	r4, r4, #15
 8016354:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8016358:	464a      	mov	r2, r9
 801635a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801635e:	4653      	mov	r3, sl
 8016360:	f7ea f8f6 	bl	8000550 <__aeabi_dmul>
 8016364:	9b07      	ldr	r3, [sp, #28]
 8016366:	1b1c      	subs	r4, r3, r4
 8016368:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 801636c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016370:	e789      	b.n	8016286 <_strtod_l+0x3c6>
 8016372:	f113 0f16 	cmn.w	r3, #22
 8016376:	dba1      	blt.n	80162bc <_strtod_l+0x3fc>
 8016378:	4a39      	ldr	r2, [pc, #228]	; (8016460 <_strtod_l+0x5a0>)
 801637a:	4648      	mov	r0, r9
 801637c:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8016380:	e9d2 2300 	ldrd	r2, r3, [r2]
 8016384:	4651      	mov	r1, sl
 8016386:	f7ea fa0d 	bl	80007a4 <__aeabi_ddiv>
 801638a:	e77e      	b.n	801628a <_strtod_l+0x3ca>
 801638c:	2300      	movs	r3, #0
 801638e:	4648      	mov	r0, r9
 8016390:	4651      	mov	r1, sl
 8016392:	461d      	mov	r5, r3
 8016394:	4e33      	ldr	r6, [pc, #204]	; (8016464 <_strtod_l+0x5a4>)
 8016396:	ea4f 1828 	mov.w	r8, r8, asr #4
 801639a:	f1b8 0f01 	cmp.w	r8, #1
 801639e:	dc21      	bgt.n	80163e4 <_strtod_l+0x524>
 80163a0:	b10b      	cbz	r3, 80163a6 <_strtod_l+0x4e6>
 80163a2:	4681      	mov	r9, r0
 80163a4:	468a      	mov	sl, r1
 80163a6:	4b2f      	ldr	r3, [pc, #188]	; (8016464 <_strtod_l+0x5a4>)
 80163a8:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 80163ac:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80163b0:	464a      	mov	r2, r9
 80163b2:	e9d5 0100 	ldrd	r0, r1, [r5]
 80163b6:	4653      	mov	r3, sl
 80163b8:	f7ea f8ca 	bl	8000550 <__aeabi_dmul>
 80163bc:	4b2a      	ldr	r3, [pc, #168]	; (8016468 <_strtod_l+0x5a8>)
 80163be:	460a      	mov	r2, r1
 80163c0:	400b      	ands	r3, r1
 80163c2:	492a      	ldr	r1, [pc, #168]	; (801646c <_strtod_l+0x5ac>)
 80163c4:	4681      	mov	r9, r0
 80163c6:	428b      	cmp	r3, r1
 80163c8:	d894      	bhi.n	80162f4 <_strtod_l+0x434>
 80163ca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80163ce:	428b      	cmp	r3, r1
 80163d0:	bf86      	itte	hi
 80163d2:	f04f 39ff 	movhi.w	r9, #4294967295
 80163d6:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 8016474 <_strtod_l+0x5b4>
 80163da:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 80163de:	2300      	movs	r3, #0
 80163e0:	9305      	str	r3, [sp, #20]
 80163e2:	e07b      	b.n	80164dc <_strtod_l+0x61c>
 80163e4:	f018 0f01 	tst.w	r8, #1
 80163e8:	d006      	beq.n	80163f8 <_strtod_l+0x538>
 80163ea:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80163ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163f2:	f7ea f8ad 	bl	8000550 <__aeabi_dmul>
 80163f6:	2301      	movs	r3, #1
 80163f8:	3501      	adds	r5, #1
 80163fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80163fe:	e7cc      	b.n	801639a <_strtod_l+0x4da>
 8016400:	d0ed      	beq.n	80163de <_strtod_l+0x51e>
 8016402:	f1c8 0800 	rsb	r8, r8, #0
 8016406:	f018 020f 	ands.w	r2, r8, #15
 801640a:	d00a      	beq.n	8016422 <_strtod_l+0x562>
 801640c:	4b14      	ldr	r3, [pc, #80]	; (8016460 <_strtod_l+0x5a0>)
 801640e:	4648      	mov	r0, r9
 8016410:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016414:	4651      	mov	r1, sl
 8016416:	e9d3 2300 	ldrd	r2, r3, [r3]
 801641a:	f7ea f9c3 	bl	80007a4 <__aeabi_ddiv>
 801641e:	4681      	mov	r9, r0
 8016420:	468a      	mov	sl, r1
 8016422:	ea5f 1828 	movs.w	r8, r8, asr #4
 8016426:	d0da      	beq.n	80163de <_strtod_l+0x51e>
 8016428:	f1b8 0f1f 	cmp.w	r8, #31
 801642c:	dd24      	ble.n	8016478 <_strtod_l+0x5b8>
 801642e:	f04f 0800 	mov.w	r8, #0
 8016432:	f8cd 8010 	str.w	r8, [sp, #16]
 8016436:	f8cd 8020 	str.w	r8, [sp, #32]
 801643a:	f8cd 8018 	str.w	r8, [sp, #24]
 801643e:	2322      	movs	r3, #34	; 0x22
 8016440:	f04f 0900 	mov.w	r9, #0
 8016444:	f04f 0a00 	mov.w	sl, #0
 8016448:	f8cb 3000 	str.w	r3, [fp]
 801644c:	e761      	b.n	8016312 <_strtod_l+0x452>
 801644e:	bf00      	nop
 8016450:	0801a7cd 	.word	0x0801a7cd
 8016454:	0801a853 	.word	0x0801a853
 8016458:	0801a7d5 	.word	0x0801a7d5
 801645c:	0801a810 	.word	0x0801a810
 8016460:	0801a8f8 	.word	0x0801a8f8
 8016464:	0801a8d0 	.word	0x0801a8d0
 8016468:	7ff00000 	.word	0x7ff00000
 801646c:	7ca00000 	.word	0x7ca00000
 8016470:	fff80000 	.word	0xfff80000
 8016474:	7fefffff 	.word	0x7fefffff
 8016478:	f018 0310 	ands.w	r3, r8, #16
 801647c:	bf18      	it	ne
 801647e:	236a      	movne	r3, #106	; 0x6a
 8016480:	4648      	mov	r0, r9
 8016482:	9305      	str	r3, [sp, #20]
 8016484:	4651      	mov	r1, sl
 8016486:	2300      	movs	r3, #0
 8016488:	4da1      	ldr	r5, [pc, #644]	; (8016710 <_strtod_l+0x850>)
 801648a:	f1b8 0f00 	cmp.w	r8, #0
 801648e:	f300 8113 	bgt.w	80166b8 <_strtod_l+0x7f8>
 8016492:	b10b      	cbz	r3, 8016498 <_strtod_l+0x5d8>
 8016494:	4681      	mov	r9, r0
 8016496:	468a      	mov	sl, r1
 8016498:	9b05      	ldr	r3, [sp, #20]
 801649a:	b1bb      	cbz	r3, 80164cc <_strtod_l+0x60c>
 801649c:	f3ca 530a 	ubfx	r3, sl, #20, #11
 80164a0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80164a4:	2b00      	cmp	r3, #0
 80164a6:	4651      	mov	r1, sl
 80164a8:	dd10      	ble.n	80164cc <_strtod_l+0x60c>
 80164aa:	2b1f      	cmp	r3, #31
 80164ac:	f340 8110 	ble.w	80166d0 <_strtod_l+0x810>
 80164b0:	2b34      	cmp	r3, #52	; 0x34
 80164b2:	bfd8      	it	le
 80164b4:	f04f 32ff 	movle.w	r2, #4294967295
 80164b8:	f04f 0900 	mov.w	r9, #0
 80164bc:	bfcf      	iteee	gt
 80164be:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 80164c2:	3b20      	suble	r3, #32
 80164c4:	fa02 f303 	lslle.w	r3, r2, r3
 80164c8:	ea03 0a01 	andle.w	sl, r3, r1
 80164cc:	2200      	movs	r2, #0
 80164ce:	2300      	movs	r3, #0
 80164d0:	4648      	mov	r0, r9
 80164d2:	4651      	mov	r1, sl
 80164d4:	f7ea faa4 	bl	8000a20 <__aeabi_dcmpeq>
 80164d8:	2800      	cmp	r0, #0
 80164da:	d1a8      	bne.n	801642e <_strtod_l+0x56e>
 80164dc:	9b06      	ldr	r3, [sp, #24]
 80164de:	9a04      	ldr	r2, [sp, #16]
 80164e0:	9300      	str	r3, [sp, #0]
 80164e2:	9908      	ldr	r1, [sp, #32]
 80164e4:	4623      	mov	r3, r4
 80164e6:	4658      	mov	r0, fp
 80164e8:	f001 fe80 	bl	80181ec <__s2b>
 80164ec:	9008      	str	r0, [sp, #32]
 80164ee:	2800      	cmp	r0, #0
 80164f0:	f43f af00 	beq.w	80162f4 <_strtod_l+0x434>
 80164f4:	9a07      	ldr	r2, [sp, #28]
 80164f6:	9b07      	ldr	r3, [sp, #28]
 80164f8:	2a00      	cmp	r2, #0
 80164fa:	f1c3 0300 	rsb	r3, r3, #0
 80164fe:	bfa8      	it	ge
 8016500:	2300      	movge	r3, #0
 8016502:	f04f 0800 	mov.w	r8, #0
 8016506:	930e      	str	r3, [sp, #56]	; 0x38
 8016508:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801650c:	9316      	str	r3, [sp, #88]	; 0x58
 801650e:	f8cd 8010 	str.w	r8, [sp, #16]
 8016512:	9b08      	ldr	r3, [sp, #32]
 8016514:	4658      	mov	r0, fp
 8016516:	6859      	ldr	r1, [r3, #4]
 8016518:	f001 fde2 	bl	80180e0 <_Balloc>
 801651c:	9006      	str	r0, [sp, #24]
 801651e:	2800      	cmp	r0, #0
 8016520:	f43f aef0 	beq.w	8016304 <_strtod_l+0x444>
 8016524:	9b08      	ldr	r3, [sp, #32]
 8016526:	300c      	adds	r0, #12
 8016528:	691a      	ldr	r2, [r3, #16]
 801652a:	f103 010c 	add.w	r1, r3, #12
 801652e:	3202      	adds	r2, #2
 8016530:	0092      	lsls	r2, r2, #2
 8016532:	f7fe ff3e 	bl	80153b2 <memcpy>
 8016536:	ab1e      	add	r3, sp, #120	; 0x78
 8016538:	9301      	str	r3, [sp, #4]
 801653a:	ab1d      	add	r3, sp, #116	; 0x74
 801653c:	9300      	str	r3, [sp, #0]
 801653e:	464a      	mov	r2, r9
 8016540:	4653      	mov	r3, sl
 8016542:	4658      	mov	r0, fp
 8016544:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8016548:	f002 f90a 	bl	8018760 <__d2b>
 801654c:	901c      	str	r0, [sp, #112]	; 0x70
 801654e:	2800      	cmp	r0, #0
 8016550:	f43f aed8 	beq.w	8016304 <_strtod_l+0x444>
 8016554:	2101      	movs	r1, #1
 8016556:	4658      	mov	r0, fp
 8016558:	f001 fed4 	bl	8018304 <__i2b>
 801655c:	9004      	str	r0, [sp, #16]
 801655e:	4603      	mov	r3, r0
 8016560:	2800      	cmp	r0, #0
 8016562:	f43f aecf 	beq.w	8016304 <_strtod_l+0x444>
 8016566:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8016568:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801656a:	2d00      	cmp	r5, #0
 801656c:	bfab      	itete	ge
 801656e:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8016570:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8016572:	18ee      	addge	r6, r5, r3
 8016574:	1b5c      	sublt	r4, r3, r5
 8016576:	9b05      	ldr	r3, [sp, #20]
 8016578:	bfa8      	it	ge
 801657a:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 801657c:	eba5 0503 	sub.w	r5, r5, r3
 8016580:	4415      	add	r5, r2
 8016582:	4b64      	ldr	r3, [pc, #400]	; (8016714 <_strtod_l+0x854>)
 8016584:	f105 35ff 	add.w	r5, r5, #4294967295
 8016588:	bfb8      	it	lt
 801658a:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 801658c:	429d      	cmp	r5, r3
 801658e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8016592:	f280 80af 	bge.w	80166f4 <_strtod_l+0x834>
 8016596:	1b5b      	subs	r3, r3, r5
 8016598:	2b1f      	cmp	r3, #31
 801659a:	eba2 0203 	sub.w	r2, r2, r3
 801659e:	f04f 0701 	mov.w	r7, #1
 80165a2:	f300 809c 	bgt.w	80166de <_strtod_l+0x81e>
 80165a6:	2500      	movs	r5, #0
 80165a8:	fa07 f303 	lsl.w	r3, r7, r3
 80165ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80165ae:	18b7      	adds	r7, r6, r2
 80165b0:	9b05      	ldr	r3, [sp, #20]
 80165b2:	42be      	cmp	r6, r7
 80165b4:	4414      	add	r4, r2
 80165b6:	441c      	add	r4, r3
 80165b8:	4633      	mov	r3, r6
 80165ba:	bfa8      	it	ge
 80165bc:	463b      	movge	r3, r7
 80165be:	42a3      	cmp	r3, r4
 80165c0:	bfa8      	it	ge
 80165c2:	4623      	movge	r3, r4
 80165c4:	2b00      	cmp	r3, #0
 80165c6:	bfc2      	ittt	gt
 80165c8:	1aff      	subgt	r7, r7, r3
 80165ca:	1ae4      	subgt	r4, r4, r3
 80165cc:	1af6      	subgt	r6, r6, r3
 80165ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80165d0:	b1bb      	cbz	r3, 8016602 <_strtod_l+0x742>
 80165d2:	461a      	mov	r2, r3
 80165d4:	9904      	ldr	r1, [sp, #16]
 80165d6:	4658      	mov	r0, fp
 80165d8:	f001 ff32 	bl	8018440 <__pow5mult>
 80165dc:	9004      	str	r0, [sp, #16]
 80165de:	2800      	cmp	r0, #0
 80165e0:	f43f ae90 	beq.w	8016304 <_strtod_l+0x444>
 80165e4:	4601      	mov	r1, r0
 80165e6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80165e8:	4658      	mov	r0, fp
 80165ea:	f001 fe94 	bl	8018316 <__multiply>
 80165ee:	9009      	str	r0, [sp, #36]	; 0x24
 80165f0:	2800      	cmp	r0, #0
 80165f2:	f43f ae87 	beq.w	8016304 <_strtod_l+0x444>
 80165f6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80165f8:	4658      	mov	r0, fp
 80165fa:	f001 fda5 	bl	8018148 <_Bfree>
 80165fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016600:	931c      	str	r3, [sp, #112]	; 0x70
 8016602:	2f00      	cmp	r7, #0
 8016604:	dc7a      	bgt.n	80166fc <_strtod_l+0x83c>
 8016606:	9b07      	ldr	r3, [sp, #28]
 8016608:	2b00      	cmp	r3, #0
 801660a:	dd08      	ble.n	801661e <_strtod_l+0x75e>
 801660c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801660e:	9906      	ldr	r1, [sp, #24]
 8016610:	4658      	mov	r0, fp
 8016612:	f001 ff15 	bl	8018440 <__pow5mult>
 8016616:	9006      	str	r0, [sp, #24]
 8016618:	2800      	cmp	r0, #0
 801661a:	f43f ae73 	beq.w	8016304 <_strtod_l+0x444>
 801661e:	2c00      	cmp	r4, #0
 8016620:	dd08      	ble.n	8016634 <_strtod_l+0x774>
 8016622:	4622      	mov	r2, r4
 8016624:	9906      	ldr	r1, [sp, #24]
 8016626:	4658      	mov	r0, fp
 8016628:	f001 ff58 	bl	80184dc <__lshift>
 801662c:	9006      	str	r0, [sp, #24]
 801662e:	2800      	cmp	r0, #0
 8016630:	f43f ae68 	beq.w	8016304 <_strtod_l+0x444>
 8016634:	2e00      	cmp	r6, #0
 8016636:	dd08      	ble.n	801664a <_strtod_l+0x78a>
 8016638:	4632      	mov	r2, r6
 801663a:	9904      	ldr	r1, [sp, #16]
 801663c:	4658      	mov	r0, fp
 801663e:	f001 ff4d 	bl	80184dc <__lshift>
 8016642:	9004      	str	r0, [sp, #16]
 8016644:	2800      	cmp	r0, #0
 8016646:	f43f ae5d 	beq.w	8016304 <_strtod_l+0x444>
 801664a:	9a06      	ldr	r2, [sp, #24]
 801664c:	991c      	ldr	r1, [sp, #112]	; 0x70
 801664e:	4658      	mov	r0, fp
 8016650:	f001 ffb2 	bl	80185b8 <__mdiff>
 8016654:	4680      	mov	r8, r0
 8016656:	2800      	cmp	r0, #0
 8016658:	f43f ae54 	beq.w	8016304 <_strtod_l+0x444>
 801665c:	2400      	movs	r4, #0
 801665e:	68c3      	ldr	r3, [r0, #12]
 8016660:	9904      	ldr	r1, [sp, #16]
 8016662:	60c4      	str	r4, [r0, #12]
 8016664:	930c      	str	r3, [sp, #48]	; 0x30
 8016666:	f001 ff8d 	bl	8018584 <__mcmp>
 801666a:	42a0      	cmp	r0, r4
 801666c:	da54      	bge.n	8016718 <_strtod_l+0x858>
 801666e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016670:	b9f3      	cbnz	r3, 80166b0 <_strtod_l+0x7f0>
 8016672:	f1b9 0f00 	cmp.w	r9, #0
 8016676:	d11b      	bne.n	80166b0 <_strtod_l+0x7f0>
 8016678:	f3ca 0313 	ubfx	r3, sl, #0, #20
 801667c:	b9c3      	cbnz	r3, 80166b0 <_strtod_l+0x7f0>
 801667e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8016682:	0d1b      	lsrs	r3, r3, #20
 8016684:	051b      	lsls	r3, r3, #20
 8016686:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801668a:	d911      	bls.n	80166b0 <_strtod_l+0x7f0>
 801668c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8016690:	b91b      	cbnz	r3, 801669a <_strtod_l+0x7da>
 8016692:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8016696:	2b01      	cmp	r3, #1
 8016698:	dd0a      	ble.n	80166b0 <_strtod_l+0x7f0>
 801669a:	4641      	mov	r1, r8
 801669c:	2201      	movs	r2, #1
 801669e:	4658      	mov	r0, fp
 80166a0:	f001 ff1c 	bl	80184dc <__lshift>
 80166a4:	9904      	ldr	r1, [sp, #16]
 80166a6:	4680      	mov	r8, r0
 80166a8:	f001 ff6c 	bl	8018584 <__mcmp>
 80166ac:	2800      	cmp	r0, #0
 80166ae:	dc68      	bgt.n	8016782 <_strtod_l+0x8c2>
 80166b0:	9b05      	ldr	r3, [sp, #20]
 80166b2:	2b00      	cmp	r3, #0
 80166b4:	d172      	bne.n	801679c <_strtod_l+0x8dc>
 80166b6:	e630      	b.n	801631a <_strtod_l+0x45a>
 80166b8:	f018 0f01 	tst.w	r8, #1
 80166bc:	d004      	beq.n	80166c8 <_strtod_l+0x808>
 80166be:	e9d5 2300 	ldrd	r2, r3, [r5]
 80166c2:	f7e9 ff45 	bl	8000550 <__aeabi_dmul>
 80166c6:	2301      	movs	r3, #1
 80166c8:	ea4f 0868 	mov.w	r8, r8, asr #1
 80166cc:	3508      	adds	r5, #8
 80166ce:	e6dc      	b.n	801648a <_strtod_l+0x5ca>
 80166d0:	f04f 32ff 	mov.w	r2, #4294967295
 80166d4:	fa02 f303 	lsl.w	r3, r2, r3
 80166d8:	ea03 0909 	and.w	r9, r3, r9
 80166dc:	e6f6      	b.n	80164cc <_strtod_l+0x60c>
 80166de:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80166e2:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80166e6:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80166ea:	35e2      	adds	r5, #226	; 0xe2
 80166ec:	fa07 f505 	lsl.w	r5, r7, r5
 80166f0:	970f      	str	r7, [sp, #60]	; 0x3c
 80166f2:	e75c      	b.n	80165ae <_strtod_l+0x6ee>
 80166f4:	2301      	movs	r3, #1
 80166f6:	2500      	movs	r5, #0
 80166f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80166fa:	e758      	b.n	80165ae <_strtod_l+0x6ee>
 80166fc:	463a      	mov	r2, r7
 80166fe:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016700:	4658      	mov	r0, fp
 8016702:	f001 feeb 	bl	80184dc <__lshift>
 8016706:	901c      	str	r0, [sp, #112]	; 0x70
 8016708:	2800      	cmp	r0, #0
 801670a:	f47f af7c 	bne.w	8016606 <_strtod_l+0x746>
 801670e:	e5f9      	b.n	8016304 <_strtod_l+0x444>
 8016710:	0801a828 	.word	0x0801a828
 8016714:	fffffc02 	.word	0xfffffc02
 8016718:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 801671c:	f040 8089 	bne.w	8016832 <_strtod_l+0x972>
 8016720:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016722:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8016726:	b342      	cbz	r2, 801677a <_strtod_l+0x8ba>
 8016728:	4aaf      	ldr	r2, [pc, #700]	; (80169e8 <_strtod_l+0xb28>)
 801672a:	4293      	cmp	r3, r2
 801672c:	d156      	bne.n	80167dc <_strtod_l+0x91c>
 801672e:	9b05      	ldr	r3, [sp, #20]
 8016730:	4648      	mov	r0, r9
 8016732:	b1eb      	cbz	r3, 8016770 <_strtod_l+0x8b0>
 8016734:	4653      	mov	r3, sl
 8016736:	4aad      	ldr	r2, [pc, #692]	; (80169ec <_strtod_l+0xb2c>)
 8016738:	f04f 31ff 	mov.w	r1, #4294967295
 801673c:	401a      	ands	r2, r3
 801673e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8016742:	d818      	bhi.n	8016776 <_strtod_l+0x8b6>
 8016744:	0d12      	lsrs	r2, r2, #20
 8016746:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801674a:	fa01 f303 	lsl.w	r3, r1, r3
 801674e:	4298      	cmp	r0, r3
 8016750:	d144      	bne.n	80167dc <_strtod_l+0x91c>
 8016752:	4ba7      	ldr	r3, [pc, #668]	; (80169f0 <_strtod_l+0xb30>)
 8016754:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016756:	429a      	cmp	r2, r3
 8016758:	d102      	bne.n	8016760 <_strtod_l+0x8a0>
 801675a:	3001      	adds	r0, #1
 801675c:	f43f add2 	beq.w	8016304 <_strtod_l+0x444>
 8016760:	4ba2      	ldr	r3, [pc, #648]	; (80169ec <_strtod_l+0xb2c>)
 8016762:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016764:	f04f 0900 	mov.w	r9, #0
 8016768:	401a      	ands	r2, r3
 801676a:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 801676e:	e79f      	b.n	80166b0 <_strtod_l+0x7f0>
 8016770:	f04f 33ff 	mov.w	r3, #4294967295
 8016774:	e7eb      	b.n	801674e <_strtod_l+0x88e>
 8016776:	460b      	mov	r3, r1
 8016778:	e7e9      	b.n	801674e <_strtod_l+0x88e>
 801677a:	bb7b      	cbnz	r3, 80167dc <_strtod_l+0x91c>
 801677c:	f1b9 0f00 	cmp.w	r9, #0
 8016780:	d12c      	bne.n	80167dc <_strtod_l+0x91c>
 8016782:	9905      	ldr	r1, [sp, #20]
 8016784:	4653      	mov	r3, sl
 8016786:	4a99      	ldr	r2, [pc, #612]	; (80169ec <_strtod_l+0xb2c>)
 8016788:	b1f1      	cbz	r1, 80167c8 <_strtod_l+0x908>
 801678a:	ea02 010a 	and.w	r1, r2, sl
 801678e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8016792:	dc19      	bgt.n	80167c8 <_strtod_l+0x908>
 8016794:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8016798:	f77f ae51 	ble.w	801643e <_strtod_l+0x57e>
 801679c:	2300      	movs	r3, #0
 801679e:	4a95      	ldr	r2, [pc, #596]	; (80169f4 <_strtod_l+0xb34>)
 80167a0:	4648      	mov	r0, r9
 80167a2:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80167a6:	4651      	mov	r1, sl
 80167a8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80167ac:	f7e9 fed0 	bl	8000550 <__aeabi_dmul>
 80167b0:	4681      	mov	r9, r0
 80167b2:	468a      	mov	sl, r1
 80167b4:	2900      	cmp	r1, #0
 80167b6:	f47f adb0 	bne.w	801631a <_strtod_l+0x45a>
 80167ba:	2800      	cmp	r0, #0
 80167bc:	f47f adad 	bne.w	801631a <_strtod_l+0x45a>
 80167c0:	2322      	movs	r3, #34	; 0x22
 80167c2:	f8cb 3000 	str.w	r3, [fp]
 80167c6:	e5a8      	b.n	801631a <_strtod_l+0x45a>
 80167c8:	4013      	ands	r3, r2
 80167ca:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80167ce:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 80167d2:	f04f 39ff 	mov.w	r9, #4294967295
 80167d6:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 80167da:	e769      	b.n	80166b0 <_strtod_l+0x7f0>
 80167dc:	b19d      	cbz	r5, 8016806 <_strtod_l+0x946>
 80167de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80167e0:	421d      	tst	r5, r3
 80167e2:	f43f af65 	beq.w	80166b0 <_strtod_l+0x7f0>
 80167e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80167e8:	9a05      	ldr	r2, [sp, #20]
 80167ea:	4648      	mov	r0, r9
 80167ec:	4651      	mov	r1, sl
 80167ee:	b173      	cbz	r3, 801680e <_strtod_l+0x94e>
 80167f0:	f7ff fb42 	bl	8015e78 <sulp>
 80167f4:	4602      	mov	r2, r0
 80167f6:	460b      	mov	r3, r1
 80167f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80167fc:	f7e9 fcf2 	bl	80001e4 <__adddf3>
 8016800:	4681      	mov	r9, r0
 8016802:	468a      	mov	sl, r1
 8016804:	e754      	b.n	80166b0 <_strtod_l+0x7f0>
 8016806:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016808:	ea13 0f09 	tst.w	r3, r9
 801680c:	e7e9      	b.n	80167e2 <_strtod_l+0x922>
 801680e:	f7ff fb33 	bl	8015e78 <sulp>
 8016812:	4602      	mov	r2, r0
 8016814:	460b      	mov	r3, r1
 8016816:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801681a:	f7e9 fce1 	bl	80001e0 <__aeabi_dsub>
 801681e:	2200      	movs	r2, #0
 8016820:	2300      	movs	r3, #0
 8016822:	4681      	mov	r9, r0
 8016824:	468a      	mov	sl, r1
 8016826:	f7ea f8fb 	bl	8000a20 <__aeabi_dcmpeq>
 801682a:	2800      	cmp	r0, #0
 801682c:	f47f ae07 	bne.w	801643e <_strtod_l+0x57e>
 8016830:	e73e      	b.n	80166b0 <_strtod_l+0x7f0>
 8016832:	9904      	ldr	r1, [sp, #16]
 8016834:	4640      	mov	r0, r8
 8016836:	f001 ffe2 	bl	80187fe <__ratio>
 801683a:	2200      	movs	r2, #0
 801683c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016840:	4606      	mov	r6, r0
 8016842:	460f      	mov	r7, r1
 8016844:	f7ea f900 	bl	8000a48 <__aeabi_dcmple>
 8016848:	2800      	cmp	r0, #0
 801684a:	d075      	beq.n	8016938 <_strtod_l+0xa78>
 801684c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801684e:	2b00      	cmp	r3, #0
 8016850:	d047      	beq.n	80168e2 <_strtod_l+0xa22>
 8016852:	2600      	movs	r6, #0
 8016854:	4f68      	ldr	r7, [pc, #416]	; (80169f8 <_strtod_l+0xb38>)
 8016856:	4d68      	ldr	r5, [pc, #416]	; (80169f8 <_strtod_l+0xb38>)
 8016858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801685a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801685e:	0d1b      	lsrs	r3, r3, #20
 8016860:	051b      	lsls	r3, r3, #20
 8016862:	930f      	str	r3, [sp, #60]	; 0x3c
 8016864:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016866:	4b65      	ldr	r3, [pc, #404]	; (80169fc <_strtod_l+0xb3c>)
 8016868:	429a      	cmp	r2, r3
 801686a:	f040 80cf 	bne.w	8016a0c <_strtod_l+0xb4c>
 801686e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8016872:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8016876:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016878:	4648      	mov	r0, r9
 801687a:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 801687e:	4651      	mov	r1, sl
 8016880:	f001 fef8 	bl	8018674 <__ulp>
 8016884:	4602      	mov	r2, r0
 8016886:	460b      	mov	r3, r1
 8016888:	4630      	mov	r0, r6
 801688a:	4639      	mov	r1, r7
 801688c:	f7e9 fe60 	bl	8000550 <__aeabi_dmul>
 8016890:	464a      	mov	r2, r9
 8016892:	4653      	mov	r3, sl
 8016894:	f7e9 fca6 	bl	80001e4 <__adddf3>
 8016898:	460b      	mov	r3, r1
 801689a:	4954      	ldr	r1, [pc, #336]	; (80169ec <_strtod_l+0xb2c>)
 801689c:	4a58      	ldr	r2, [pc, #352]	; (8016a00 <_strtod_l+0xb40>)
 801689e:	4019      	ands	r1, r3
 80168a0:	4291      	cmp	r1, r2
 80168a2:	4681      	mov	r9, r0
 80168a4:	d95e      	bls.n	8016964 <_strtod_l+0xaa4>
 80168a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80168a8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80168ac:	4293      	cmp	r3, r2
 80168ae:	d103      	bne.n	80168b8 <_strtod_l+0x9f8>
 80168b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80168b2:	3301      	adds	r3, #1
 80168b4:	f43f ad26 	beq.w	8016304 <_strtod_l+0x444>
 80168b8:	f04f 39ff 	mov.w	r9, #4294967295
 80168bc:	f8df a130 	ldr.w	sl, [pc, #304]	; 80169f0 <_strtod_l+0xb30>
 80168c0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80168c2:	4658      	mov	r0, fp
 80168c4:	f001 fc40 	bl	8018148 <_Bfree>
 80168c8:	9906      	ldr	r1, [sp, #24]
 80168ca:	4658      	mov	r0, fp
 80168cc:	f001 fc3c 	bl	8018148 <_Bfree>
 80168d0:	9904      	ldr	r1, [sp, #16]
 80168d2:	4658      	mov	r0, fp
 80168d4:	f001 fc38 	bl	8018148 <_Bfree>
 80168d8:	4641      	mov	r1, r8
 80168da:	4658      	mov	r0, fp
 80168dc:	f001 fc34 	bl	8018148 <_Bfree>
 80168e0:	e617      	b.n	8016512 <_strtod_l+0x652>
 80168e2:	f1b9 0f00 	cmp.w	r9, #0
 80168e6:	d119      	bne.n	801691c <_strtod_l+0xa5c>
 80168e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80168ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80168ee:	b9e3      	cbnz	r3, 801692a <_strtod_l+0xa6a>
 80168f0:	2200      	movs	r2, #0
 80168f2:	4b41      	ldr	r3, [pc, #260]	; (80169f8 <_strtod_l+0xb38>)
 80168f4:	4630      	mov	r0, r6
 80168f6:	4639      	mov	r1, r7
 80168f8:	f7ea f89c 	bl	8000a34 <__aeabi_dcmplt>
 80168fc:	b9c8      	cbnz	r0, 8016932 <_strtod_l+0xa72>
 80168fe:	2200      	movs	r2, #0
 8016900:	4b40      	ldr	r3, [pc, #256]	; (8016a04 <_strtod_l+0xb44>)
 8016902:	4630      	mov	r0, r6
 8016904:	4639      	mov	r1, r7
 8016906:	f7e9 fe23 	bl	8000550 <__aeabi_dmul>
 801690a:	4604      	mov	r4, r0
 801690c:	460d      	mov	r5, r1
 801690e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8016912:	9418      	str	r4, [sp, #96]	; 0x60
 8016914:	9319      	str	r3, [sp, #100]	; 0x64
 8016916:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 801691a:	e79d      	b.n	8016858 <_strtod_l+0x998>
 801691c:	f1b9 0f01 	cmp.w	r9, #1
 8016920:	d103      	bne.n	801692a <_strtod_l+0xa6a>
 8016922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016924:	2b00      	cmp	r3, #0
 8016926:	f43f ad8a 	beq.w	801643e <_strtod_l+0x57e>
 801692a:	2600      	movs	r6, #0
 801692c:	4f36      	ldr	r7, [pc, #216]	; (8016a08 <_strtod_l+0xb48>)
 801692e:	2400      	movs	r4, #0
 8016930:	e791      	b.n	8016856 <_strtod_l+0x996>
 8016932:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8016934:	4d33      	ldr	r5, [pc, #204]	; (8016a04 <_strtod_l+0xb44>)
 8016936:	e7ea      	b.n	801690e <_strtod_l+0xa4e>
 8016938:	4b32      	ldr	r3, [pc, #200]	; (8016a04 <_strtod_l+0xb44>)
 801693a:	2200      	movs	r2, #0
 801693c:	4630      	mov	r0, r6
 801693e:	4639      	mov	r1, r7
 8016940:	f7e9 fe06 	bl	8000550 <__aeabi_dmul>
 8016944:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016946:	4604      	mov	r4, r0
 8016948:	460d      	mov	r5, r1
 801694a:	b933      	cbnz	r3, 801695a <_strtod_l+0xa9a>
 801694c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016950:	9010      	str	r0, [sp, #64]	; 0x40
 8016952:	9311      	str	r3, [sp, #68]	; 0x44
 8016954:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8016958:	e77e      	b.n	8016858 <_strtod_l+0x998>
 801695a:	4602      	mov	r2, r0
 801695c:	460b      	mov	r3, r1
 801695e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8016962:	e7f7      	b.n	8016954 <_strtod_l+0xa94>
 8016964:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8016968:	9b05      	ldr	r3, [sp, #20]
 801696a:	2b00      	cmp	r3, #0
 801696c:	d1a8      	bne.n	80168c0 <_strtod_l+0xa00>
 801696e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8016972:	0d1b      	lsrs	r3, r3, #20
 8016974:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016976:	051b      	lsls	r3, r3, #20
 8016978:	429a      	cmp	r2, r3
 801697a:	4656      	mov	r6, sl
 801697c:	d1a0      	bne.n	80168c0 <_strtod_l+0xa00>
 801697e:	4629      	mov	r1, r5
 8016980:	4620      	mov	r0, r4
 8016982:	f7ea f895 	bl	8000ab0 <__aeabi_d2iz>
 8016986:	f7e9 fd79 	bl	800047c <__aeabi_i2d>
 801698a:	460b      	mov	r3, r1
 801698c:	4602      	mov	r2, r0
 801698e:	4629      	mov	r1, r5
 8016990:	4620      	mov	r0, r4
 8016992:	f7e9 fc25 	bl	80001e0 <__aeabi_dsub>
 8016996:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016998:	4604      	mov	r4, r0
 801699a:	460d      	mov	r5, r1
 801699c:	b933      	cbnz	r3, 80169ac <_strtod_l+0xaec>
 801699e:	f1b9 0f00 	cmp.w	r9, #0
 80169a2:	d103      	bne.n	80169ac <_strtod_l+0xaec>
 80169a4:	f3ca 0613 	ubfx	r6, sl, #0, #20
 80169a8:	2e00      	cmp	r6, #0
 80169aa:	d06a      	beq.n	8016a82 <_strtod_l+0xbc2>
 80169ac:	a30a      	add	r3, pc, #40	; (adr r3, 80169d8 <_strtod_l+0xb18>)
 80169ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80169b2:	4620      	mov	r0, r4
 80169b4:	4629      	mov	r1, r5
 80169b6:	f7ea f83d 	bl	8000a34 <__aeabi_dcmplt>
 80169ba:	2800      	cmp	r0, #0
 80169bc:	f47f acad 	bne.w	801631a <_strtod_l+0x45a>
 80169c0:	a307      	add	r3, pc, #28	; (adr r3, 80169e0 <_strtod_l+0xb20>)
 80169c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80169c6:	4620      	mov	r0, r4
 80169c8:	4629      	mov	r1, r5
 80169ca:	f7ea f851 	bl	8000a70 <__aeabi_dcmpgt>
 80169ce:	2800      	cmp	r0, #0
 80169d0:	f43f af76 	beq.w	80168c0 <_strtod_l+0xa00>
 80169d4:	e4a1      	b.n	801631a <_strtod_l+0x45a>
 80169d6:	bf00      	nop
 80169d8:	94a03595 	.word	0x94a03595
 80169dc:	3fdfffff 	.word	0x3fdfffff
 80169e0:	35afe535 	.word	0x35afe535
 80169e4:	3fe00000 	.word	0x3fe00000
 80169e8:	000fffff 	.word	0x000fffff
 80169ec:	7ff00000 	.word	0x7ff00000
 80169f0:	7fefffff 	.word	0x7fefffff
 80169f4:	39500000 	.word	0x39500000
 80169f8:	3ff00000 	.word	0x3ff00000
 80169fc:	7fe00000 	.word	0x7fe00000
 8016a00:	7c9fffff 	.word	0x7c9fffff
 8016a04:	3fe00000 	.word	0x3fe00000
 8016a08:	bff00000 	.word	0xbff00000
 8016a0c:	9b05      	ldr	r3, [sp, #20]
 8016a0e:	b313      	cbz	r3, 8016a56 <_strtod_l+0xb96>
 8016a10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016a12:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8016a16:	d81e      	bhi.n	8016a56 <_strtod_l+0xb96>
 8016a18:	a325      	add	r3, pc, #148	; (adr r3, 8016ab0 <_strtod_l+0xbf0>)
 8016a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a1e:	4620      	mov	r0, r4
 8016a20:	4629      	mov	r1, r5
 8016a22:	f7ea f811 	bl	8000a48 <__aeabi_dcmple>
 8016a26:	b190      	cbz	r0, 8016a4e <_strtod_l+0xb8e>
 8016a28:	4629      	mov	r1, r5
 8016a2a:	4620      	mov	r0, r4
 8016a2c:	f7ea f868 	bl	8000b00 <__aeabi_d2uiz>
 8016a30:	2800      	cmp	r0, #0
 8016a32:	bf08      	it	eq
 8016a34:	2001      	moveq	r0, #1
 8016a36:	f7e9 fd11 	bl	800045c <__aeabi_ui2d>
 8016a3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016a3c:	4604      	mov	r4, r0
 8016a3e:	460d      	mov	r5, r1
 8016a40:	b9d3      	cbnz	r3, 8016a78 <_strtod_l+0xbb8>
 8016a42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016a46:	9012      	str	r0, [sp, #72]	; 0x48
 8016a48:	9313      	str	r3, [sp, #76]	; 0x4c
 8016a4a:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8016a4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016a50:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8016a54:	1a9f      	subs	r7, r3, r2
 8016a56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016a5a:	f001 fe0b 	bl	8018674 <__ulp>
 8016a5e:	4602      	mov	r2, r0
 8016a60:	460b      	mov	r3, r1
 8016a62:	4630      	mov	r0, r6
 8016a64:	4639      	mov	r1, r7
 8016a66:	f7e9 fd73 	bl	8000550 <__aeabi_dmul>
 8016a6a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8016a6e:	f7e9 fbb9 	bl	80001e4 <__adddf3>
 8016a72:	4681      	mov	r9, r0
 8016a74:	468a      	mov	sl, r1
 8016a76:	e777      	b.n	8016968 <_strtod_l+0xaa8>
 8016a78:	4602      	mov	r2, r0
 8016a7a:	460b      	mov	r3, r1
 8016a7c:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8016a80:	e7e3      	b.n	8016a4a <_strtod_l+0xb8a>
 8016a82:	a30d      	add	r3, pc, #52	; (adr r3, 8016ab8 <_strtod_l+0xbf8>)
 8016a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a88:	f7e9 ffd4 	bl	8000a34 <__aeabi_dcmplt>
 8016a8c:	e79f      	b.n	80169ce <_strtod_l+0xb0e>
 8016a8e:	2300      	movs	r3, #0
 8016a90:	930d      	str	r3, [sp, #52]	; 0x34
 8016a92:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016a94:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8016a96:	6013      	str	r3, [r2, #0]
 8016a98:	f7ff ba55 	b.w	8015f46 <_strtod_l+0x86>
 8016a9c:	2b65      	cmp	r3, #101	; 0x65
 8016a9e:	f04f 0200 	mov.w	r2, #0
 8016aa2:	f43f ab42 	beq.w	801612a <_strtod_l+0x26a>
 8016aa6:	2101      	movs	r1, #1
 8016aa8:	4614      	mov	r4, r2
 8016aaa:	9105      	str	r1, [sp, #20]
 8016aac:	f7ff babf 	b.w	801602e <_strtod_l+0x16e>
 8016ab0:	ffc00000 	.word	0xffc00000
 8016ab4:	41dfffff 	.word	0x41dfffff
 8016ab8:	94a03595 	.word	0x94a03595
 8016abc:	3fcfffff 	.word	0x3fcfffff

08016ac0 <strtod>:
 8016ac0:	4b06      	ldr	r3, [pc, #24]	; (8016adc <strtod+0x1c>)
 8016ac2:	b410      	push	{r4}
 8016ac4:	681c      	ldr	r4, [r3, #0]
 8016ac6:	4a06      	ldr	r2, [pc, #24]	; (8016ae0 <strtod+0x20>)
 8016ac8:	6a23      	ldr	r3, [r4, #32]
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	bf08      	it	eq
 8016ace:	4613      	moveq	r3, r2
 8016ad0:	460a      	mov	r2, r1
 8016ad2:	4601      	mov	r1, r0
 8016ad4:	4620      	mov	r0, r4
 8016ad6:	bc10      	pop	{r4}
 8016ad8:	f7ff b9f2 	b.w	8015ec0 <_strtod_l>
 8016adc:	20000288 	.word	0x20000288
 8016ae0:	200002ec 	.word	0x200002ec

08016ae4 <_strtol_l.isra.0>:
 8016ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016ae8:	4680      	mov	r8, r0
 8016aea:	4689      	mov	r9, r1
 8016aec:	4692      	mov	sl, r2
 8016aee:	461e      	mov	r6, r3
 8016af0:	460f      	mov	r7, r1
 8016af2:	463d      	mov	r5, r7
 8016af4:	9808      	ldr	r0, [sp, #32]
 8016af6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016afa:	f001 fabb 	bl	8018074 <__locale_ctype_ptr_l>
 8016afe:	4420      	add	r0, r4
 8016b00:	7843      	ldrb	r3, [r0, #1]
 8016b02:	f013 0308 	ands.w	r3, r3, #8
 8016b06:	d132      	bne.n	8016b6e <_strtol_l.isra.0+0x8a>
 8016b08:	2c2d      	cmp	r4, #45	; 0x2d
 8016b0a:	d132      	bne.n	8016b72 <_strtol_l.isra.0+0x8e>
 8016b0c:	2201      	movs	r2, #1
 8016b0e:	787c      	ldrb	r4, [r7, #1]
 8016b10:	1cbd      	adds	r5, r7, #2
 8016b12:	2e00      	cmp	r6, #0
 8016b14:	d05d      	beq.n	8016bd2 <_strtol_l.isra.0+0xee>
 8016b16:	2e10      	cmp	r6, #16
 8016b18:	d109      	bne.n	8016b2e <_strtol_l.isra.0+0x4a>
 8016b1a:	2c30      	cmp	r4, #48	; 0x30
 8016b1c:	d107      	bne.n	8016b2e <_strtol_l.isra.0+0x4a>
 8016b1e:	782b      	ldrb	r3, [r5, #0]
 8016b20:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016b24:	2b58      	cmp	r3, #88	; 0x58
 8016b26:	d14f      	bne.n	8016bc8 <_strtol_l.isra.0+0xe4>
 8016b28:	2610      	movs	r6, #16
 8016b2a:	786c      	ldrb	r4, [r5, #1]
 8016b2c:	3502      	adds	r5, #2
 8016b2e:	2a00      	cmp	r2, #0
 8016b30:	bf14      	ite	ne
 8016b32:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8016b36:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8016b3a:	2700      	movs	r7, #0
 8016b3c:	fbb1 fcf6 	udiv	ip, r1, r6
 8016b40:	4638      	mov	r0, r7
 8016b42:	fb06 1e1c 	mls	lr, r6, ip, r1
 8016b46:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8016b4a:	2b09      	cmp	r3, #9
 8016b4c:	d817      	bhi.n	8016b7e <_strtol_l.isra.0+0x9a>
 8016b4e:	461c      	mov	r4, r3
 8016b50:	42a6      	cmp	r6, r4
 8016b52:	dd23      	ble.n	8016b9c <_strtol_l.isra.0+0xb8>
 8016b54:	1c7b      	adds	r3, r7, #1
 8016b56:	d007      	beq.n	8016b68 <_strtol_l.isra.0+0x84>
 8016b58:	4584      	cmp	ip, r0
 8016b5a:	d31c      	bcc.n	8016b96 <_strtol_l.isra.0+0xb2>
 8016b5c:	d101      	bne.n	8016b62 <_strtol_l.isra.0+0x7e>
 8016b5e:	45a6      	cmp	lr, r4
 8016b60:	db19      	blt.n	8016b96 <_strtol_l.isra.0+0xb2>
 8016b62:	2701      	movs	r7, #1
 8016b64:	fb00 4006 	mla	r0, r0, r6, r4
 8016b68:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016b6c:	e7eb      	b.n	8016b46 <_strtol_l.isra.0+0x62>
 8016b6e:	462f      	mov	r7, r5
 8016b70:	e7bf      	b.n	8016af2 <_strtol_l.isra.0+0xe>
 8016b72:	2c2b      	cmp	r4, #43	; 0x2b
 8016b74:	bf04      	itt	eq
 8016b76:	1cbd      	addeq	r5, r7, #2
 8016b78:	787c      	ldrbeq	r4, [r7, #1]
 8016b7a:	461a      	mov	r2, r3
 8016b7c:	e7c9      	b.n	8016b12 <_strtol_l.isra.0+0x2e>
 8016b7e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8016b82:	2b19      	cmp	r3, #25
 8016b84:	d801      	bhi.n	8016b8a <_strtol_l.isra.0+0xa6>
 8016b86:	3c37      	subs	r4, #55	; 0x37
 8016b88:	e7e2      	b.n	8016b50 <_strtol_l.isra.0+0x6c>
 8016b8a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8016b8e:	2b19      	cmp	r3, #25
 8016b90:	d804      	bhi.n	8016b9c <_strtol_l.isra.0+0xb8>
 8016b92:	3c57      	subs	r4, #87	; 0x57
 8016b94:	e7dc      	b.n	8016b50 <_strtol_l.isra.0+0x6c>
 8016b96:	f04f 37ff 	mov.w	r7, #4294967295
 8016b9a:	e7e5      	b.n	8016b68 <_strtol_l.isra.0+0x84>
 8016b9c:	1c7b      	adds	r3, r7, #1
 8016b9e:	d108      	bne.n	8016bb2 <_strtol_l.isra.0+0xce>
 8016ba0:	2322      	movs	r3, #34	; 0x22
 8016ba2:	4608      	mov	r0, r1
 8016ba4:	f8c8 3000 	str.w	r3, [r8]
 8016ba8:	f1ba 0f00 	cmp.w	sl, #0
 8016bac:	d107      	bne.n	8016bbe <_strtol_l.isra.0+0xda>
 8016bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016bb2:	b102      	cbz	r2, 8016bb6 <_strtol_l.isra.0+0xd2>
 8016bb4:	4240      	negs	r0, r0
 8016bb6:	f1ba 0f00 	cmp.w	sl, #0
 8016bba:	d0f8      	beq.n	8016bae <_strtol_l.isra.0+0xca>
 8016bbc:	b10f      	cbz	r7, 8016bc2 <_strtol_l.isra.0+0xde>
 8016bbe:	f105 39ff 	add.w	r9, r5, #4294967295
 8016bc2:	f8ca 9000 	str.w	r9, [sl]
 8016bc6:	e7f2      	b.n	8016bae <_strtol_l.isra.0+0xca>
 8016bc8:	2430      	movs	r4, #48	; 0x30
 8016bca:	2e00      	cmp	r6, #0
 8016bcc:	d1af      	bne.n	8016b2e <_strtol_l.isra.0+0x4a>
 8016bce:	2608      	movs	r6, #8
 8016bd0:	e7ad      	b.n	8016b2e <_strtol_l.isra.0+0x4a>
 8016bd2:	2c30      	cmp	r4, #48	; 0x30
 8016bd4:	d0a3      	beq.n	8016b1e <_strtol_l.isra.0+0x3a>
 8016bd6:	260a      	movs	r6, #10
 8016bd8:	e7a9      	b.n	8016b2e <_strtol_l.isra.0+0x4a>
	...

08016bdc <strtol>:
 8016bdc:	4b08      	ldr	r3, [pc, #32]	; (8016c00 <strtol+0x24>)
 8016bde:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016be0:	681c      	ldr	r4, [r3, #0]
 8016be2:	4d08      	ldr	r5, [pc, #32]	; (8016c04 <strtol+0x28>)
 8016be4:	6a23      	ldr	r3, [r4, #32]
 8016be6:	2b00      	cmp	r3, #0
 8016be8:	bf08      	it	eq
 8016bea:	462b      	moveq	r3, r5
 8016bec:	9300      	str	r3, [sp, #0]
 8016bee:	4613      	mov	r3, r2
 8016bf0:	460a      	mov	r2, r1
 8016bf2:	4601      	mov	r1, r0
 8016bf4:	4620      	mov	r0, r4
 8016bf6:	f7ff ff75 	bl	8016ae4 <_strtol_l.isra.0>
 8016bfa:	b003      	add	sp, #12
 8016bfc:	bd30      	pop	{r4, r5, pc}
 8016bfe:	bf00      	nop
 8016c00:	20000288 	.word	0x20000288
 8016c04:	200002ec 	.word	0x200002ec

08016c08 <quorem>:
 8016c08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c0c:	6903      	ldr	r3, [r0, #16]
 8016c0e:	690c      	ldr	r4, [r1, #16]
 8016c10:	4680      	mov	r8, r0
 8016c12:	42a3      	cmp	r3, r4
 8016c14:	f2c0 8084 	blt.w	8016d20 <quorem+0x118>
 8016c18:	3c01      	subs	r4, #1
 8016c1a:	f101 0714 	add.w	r7, r1, #20
 8016c1e:	f100 0614 	add.w	r6, r0, #20
 8016c22:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8016c26:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8016c2a:	3501      	adds	r5, #1
 8016c2c:	fbb0 f5f5 	udiv	r5, r0, r5
 8016c30:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8016c34:	eb06 030c 	add.w	r3, r6, ip
 8016c38:	eb07 090c 	add.w	r9, r7, ip
 8016c3c:	9301      	str	r3, [sp, #4]
 8016c3e:	b39d      	cbz	r5, 8016ca8 <quorem+0xa0>
 8016c40:	f04f 0a00 	mov.w	sl, #0
 8016c44:	4638      	mov	r0, r7
 8016c46:	46b6      	mov	lr, r6
 8016c48:	46d3      	mov	fp, sl
 8016c4a:	f850 2b04 	ldr.w	r2, [r0], #4
 8016c4e:	b293      	uxth	r3, r2
 8016c50:	fb05 a303 	mla	r3, r5, r3, sl
 8016c54:	0c12      	lsrs	r2, r2, #16
 8016c56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016c5a:	fb05 a202 	mla	r2, r5, r2, sl
 8016c5e:	b29b      	uxth	r3, r3
 8016c60:	ebab 0303 	sub.w	r3, fp, r3
 8016c64:	f8de b000 	ldr.w	fp, [lr]
 8016c68:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8016c6c:	fa1f fb8b 	uxth.w	fp, fp
 8016c70:	445b      	add	r3, fp
 8016c72:	fa1f fb82 	uxth.w	fp, r2
 8016c76:	f8de 2000 	ldr.w	r2, [lr]
 8016c7a:	4581      	cmp	r9, r0
 8016c7c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8016c80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016c84:	b29b      	uxth	r3, r3
 8016c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016c8a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8016c8e:	f84e 3b04 	str.w	r3, [lr], #4
 8016c92:	d2da      	bcs.n	8016c4a <quorem+0x42>
 8016c94:	f856 300c 	ldr.w	r3, [r6, ip]
 8016c98:	b933      	cbnz	r3, 8016ca8 <quorem+0xa0>
 8016c9a:	9b01      	ldr	r3, [sp, #4]
 8016c9c:	3b04      	subs	r3, #4
 8016c9e:	429e      	cmp	r6, r3
 8016ca0:	461a      	mov	r2, r3
 8016ca2:	d331      	bcc.n	8016d08 <quorem+0x100>
 8016ca4:	f8c8 4010 	str.w	r4, [r8, #16]
 8016ca8:	4640      	mov	r0, r8
 8016caa:	f001 fc6b 	bl	8018584 <__mcmp>
 8016cae:	2800      	cmp	r0, #0
 8016cb0:	db26      	blt.n	8016d00 <quorem+0xf8>
 8016cb2:	4630      	mov	r0, r6
 8016cb4:	f04f 0c00 	mov.w	ip, #0
 8016cb8:	3501      	adds	r5, #1
 8016cba:	f857 1b04 	ldr.w	r1, [r7], #4
 8016cbe:	f8d0 e000 	ldr.w	lr, [r0]
 8016cc2:	b28b      	uxth	r3, r1
 8016cc4:	ebac 0303 	sub.w	r3, ip, r3
 8016cc8:	fa1f f28e 	uxth.w	r2, lr
 8016ccc:	4413      	add	r3, r2
 8016cce:	0c0a      	lsrs	r2, r1, #16
 8016cd0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8016cd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016cd8:	b29b      	uxth	r3, r3
 8016cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016cde:	45b9      	cmp	r9, r7
 8016ce0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8016ce4:	f840 3b04 	str.w	r3, [r0], #4
 8016ce8:	d2e7      	bcs.n	8016cba <quorem+0xb2>
 8016cea:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8016cee:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8016cf2:	b92a      	cbnz	r2, 8016d00 <quorem+0xf8>
 8016cf4:	3b04      	subs	r3, #4
 8016cf6:	429e      	cmp	r6, r3
 8016cf8:	461a      	mov	r2, r3
 8016cfa:	d30b      	bcc.n	8016d14 <quorem+0x10c>
 8016cfc:	f8c8 4010 	str.w	r4, [r8, #16]
 8016d00:	4628      	mov	r0, r5
 8016d02:	b003      	add	sp, #12
 8016d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d08:	6812      	ldr	r2, [r2, #0]
 8016d0a:	3b04      	subs	r3, #4
 8016d0c:	2a00      	cmp	r2, #0
 8016d0e:	d1c9      	bne.n	8016ca4 <quorem+0x9c>
 8016d10:	3c01      	subs	r4, #1
 8016d12:	e7c4      	b.n	8016c9e <quorem+0x96>
 8016d14:	6812      	ldr	r2, [r2, #0]
 8016d16:	3b04      	subs	r3, #4
 8016d18:	2a00      	cmp	r2, #0
 8016d1a:	d1ef      	bne.n	8016cfc <quorem+0xf4>
 8016d1c:	3c01      	subs	r4, #1
 8016d1e:	e7ea      	b.n	8016cf6 <quorem+0xee>
 8016d20:	2000      	movs	r0, #0
 8016d22:	e7ee      	b.n	8016d02 <quorem+0xfa>
 8016d24:	0000      	movs	r0, r0
	...

08016d28 <_dtoa_r>:
 8016d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d2c:	4616      	mov	r6, r2
 8016d2e:	461f      	mov	r7, r3
 8016d30:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016d32:	b095      	sub	sp, #84	; 0x54
 8016d34:	4604      	mov	r4, r0
 8016d36:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8016d3a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8016d3e:	b93d      	cbnz	r5, 8016d50 <_dtoa_r+0x28>
 8016d40:	2010      	movs	r0, #16
 8016d42:	f7fe fb17 	bl	8015374 <malloc>
 8016d46:	6260      	str	r0, [r4, #36]	; 0x24
 8016d48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016d4c:	6005      	str	r5, [r0, #0]
 8016d4e:	60c5      	str	r5, [r0, #12]
 8016d50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016d52:	6819      	ldr	r1, [r3, #0]
 8016d54:	b151      	cbz	r1, 8016d6c <_dtoa_r+0x44>
 8016d56:	685a      	ldr	r2, [r3, #4]
 8016d58:	2301      	movs	r3, #1
 8016d5a:	4093      	lsls	r3, r2
 8016d5c:	604a      	str	r2, [r1, #4]
 8016d5e:	608b      	str	r3, [r1, #8]
 8016d60:	4620      	mov	r0, r4
 8016d62:	f001 f9f1 	bl	8018148 <_Bfree>
 8016d66:	2200      	movs	r2, #0
 8016d68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016d6a:	601a      	str	r2, [r3, #0]
 8016d6c:	1e3b      	subs	r3, r7, #0
 8016d6e:	bfaf      	iteee	ge
 8016d70:	2300      	movge	r3, #0
 8016d72:	2201      	movlt	r2, #1
 8016d74:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8016d78:	9303      	strlt	r3, [sp, #12]
 8016d7a:	bfac      	ite	ge
 8016d7c:	f8c8 3000 	strge.w	r3, [r8]
 8016d80:	f8c8 2000 	strlt.w	r2, [r8]
 8016d84:	4bae      	ldr	r3, [pc, #696]	; (8017040 <_dtoa_r+0x318>)
 8016d86:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8016d8a:	ea33 0308 	bics.w	r3, r3, r8
 8016d8e:	d11b      	bne.n	8016dc8 <_dtoa_r+0xa0>
 8016d90:	f242 730f 	movw	r3, #9999	; 0x270f
 8016d94:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8016d96:	6013      	str	r3, [r2, #0]
 8016d98:	9b02      	ldr	r3, [sp, #8]
 8016d9a:	b923      	cbnz	r3, 8016da6 <_dtoa_r+0x7e>
 8016d9c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8016da0:	2800      	cmp	r0, #0
 8016da2:	f000 8545 	beq.w	8017830 <_dtoa_r+0xb08>
 8016da6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8016da8:	b953      	cbnz	r3, 8016dc0 <_dtoa_r+0x98>
 8016daa:	4ba6      	ldr	r3, [pc, #664]	; (8017044 <_dtoa_r+0x31c>)
 8016dac:	e021      	b.n	8016df2 <_dtoa_r+0xca>
 8016dae:	4ba6      	ldr	r3, [pc, #664]	; (8017048 <_dtoa_r+0x320>)
 8016db0:	9306      	str	r3, [sp, #24]
 8016db2:	3308      	adds	r3, #8
 8016db4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8016db6:	6013      	str	r3, [r2, #0]
 8016db8:	9806      	ldr	r0, [sp, #24]
 8016dba:	b015      	add	sp, #84	; 0x54
 8016dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016dc0:	4ba0      	ldr	r3, [pc, #640]	; (8017044 <_dtoa_r+0x31c>)
 8016dc2:	9306      	str	r3, [sp, #24]
 8016dc4:	3303      	adds	r3, #3
 8016dc6:	e7f5      	b.n	8016db4 <_dtoa_r+0x8c>
 8016dc8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8016dcc:	2200      	movs	r2, #0
 8016dce:	2300      	movs	r3, #0
 8016dd0:	4630      	mov	r0, r6
 8016dd2:	4639      	mov	r1, r7
 8016dd4:	f7e9 fe24 	bl	8000a20 <__aeabi_dcmpeq>
 8016dd8:	4682      	mov	sl, r0
 8016dda:	b160      	cbz	r0, 8016df6 <_dtoa_r+0xce>
 8016ddc:	2301      	movs	r3, #1
 8016dde:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8016de0:	6013      	str	r3, [r2, #0]
 8016de2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8016de4:	2b00      	cmp	r3, #0
 8016de6:	f000 8520 	beq.w	801782a <_dtoa_r+0xb02>
 8016dea:	4b98      	ldr	r3, [pc, #608]	; (801704c <_dtoa_r+0x324>)
 8016dec:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8016dee:	6013      	str	r3, [r2, #0]
 8016df0:	3b01      	subs	r3, #1
 8016df2:	9306      	str	r3, [sp, #24]
 8016df4:	e7e0      	b.n	8016db8 <_dtoa_r+0x90>
 8016df6:	ab12      	add	r3, sp, #72	; 0x48
 8016df8:	9301      	str	r3, [sp, #4]
 8016dfa:	ab13      	add	r3, sp, #76	; 0x4c
 8016dfc:	9300      	str	r3, [sp, #0]
 8016dfe:	4632      	mov	r2, r6
 8016e00:	463b      	mov	r3, r7
 8016e02:	4620      	mov	r0, r4
 8016e04:	f001 fcac 	bl	8018760 <__d2b>
 8016e08:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8016e0c:	4683      	mov	fp, r0
 8016e0e:	2d00      	cmp	r5, #0
 8016e10:	d07d      	beq.n	8016f0e <_dtoa_r+0x1e6>
 8016e12:	46b0      	mov	r8, r6
 8016e14:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8016e18:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8016e1c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8016e20:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8016e24:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8016e28:	2200      	movs	r2, #0
 8016e2a:	4b89      	ldr	r3, [pc, #548]	; (8017050 <_dtoa_r+0x328>)
 8016e2c:	4640      	mov	r0, r8
 8016e2e:	4649      	mov	r1, r9
 8016e30:	f7e9 f9d6 	bl	80001e0 <__aeabi_dsub>
 8016e34:	a37c      	add	r3, pc, #496	; (adr r3, 8017028 <_dtoa_r+0x300>)
 8016e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e3a:	f7e9 fb89 	bl	8000550 <__aeabi_dmul>
 8016e3e:	a37c      	add	r3, pc, #496	; (adr r3, 8017030 <_dtoa_r+0x308>)
 8016e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e44:	f7e9 f9ce 	bl	80001e4 <__adddf3>
 8016e48:	4606      	mov	r6, r0
 8016e4a:	4628      	mov	r0, r5
 8016e4c:	460f      	mov	r7, r1
 8016e4e:	f7e9 fb15 	bl	800047c <__aeabi_i2d>
 8016e52:	a379      	add	r3, pc, #484	; (adr r3, 8017038 <_dtoa_r+0x310>)
 8016e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e58:	f7e9 fb7a 	bl	8000550 <__aeabi_dmul>
 8016e5c:	4602      	mov	r2, r0
 8016e5e:	460b      	mov	r3, r1
 8016e60:	4630      	mov	r0, r6
 8016e62:	4639      	mov	r1, r7
 8016e64:	f7e9 f9be 	bl	80001e4 <__adddf3>
 8016e68:	4606      	mov	r6, r0
 8016e6a:	460f      	mov	r7, r1
 8016e6c:	f7e9 fe20 	bl	8000ab0 <__aeabi_d2iz>
 8016e70:	2200      	movs	r2, #0
 8016e72:	4682      	mov	sl, r0
 8016e74:	2300      	movs	r3, #0
 8016e76:	4630      	mov	r0, r6
 8016e78:	4639      	mov	r1, r7
 8016e7a:	f7e9 fddb 	bl	8000a34 <__aeabi_dcmplt>
 8016e7e:	b148      	cbz	r0, 8016e94 <_dtoa_r+0x16c>
 8016e80:	4650      	mov	r0, sl
 8016e82:	f7e9 fafb 	bl	800047c <__aeabi_i2d>
 8016e86:	4632      	mov	r2, r6
 8016e88:	463b      	mov	r3, r7
 8016e8a:	f7e9 fdc9 	bl	8000a20 <__aeabi_dcmpeq>
 8016e8e:	b908      	cbnz	r0, 8016e94 <_dtoa_r+0x16c>
 8016e90:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016e94:	f1ba 0f16 	cmp.w	sl, #22
 8016e98:	d85a      	bhi.n	8016f50 <_dtoa_r+0x228>
 8016e9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016e9e:	496d      	ldr	r1, [pc, #436]	; (8017054 <_dtoa_r+0x32c>)
 8016ea0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8016ea4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016ea8:	f7e9 fde2 	bl	8000a70 <__aeabi_dcmpgt>
 8016eac:	2800      	cmp	r0, #0
 8016eae:	d051      	beq.n	8016f54 <_dtoa_r+0x22c>
 8016eb0:	2300      	movs	r3, #0
 8016eb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016eb6:	930d      	str	r3, [sp, #52]	; 0x34
 8016eb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8016eba:	1b5d      	subs	r5, r3, r5
 8016ebc:	1e6b      	subs	r3, r5, #1
 8016ebe:	9307      	str	r3, [sp, #28]
 8016ec0:	bf43      	ittte	mi
 8016ec2:	2300      	movmi	r3, #0
 8016ec4:	f1c5 0901 	rsbmi	r9, r5, #1
 8016ec8:	9307      	strmi	r3, [sp, #28]
 8016eca:	f04f 0900 	movpl.w	r9, #0
 8016ece:	f1ba 0f00 	cmp.w	sl, #0
 8016ed2:	db41      	blt.n	8016f58 <_dtoa_r+0x230>
 8016ed4:	9b07      	ldr	r3, [sp, #28]
 8016ed6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8016eda:	4453      	add	r3, sl
 8016edc:	9307      	str	r3, [sp, #28]
 8016ede:	2300      	movs	r3, #0
 8016ee0:	9308      	str	r3, [sp, #32]
 8016ee2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8016ee4:	2b09      	cmp	r3, #9
 8016ee6:	f200 808f 	bhi.w	8017008 <_dtoa_r+0x2e0>
 8016eea:	2b05      	cmp	r3, #5
 8016eec:	bfc4      	itt	gt
 8016eee:	3b04      	subgt	r3, #4
 8016ef0:	931e      	strgt	r3, [sp, #120]	; 0x78
 8016ef2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8016ef4:	bfc8      	it	gt
 8016ef6:	2500      	movgt	r5, #0
 8016ef8:	f1a3 0302 	sub.w	r3, r3, #2
 8016efc:	bfd8      	it	le
 8016efe:	2501      	movle	r5, #1
 8016f00:	2b03      	cmp	r3, #3
 8016f02:	f200 808d 	bhi.w	8017020 <_dtoa_r+0x2f8>
 8016f06:	e8df f003 	tbb	[pc, r3]
 8016f0a:	7d7b      	.short	0x7d7b
 8016f0c:	6f2f      	.short	0x6f2f
 8016f0e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8016f12:	441d      	add	r5, r3
 8016f14:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8016f18:	2820      	cmp	r0, #32
 8016f1a:	dd13      	ble.n	8016f44 <_dtoa_r+0x21c>
 8016f1c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8016f20:	9b02      	ldr	r3, [sp, #8]
 8016f22:	fa08 f800 	lsl.w	r8, r8, r0
 8016f26:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8016f2a:	fa23 f000 	lsr.w	r0, r3, r0
 8016f2e:	ea48 0000 	orr.w	r0, r8, r0
 8016f32:	f7e9 fa93 	bl	800045c <__aeabi_ui2d>
 8016f36:	2301      	movs	r3, #1
 8016f38:	4680      	mov	r8, r0
 8016f3a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8016f3e:	3d01      	subs	r5, #1
 8016f40:	9310      	str	r3, [sp, #64]	; 0x40
 8016f42:	e771      	b.n	8016e28 <_dtoa_r+0x100>
 8016f44:	9b02      	ldr	r3, [sp, #8]
 8016f46:	f1c0 0020 	rsb	r0, r0, #32
 8016f4a:	fa03 f000 	lsl.w	r0, r3, r0
 8016f4e:	e7f0      	b.n	8016f32 <_dtoa_r+0x20a>
 8016f50:	2301      	movs	r3, #1
 8016f52:	e7b0      	b.n	8016eb6 <_dtoa_r+0x18e>
 8016f54:	900d      	str	r0, [sp, #52]	; 0x34
 8016f56:	e7af      	b.n	8016eb8 <_dtoa_r+0x190>
 8016f58:	f1ca 0300 	rsb	r3, sl, #0
 8016f5c:	9308      	str	r3, [sp, #32]
 8016f5e:	2300      	movs	r3, #0
 8016f60:	eba9 090a 	sub.w	r9, r9, sl
 8016f64:	930c      	str	r3, [sp, #48]	; 0x30
 8016f66:	e7bc      	b.n	8016ee2 <_dtoa_r+0x1ba>
 8016f68:	2301      	movs	r3, #1
 8016f6a:	9309      	str	r3, [sp, #36]	; 0x24
 8016f6c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8016f6e:	2b00      	cmp	r3, #0
 8016f70:	dd74      	ble.n	801705c <_dtoa_r+0x334>
 8016f72:	4698      	mov	r8, r3
 8016f74:	9304      	str	r3, [sp, #16]
 8016f76:	2200      	movs	r2, #0
 8016f78:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8016f7a:	6072      	str	r2, [r6, #4]
 8016f7c:	2204      	movs	r2, #4
 8016f7e:	f102 0014 	add.w	r0, r2, #20
 8016f82:	4298      	cmp	r0, r3
 8016f84:	6871      	ldr	r1, [r6, #4]
 8016f86:	d96e      	bls.n	8017066 <_dtoa_r+0x33e>
 8016f88:	4620      	mov	r0, r4
 8016f8a:	f001 f8a9 	bl	80180e0 <_Balloc>
 8016f8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016f90:	6030      	str	r0, [r6, #0]
 8016f92:	681b      	ldr	r3, [r3, #0]
 8016f94:	f1b8 0f0e 	cmp.w	r8, #14
 8016f98:	9306      	str	r3, [sp, #24]
 8016f9a:	f200 80ed 	bhi.w	8017178 <_dtoa_r+0x450>
 8016f9e:	2d00      	cmp	r5, #0
 8016fa0:	f000 80ea 	beq.w	8017178 <_dtoa_r+0x450>
 8016fa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016fa8:	f1ba 0f00 	cmp.w	sl, #0
 8016fac:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8016fb0:	dd77      	ble.n	80170a2 <_dtoa_r+0x37a>
 8016fb2:	4a28      	ldr	r2, [pc, #160]	; (8017054 <_dtoa_r+0x32c>)
 8016fb4:	f00a 030f 	and.w	r3, sl, #15
 8016fb8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8016fbc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8016fc0:	06f0      	lsls	r0, r6, #27
 8016fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016fc6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016fca:	d568      	bpl.n	801709e <_dtoa_r+0x376>
 8016fcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8016fd0:	4b21      	ldr	r3, [pc, #132]	; (8017058 <_dtoa_r+0x330>)
 8016fd2:	2503      	movs	r5, #3
 8016fd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8016fd8:	f7e9 fbe4 	bl	80007a4 <__aeabi_ddiv>
 8016fdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016fe0:	f006 060f 	and.w	r6, r6, #15
 8016fe4:	4f1c      	ldr	r7, [pc, #112]	; (8017058 <_dtoa_r+0x330>)
 8016fe6:	e04f      	b.n	8017088 <_dtoa_r+0x360>
 8016fe8:	2301      	movs	r3, #1
 8016fea:	9309      	str	r3, [sp, #36]	; 0x24
 8016fec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8016fee:	4453      	add	r3, sl
 8016ff0:	f103 0801 	add.w	r8, r3, #1
 8016ff4:	9304      	str	r3, [sp, #16]
 8016ff6:	4643      	mov	r3, r8
 8016ff8:	2b01      	cmp	r3, #1
 8016ffa:	bfb8      	it	lt
 8016ffc:	2301      	movlt	r3, #1
 8016ffe:	e7ba      	b.n	8016f76 <_dtoa_r+0x24e>
 8017000:	2300      	movs	r3, #0
 8017002:	e7b2      	b.n	8016f6a <_dtoa_r+0x242>
 8017004:	2300      	movs	r3, #0
 8017006:	e7f0      	b.n	8016fea <_dtoa_r+0x2c2>
 8017008:	2501      	movs	r5, #1
 801700a:	2300      	movs	r3, #0
 801700c:	9509      	str	r5, [sp, #36]	; 0x24
 801700e:	931e      	str	r3, [sp, #120]	; 0x78
 8017010:	f04f 33ff 	mov.w	r3, #4294967295
 8017014:	2200      	movs	r2, #0
 8017016:	9304      	str	r3, [sp, #16]
 8017018:	4698      	mov	r8, r3
 801701a:	2312      	movs	r3, #18
 801701c:	921f      	str	r2, [sp, #124]	; 0x7c
 801701e:	e7aa      	b.n	8016f76 <_dtoa_r+0x24e>
 8017020:	2301      	movs	r3, #1
 8017022:	9309      	str	r3, [sp, #36]	; 0x24
 8017024:	e7f4      	b.n	8017010 <_dtoa_r+0x2e8>
 8017026:	bf00      	nop
 8017028:	636f4361 	.word	0x636f4361
 801702c:	3fd287a7 	.word	0x3fd287a7
 8017030:	8b60c8b3 	.word	0x8b60c8b3
 8017034:	3fc68a28 	.word	0x3fc68a28
 8017038:	509f79fb 	.word	0x509f79fb
 801703c:	3fd34413 	.word	0x3fd34413
 8017040:	7ff00000 	.word	0x7ff00000
 8017044:	0801a859 	.word	0x0801a859
 8017048:	0801a850 	.word	0x0801a850
 801704c:	0801a7d9 	.word	0x0801a7d9
 8017050:	3ff80000 	.word	0x3ff80000
 8017054:	0801a8f8 	.word	0x0801a8f8
 8017058:	0801a8d0 	.word	0x0801a8d0
 801705c:	2301      	movs	r3, #1
 801705e:	9304      	str	r3, [sp, #16]
 8017060:	4698      	mov	r8, r3
 8017062:	461a      	mov	r2, r3
 8017064:	e7da      	b.n	801701c <_dtoa_r+0x2f4>
 8017066:	3101      	adds	r1, #1
 8017068:	6071      	str	r1, [r6, #4]
 801706a:	0052      	lsls	r2, r2, #1
 801706c:	e787      	b.n	8016f7e <_dtoa_r+0x256>
 801706e:	07f1      	lsls	r1, r6, #31
 8017070:	d508      	bpl.n	8017084 <_dtoa_r+0x35c>
 8017072:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017076:	e9d7 2300 	ldrd	r2, r3, [r7]
 801707a:	f7e9 fa69 	bl	8000550 <__aeabi_dmul>
 801707e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8017082:	3501      	adds	r5, #1
 8017084:	1076      	asrs	r6, r6, #1
 8017086:	3708      	adds	r7, #8
 8017088:	2e00      	cmp	r6, #0
 801708a:	d1f0      	bne.n	801706e <_dtoa_r+0x346>
 801708c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8017090:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017094:	f7e9 fb86 	bl	80007a4 <__aeabi_ddiv>
 8017098:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801709c:	e01b      	b.n	80170d6 <_dtoa_r+0x3ae>
 801709e:	2502      	movs	r5, #2
 80170a0:	e7a0      	b.n	8016fe4 <_dtoa_r+0x2bc>
 80170a2:	f000 80a4 	beq.w	80171ee <_dtoa_r+0x4c6>
 80170a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80170aa:	f1ca 0600 	rsb	r6, sl, #0
 80170ae:	4ba0      	ldr	r3, [pc, #640]	; (8017330 <_dtoa_r+0x608>)
 80170b0:	f006 020f 	and.w	r2, r6, #15
 80170b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80170b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170bc:	f7e9 fa48 	bl	8000550 <__aeabi_dmul>
 80170c0:	2502      	movs	r5, #2
 80170c2:	2300      	movs	r3, #0
 80170c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80170c8:	4f9a      	ldr	r7, [pc, #616]	; (8017334 <_dtoa_r+0x60c>)
 80170ca:	1136      	asrs	r6, r6, #4
 80170cc:	2e00      	cmp	r6, #0
 80170ce:	f040 8083 	bne.w	80171d8 <_dtoa_r+0x4b0>
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	d1e0      	bne.n	8017098 <_dtoa_r+0x370>
 80170d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80170d8:	2b00      	cmp	r3, #0
 80170da:	f000 808a 	beq.w	80171f2 <_dtoa_r+0x4ca>
 80170de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80170e2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80170e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80170ea:	2200      	movs	r2, #0
 80170ec:	4b92      	ldr	r3, [pc, #584]	; (8017338 <_dtoa_r+0x610>)
 80170ee:	f7e9 fca1 	bl	8000a34 <__aeabi_dcmplt>
 80170f2:	2800      	cmp	r0, #0
 80170f4:	d07d      	beq.n	80171f2 <_dtoa_r+0x4ca>
 80170f6:	f1b8 0f00 	cmp.w	r8, #0
 80170fa:	d07a      	beq.n	80171f2 <_dtoa_r+0x4ca>
 80170fc:	9b04      	ldr	r3, [sp, #16]
 80170fe:	2b00      	cmp	r3, #0
 8017100:	dd36      	ble.n	8017170 <_dtoa_r+0x448>
 8017102:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017106:	2200      	movs	r2, #0
 8017108:	4b8c      	ldr	r3, [pc, #560]	; (801733c <_dtoa_r+0x614>)
 801710a:	f7e9 fa21 	bl	8000550 <__aeabi_dmul>
 801710e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017112:	9e04      	ldr	r6, [sp, #16]
 8017114:	f10a 37ff 	add.w	r7, sl, #4294967295
 8017118:	3501      	adds	r5, #1
 801711a:	4628      	mov	r0, r5
 801711c:	f7e9 f9ae 	bl	800047c <__aeabi_i2d>
 8017120:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017124:	f7e9 fa14 	bl	8000550 <__aeabi_dmul>
 8017128:	2200      	movs	r2, #0
 801712a:	4b85      	ldr	r3, [pc, #532]	; (8017340 <_dtoa_r+0x618>)
 801712c:	f7e9 f85a 	bl	80001e4 <__adddf3>
 8017130:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8017134:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8017138:	950b      	str	r5, [sp, #44]	; 0x2c
 801713a:	2e00      	cmp	r6, #0
 801713c:	d15c      	bne.n	80171f8 <_dtoa_r+0x4d0>
 801713e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017142:	2200      	movs	r2, #0
 8017144:	4b7f      	ldr	r3, [pc, #508]	; (8017344 <_dtoa_r+0x61c>)
 8017146:	f7e9 f84b 	bl	80001e0 <__aeabi_dsub>
 801714a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801714c:	462b      	mov	r3, r5
 801714e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017152:	f7e9 fc8d 	bl	8000a70 <__aeabi_dcmpgt>
 8017156:	2800      	cmp	r0, #0
 8017158:	f040 8281 	bne.w	801765e <_dtoa_r+0x936>
 801715c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017160:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017162:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8017166:	f7e9 fc65 	bl	8000a34 <__aeabi_dcmplt>
 801716a:	2800      	cmp	r0, #0
 801716c:	f040 8275 	bne.w	801765a <_dtoa_r+0x932>
 8017170:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8017174:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8017178:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801717a:	2b00      	cmp	r3, #0
 801717c:	f2c0 814b 	blt.w	8017416 <_dtoa_r+0x6ee>
 8017180:	f1ba 0f0e 	cmp.w	sl, #14
 8017184:	f300 8147 	bgt.w	8017416 <_dtoa_r+0x6ee>
 8017188:	4b69      	ldr	r3, [pc, #420]	; (8017330 <_dtoa_r+0x608>)
 801718a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801718e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017192:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017196:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8017198:	2b00      	cmp	r3, #0
 801719a:	f280 80d7 	bge.w	801734c <_dtoa_r+0x624>
 801719e:	f1b8 0f00 	cmp.w	r8, #0
 80171a2:	f300 80d3 	bgt.w	801734c <_dtoa_r+0x624>
 80171a6:	f040 8257 	bne.w	8017658 <_dtoa_r+0x930>
 80171aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80171ae:	2200      	movs	r2, #0
 80171b0:	4b64      	ldr	r3, [pc, #400]	; (8017344 <_dtoa_r+0x61c>)
 80171b2:	f7e9 f9cd 	bl	8000550 <__aeabi_dmul>
 80171b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80171ba:	f7e9 fc4f 	bl	8000a5c <__aeabi_dcmpge>
 80171be:	4646      	mov	r6, r8
 80171c0:	4647      	mov	r7, r8
 80171c2:	2800      	cmp	r0, #0
 80171c4:	f040 822d 	bne.w	8017622 <_dtoa_r+0x8fa>
 80171c8:	9b06      	ldr	r3, [sp, #24]
 80171ca:	9a06      	ldr	r2, [sp, #24]
 80171cc:	1c5d      	adds	r5, r3, #1
 80171ce:	2331      	movs	r3, #49	; 0x31
 80171d0:	f10a 0a01 	add.w	sl, sl, #1
 80171d4:	7013      	strb	r3, [r2, #0]
 80171d6:	e228      	b.n	801762a <_dtoa_r+0x902>
 80171d8:	07f2      	lsls	r2, r6, #31
 80171da:	d505      	bpl.n	80171e8 <_dtoa_r+0x4c0>
 80171dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80171e0:	f7e9 f9b6 	bl	8000550 <__aeabi_dmul>
 80171e4:	2301      	movs	r3, #1
 80171e6:	3501      	adds	r5, #1
 80171e8:	1076      	asrs	r6, r6, #1
 80171ea:	3708      	adds	r7, #8
 80171ec:	e76e      	b.n	80170cc <_dtoa_r+0x3a4>
 80171ee:	2502      	movs	r5, #2
 80171f0:	e771      	b.n	80170d6 <_dtoa_r+0x3ae>
 80171f2:	4657      	mov	r7, sl
 80171f4:	4646      	mov	r6, r8
 80171f6:	e790      	b.n	801711a <_dtoa_r+0x3f2>
 80171f8:	4b4d      	ldr	r3, [pc, #308]	; (8017330 <_dtoa_r+0x608>)
 80171fa:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80171fe:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8017202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017204:	2b00      	cmp	r3, #0
 8017206:	d048      	beq.n	801729a <_dtoa_r+0x572>
 8017208:	4602      	mov	r2, r0
 801720a:	460b      	mov	r3, r1
 801720c:	2000      	movs	r0, #0
 801720e:	494e      	ldr	r1, [pc, #312]	; (8017348 <_dtoa_r+0x620>)
 8017210:	f7e9 fac8 	bl	80007a4 <__aeabi_ddiv>
 8017214:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8017218:	f7e8 ffe2 	bl	80001e0 <__aeabi_dsub>
 801721c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8017220:	9d06      	ldr	r5, [sp, #24]
 8017222:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017226:	f7e9 fc43 	bl	8000ab0 <__aeabi_d2iz>
 801722a:	9011      	str	r0, [sp, #68]	; 0x44
 801722c:	f7e9 f926 	bl	800047c <__aeabi_i2d>
 8017230:	4602      	mov	r2, r0
 8017232:	460b      	mov	r3, r1
 8017234:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017238:	f7e8 ffd2 	bl	80001e0 <__aeabi_dsub>
 801723c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801723e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017242:	3330      	adds	r3, #48	; 0x30
 8017244:	f805 3b01 	strb.w	r3, [r5], #1
 8017248:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801724c:	f7e9 fbf2 	bl	8000a34 <__aeabi_dcmplt>
 8017250:	2800      	cmp	r0, #0
 8017252:	d163      	bne.n	801731c <_dtoa_r+0x5f4>
 8017254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017258:	2000      	movs	r0, #0
 801725a:	4937      	ldr	r1, [pc, #220]	; (8017338 <_dtoa_r+0x610>)
 801725c:	f7e8 ffc0 	bl	80001e0 <__aeabi_dsub>
 8017260:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8017264:	f7e9 fbe6 	bl	8000a34 <__aeabi_dcmplt>
 8017268:	2800      	cmp	r0, #0
 801726a:	f040 80b5 	bne.w	80173d8 <_dtoa_r+0x6b0>
 801726e:	9b06      	ldr	r3, [sp, #24]
 8017270:	1aeb      	subs	r3, r5, r3
 8017272:	429e      	cmp	r6, r3
 8017274:	f77f af7c 	ble.w	8017170 <_dtoa_r+0x448>
 8017278:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801727c:	2200      	movs	r2, #0
 801727e:	4b2f      	ldr	r3, [pc, #188]	; (801733c <_dtoa_r+0x614>)
 8017280:	f7e9 f966 	bl	8000550 <__aeabi_dmul>
 8017284:	2200      	movs	r2, #0
 8017286:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801728a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801728e:	4b2b      	ldr	r3, [pc, #172]	; (801733c <_dtoa_r+0x614>)
 8017290:	f7e9 f95e 	bl	8000550 <__aeabi_dmul>
 8017294:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017298:	e7c3      	b.n	8017222 <_dtoa_r+0x4fa>
 801729a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801729e:	f7e9 f957 	bl	8000550 <__aeabi_dmul>
 80172a2:	9b06      	ldr	r3, [sp, #24]
 80172a4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80172a8:	199d      	adds	r5, r3, r6
 80172aa:	461e      	mov	r6, r3
 80172ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80172b0:	f7e9 fbfe 	bl	8000ab0 <__aeabi_d2iz>
 80172b4:	9011      	str	r0, [sp, #68]	; 0x44
 80172b6:	f7e9 f8e1 	bl	800047c <__aeabi_i2d>
 80172ba:	4602      	mov	r2, r0
 80172bc:	460b      	mov	r3, r1
 80172be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80172c2:	f7e8 ff8d 	bl	80001e0 <__aeabi_dsub>
 80172c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80172c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80172cc:	3330      	adds	r3, #48	; 0x30
 80172ce:	f806 3b01 	strb.w	r3, [r6], #1
 80172d2:	42ae      	cmp	r6, r5
 80172d4:	f04f 0200 	mov.w	r2, #0
 80172d8:	d124      	bne.n	8017324 <_dtoa_r+0x5fc>
 80172da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80172de:	4b1a      	ldr	r3, [pc, #104]	; (8017348 <_dtoa_r+0x620>)
 80172e0:	f7e8 ff80 	bl	80001e4 <__adddf3>
 80172e4:	4602      	mov	r2, r0
 80172e6:	460b      	mov	r3, r1
 80172e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80172ec:	f7e9 fbc0 	bl	8000a70 <__aeabi_dcmpgt>
 80172f0:	2800      	cmp	r0, #0
 80172f2:	d171      	bne.n	80173d8 <_dtoa_r+0x6b0>
 80172f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80172f8:	2000      	movs	r0, #0
 80172fa:	4913      	ldr	r1, [pc, #76]	; (8017348 <_dtoa_r+0x620>)
 80172fc:	f7e8 ff70 	bl	80001e0 <__aeabi_dsub>
 8017300:	4602      	mov	r2, r0
 8017302:	460b      	mov	r3, r1
 8017304:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017308:	f7e9 fb94 	bl	8000a34 <__aeabi_dcmplt>
 801730c:	2800      	cmp	r0, #0
 801730e:	f43f af2f 	beq.w	8017170 <_dtoa_r+0x448>
 8017312:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017316:	1e6a      	subs	r2, r5, #1
 8017318:	2b30      	cmp	r3, #48	; 0x30
 801731a:	d001      	beq.n	8017320 <_dtoa_r+0x5f8>
 801731c:	46ba      	mov	sl, r7
 801731e:	e04a      	b.n	80173b6 <_dtoa_r+0x68e>
 8017320:	4615      	mov	r5, r2
 8017322:	e7f6      	b.n	8017312 <_dtoa_r+0x5ea>
 8017324:	4b05      	ldr	r3, [pc, #20]	; (801733c <_dtoa_r+0x614>)
 8017326:	f7e9 f913 	bl	8000550 <__aeabi_dmul>
 801732a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801732e:	e7bd      	b.n	80172ac <_dtoa_r+0x584>
 8017330:	0801a8f8 	.word	0x0801a8f8
 8017334:	0801a8d0 	.word	0x0801a8d0
 8017338:	3ff00000 	.word	0x3ff00000
 801733c:	40240000 	.word	0x40240000
 8017340:	401c0000 	.word	0x401c0000
 8017344:	40140000 	.word	0x40140000
 8017348:	3fe00000 	.word	0x3fe00000
 801734c:	9d06      	ldr	r5, [sp, #24]
 801734e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8017352:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017356:	4630      	mov	r0, r6
 8017358:	4639      	mov	r1, r7
 801735a:	f7e9 fa23 	bl	80007a4 <__aeabi_ddiv>
 801735e:	f7e9 fba7 	bl	8000ab0 <__aeabi_d2iz>
 8017362:	4681      	mov	r9, r0
 8017364:	f7e9 f88a 	bl	800047c <__aeabi_i2d>
 8017368:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801736c:	f7e9 f8f0 	bl	8000550 <__aeabi_dmul>
 8017370:	4602      	mov	r2, r0
 8017372:	460b      	mov	r3, r1
 8017374:	4630      	mov	r0, r6
 8017376:	4639      	mov	r1, r7
 8017378:	f7e8 ff32 	bl	80001e0 <__aeabi_dsub>
 801737c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8017380:	f805 6b01 	strb.w	r6, [r5], #1
 8017384:	9e06      	ldr	r6, [sp, #24]
 8017386:	4602      	mov	r2, r0
 8017388:	1bae      	subs	r6, r5, r6
 801738a:	45b0      	cmp	r8, r6
 801738c:	460b      	mov	r3, r1
 801738e:	d135      	bne.n	80173fc <_dtoa_r+0x6d4>
 8017390:	f7e8 ff28 	bl	80001e4 <__adddf3>
 8017394:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017398:	4606      	mov	r6, r0
 801739a:	460f      	mov	r7, r1
 801739c:	f7e9 fb68 	bl	8000a70 <__aeabi_dcmpgt>
 80173a0:	b9c8      	cbnz	r0, 80173d6 <_dtoa_r+0x6ae>
 80173a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80173a6:	4630      	mov	r0, r6
 80173a8:	4639      	mov	r1, r7
 80173aa:	f7e9 fb39 	bl	8000a20 <__aeabi_dcmpeq>
 80173ae:	b110      	cbz	r0, 80173b6 <_dtoa_r+0x68e>
 80173b0:	f019 0f01 	tst.w	r9, #1
 80173b4:	d10f      	bne.n	80173d6 <_dtoa_r+0x6ae>
 80173b6:	4659      	mov	r1, fp
 80173b8:	4620      	mov	r0, r4
 80173ba:	f000 fec5 	bl	8018148 <_Bfree>
 80173be:	2300      	movs	r3, #0
 80173c0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80173c2:	702b      	strb	r3, [r5, #0]
 80173c4:	f10a 0301 	add.w	r3, sl, #1
 80173c8:	6013      	str	r3, [r2, #0]
 80173ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80173cc:	2b00      	cmp	r3, #0
 80173ce:	f43f acf3 	beq.w	8016db8 <_dtoa_r+0x90>
 80173d2:	601d      	str	r5, [r3, #0]
 80173d4:	e4f0      	b.n	8016db8 <_dtoa_r+0x90>
 80173d6:	4657      	mov	r7, sl
 80173d8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80173dc:	1e6b      	subs	r3, r5, #1
 80173de:	2a39      	cmp	r2, #57	; 0x39
 80173e0:	d106      	bne.n	80173f0 <_dtoa_r+0x6c8>
 80173e2:	9a06      	ldr	r2, [sp, #24]
 80173e4:	429a      	cmp	r2, r3
 80173e6:	d107      	bne.n	80173f8 <_dtoa_r+0x6d0>
 80173e8:	2330      	movs	r3, #48	; 0x30
 80173ea:	7013      	strb	r3, [r2, #0]
 80173ec:	4613      	mov	r3, r2
 80173ee:	3701      	adds	r7, #1
 80173f0:	781a      	ldrb	r2, [r3, #0]
 80173f2:	3201      	adds	r2, #1
 80173f4:	701a      	strb	r2, [r3, #0]
 80173f6:	e791      	b.n	801731c <_dtoa_r+0x5f4>
 80173f8:	461d      	mov	r5, r3
 80173fa:	e7ed      	b.n	80173d8 <_dtoa_r+0x6b0>
 80173fc:	2200      	movs	r2, #0
 80173fe:	4b99      	ldr	r3, [pc, #612]	; (8017664 <_dtoa_r+0x93c>)
 8017400:	f7e9 f8a6 	bl	8000550 <__aeabi_dmul>
 8017404:	2200      	movs	r2, #0
 8017406:	2300      	movs	r3, #0
 8017408:	4606      	mov	r6, r0
 801740a:	460f      	mov	r7, r1
 801740c:	f7e9 fb08 	bl	8000a20 <__aeabi_dcmpeq>
 8017410:	2800      	cmp	r0, #0
 8017412:	d09e      	beq.n	8017352 <_dtoa_r+0x62a>
 8017414:	e7cf      	b.n	80173b6 <_dtoa_r+0x68e>
 8017416:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017418:	2a00      	cmp	r2, #0
 801741a:	f000 8088 	beq.w	801752e <_dtoa_r+0x806>
 801741e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8017420:	2a01      	cmp	r2, #1
 8017422:	dc6d      	bgt.n	8017500 <_dtoa_r+0x7d8>
 8017424:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8017426:	2a00      	cmp	r2, #0
 8017428:	d066      	beq.n	80174f8 <_dtoa_r+0x7d0>
 801742a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801742e:	464d      	mov	r5, r9
 8017430:	9e08      	ldr	r6, [sp, #32]
 8017432:	9a07      	ldr	r2, [sp, #28]
 8017434:	2101      	movs	r1, #1
 8017436:	441a      	add	r2, r3
 8017438:	4620      	mov	r0, r4
 801743a:	4499      	add	r9, r3
 801743c:	9207      	str	r2, [sp, #28]
 801743e:	f000 ff61 	bl	8018304 <__i2b>
 8017442:	4607      	mov	r7, r0
 8017444:	2d00      	cmp	r5, #0
 8017446:	dd0b      	ble.n	8017460 <_dtoa_r+0x738>
 8017448:	9b07      	ldr	r3, [sp, #28]
 801744a:	2b00      	cmp	r3, #0
 801744c:	dd08      	ble.n	8017460 <_dtoa_r+0x738>
 801744e:	42ab      	cmp	r3, r5
 8017450:	bfa8      	it	ge
 8017452:	462b      	movge	r3, r5
 8017454:	9a07      	ldr	r2, [sp, #28]
 8017456:	eba9 0903 	sub.w	r9, r9, r3
 801745a:	1aed      	subs	r5, r5, r3
 801745c:	1ad3      	subs	r3, r2, r3
 801745e:	9307      	str	r3, [sp, #28]
 8017460:	9b08      	ldr	r3, [sp, #32]
 8017462:	b1eb      	cbz	r3, 80174a0 <_dtoa_r+0x778>
 8017464:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017466:	2b00      	cmp	r3, #0
 8017468:	d065      	beq.n	8017536 <_dtoa_r+0x80e>
 801746a:	b18e      	cbz	r6, 8017490 <_dtoa_r+0x768>
 801746c:	4639      	mov	r1, r7
 801746e:	4632      	mov	r2, r6
 8017470:	4620      	mov	r0, r4
 8017472:	f000 ffe5 	bl	8018440 <__pow5mult>
 8017476:	465a      	mov	r2, fp
 8017478:	4601      	mov	r1, r0
 801747a:	4607      	mov	r7, r0
 801747c:	4620      	mov	r0, r4
 801747e:	f000 ff4a 	bl	8018316 <__multiply>
 8017482:	4659      	mov	r1, fp
 8017484:	900a      	str	r0, [sp, #40]	; 0x28
 8017486:	4620      	mov	r0, r4
 8017488:	f000 fe5e 	bl	8018148 <_Bfree>
 801748c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801748e:	469b      	mov	fp, r3
 8017490:	9b08      	ldr	r3, [sp, #32]
 8017492:	1b9a      	subs	r2, r3, r6
 8017494:	d004      	beq.n	80174a0 <_dtoa_r+0x778>
 8017496:	4659      	mov	r1, fp
 8017498:	4620      	mov	r0, r4
 801749a:	f000 ffd1 	bl	8018440 <__pow5mult>
 801749e:	4683      	mov	fp, r0
 80174a0:	2101      	movs	r1, #1
 80174a2:	4620      	mov	r0, r4
 80174a4:	f000 ff2e 	bl	8018304 <__i2b>
 80174a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80174aa:	4606      	mov	r6, r0
 80174ac:	2b00      	cmp	r3, #0
 80174ae:	f000 81c6 	beq.w	801783e <_dtoa_r+0xb16>
 80174b2:	461a      	mov	r2, r3
 80174b4:	4601      	mov	r1, r0
 80174b6:	4620      	mov	r0, r4
 80174b8:	f000 ffc2 	bl	8018440 <__pow5mult>
 80174bc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80174be:	4606      	mov	r6, r0
 80174c0:	2b01      	cmp	r3, #1
 80174c2:	dc3e      	bgt.n	8017542 <_dtoa_r+0x81a>
 80174c4:	9b02      	ldr	r3, [sp, #8]
 80174c6:	2b00      	cmp	r3, #0
 80174c8:	d137      	bne.n	801753a <_dtoa_r+0x812>
 80174ca:	9b03      	ldr	r3, [sp, #12]
 80174cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80174d0:	2b00      	cmp	r3, #0
 80174d2:	d134      	bne.n	801753e <_dtoa_r+0x816>
 80174d4:	9b03      	ldr	r3, [sp, #12]
 80174d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80174da:	0d1b      	lsrs	r3, r3, #20
 80174dc:	051b      	lsls	r3, r3, #20
 80174de:	b12b      	cbz	r3, 80174ec <_dtoa_r+0x7c4>
 80174e0:	9b07      	ldr	r3, [sp, #28]
 80174e2:	f109 0901 	add.w	r9, r9, #1
 80174e6:	3301      	adds	r3, #1
 80174e8:	9307      	str	r3, [sp, #28]
 80174ea:	2301      	movs	r3, #1
 80174ec:	9308      	str	r3, [sp, #32]
 80174ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80174f0:	2b00      	cmp	r3, #0
 80174f2:	d128      	bne.n	8017546 <_dtoa_r+0x81e>
 80174f4:	2001      	movs	r0, #1
 80174f6:	e02e      	b.n	8017556 <_dtoa_r+0x82e>
 80174f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80174fa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80174fe:	e796      	b.n	801742e <_dtoa_r+0x706>
 8017500:	9b08      	ldr	r3, [sp, #32]
 8017502:	f108 36ff 	add.w	r6, r8, #4294967295
 8017506:	42b3      	cmp	r3, r6
 8017508:	bfb7      	itett	lt
 801750a:	9b08      	ldrlt	r3, [sp, #32]
 801750c:	1b9e      	subge	r6, r3, r6
 801750e:	1af2      	sublt	r2, r6, r3
 8017510:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8017512:	bfbf      	itttt	lt
 8017514:	9608      	strlt	r6, [sp, #32]
 8017516:	189b      	addlt	r3, r3, r2
 8017518:	930c      	strlt	r3, [sp, #48]	; 0x30
 801751a:	2600      	movlt	r6, #0
 801751c:	f1b8 0f00 	cmp.w	r8, #0
 8017520:	bfb9      	ittee	lt
 8017522:	eba9 0508 	sublt.w	r5, r9, r8
 8017526:	2300      	movlt	r3, #0
 8017528:	464d      	movge	r5, r9
 801752a:	4643      	movge	r3, r8
 801752c:	e781      	b.n	8017432 <_dtoa_r+0x70a>
 801752e:	9e08      	ldr	r6, [sp, #32]
 8017530:	464d      	mov	r5, r9
 8017532:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8017534:	e786      	b.n	8017444 <_dtoa_r+0x71c>
 8017536:	9a08      	ldr	r2, [sp, #32]
 8017538:	e7ad      	b.n	8017496 <_dtoa_r+0x76e>
 801753a:	2300      	movs	r3, #0
 801753c:	e7d6      	b.n	80174ec <_dtoa_r+0x7c4>
 801753e:	9b02      	ldr	r3, [sp, #8]
 8017540:	e7d4      	b.n	80174ec <_dtoa_r+0x7c4>
 8017542:	2300      	movs	r3, #0
 8017544:	9308      	str	r3, [sp, #32]
 8017546:	6933      	ldr	r3, [r6, #16]
 8017548:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801754c:	6918      	ldr	r0, [r3, #16]
 801754e:	f000 fe8b 	bl	8018268 <__hi0bits>
 8017552:	f1c0 0020 	rsb	r0, r0, #32
 8017556:	9b07      	ldr	r3, [sp, #28]
 8017558:	4418      	add	r0, r3
 801755a:	f010 001f 	ands.w	r0, r0, #31
 801755e:	d047      	beq.n	80175f0 <_dtoa_r+0x8c8>
 8017560:	f1c0 0320 	rsb	r3, r0, #32
 8017564:	2b04      	cmp	r3, #4
 8017566:	dd3b      	ble.n	80175e0 <_dtoa_r+0x8b8>
 8017568:	9b07      	ldr	r3, [sp, #28]
 801756a:	f1c0 001c 	rsb	r0, r0, #28
 801756e:	4481      	add	r9, r0
 8017570:	4405      	add	r5, r0
 8017572:	4403      	add	r3, r0
 8017574:	9307      	str	r3, [sp, #28]
 8017576:	f1b9 0f00 	cmp.w	r9, #0
 801757a:	dd05      	ble.n	8017588 <_dtoa_r+0x860>
 801757c:	4659      	mov	r1, fp
 801757e:	464a      	mov	r2, r9
 8017580:	4620      	mov	r0, r4
 8017582:	f000 ffab 	bl	80184dc <__lshift>
 8017586:	4683      	mov	fp, r0
 8017588:	9b07      	ldr	r3, [sp, #28]
 801758a:	2b00      	cmp	r3, #0
 801758c:	dd05      	ble.n	801759a <_dtoa_r+0x872>
 801758e:	4631      	mov	r1, r6
 8017590:	461a      	mov	r2, r3
 8017592:	4620      	mov	r0, r4
 8017594:	f000 ffa2 	bl	80184dc <__lshift>
 8017598:	4606      	mov	r6, r0
 801759a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801759c:	b353      	cbz	r3, 80175f4 <_dtoa_r+0x8cc>
 801759e:	4631      	mov	r1, r6
 80175a0:	4658      	mov	r0, fp
 80175a2:	f000 ffef 	bl	8018584 <__mcmp>
 80175a6:	2800      	cmp	r0, #0
 80175a8:	da24      	bge.n	80175f4 <_dtoa_r+0x8cc>
 80175aa:	2300      	movs	r3, #0
 80175ac:	4659      	mov	r1, fp
 80175ae:	220a      	movs	r2, #10
 80175b0:	4620      	mov	r0, r4
 80175b2:	f000 fde0 	bl	8018176 <__multadd>
 80175b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80175b8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80175bc:	4683      	mov	fp, r0
 80175be:	2b00      	cmp	r3, #0
 80175c0:	f000 8144 	beq.w	801784c <_dtoa_r+0xb24>
 80175c4:	2300      	movs	r3, #0
 80175c6:	4639      	mov	r1, r7
 80175c8:	220a      	movs	r2, #10
 80175ca:	4620      	mov	r0, r4
 80175cc:	f000 fdd3 	bl	8018176 <__multadd>
 80175d0:	9b04      	ldr	r3, [sp, #16]
 80175d2:	4607      	mov	r7, r0
 80175d4:	2b00      	cmp	r3, #0
 80175d6:	dc4d      	bgt.n	8017674 <_dtoa_r+0x94c>
 80175d8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80175da:	2b02      	cmp	r3, #2
 80175dc:	dd4a      	ble.n	8017674 <_dtoa_r+0x94c>
 80175de:	e011      	b.n	8017604 <_dtoa_r+0x8dc>
 80175e0:	d0c9      	beq.n	8017576 <_dtoa_r+0x84e>
 80175e2:	9a07      	ldr	r2, [sp, #28]
 80175e4:	331c      	adds	r3, #28
 80175e6:	441a      	add	r2, r3
 80175e8:	4499      	add	r9, r3
 80175ea:	441d      	add	r5, r3
 80175ec:	4613      	mov	r3, r2
 80175ee:	e7c1      	b.n	8017574 <_dtoa_r+0x84c>
 80175f0:	4603      	mov	r3, r0
 80175f2:	e7f6      	b.n	80175e2 <_dtoa_r+0x8ba>
 80175f4:	f1b8 0f00 	cmp.w	r8, #0
 80175f8:	dc36      	bgt.n	8017668 <_dtoa_r+0x940>
 80175fa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80175fc:	2b02      	cmp	r3, #2
 80175fe:	dd33      	ble.n	8017668 <_dtoa_r+0x940>
 8017600:	f8cd 8010 	str.w	r8, [sp, #16]
 8017604:	9b04      	ldr	r3, [sp, #16]
 8017606:	b963      	cbnz	r3, 8017622 <_dtoa_r+0x8fa>
 8017608:	4631      	mov	r1, r6
 801760a:	2205      	movs	r2, #5
 801760c:	4620      	mov	r0, r4
 801760e:	f000 fdb2 	bl	8018176 <__multadd>
 8017612:	4601      	mov	r1, r0
 8017614:	4606      	mov	r6, r0
 8017616:	4658      	mov	r0, fp
 8017618:	f000 ffb4 	bl	8018584 <__mcmp>
 801761c:	2800      	cmp	r0, #0
 801761e:	f73f add3 	bgt.w	80171c8 <_dtoa_r+0x4a0>
 8017622:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8017624:	9d06      	ldr	r5, [sp, #24]
 8017626:	ea6f 0a03 	mvn.w	sl, r3
 801762a:	f04f 0900 	mov.w	r9, #0
 801762e:	4631      	mov	r1, r6
 8017630:	4620      	mov	r0, r4
 8017632:	f000 fd89 	bl	8018148 <_Bfree>
 8017636:	2f00      	cmp	r7, #0
 8017638:	f43f aebd 	beq.w	80173b6 <_dtoa_r+0x68e>
 801763c:	f1b9 0f00 	cmp.w	r9, #0
 8017640:	d005      	beq.n	801764e <_dtoa_r+0x926>
 8017642:	45b9      	cmp	r9, r7
 8017644:	d003      	beq.n	801764e <_dtoa_r+0x926>
 8017646:	4649      	mov	r1, r9
 8017648:	4620      	mov	r0, r4
 801764a:	f000 fd7d 	bl	8018148 <_Bfree>
 801764e:	4639      	mov	r1, r7
 8017650:	4620      	mov	r0, r4
 8017652:	f000 fd79 	bl	8018148 <_Bfree>
 8017656:	e6ae      	b.n	80173b6 <_dtoa_r+0x68e>
 8017658:	2600      	movs	r6, #0
 801765a:	4637      	mov	r7, r6
 801765c:	e7e1      	b.n	8017622 <_dtoa_r+0x8fa>
 801765e:	46ba      	mov	sl, r7
 8017660:	4637      	mov	r7, r6
 8017662:	e5b1      	b.n	80171c8 <_dtoa_r+0x4a0>
 8017664:	40240000 	.word	0x40240000
 8017668:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801766a:	f8cd 8010 	str.w	r8, [sp, #16]
 801766e:	2b00      	cmp	r3, #0
 8017670:	f000 80f3 	beq.w	801785a <_dtoa_r+0xb32>
 8017674:	2d00      	cmp	r5, #0
 8017676:	dd05      	ble.n	8017684 <_dtoa_r+0x95c>
 8017678:	4639      	mov	r1, r7
 801767a:	462a      	mov	r2, r5
 801767c:	4620      	mov	r0, r4
 801767e:	f000 ff2d 	bl	80184dc <__lshift>
 8017682:	4607      	mov	r7, r0
 8017684:	9b08      	ldr	r3, [sp, #32]
 8017686:	2b00      	cmp	r3, #0
 8017688:	d04c      	beq.n	8017724 <_dtoa_r+0x9fc>
 801768a:	6879      	ldr	r1, [r7, #4]
 801768c:	4620      	mov	r0, r4
 801768e:	f000 fd27 	bl	80180e0 <_Balloc>
 8017692:	4605      	mov	r5, r0
 8017694:	693a      	ldr	r2, [r7, #16]
 8017696:	f107 010c 	add.w	r1, r7, #12
 801769a:	3202      	adds	r2, #2
 801769c:	0092      	lsls	r2, r2, #2
 801769e:	300c      	adds	r0, #12
 80176a0:	f7fd fe87 	bl	80153b2 <memcpy>
 80176a4:	2201      	movs	r2, #1
 80176a6:	4629      	mov	r1, r5
 80176a8:	4620      	mov	r0, r4
 80176aa:	f000 ff17 	bl	80184dc <__lshift>
 80176ae:	46b9      	mov	r9, r7
 80176b0:	4607      	mov	r7, r0
 80176b2:	9b06      	ldr	r3, [sp, #24]
 80176b4:	9307      	str	r3, [sp, #28]
 80176b6:	9b02      	ldr	r3, [sp, #8]
 80176b8:	f003 0301 	and.w	r3, r3, #1
 80176bc:	9308      	str	r3, [sp, #32]
 80176be:	4631      	mov	r1, r6
 80176c0:	4658      	mov	r0, fp
 80176c2:	f7ff faa1 	bl	8016c08 <quorem>
 80176c6:	4649      	mov	r1, r9
 80176c8:	4605      	mov	r5, r0
 80176ca:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80176ce:	4658      	mov	r0, fp
 80176d0:	f000 ff58 	bl	8018584 <__mcmp>
 80176d4:	463a      	mov	r2, r7
 80176d6:	9002      	str	r0, [sp, #8]
 80176d8:	4631      	mov	r1, r6
 80176da:	4620      	mov	r0, r4
 80176dc:	f000 ff6c 	bl	80185b8 <__mdiff>
 80176e0:	68c3      	ldr	r3, [r0, #12]
 80176e2:	4602      	mov	r2, r0
 80176e4:	bb03      	cbnz	r3, 8017728 <_dtoa_r+0xa00>
 80176e6:	4601      	mov	r1, r0
 80176e8:	9009      	str	r0, [sp, #36]	; 0x24
 80176ea:	4658      	mov	r0, fp
 80176ec:	f000 ff4a 	bl	8018584 <__mcmp>
 80176f0:	4603      	mov	r3, r0
 80176f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80176f4:	4611      	mov	r1, r2
 80176f6:	4620      	mov	r0, r4
 80176f8:	9309      	str	r3, [sp, #36]	; 0x24
 80176fa:	f000 fd25 	bl	8018148 <_Bfree>
 80176fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017700:	b9a3      	cbnz	r3, 801772c <_dtoa_r+0xa04>
 8017702:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8017704:	b992      	cbnz	r2, 801772c <_dtoa_r+0xa04>
 8017706:	9a08      	ldr	r2, [sp, #32]
 8017708:	b982      	cbnz	r2, 801772c <_dtoa_r+0xa04>
 801770a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801770e:	d029      	beq.n	8017764 <_dtoa_r+0xa3c>
 8017710:	9b02      	ldr	r3, [sp, #8]
 8017712:	2b00      	cmp	r3, #0
 8017714:	dd01      	ble.n	801771a <_dtoa_r+0x9f2>
 8017716:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801771a:	9b07      	ldr	r3, [sp, #28]
 801771c:	1c5d      	adds	r5, r3, #1
 801771e:	f883 8000 	strb.w	r8, [r3]
 8017722:	e784      	b.n	801762e <_dtoa_r+0x906>
 8017724:	4638      	mov	r0, r7
 8017726:	e7c2      	b.n	80176ae <_dtoa_r+0x986>
 8017728:	2301      	movs	r3, #1
 801772a:	e7e3      	b.n	80176f4 <_dtoa_r+0x9cc>
 801772c:	9a02      	ldr	r2, [sp, #8]
 801772e:	2a00      	cmp	r2, #0
 8017730:	db04      	blt.n	801773c <_dtoa_r+0xa14>
 8017732:	d123      	bne.n	801777c <_dtoa_r+0xa54>
 8017734:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8017736:	bb0a      	cbnz	r2, 801777c <_dtoa_r+0xa54>
 8017738:	9a08      	ldr	r2, [sp, #32]
 801773a:	b9fa      	cbnz	r2, 801777c <_dtoa_r+0xa54>
 801773c:	2b00      	cmp	r3, #0
 801773e:	ddec      	ble.n	801771a <_dtoa_r+0x9f2>
 8017740:	4659      	mov	r1, fp
 8017742:	2201      	movs	r2, #1
 8017744:	4620      	mov	r0, r4
 8017746:	f000 fec9 	bl	80184dc <__lshift>
 801774a:	4631      	mov	r1, r6
 801774c:	4683      	mov	fp, r0
 801774e:	f000 ff19 	bl	8018584 <__mcmp>
 8017752:	2800      	cmp	r0, #0
 8017754:	dc03      	bgt.n	801775e <_dtoa_r+0xa36>
 8017756:	d1e0      	bne.n	801771a <_dtoa_r+0x9f2>
 8017758:	f018 0f01 	tst.w	r8, #1
 801775c:	d0dd      	beq.n	801771a <_dtoa_r+0x9f2>
 801775e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017762:	d1d8      	bne.n	8017716 <_dtoa_r+0x9ee>
 8017764:	9b07      	ldr	r3, [sp, #28]
 8017766:	9a07      	ldr	r2, [sp, #28]
 8017768:	1c5d      	adds	r5, r3, #1
 801776a:	2339      	movs	r3, #57	; 0x39
 801776c:	7013      	strb	r3, [r2, #0]
 801776e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017772:	1e6a      	subs	r2, r5, #1
 8017774:	2b39      	cmp	r3, #57	; 0x39
 8017776:	d04d      	beq.n	8017814 <_dtoa_r+0xaec>
 8017778:	3301      	adds	r3, #1
 801777a:	e052      	b.n	8017822 <_dtoa_r+0xafa>
 801777c:	9a07      	ldr	r2, [sp, #28]
 801777e:	2b00      	cmp	r3, #0
 8017780:	f102 0501 	add.w	r5, r2, #1
 8017784:	dd06      	ble.n	8017794 <_dtoa_r+0xa6c>
 8017786:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801778a:	d0eb      	beq.n	8017764 <_dtoa_r+0xa3c>
 801778c:	f108 0801 	add.w	r8, r8, #1
 8017790:	9b07      	ldr	r3, [sp, #28]
 8017792:	e7c4      	b.n	801771e <_dtoa_r+0x9f6>
 8017794:	9b06      	ldr	r3, [sp, #24]
 8017796:	9a04      	ldr	r2, [sp, #16]
 8017798:	1aeb      	subs	r3, r5, r3
 801779a:	4293      	cmp	r3, r2
 801779c:	f805 8c01 	strb.w	r8, [r5, #-1]
 80177a0:	d021      	beq.n	80177e6 <_dtoa_r+0xabe>
 80177a2:	4659      	mov	r1, fp
 80177a4:	2300      	movs	r3, #0
 80177a6:	220a      	movs	r2, #10
 80177a8:	4620      	mov	r0, r4
 80177aa:	f000 fce4 	bl	8018176 <__multadd>
 80177ae:	45b9      	cmp	r9, r7
 80177b0:	4683      	mov	fp, r0
 80177b2:	f04f 0300 	mov.w	r3, #0
 80177b6:	f04f 020a 	mov.w	r2, #10
 80177ba:	4649      	mov	r1, r9
 80177bc:	4620      	mov	r0, r4
 80177be:	d105      	bne.n	80177cc <_dtoa_r+0xaa4>
 80177c0:	f000 fcd9 	bl	8018176 <__multadd>
 80177c4:	4681      	mov	r9, r0
 80177c6:	4607      	mov	r7, r0
 80177c8:	9507      	str	r5, [sp, #28]
 80177ca:	e778      	b.n	80176be <_dtoa_r+0x996>
 80177cc:	f000 fcd3 	bl	8018176 <__multadd>
 80177d0:	4639      	mov	r1, r7
 80177d2:	4681      	mov	r9, r0
 80177d4:	2300      	movs	r3, #0
 80177d6:	220a      	movs	r2, #10
 80177d8:	4620      	mov	r0, r4
 80177da:	f000 fccc 	bl	8018176 <__multadd>
 80177de:	4607      	mov	r7, r0
 80177e0:	e7f2      	b.n	80177c8 <_dtoa_r+0xaa0>
 80177e2:	f04f 0900 	mov.w	r9, #0
 80177e6:	4659      	mov	r1, fp
 80177e8:	2201      	movs	r2, #1
 80177ea:	4620      	mov	r0, r4
 80177ec:	f000 fe76 	bl	80184dc <__lshift>
 80177f0:	4631      	mov	r1, r6
 80177f2:	4683      	mov	fp, r0
 80177f4:	f000 fec6 	bl	8018584 <__mcmp>
 80177f8:	2800      	cmp	r0, #0
 80177fa:	dcb8      	bgt.n	801776e <_dtoa_r+0xa46>
 80177fc:	d102      	bne.n	8017804 <_dtoa_r+0xadc>
 80177fe:	f018 0f01 	tst.w	r8, #1
 8017802:	d1b4      	bne.n	801776e <_dtoa_r+0xa46>
 8017804:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017808:	1e6a      	subs	r2, r5, #1
 801780a:	2b30      	cmp	r3, #48	; 0x30
 801780c:	f47f af0f 	bne.w	801762e <_dtoa_r+0x906>
 8017810:	4615      	mov	r5, r2
 8017812:	e7f7      	b.n	8017804 <_dtoa_r+0xadc>
 8017814:	9b06      	ldr	r3, [sp, #24]
 8017816:	4293      	cmp	r3, r2
 8017818:	d105      	bne.n	8017826 <_dtoa_r+0xafe>
 801781a:	2331      	movs	r3, #49	; 0x31
 801781c:	9a06      	ldr	r2, [sp, #24]
 801781e:	f10a 0a01 	add.w	sl, sl, #1
 8017822:	7013      	strb	r3, [r2, #0]
 8017824:	e703      	b.n	801762e <_dtoa_r+0x906>
 8017826:	4615      	mov	r5, r2
 8017828:	e7a1      	b.n	801776e <_dtoa_r+0xa46>
 801782a:	4b17      	ldr	r3, [pc, #92]	; (8017888 <_dtoa_r+0xb60>)
 801782c:	f7ff bae1 	b.w	8016df2 <_dtoa_r+0xca>
 8017830:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8017832:	2b00      	cmp	r3, #0
 8017834:	f47f aabb 	bne.w	8016dae <_dtoa_r+0x86>
 8017838:	4b14      	ldr	r3, [pc, #80]	; (801788c <_dtoa_r+0xb64>)
 801783a:	f7ff bada 	b.w	8016df2 <_dtoa_r+0xca>
 801783e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8017840:	2b01      	cmp	r3, #1
 8017842:	f77f ae3f 	ble.w	80174c4 <_dtoa_r+0x79c>
 8017846:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017848:	9308      	str	r3, [sp, #32]
 801784a:	e653      	b.n	80174f4 <_dtoa_r+0x7cc>
 801784c:	9b04      	ldr	r3, [sp, #16]
 801784e:	2b00      	cmp	r3, #0
 8017850:	dc03      	bgt.n	801785a <_dtoa_r+0xb32>
 8017852:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8017854:	2b02      	cmp	r3, #2
 8017856:	f73f aed5 	bgt.w	8017604 <_dtoa_r+0x8dc>
 801785a:	9d06      	ldr	r5, [sp, #24]
 801785c:	4631      	mov	r1, r6
 801785e:	4658      	mov	r0, fp
 8017860:	f7ff f9d2 	bl	8016c08 <quorem>
 8017864:	9b06      	ldr	r3, [sp, #24]
 8017866:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801786a:	f805 8b01 	strb.w	r8, [r5], #1
 801786e:	9a04      	ldr	r2, [sp, #16]
 8017870:	1aeb      	subs	r3, r5, r3
 8017872:	429a      	cmp	r2, r3
 8017874:	ddb5      	ble.n	80177e2 <_dtoa_r+0xaba>
 8017876:	4659      	mov	r1, fp
 8017878:	2300      	movs	r3, #0
 801787a:	220a      	movs	r2, #10
 801787c:	4620      	mov	r0, r4
 801787e:	f000 fc7a 	bl	8018176 <__multadd>
 8017882:	4683      	mov	fp, r0
 8017884:	e7ea      	b.n	801785c <_dtoa_r+0xb34>
 8017886:	bf00      	nop
 8017888:	0801a7d8 	.word	0x0801a7d8
 801788c:	0801a850 	.word	0x0801a850

08017890 <std>:
 8017890:	2300      	movs	r3, #0
 8017892:	b510      	push	{r4, lr}
 8017894:	4604      	mov	r4, r0
 8017896:	e9c0 3300 	strd	r3, r3, [r0]
 801789a:	6083      	str	r3, [r0, #8]
 801789c:	8181      	strh	r1, [r0, #12]
 801789e:	6643      	str	r3, [r0, #100]	; 0x64
 80178a0:	81c2      	strh	r2, [r0, #14]
 80178a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80178a6:	6183      	str	r3, [r0, #24]
 80178a8:	4619      	mov	r1, r3
 80178aa:	2208      	movs	r2, #8
 80178ac:	305c      	adds	r0, #92	; 0x5c
 80178ae:	f7fd fd8b 	bl	80153c8 <memset>
 80178b2:	4b05      	ldr	r3, [pc, #20]	; (80178c8 <std+0x38>)
 80178b4:	6224      	str	r4, [r4, #32]
 80178b6:	6263      	str	r3, [r4, #36]	; 0x24
 80178b8:	4b04      	ldr	r3, [pc, #16]	; (80178cc <std+0x3c>)
 80178ba:	62a3      	str	r3, [r4, #40]	; 0x28
 80178bc:	4b04      	ldr	r3, [pc, #16]	; (80178d0 <std+0x40>)
 80178be:	62e3      	str	r3, [r4, #44]	; 0x2c
 80178c0:	4b04      	ldr	r3, [pc, #16]	; (80178d4 <std+0x44>)
 80178c2:	6323      	str	r3, [r4, #48]	; 0x30
 80178c4:	bd10      	pop	{r4, pc}
 80178c6:	bf00      	nop
 80178c8:	08018e0d 	.word	0x08018e0d
 80178cc:	08018e2f 	.word	0x08018e2f
 80178d0:	08018e67 	.word	0x08018e67
 80178d4:	08018e8b 	.word	0x08018e8b

080178d8 <_cleanup_r>:
 80178d8:	4901      	ldr	r1, [pc, #4]	; (80178e0 <_cleanup_r+0x8>)
 80178da:	f000 b885 	b.w	80179e8 <_fwalk_reent>
 80178de:	bf00      	nop
 80178e0:	08019181 	.word	0x08019181

080178e4 <__sfmoreglue>:
 80178e4:	b570      	push	{r4, r5, r6, lr}
 80178e6:	2568      	movs	r5, #104	; 0x68
 80178e8:	1e4a      	subs	r2, r1, #1
 80178ea:	4355      	muls	r5, r2
 80178ec:	460e      	mov	r6, r1
 80178ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80178f2:	f7fd fdbd 	bl	8015470 <_malloc_r>
 80178f6:	4604      	mov	r4, r0
 80178f8:	b140      	cbz	r0, 801790c <__sfmoreglue+0x28>
 80178fa:	2100      	movs	r1, #0
 80178fc:	e9c0 1600 	strd	r1, r6, [r0]
 8017900:	300c      	adds	r0, #12
 8017902:	60a0      	str	r0, [r4, #8]
 8017904:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8017908:	f7fd fd5e 	bl	80153c8 <memset>
 801790c:	4620      	mov	r0, r4
 801790e:	bd70      	pop	{r4, r5, r6, pc}

08017910 <__sinit>:
 8017910:	6983      	ldr	r3, [r0, #24]
 8017912:	b510      	push	{r4, lr}
 8017914:	4604      	mov	r4, r0
 8017916:	bb33      	cbnz	r3, 8017966 <__sinit+0x56>
 8017918:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801791c:	6503      	str	r3, [r0, #80]	; 0x50
 801791e:	4b12      	ldr	r3, [pc, #72]	; (8017968 <__sinit+0x58>)
 8017920:	4a12      	ldr	r2, [pc, #72]	; (801796c <__sinit+0x5c>)
 8017922:	681b      	ldr	r3, [r3, #0]
 8017924:	6282      	str	r2, [r0, #40]	; 0x28
 8017926:	4298      	cmp	r0, r3
 8017928:	bf04      	itt	eq
 801792a:	2301      	moveq	r3, #1
 801792c:	6183      	streq	r3, [r0, #24]
 801792e:	f000 f81f 	bl	8017970 <__sfp>
 8017932:	6060      	str	r0, [r4, #4]
 8017934:	4620      	mov	r0, r4
 8017936:	f000 f81b 	bl	8017970 <__sfp>
 801793a:	60a0      	str	r0, [r4, #8]
 801793c:	4620      	mov	r0, r4
 801793e:	f000 f817 	bl	8017970 <__sfp>
 8017942:	2200      	movs	r2, #0
 8017944:	60e0      	str	r0, [r4, #12]
 8017946:	2104      	movs	r1, #4
 8017948:	6860      	ldr	r0, [r4, #4]
 801794a:	f7ff ffa1 	bl	8017890 <std>
 801794e:	2201      	movs	r2, #1
 8017950:	2109      	movs	r1, #9
 8017952:	68a0      	ldr	r0, [r4, #8]
 8017954:	f7ff ff9c 	bl	8017890 <std>
 8017958:	2202      	movs	r2, #2
 801795a:	2112      	movs	r1, #18
 801795c:	68e0      	ldr	r0, [r4, #12]
 801795e:	f7ff ff97 	bl	8017890 <std>
 8017962:	2301      	movs	r3, #1
 8017964:	61a3      	str	r3, [r4, #24]
 8017966:	bd10      	pop	{r4, pc}
 8017968:	0801a7c4 	.word	0x0801a7c4
 801796c:	080178d9 	.word	0x080178d9

08017970 <__sfp>:
 8017970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017972:	4b1b      	ldr	r3, [pc, #108]	; (80179e0 <__sfp+0x70>)
 8017974:	4607      	mov	r7, r0
 8017976:	681e      	ldr	r6, [r3, #0]
 8017978:	69b3      	ldr	r3, [r6, #24]
 801797a:	b913      	cbnz	r3, 8017982 <__sfp+0x12>
 801797c:	4630      	mov	r0, r6
 801797e:	f7ff ffc7 	bl	8017910 <__sinit>
 8017982:	3648      	adds	r6, #72	; 0x48
 8017984:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8017988:	3b01      	subs	r3, #1
 801798a:	d503      	bpl.n	8017994 <__sfp+0x24>
 801798c:	6833      	ldr	r3, [r6, #0]
 801798e:	b133      	cbz	r3, 801799e <__sfp+0x2e>
 8017990:	6836      	ldr	r6, [r6, #0]
 8017992:	e7f7      	b.n	8017984 <__sfp+0x14>
 8017994:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8017998:	b16d      	cbz	r5, 80179b6 <__sfp+0x46>
 801799a:	3468      	adds	r4, #104	; 0x68
 801799c:	e7f4      	b.n	8017988 <__sfp+0x18>
 801799e:	2104      	movs	r1, #4
 80179a0:	4638      	mov	r0, r7
 80179a2:	f7ff ff9f 	bl	80178e4 <__sfmoreglue>
 80179a6:	6030      	str	r0, [r6, #0]
 80179a8:	2800      	cmp	r0, #0
 80179aa:	d1f1      	bne.n	8017990 <__sfp+0x20>
 80179ac:	230c      	movs	r3, #12
 80179ae:	4604      	mov	r4, r0
 80179b0:	603b      	str	r3, [r7, #0]
 80179b2:	4620      	mov	r0, r4
 80179b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80179b6:	4b0b      	ldr	r3, [pc, #44]	; (80179e4 <__sfp+0x74>)
 80179b8:	6665      	str	r5, [r4, #100]	; 0x64
 80179ba:	e9c4 5500 	strd	r5, r5, [r4]
 80179be:	60a5      	str	r5, [r4, #8]
 80179c0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80179c4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80179c8:	2208      	movs	r2, #8
 80179ca:	4629      	mov	r1, r5
 80179cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80179d0:	f7fd fcfa 	bl	80153c8 <memset>
 80179d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80179d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80179dc:	e7e9      	b.n	80179b2 <__sfp+0x42>
 80179de:	bf00      	nop
 80179e0:	0801a7c4 	.word	0x0801a7c4
 80179e4:	ffff0001 	.word	0xffff0001

080179e8 <_fwalk_reent>:
 80179e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80179ec:	4680      	mov	r8, r0
 80179ee:	4689      	mov	r9, r1
 80179f0:	2600      	movs	r6, #0
 80179f2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80179f6:	b914      	cbnz	r4, 80179fe <_fwalk_reent+0x16>
 80179f8:	4630      	mov	r0, r6
 80179fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80179fe:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8017a02:	3f01      	subs	r7, #1
 8017a04:	d501      	bpl.n	8017a0a <_fwalk_reent+0x22>
 8017a06:	6824      	ldr	r4, [r4, #0]
 8017a08:	e7f5      	b.n	80179f6 <_fwalk_reent+0xe>
 8017a0a:	89ab      	ldrh	r3, [r5, #12]
 8017a0c:	2b01      	cmp	r3, #1
 8017a0e:	d907      	bls.n	8017a20 <_fwalk_reent+0x38>
 8017a10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017a14:	3301      	adds	r3, #1
 8017a16:	d003      	beq.n	8017a20 <_fwalk_reent+0x38>
 8017a18:	4629      	mov	r1, r5
 8017a1a:	4640      	mov	r0, r8
 8017a1c:	47c8      	blx	r9
 8017a1e:	4306      	orrs	r6, r0
 8017a20:	3568      	adds	r5, #104	; 0x68
 8017a22:	e7ee      	b.n	8017a02 <_fwalk_reent+0x1a>

08017a24 <rshift>:
 8017a24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017a26:	6906      	ldr	r6, [r0, #16]
 8017a28:	114b      	asrs	r3, r1, #5
 8017a2a:	429e      	cmp	r6, r3
 8017a2c:	f100 0414 	add.w	r4, r0, #20
 8017a30:	dd31      	ble.n	8017a96 <rshift+0x72>
 8017a32:	f011 011f 	ands.w	r1, r1, #31
 8017a36:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8017a3a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8017a3e:	d108      	bne.n	8017a52 <rshift+0x2e>
 8017a40:	4621      	mov	r1, r4
 8017a42:	42b2      	cmp	r2, r6
 8017a44:	460b      	mov	r3, r1
 8017a46:	d211      	bcs.n	8017a6c <rshift+0x48>
 8017a48:	f852 3b04 	ldr.w	r3, [r2], #4
 8017a4c:	f841 3b04 	str.w	r3, [r1], #4
 8017a50:	e7f7      	b.n	8017a42 <rshift+0x1e>
 8017a52:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8017a56:	4623      	mov	r3, r4
 8017a58:	f1c1 0c20 	rsb	ip, r1, #32
 8017a5c:	40cd      	lsrs	r5, r1
 8017a5e:	3204      	adds	r2, #4
 8017a60:	42b2      	cmp	r2, r6
 8017a62:	4617      	mov	r7, r2
 8017a64:	d30d      	bcc.n	8017a82 <rshift+0x5e>
 8017a66:	601d      	str	r5, [r3, #0]
 8017a68:	b105      	cbz	r5, 8017a6c <rshift+0x48>
 8017a6a:	3304      	adds	r3, #4
 8017a6c:	42a3      	cmp	r3, r4
 8017a6e:	eba3 0204 	sub.w	r2, r3, r4
 8017a72:	bf08      	it	eq
 8017a74:	2300      	moveq	r3, #0
 8017a76:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8017a7a:	6102      	str	r2, [r0, #16]
 8017a7c:	bf08      	it	eq
 8017a7e:	6143      	streq	r3, [r0, #20]
 8017a80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017a82:	683f      	ldr	r7, [r7, #0]
 8017a84:	fa07 f70c 	lsl.w	r7, r7, ip
 8017a88:	433d      	orrs	r5, r7
 8017a8a:	f843 5b04 	str.w	r5, [r3], #4
 8017a8e:	f852 5b04 	ldr.w	r5, [r2], #4
 8017a92:	40cd      	lsrs	r5, r1
 8017a94:	e7e4      	b.n	8017a60 <rshift+0x3c>
 8017a96:	4623      	mov	r3, r4
 8017a98:	e7e8      	b.n	8017a6c <rshift+0x48>

08017a9a <__hexdig_fun>:
 8017a9a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8017a9e:	2b09      	cmp	r3, #9
 8017aa0:	d802      	bhi.n	8017aa8 <__hexdig_fun+0xe>
 8017aa2:	3820      	subs	r0, #32
 8017aa4:	b2c0      	uxtb	r0, r0
 8017aa6:	4770      	bx	lr
 8017aa8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8017aac:	2b05      	cmp	r3, #5
 8017aae:	d801      	bhi.n	8017ab4 <__hexdig_fun+0x1a>
 8017ab0:	3847      	subs	r0, #71	; 0x47
 8017ab2:	e7f7      	b.n	8017aa4 <__hexdig_fun+0xa>
 8017ab4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8017ab8:	2b05      	cmp	r3, #5
 8017aba:	d801      	bhi.n	8017ac0 <__hexdig_fun+0x26>
 8017abc:	3827      	subs	r0, #39	; 0x27
 8017abe:	e7f1      	b.n	8017aa4 <__hexdig_fun+0xa>
 8017ac0:	2000      	movs	r0, #0
 8017ac2:	4770      	bx	lr

08017ac4 <__gethex>:
 8017ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ac8:	b08b      	sub	sp, #44	; 0x2c
 8017aca:	9002      	str	r0, [sp, #8]
 8017acc:	9816      	ldr	r0, [sp, #88]	; 0x58
 8017ace:	468a      	mov	sl, r1
 8017ad0:	4690      	mov	r8, r2
 8017ad2:	9306      	str	r3, [sp, #24]
 8017ad4:	f000 fad1 	bl	801807a <__localeconv_l>
 8017ad8:	6803      	ldr	r3, [r0, #0]
 8017ada:	f04f 0b00 	mov.w	fp, #0
 8017ade:	4618      	mov	r0, r3
 8017ae0:	9303      	str	r3, [sp, #12]
 8017ae2:	f7e8 fb71 	bl	80001c8 <strlen>
 8017ae6:	9b03      	ldr	r3, [sp, #12]
 8017ae8:	9001      	str	r0, [sp, #4]
 8017aea:	4403      	add	r3, r0
 8017aec:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8017af0:	9307      	str	r3, [sp, #28]
 8017af2:	f8da 3000 	ldr.w	r3, [sl]
 8017af6:	3302      	adds	r3, #2
 8017af8:	461f      	mov	r7, r3
 8017afa:	f813 0b01 	ldrb.w	r0, [r3], #1
 8017afe:	2830      	cmp	r0, #48	; 0x30
 8017b00:	d06c      	beq.n	8017bdc <__gethex+0x118>
 8017b02:	f7ff ffca 	bl	8017a9a <__hexdig_fun>
 8017b06:	4604      	mov	r4, r0
 8017b08:	2800      	cmp	r0, #0
 8017b0a:	d16a      	bne.n	8017be2 <__gethex+0x11e>
 8017b0c:	9a01      	ldr	r2, [sp, #4]
 8017b0e:	9903      	ldr	r1, [sp, #12]
 8017b10:	4638      	mov	r0, r7
 8017b12:	f7fe f99f 	bl	8015e54 <strncmp>
 8017b16:	2800      	cmp	r0, #0
 8017b18:	d166      	bne.n	8017be8 <__gethex+0x124>
 8017b1a:	9b01      	ldr	r3, [sp, #4]
 8017b1c:	5cf8      	ldrb	r0, [r7, r3]
 8017b1e:	18fe      	adds	r6, r7, r3
 8017b20:	f7ff ffbb 	bl	8017a9a <__hexdig_fun>
 8017b24:	2800      	cmp	r0, #0
 8017b26:	d062      	beq.n	8017bee <__gethex+0x12a>
 8017b28:	4633      	mov	r3, r6
 8017b2a:	7818      	ldrb	r0, [r3, #0]
 8017b2c:	461f      	mov	r7, r3
 8017b2e:	2830      	cmp	r0, #48	; 0x30
 8017b30:	f103 0301 	add.w	r3, r3, #1
 8017b34:	d0f9      	beq.n	8017b2a <__gethex+0x66>
 8017b36:	f7ff ffb0 	bl	8017a9a <__hexdig_fun>
 8017b3a:	fab0 f580 	clz	r5, r0
 8017b3e:	4634      	mov	r4, r6
 8017b40:	f04f 0b01 	mov.w	fp, #1
 8017b44:	096d      	lsrs	r5, r5, #5
 8017b46:	463a      	mov	r2, r7
 8017b48:	4616      	mov	r6, r2
 8017b4a:	7830      	ldrb	r0, [r6, #0]
 8017b4c:	3201      	adds	r2, #1
 8017b4e:	f7ff ffa4 	bl	8017a9a <__hexdig_fun>
 8017b52:	2800      	cmp	r0, #0
 8017b54:	d1f8      	bne.n	8017b48 <__gethex+0x84>
 8017b56:	9a01      	ldr	r2, [sp, #4]
 8017b58:	9903      	ldr	r1, [sp, #12]
 8017b5a:	4630      	mov	r0, r6
 8017b5c:	f7fe f97a 	bl	8015e54 <strncmp>
 8017b60:	b950      	cbnz	r0, 8017b78 <__gethex+0xb4>
 8017b62:	b954      	cbnz	r4, 8017b7a <__gethex+0xb6>
 8017b64:	9b01      	ldr	r3, [sp, #4]
 8017b66:	18f4      	adds	r4, r6, r3
 8017b68:	4622      	mov	r2, r4
 8017b6a:	4616      	mov	r6, r2
 8017b6c:	7830      	ldrb	r0, [r6, #0]
 8017b6e:	3201      	adds	r2, #1
 8017b70:	f7ff ff93 	bl	8017a9a <__hexdig_fun>
 8017b74:	2800      	cmp	r0, #0
 8017b76:	d1f8      	bne.n	8017b6a <__gethex+0xa6>
 8017b78:	b10c      	cbz	r4, 8017b7e <__gethex+0xba>
 8017b7a:	1ba4      	subs	r4, r4, r6
 8017b7c:	00a4      	lsls	r4, r4, #2
 8017b7e:	7833      	ldrb	r3, [r6, #0]
 8017b80:	2b50      	cmp	r3, #80	; 0x50
 8017b82:	d001      	beq.n	8017b88 <__gethex+0xc4>
 8017b84:	2b70      	cmp	r3, #112	; 0x70
 8017b86:	d140      	bne.n	8017c0a <__gethex+0x146>
 8017b88:	7873      	ldrb	r3, [r6, #1]
 8017b8a:	2b2b      	cmp	r3, #43	; 0x2b
 8017b8c:	d031      	beq.n	8017bf2 <__gethex+0x12e>
 8017b8e:	2b2d      	cmp	r3, #45	; 0x2d
 8017b90:	d033      	beq.n	8017bfa <__gethex+0x136>
 8017b92:	f04f 0900 	mov.w	r9, #0
 8017b96:	1c71      	adds	r1, r6, #1
 8017b98:	7808      	ldrb	r0, [r1, #0]
 8017b9a:	f7ff ff7e 	bl	8017a9a <__hexdig_fun>
 8017b9e:	1e43      	subs	r3, r0, #1
 8017ba0:	b2db      	uxtb	r3, r3
 8017ba2:	2b18      	cmp	r3, #24
 8017ba4:	d831      	bhi.n	8017c0a <__gethex+0x146>
 8017ba6:	f1a0 0210 	sub.w	r2, r0, #16
 8017baa:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017bae:	f7ff ff74 	bl	8017a9a <__hexdig_fun>
 8017bb2:	1e43      	subs	r3, r0, #1
 8017bb4:	b2db      	uxtb	r3, r3
 8017bb6:	2b18      	cmp	r3, #24
 8017bb8:	d922      	bls.n	8017c00 <__gethex+0x13c>
 8017bba:	f1b9 0f00 	cmp.w	r9, #0
 8017bbe:	d000      	beq.n	8017bc2 <__gethex+0xfe>
 8017bc0:	4252      	negs	r2, r2
 8017bc2:	4414      	add	r4, r2
 8017bc4:	f8ca 1000 	str.w	r1, [sl]
 8017bc8:	b30d      	cbz	r5, 8017c0e <__gethex+0x14a>
 8017bca:	f1bb 0f00 	cmp.w	fp, #0
 8017bce:	bf0c      	ite	eq
 8017bd0:	2706      	moveq	r7, #6
 8017bd2:	2700      	movne	r7, #0
 8017bd4:	4638      	mov	r0, r7
 8017bd6:	b00b      	add	sp, #44	; 0x2c
 8017bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017bdc:	f10b 0b01 	add.w	fp, fp, #1
 8017be0:	e78a      	b.n	8017af8 <__gethex+0x34>
 8017be2:	2500      	movs	r5, #0
 8017be4:	462c      	mov	r4, r5
 8017be6:	e7ae      	b.n	8017b46 <__gethex+0x82>
 8017be8:	463e      	mov	r6, r7
 8017bea:	2501      	movs	r5, #1
 8017bec:	e7c7      	b.n	8017b7e <__gethex+0xba>
 8017bee:	4604      	mov	r4, r0
 8017bf0:	e7fb      	b.n	8017bea <__gethex+0x126>
 8017bf2:	f04f 0900 	mov.w	r9, #0
 8017bf6:	1cb1      	adds	r1, r6, #2
 8017bf8:	e7ce      	b.n	8017b98 <__gethex+0xd4>
 8017bfa:	f04f 0901 	mov.w	r9, #1
 8017bfe:	e7fa      	b.n	8017bf6 <__gethex+0x132>
 8017c00:	230a      	movs	r3, #10
 8017c02:	fb03 0202 	mla	r2, r3, r2, r0
 8017c06:	3a10      	subs	r2, #16
 8017c08:	e7cf      	b.n	8017baa <__gethex+0xe6>
 8017c0a:	4631      	mov	r1, r6
 8017c0c:	e7da      	b.n	8017bc4 <__gethex+0x100>
 8017c0e:	4629      	mov	r1, r5
 8017c10:	1bf3      	subs	r3, r6, r7
 8017c12:	3b01      	subs	r3, #1
 8017c14:	2b07      	cmp	r3, #7
 8017c16:	dc49      	bgt.n	8017cac <__gethex+0x1e8>
 8017c18:	9802      	ldr	r0, [sp, #8]
 8017c1a:	f000 fa61 	bl	80180e0 <_Balloc>
 8017c1e:	f04f 0b00 	mov.w	fp, #0
 8017c22:	4605      	mov	r5, r0
 8017c24:	46da      	mov	sl, fp
 8017c26:	9b01      	ldr	r3, [sp, #4]
 8017c28:	f100 0914 	add.w	r9, r0, #20
 8017c2c:	f1c3 0301 	rsb	r3, r3, #1
 8017c30:	f8cd 9010 	str.w	r9, [sp, #16]
 8017c34:	9308      	str	r3, [sp, #32]
 8017c36:	42b7      	cmp	r7, r6
 8017c38:	d33b      	bcc.n	8017cb2 <__gethex+0x1ee>
 8017c3a:	9804      	ldr	r0, [sp, #16]
 8017c3c:	f840 ab04 	str.w	sl, [r0], #4
 8017c40:	eba0 0009 	sub.w	r0, r0, r9
 8017c44:	1080      	asrs	r0, r0, #2
 8017c46:	6128      	str	r0, [r5, #16]
 8017c48:	0147      	lsls	r7, r0, #5
 8017c4a:	4650      	mov	r0, sl
 8017c4c:	f000 fb0c 	bl	8018268 <__hi0bits>
 8017c50:	f8d8 6000 	ldr.w	r6, [r8]
 8017c54:	1a3f      	subs	r7, r7, r0
 8017c56:	42b7      	cmp	r7, r6
 8017c58:	dd64      	ble.n	8017d24 <__gethex+0x260>
 8017c5a:	1bbf      	subs	r7, r7, r6
 8017c5c:	4639      	mov	r1, r7
 8017c5e:	4628      	mov	r0, r5
 8017c60:	f000 fe15 	bl	801888e <__any_on>
 8017c64:	4682      	mov	sl, r0
 8017c66:	b178      	cbz	r0, 8017c88 <__gethex+0x1c4>
 8017c68:	f04f 0a01 	mov.w	sl, #1
 8017c6c:	1e7b      	subs	r3, r7, #1
 8017c6e:	1159      	asrs	r1, r3, #5
 8017c70:	f003 021f 	and.w	r2, r3, #31
 8017c74:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8017c78:	fa0a f202 	lsl.w	r2, sl, r2
 8017c7c:	420a      	tst	r2, r1
 8017c7e:	d003      	beq.n	8017c88 <__gethex+0x1c4>
 8017c80:	4553      	cmp	r3, sl
 8017c82:	dc46      	bgt.n	8017d12 <__gethex+0x24e>
 8017c84:	f04f 0a02 	mov.w	sl, #2
 8017c88:	4639      	mov	r1, r7
 8017c8a:	4628      	mov	r0, r5
 8017c8c:	f7ff feca 	bl	8017a24 <rshift>
 8017c90:	443c      	add	r4, r7
 8017c92:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017c96:	42a3      	cmp	r3, r4
 8017c98:	da52      	bge.n	8017d40 <__gethex+0x27c>
 8017c9a:	4629      	mov	r1, r5
 8017c9c:	9802      	ldr	r0, [sp, #8]
 8017c9e:	f000 fa53 	bl	8018148 <_Bfree>
 8017ca2:	2300      	movs	r3, #0
 8017ca4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8017ca6:	27a3      	movs	r7, #163	; 0xa3
 8017ca8:	6013      	str	r3, [r2, #0]
 8017caa:	e793      	b.n	8017bd4 <__gethex+0x110>
 8017cac:	3101      	adds	r1, #1
 8017cae:	105b      	asrs	r3, r3, #1
 8017cb0:	e7b0      	b.n	8017c14 <__gethex+0x150>
 8017cb2:	1e73      	subs	r3, r6, #1
 8017cb4:	9305      	str	r3, [sp, #20]
 8017cb6:	9a07      	ldr	r2, [sp, #28]
 8017cb8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8017cbc:	4293      	cmp	r3, r2
 8017cbe:	d018      	beq.n	8017cf2 <__gethex+0x22e>
 8017cc0:	f1bb 0f20 	cmp.w	fp, #32
 8017cc4:	d107      	bne.n	8017cd6 <__gethex+0x212>
 8017cc6:	9b04      	ldr	r3, [sp, #16]
 8017cc8:	f8c3 a000 	str.w	sl, [r3]
 8017ccc:	f04f 0a00 	mov.w	sl, #0
 8017cd0:	46d3      	mov	fp, sl
 8017cd2:	3304      	adds	r3, #4
 8017cd4:	9304      	str	r3, [sp, #16]
 8017cd6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8017cda:	f7ff fede 	bl	8017a9a <__hexdig_fun>
 8017cde:	f000 000f 	and.w	r0, r0, #15
 8017ce2:	fa00 f00b 	lsl.w	r0, r0, fp
 8017ce6:	ea4a 0a00 	orr.w	sl, sl, r0
 8017cea:	f10b 0b04 	add.w	fp, fp, #4
 8017cee:	9b05      	ldr	r3, [sp, #20]
 8017cf0:	e00d      	b.n	8017d0e <__gethex+0x24a>
 8017cf2:	9b05      	ldr	r3, [sp, #20]
 8017cf4:	9a08      	ldr	r2, [sp, #32]
 8017cf6:	4413      	add	r3, r2
 8017cf8:	42bb      	cmp	r3, r7
 8017cfa:	d3e1      	bcc.n	8017cc0 <__gethex+0x1fc>
 8017cfc:	4618      	mov	r0, r3
 8017cfe:	9a01      	ldr	r2, [sp, #4]
 8017d00:	9903      	ldr	r1, [sp, #12]
 8017d02:	9309      	str	r3, [sp, #36]	; 0x24
 8017d04:	f7fe f8a6 	bl	8015e54 <strncmp>
 8017d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017d0a:	2800      	cmp	r0, #0
 8017d0c:	d1d8      	bne.n	8017cc0 <__gethex+0x1fc>
 8017d0e:	461e      	mov	r6, r3
 8017d10:	e791      	b.n	8017c36 <__gethex+0x172>
 8017d12:	1eb9      	subs	r1, r7, #2
 8017d14:	4628      	mov	r0, r5
 8017d16:	f000 fdba 	bl	801888e <__any_on>
 8017d1a:	2800      	cmp	r0, #0
 8017d1c:	d0b2      	beq.n	8017c84 <__gethex+0x1c0>
 8017d1e:	f04f 0a03 	mov.w	sl, #3
 8017d22:	e7b1      	b.n	8017c88 <__gethex+0x1c4>
 8017d24:	da09      	bge.n	8017d3a <__gethex+0x276>
 8017d26:	1bf7      	subs	r7, r6, r7
 8017d28:	4629      	mov	r1, r5
 8017d2a:	463a      	mov	r2, r7
 8017d2c:	9802      	ldr	r0, [sp, #8]
 8017d2e:	f000 fbd5 	bl	80184dc <__lshift>
 8017d32:	4605      	mov	r5, r0
 8017d34:	1be4      	subs	r4, r4, r7
 8017d36:	f100 0914 	add.w	r9, r0, #20
 8017d3a:	f04f 0a00 	mov.w	sl, #0
 8017d3e:	e7a8      	b.n	8017c92 <__gethex+0x1ce>
 8017d40:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8017d44:	42a0      	cmp	r0, r4
 8017d46:	dd6b      	ble.n	8017e20 <__gethex+0x35c>
 8017d48:	1b04      	subs	r4, r0, r4
 8017d4a:	42a6      	cmp	r6, r4
 8017d4c:	dc2e      	bgt.n	8017dac <__gethex+0x2e8>
 8017d4e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017d52:	2b02      	cmp	r3, #2
 8017d54:	d022      	beq.n	8017d9c <__gethex+0x2d8>
 8017d56:	2b03      	cmp	r3, #3
 8017d58:	d024      	beq.n	8017da4 <__gethex+0x2e0>
 8017d5a:	2b01      	cmp	r3, #1
 8017d5c:	d115      	bne.n	8017d8a <__gethex+0x2c6>
 8017d5e:	42a6      	cmp	r6, r4
 8017d60:	d113      	bne.n	8017d8a <__gethex+0x2c6>
 8017d62:	2e01      	cmp	r6, #1
 8017d64:	dc0b      	bgt.n	8017d7e <__gethex+0x2ba>
 8017d66:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8017d6a:	9a06      	ldr	r2, [sp, #24]
 8017d6c:	2762      	movs	r7, #98	; 0x62
 8017d6e:	6013      	str	r3, [r2, #0]
 8017d70:	2301      	movs	r3, #1
 8017d72:	612b      	str	r3, [r5, #16]
 8017d74:	f8c9 3000 	str.w	r3, [r9]
 8017d78:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017d7a:	601d      	str	r5, [r3, #0]
 8017d7c:	e72a      	b.n	8017bd4 <__gethex+0x110>
 8017d7e:	1e71      	subs	r1, r6, #1
 8017d80:	4628      	mov	r0, r5
 8017d82:	f000 fd84 	bl	801888e <__any_on>
 8017d86:	2800      	cmp	r0, #0
 8017d88:	d1ed      	bne.n	8017d66 <__gethex+0x2a2>
 8017d8a:	4629      	mov	r1, r5
 8017d8c:	9802      	ldr	r0, [sp, #8]
 8017d8e:	f000 f9db 	bl	8018148 <_Bfree>
 8017d92:	2300      	movs	r3, #0
 8017d94:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8017d96:	2750      	movs	r7, #80	; 0x50
 8017d98:	6013      	str	r3, [r2, #0]
 8017d9a:	e71b      	b.n	8017bd4 <__gethex+0x110>
 8017d9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017d9e:	2b00      	cmp	r3, #0
 8017da0:	d0e1      	beq.n	8017d66 <__gethex+0x2a2>
 8017da2:	e7f2      	b.n	8017d8a <__gethex+0x2c6>
 8017da4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017da6:	2b00      	cmp	r3, #0
 8017da8:	d1dd      	bne.n	8017d66 <__gethex+0x2a2>
 8017daa:	e7ee      	b.n	8017d8a <__gethex+0x2c6>
 8017dac:	1e67      	subs	r7, r4, #1
 8017dae:	f1ba 0f00 	cmp.w	sl, #0
 8017db2:	d132      	bne.n	8017e1a <__gethex+0x356>
 8017db4:	b127      	cbz	r7, 8017dc0 <__gethex+0x2fc>
 8017db6:	4639      	mov	r1, r7
 8017db8:	4628      	mov	r0, r5
 8017dba:	f000 fd68 	bl	801888e <__any_on>
 8017dbe:	4682      	mov	sl, r0
 8017dc0:	2301      	movs	r3, #1
 8017dc2:	117a      	asrs	r2, r7, #5
 8017dc4:	f007 071f 	and.w	r7, r7, #31
 8017dc8:	fa03 f707 	lsl.w	r7, r3, r7
 8017dcc:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8017dd0:	4621      	mov	r1, r4
 8017dd2:	421f      	tst	r7, r3
 8017dd4:	f04f 0702 	mov.w	r7, #2
 8017dd8:	4628      	mov	r0, r5
 8017dda:	bf18      	it	ne
 8017ddc:	f04a 0a02 	orrne.w	sl, sl, #2
 8017de0:	1b36      	subs	r6, r6, r4
 8017de2:	f7ff fe1f 	bl	8017a24 <rshift>
 8017de6:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8017dea:	f1ba 0f00 	cmp.w	sl, #0
 8017dee:	d048      	beq.n	8017e82 <__gethex+0x3be>
 8017df0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017df4:	2b02      	cmp	r3, #2
 8017df6:	d015      	beq.n	8017e24 <__gethex+0x360>
 8017df8:	2b03      	cmp	r3, #3
 8017dfa:	d017      	beq.n	8017e2c <__gethex+0x368>
 8017dfc:	2b01      	cmp	r3, #1
 8017dfe:	d109      	bne.n	8017e14 <__gethex+0x350>
 8017e00:	f01a 0f02 	tst.w	sl, #2
 8017e04:	d006      	beq.n	8017e14 <__gethex+0x350>
 8017e06:	f8d9 3000 	ldr.w	r3, [r9]
 8017e0a:	ea4a 0a03 	orr.w	sl, sl, r3
 8017e0e:	f01a 0f01 	tst.w	sl, #1
 8017e12:	d10e      	bne.n	8017e32 <__gethex+0x36e>
 8017e14:	f047 0710 	orr.w	r7, r7, #16
 8017e18:	e033      	b.n	8017e82 <__gethex+0x3be>
 8017e1a:	f04f 0a01 	mov.w	sl, #1
 8017e1e:	e7cf      	b.n	8017dc0 <__gethex+0x2fc>
 8017e20:	2701      	movs	r7, #1
 8017e22:	e7e2      	b.n	8017dea <__gethex+0x326>
 8017e24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017e26:	f1c3 0301 	rsb	r3, r3, #1
 8017e2a:	9315      	str	r3, [sp, #84]	; 0x54
 8017e2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017e2e:	2b00      	cmp	r3, #0
 8017e30:	d0f0      	beq.n	8017e14 <__gethex+0x350>
 8017e32:	f04f 0c00 	mov.w	ip, #0
 8017e36:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8017e3a:	f105 0314 	add.w	r3, r5, #20
 8017e3e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8017e42:	eb03 010a 	add.w	r1, r3, sl
 8017e46:	4618      	mov	r0, r3
 8017e48:	f853 2b04 	ldr.w	r2, [r3], #4
 8017e4c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017e50:	d01c      	beq.n	8017e8c <__gethex+0x3c8>
 8017e52:	3201      	adds	r2, #1
 8017e54:	6002      	str	r2, [r0, #0]
 8017e56:	2f02      	cmp	r7, #2
 8017e58:	f105 0314 	add.w	r3, r5, #20
 8017e5c:	d138      	bne.n	8017ed0 <__gethex+0x40c>
 8017e5e:	f8d8 2000 	ldr.w	r2, [r8]
 8017e62:	3a01      	subs	r2, #1
 8017e64:	42b2      	cmp	r2, r6
 8017e66:	d10a      	bne.n	8017e7e <__gethex+0x3ba>
 8017e68:	2201      	movs	r2, #1
 8017e6a:	1171      	asrs	r1, r6, #5
 8017e6c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017e70:	f006 061f 	and.w	r6, r6, #31
 8017e74:	fa02 f606 	lsl.w	r6, r2, r6
 8017e78:	421e      	tst	r6, r3
 8017e7a:	bf18      	it	ne
 8017e7c:	4617      	movne	r7, r2
 8017e7e:	f047 0720 	orr.w	r7, r7, #32
 8017e82:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017e84:	601d      	str	r5, [r3, #0]
 8017e86:	9b06      	ldr	r3, [sp, #24]
 8017e88:	601c      	str	r4, [r3, #0]
 8017e8a:	e6a3      	b.n	8017bd4 <__gethex+0x110>
 8017e8c:	4299      	cmp	r1, r3
 8017e8e:	f843 cc04 	str.w	ip, [r3, #-4]
 8017e92:	d8d8      	bhi.n	8017e46 <__gethex+0x382>
 8017e94:	68ab      	ldr	r3, [r5, #8]
 8017e96:	4599      	cmp	r9, r3
 8017e98:	db12      	blt.n	8017ec0 <__gethex+0x3fc>
 8017e9a:	6869      	ldr	r1, [r5, #4]
 8017e9c:	9802      	ldr	r0, [sp, #8]
 8017e9e:	3101      	adds	r1, #1
 8017ea0:	f000 f91e 	bl	80180e0 <_Balloc>
 8017ea4:	4683      	mov	fp, r0
 8017ea6:	692a      	ldr	r2, [r5, #16]
 8017ea8:	f105 010c 	add.w	r1, r5, #12
 8017eac:	3202      	adds	r2, #2
 8017eae:	0092      	lsls	r2, r2, #2
 8017eb0:	300c      	adds	r0, #12
 8017eb2:	f7fd fa7e 	bl	80153b2 <memcpy>
 8017eb6:	4629      	mov	r1, r5
 8017eb8:	9802      	ldr	r0, [sp, #8]
 8017eba:	f000 f945 	bl	8018148 <_Bfree>
 8017ebe:	465d      	mov	r5, fp
 8017ec0:	692b      	ldr	r3, [r5, #16]
 8017ec2:	1c5a      	adds	r2, r3, #1
 8017ec4:	612a      	str	r2, [r5, #16]
 8017ec6:	2201      	movs	r2, #1
 8017ec8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8017ecc:	615a      	str	r2, [r3, #20]
 8017ece:	e7c2      	b.n	8017e56 <__gethex+0x392>
 8017ed0:	692a      	ldr	r2, [r5, #16]
 8017ed2:	454a      	cmp	r2, r9
 8017ed4:	dd0b      	ble.n	8017eee <__gethex+0x42a>
 8017ed6:	2101      	movs	r1, #1
 8017ed8:	4628      	mov	r0, r5
 8017eda:	f7ff fda3 	bl	8017a24 <rshift>
 8017ede:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017ee2:	3401      	adds	r4, #1
 8017ee4:	42a3      	cmp	r3, r4
 8017ee6:	f6ff aed8 	blt.w	8017c9a <__gethex+0x1d6>
 8017eea:	2701      	movs	r7, #1
 8017eec:	e7c7      	b.n	8017e7e <__gethex+0x3ba>
 8017eee:	f016 061f 	ands.w	r6, r6, #31
 8017ef2:	d0fa      	beq.n	8017eea <__gethex+0x426>
 8017ef4:	449a      	add	sl, r3
 8017ef6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8017efa:	f000 f9b5 	bl	8018268 <__hi0bits>
 8017efe:	f1c6 0620 	rsb	r6, r6, #32
 8017f02:	42b0      	cmp	r0, r6
 8017f04:	dbe7      	blt.n	8017ed6 <__gethex+0x412>
 8017f06:	e7f0      	b.n	8017eea <__gethex+0x426>

08017f08 <L_shift>:
 8017f08:	f1c2 0208 	rsb	r2, r2, #8
 8017f0c:	0092      	lsls	r2, r2, #2
 8017f0e:	b570      	push	{r4, r5, r6, lr}
 8017f10:	f1c2 0620 	rsb	r6, r2, #32
 8017f14:	6843      	ldr	r3, [r0, #4]
 8017f16:	6804      	ldr	r4, [r0, #0]
 8017f18:	fa03 f506 	lsl.w	r5, r3, r6
 8017f1c:	432c      	orrs	r4, r5
 8017f1e:	40d3      	lsrs	r3, r2
 8017f20:	6004      	str	r4, [r0, #0]
 8017f22:	f840 3f04 	str.w	r3, [r0, #4]!
 8017f26:	4288      	cmp	r0, r1
 8017f28:	d3f4      	bcc.n	8017f14 <L_shift+0xc>
 8017f2a:	bd70      	pop	{r4, r5, r6, pc}

08017f2c <__match>:
 8017f2c:	b530      	push	{r4, r5, lr}
 8017f2e:	6803      	ldr	r3, [r0, #0]
 8017f30:	3301      	adds	r3, #1
 8017f32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017f36:	b914      	cbnz	r4, 8017f3e <__match+0x12>
 8017f38:	6003      	str	r3, [r0, #0]
 8017f3a:	2001      	movs	r0, #1
 8017f3c:	bd30      	pop	{r4, r5, pc}
 8017f3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017f42:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8017f46:	2d19      	cmp	r5, #25
 8017f48:	bf98      	it	ls
 8017f4a:	3220      	addls	r2, #32
 8017f4c:	42a2      	cmp	r2, r4
 8017f4e:	d0f0      	beq.n	8017f32 <__match+0x6>
 8017f50:	2000      	movs	r0, #0
 8017f52:	e7f3      	b.n	8017f3c <__match+0x10>

08017f54 <__hexnan>:
 8017f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f58:	2500      	movs	r5, #0
 8017f5a:	680b      	ldr	r3, [r1, #0]
 8017f5c:	4682      	mov	sl, r0
 8017f5e:	115f      	asrs	r7, r3, #5
 8017f60:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8017f64:	f013 031f 	ands.w	r3, r3, #31
 8017f68:	bf18      	it	ne
 8017f6a:	3704      	addne	r7, #4
 8017f6c:	1f3e      	subs	r6, r7, #4
 8017f6e:	4690      	mov	r8, r2
 8017f70:	46b1      	mov	r9, r6
 8017f72:	4634      	mov	r4, r6
 8017f74:	46ab      	mov	fp, r5
 8017f76:	b087      	sub	sp, #28
 8017f78:	6801      	ldr	r1, [r0, #0]
 8017f7a:	9301      	str	r3, [sp, #4]
 8017f7c:	f847 5c04 	str.w	r5, [r7, #-4]
 8017f80:	9502      	str	r5, [sp, #8]
 8017f82:	784a      	ldrb	r2, [r1, #1]
 8017f84:	1c4b      	adds	r3, r1, #1
 8017f86:	9303      	str	r3, [sp, #12]
 8017f88:	b342      	cbz	r2, 8017fdc <__hexnan+0x88>
 8017f8a:	4610      	mov	r0, r2
 8017f8c:	9105      	str	r1, [sp, #20]
 8017f8e:	9204      	str	r2, [sp, #16]
 8017f90:	f7ff fd83 	bl	8017a9a <__hexdig_fun>
 8017f94:	2800      	cmp	r0, #0
 8017f96:	d143      	bne.n	8018020 <__hexnan+0xcc>
 8017f98:	9a04      	ldr	r2, [sp, #16]
 8017f9a:	9905      	ldr	r1, [sp, #20]
 8017f9c:	2a20      	cmp	r2, #32
 8017f9e:	d818      	bhi.n	8017fd2 <__hexnan+0x7e>
 8017fa0:	9b02      	ldr	r3, [sp, #8]
 8017fa2:	459b      	cmp	fp, r3
 8017fa4:	dd13      	ble.n	8017fce <__hexnan+0x7a>
 8017fa6:	454c      	cmp	r4, r9
 8017fa8:	d206      	bcs.n	8017fb8 <__hexnan+0x64>
 8017faa:	2d07      	cmp	r5, #7
 8017fac:	dc04      	bgt.n	8017fb8 <__hexnan+0x64>
 8017fae:	462a      	mov	r2, r5
 8017fb0:	4649      	mov	r1, r9
 8017fb2:	4620      	mov	r0, r4
 8017fb4:	f7ff ffa8 	bl	8017f08 <L_shift>
 8017fb8:	4544      	cmp	r4, r8
 8017fba:	d944      	bls.n	8018046 <__hexnan+0xf2>
 8017fbc:	2300      	movs	r3, #0
 8017fbe:	f1a4 0904 	sub.w	r9, r4, #4
 8017fc2:	f844 3c04 	str.w	r3, [r4, #-4]
 8017fc6:	461d      	mov	r5, r3
 8017fc8:	464c      	mov	r4, r9
 8017fca:	f8cd b008 	str.w	fp, [sp, #8]
 8017fce:	9903      	ldr	r1, [sp, #12]
 8017fd0:	e7d7      	b.n	8017f82 <__hexnan+0x2e>
 8017fd2:	2a29      	cmp	r2, #41	; 0x29
 8017fd4:	d14a      	bne.n	801806c <__hexnan+0x118>
 8017fd6:	3102      	adds	r1, #2
 8017fd8:	f8ca 1000 	str.w	r1, [sl]
 8017fdc:	f1bb 0f00 	cmp.w	fp, #0
 8017fe0:	d044      	beq.n	801806c <__hexnan+0x118>
 8017fe2:	454c      	cmp	r4, r9
 8017fe4:	d206      	bcs.n	8017ff4 <__hexnan+0xa0>
 8017fe6:	2d07      	cmp	r5, #7
 8017fe8:	dc04      	bgt.n	8017ff4 <__hexnan+0xa0>
 8017fea:	462a      	mov	r2, r5
 8017fec:	4649      	mov	r1, r9
 8017fee:	4620      	mov	r0, r4
 8017ff0:	f7ff ff8a 	bl	8017f08 <L_shift>
 8017ff4:	4544      	cmp	r4, r8
 8017ff6:	d928      	bls.n	801804a <__hexnan+0xf6>
 8017ff8:	4643      	mov	r3, r8
 8017ffa:	f854 2b04 	ldr.w	r2, [r4], #4
 8017ffe:	42a6      	cmp	r6, r4
 8018000:	f843 2b04 	str.w	r2, [r3], #4
 8018004:	d2f9      	bcs.n	8017ffa <__hexnan+0xa6>
 8018006:	2200      	movs	r2, #0
 8018008:	f843 2b04 	str.w	r2, [r3], #4
 801800c:	429e      	cmp	r6, r3
 801800e:	d2fb      	bcs.n	8018008 <__hexnan+0xb4>
 8018010:	6833      	ldr	r3, [r6, #0]
 8018012:	b91b      	cbnz	r3, 801801c <__hexnan+0xc8>
 8018014:	4546      	cmp	r6, r8
 8018016:	d127      	bne.n	8018068 <__hexnan+0x114>
 8018018:	2301      	movs	r3, #1
 801801a:	6033      	str	r3, [r6, #0]
 801801c:	2005      	movs	r0, #5
 801801e:	e026      	b.n	801806e <__hexnan+0x11a>
 8018020:	3501      	adds	r5, #1
 8018022:	2d08      	cmp	r5, #8
 8018024:	f10b 0b01 	add.w	fp, fp, #1
 8018028:	dd06      	ble.n	8018038 <__hexnan+0xe4>
 801802a:	4544      	cmp	r4, r8
 801802c:	d9cf      	bls.n	8017fce <__hexnan+0x7a>
 801802e:	2300      	movs	r3, #0
 8018030:	2501      	movs	r5, #1
 8018032:	f844 3c04 	str.w	r3, [r4, #-4]
 8018036:	3c04      	subs	r4, #4
 8018038:	6822      	ldr	r2, [r4, #0]
 801803a:	f000 000f 	and.w	r0, r0, #15
 801803e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8018042:	6020      	str	r0, [r4, #0]
 8018044:	e7c3      	b.n	8017fce <__hexnan+0x7a>
 8018046:	2508      	movs	r5, #8
 8018048:	e7c1      	b.n	8017fce <__hexnan+0x7a>
 801804a:	9b01      	ldr	r3, [sp, #4]
 801804c:	2b00      	cmp	r3, #0
 801804e:	d0df      	beq.n	8018010 <__hexnan+0xbc>
 8018050:	f04f 32ff 	mov.w	r2, #4294967295
 8018054:	f1c3 0320 	rsb	r3, r3, #32
 8018058:	fa22 f303 	lsr.w	r3, r2, r3
 801805c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8018060:	401a      	ands	r2, r3
 8018062:	f847 2c04 	str.w	r2, [r7, #-4]
 8018066:	e7d3      	b.n	8018010 <__hexnan+0xbc>
 8018068:	3e04      	subs	r6, #4
 801806a:	e7d1      	b.n	8018010 <__hexnan+0xbc>
 801806c:	2004      	movs	r0, #4
 801806e:	b007      	add	sp, #28
 8018070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018074 <__locale_ctype_ptr_l>:
 8018074:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8018078:	4770      	bx	lr

0801807a <__localeconv_l>:
 801807a:	30f0      	adds	r0, #240	; 0xf0
 801807c:	4770      	bx	lr
	...

08018080 <_localeconv_r>:
 8018080:	4b04      	ldr	r3, [pc, #16]	; (8018094 <_localeconv_r+0x14>)
 8018082:	681b      	ldr	r3, [r3, #0]
 8018084:	6a18      	ldr	r0, [r3, #32]
 8018086:	4b04      	ldr	r3, [pc, #16]	; (8018098 <_localeconv_r+0x18>)
 8018088:	2800      	cmp	r0, #0
 801808a:	bf08      	it	eq
 801808c:	4618      	moveq	r0, r3
 801808e:	30f0      	adds	r0, #240	; 0xf0
 8018090:	4770      	bx	lr
 8018092:	bf00      	nop
 8018094:	20000288 	.word	0x20000288
 8018098:	200002ec 	.word	0x200002ec

0801809c <__ascii_mbtowc>:
 801809c:	b082      	sub	sp, #8
 801809e:	b901      	cbnz	r1, 80180a2 <__ascii_mbtowc+0x6>
 80180a0:	a901      	add	r1, sp, #4
 80180a2:	b142      	cbz	r2, 80180b6 <__ascii_mbtowc+0x1a>
 80180a4:	b14b      	cbz	r3, 80180ba <__ascii_mbtowc+0x1e>
 80180a6:	7813      	ldrb	r3, [r2, #0]
 80180a8:	600b      	str	r3, [r1, #0]
 80180aa:	7812      	ldrb	r2, [r2, #0]
 80180ac:	1c10      	adds	r0, r2, #0
 80180ae:	bf18      	it	ne
 80180b0:	2001      	movne	r0, #1
 80180b2:	b002      	add	sp, #8
 80180b4:	4770      	bx	lr
 80180b6:	4610      	mov	r0, r2
 80180b8:	e7fb      	b.n	80180b2 <__ascii_mbtowc+0x16>
 80180ba:	f06f 0001 	mvn.w	r0, #1
 80180be:	e7f8      	b.n	80180b2 <__ascii_mbtowc+0x16>

080180c0 <memchr>:
 80180c0:	b510      	push	{r4, lr}
 80180c2:	b2c9      	uxtb	r1, r1
 80180c4:	4402      	add	r2, r0
 80180c6:	4290      	cmp	r0, r2
 80180c8:	4603      	mov	r3, r0
 80180ca:	d101      	bne.n	80180d0 <memchr+0x10>
 80180cc:	2300      	movs	r3, #0
 80180ce:	e003      	b.n	80180d8 <memchr+0x18>
 80180d0:	781c      	ldrb	r4, [r3, #0]
 80180d2:	3001      	adds	r0, #1
 80180d4:	428c      	cmp	r4, r1
 80180d6:	d1f6      	bne.n	80180c6 <memchr+0x6>
 80180d8:	4618      	mov	r0, r3
 80180da:	bd10      	pop	{r4, pc}

080180dc <__malloc_lock>:
 80180dc:	4770      	bx	lr

080180de <__malloc_unlock>:
 80180de:	4770      	bx	lr

080180e0 <_Balloc>:
 80180e0:	b570      	push	{r4, r5, r6, lr}
 80180e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80180e4:	4604      	mov	r4, r0
 80180e6:	460e      	mov	r6, r1
 80180e8:	b93d      	cbnz	r5, 80180fa <_Balloc+0x1a>
 80180ea:	2010      	movs	r0, #16
 80180ec:	f7fd f942 	bl	8015374 <malloc>
 80180f0:	6260      	str	r0, [r4, #36]	; 0x24
 80180f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80180f6:	6005      	str	r5, [r0, #0]
 80180f8:	60c5      	str	r5, [r0, #12]
 80180fa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80180fc:	68eb      	ldr	r3, [r5, #12]
 80180fe:	b183      	cbz	r3, 8018122 <_Balloc+0x42>
 8018100:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018102:	68db      	ldr	r3, [r3, #12]
 8018104:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8018108:	b9b8      	cbnz	r0, 801813a <_Balloc+0x5a>
 801810a:	2101      	movs	r1, #1
 801810c:	fa01 f506 	lsl.w	r5, r1, r6
 8018110:	1d6a      	adds	r2, r5, #5
 8018112:	0092      	lsls	r2, r2, #2
 8018114:	4620      	mov	r0, r4
 8018116:	f000 fbdb 	bl	80188d0 <_calloc_r>
 801811a:	b160      	cbz	r0, 8018136 <_Balloc+0x56>
 801811c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8018120:	e00e      	b.n	8018140 <_Balloc+0x60>
 8018122:	2221      	movs	r2, #33	; 0x21
 8018124:	2104      	movs	r1, #4
 8018126:	4620      	mov	r0, r4
 8018128:	f000 fbd2 	bl	80188d0 <_calloc_r>
 801812c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801812e:	60e8      	str	r0, [r5, #12]
 8018130:	68db      	ldr	r3, [r3, #12]
 8018132:	2b00      	cmp	r3, #0
 8018134:	d1e4      	bne.n	8018100 <_Balloc+0x20>
 8018136:	2000      	movs	r0, #0
 8018138:	bd70      	pop	{r4, r5, r6, pc}
 801813a:	6802      	ldr	r2, [r0, #0]
 801813c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8018140:	2300      	movs	r3, #0
 8018142:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8018146:	e7f7      	b.n	8018138 <_Balloc+0x58>

08018148 <_Bfree>:
 8018148:	b570      	push	{r4, r5, r6, lr}
 801814a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801814c:	4606      	mov	r6, r0
 801814e:	460d      	mov	r5, r1
 8018150:	b93c      	cbnz	r4, 8018162 <_Bfree+0x1a>
 8018152:	2010      	movs	r0, #16
 8018154:	f7fd f90e 	bl	8015374 <malloc>
 8018158:	6270      	str	r0, [r6, #36]	; 0x24
 801815a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801815e:	6004      	str	r4, [r0, #0]
 8018160:	60c4      	str	r4, [r0, #12]
 8018162:	b13d      	cbz	r5, 8018174 <_Bfree+0x2c>
 8018164:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8018166:	686a      	ldr	r2, [r5, #4]
 8018168:	68db      	ldr	r3, [r3, #12]
 801816a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801816e:	6029      	str	r1, [r5, #0]
 8018170:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8018174:	bd70      	pop	{r4, r5, r6, pc}

08018176 <__multadd>:
 8018176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801817a:	461f      	mov	r7, r3
 801817c:	4606      	mov	r6, r0
 801817e:	460c      	mov	r4, r1
 8018180:	2300      	movs	r3, #0
 8018182:	690d      	ldr	r5, [r1, #16]
 8018184:	f101 0c14 	add.w	ip, r1, #20
 8018188:	f8dc 0000 	ldr.w	r0, [ip]
 801818c:	3301      	adds	r3, #1
 801818e:	b281      	uxth	r1, r0
 8018190:	fb02 7101 	mla	r1, r2, r1, r7
 8018194:	0c00      	lsrs	r0, r0, #16
 8018196:	0c0f      	lsrs	r7, r1, #16
 8018198:	fb02 7000 	mla	r0, r2, r0, r7
 801819c:	b289      	uxth	r1, r1
 801819e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80181a2:	429d      	cmp	r5, r3
 80181a4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80181a8:	f84c 1b04 	str.w	r1, [ip], #4
 80181ac:	dcec      	bgt.n	8018188 <__multadd+0x12>
 80181ae:	b1d7      	cbz	r7, 80181e6 <__multadd+0x70>
 80181b0:	68a3      	ldr	r3, [r4, #8]
 80181b2:	42ab      	cmp	r3, r5
 80181b4:	dc12      	bgt.n	80181dc <__multadd+0x66>
 80181b6:	6861      	ldr	r1, [r4, #4]
 80181b8:	4630      	mov	r0, r6
 80181ba:	3101      	adds	r1, #1
 80181bc:	f7ff ff90 	bl	80180e0 <_Balloc>
 80181c0:	4680      	mov	r8, r0
 80181c2:	6922      	ldr	r2, [r4, #16]
 80181c4:	f104 010c 	add.w	r1, r4, #12
 80181c8:	3202      	adds	r2, #2
 80181ca:	0092      	lsls	r2, r2, #2
 80181cc:	300c      	adds	r0, #12
 80181ce:	f7fd f8f0 	bl	80153b2 <memcpy>
 80181d2:	4621      	mov	r1, r4
 80181d4:	4630      	mov	r0, r6
 80181d6:	f7ff ffb7 	bl	8018148 <_Bfree>
 80181da:	4644      	mov	r4, r8
 80181dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80181e0:	3501      	adds	r5, #1
 80181e2:	615f      	str	r7, [r3, #20]
 80181e4:	6125      	str	r5, [r4, #16]
 80181e6:	4620      	mov	r0, r4
 80181e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080181ec <__s2b>:
 80181ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80181f0:	4615      	mov	r5, r2
 80181f2:	2209      	movs	r2, #9
 80181f4:	461f      	mov	r7, r3
 80181f6:	3308      	adds	r3, #8
 80181f8:	460c      	mov	r4, r1
 80181fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80181fe:	4606      	mov	r6, r0
 8018200:	2201      	movs	r2, #1
 8018202:	2100      	movs	r1, #0
 8018204:	429a      	cmp	r2, r3
 8018206:	db20      	blt.n	801824a <__s2b+0x5e>
 8018208:	4630      	mov	r0, r6
 801820a:	f7ff ff69 	bl	80180e0 <_Balloc>
 801820e:	9b08      	ldr	r3, [sp, #32]
 8018210:	2d09      	cmp	r5, #9
 8018212:	6143      	str	r3, [r0, #20]
 8018214:	f04f 0301 	mov.w	r3, #1
 8018218:	6103      	str	r3, [r0, #16]
 801821a:	dd19      	ble.n	8018250 <__s2b+0x64>
 801821c:	f104 0809 	add.w	r8, r4, #9
 8018220:	46c1      	mov	r9, r8
 8018222:	442c      	add	r4, r5
 8018224:	f819 3b01 	ldrb.w	r3, [r9], #1
 8018228:	4601      	mov	r1, r0
 801822a:	3b30      	subs	r3, #48	; 0x30
 801822c:	220a      	movs	r2, #10
 801822e:	4630      	mov	r0, r6
 8018230:	f7ff ffa1 	bl	8018176 <__multadd>
 8018234:	45a1      	cmp	r9, r4
 8018236:	d1f5      	bne.n	8018224 <__s2b+0x38>
 8018238:	eb08 0405 	add.w	r4, r8, r5
 801823c:	3c08      	subs	r4, #8
 801823e:	1b2d      	subs	r5, r5, r4
 8018240:	1963      	adds	r3, r4, r5
 8018242:	42bb      	cmp	r3, r7
 8018244:	db07      	blt.n	8018256 <__s2b+0x6a>
 8018246:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801824a:	0052      	lsls	r2, r2, #1
 801824c:	3101      	adds	r1, #1
 801824e:	e7d9      	b.n	8018204 <__s2b+0x18>
 8018250:	340a      	adds	r4, #10
 8018252:	2509      	movs	r5, #9
 8018254:	e7f3      	b.n	801823e <__s2b+0x52>
 8018256:	f814 3b01 	ldrb.w	r3, [r4], #1
 801825a:	4601      	mov	r1, r0
 801825c:	3b30      	subs	r3, #48	; 0x30
 801825e:	220a      	movs	r2, #10
 8018260:	4630      	mov	r0, r6
 8018262:	f7ff ff88 	bl	8018176 <__multadd>
 8018266:	e7eb      	b.n	8018240 <__s2b+0x54>

08018268 <__hi0bits>:
 8018268:	0c02      	lsrs	r2, r0, #16
 801826a:	0412      	lsls	r2, r2, #16
 801826c:	4603      	mov	r3, r0
 801826e:	b9b2      	cbnz	r2, 801829e <__hi0bits+0x36>
 8018270:	0403      	lsls	r3, r0, #16
 8018272:	2010      	movs	r0, #16
 8018274:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8018278:	bf04      	itt	eq
 801827a:	021b      	lsleq	r3, r3, #8
 801827c:	3008      	addeq	r0, #8
 801827e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8018282:	bf04      	itt	eq
 8018284:	011b      	lsleq	r3, r3, #4
 8018286:	3004      	addeq	r0, #4
 8018288:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801828c:	bf04      	itt	eq
 801828e:	009b      	lsleq	r3, r3, #2
 8018290:	3002      	addeq	r0, #2
 8018292:	2b00      	cmp	r3, #0
 8018294:	db06      	blt.n	80182a4 <__hi0bits+0x3c>
 8018296:	005b      	lsls	r3, r3, #1
 8018298:	d503      	bpl.n	80182a2 <__hi0bits+0x3a>
 801829a:	3001      	adds	r0, #1
 801829c:	4770      	bx	lr
 801829e:	2000      	movs	r0, #0
 80182a0:	e7e8      	b.n	8018274 <__hi0bits+0xc>
 80182a2:	2020      	movs	r0, #32
 80182a4:	4770      	bx	lr

080182a6 <__lo0bits>:
 80182a6:	6803      	ldr	r3, [r0, #0]
 80182a8:	4601      	mov	r1, r0
 80182aa:	f013 0207 	ands.w	r2, r3, #7
 80182ae:	d00b      	beq.n	80182c8 <__lo0bits+0x22>
 80182b0:	07da      	lsls	r2, r3, #31
 80182b2:	d423      	bmi.n	80182fc <__lo0bits+0x56>
 80182b4:	0798      	lsls	r0, r3, #30
 80182b6:	bf49      	itett	mi
 80182b8:	085b      	lsrmi	r3, r3, #1
 80182ba:	089b      	lsrpl	r3, r3, #2
 80182bc:	2001      	movmi	r0, #1
 80182be:	600b      	strmi	r3, [r1, #0]
 80182c0:	bf5c      	itt	pl
 80182c2:	600b      	strpl	r3, [r1, #0]
 80182c4:	2002      	movpl	r0, #2
 80182c6:	4770      	bx	lr
 80182c8:	b298      	uxth	r0, r3
 80182ca:	b9a8      	cbnz	r0, 80182f8 <__lo0bits+0x52>
 80182cc:	2010      	movs	r0, #16
 80182ce:	0c1b      	lsrs	r3, r3, #16
 80182d0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80182d4:	bf04      	itt	eq
 80182d6:	0a1b      	lsreq	r3, r3, #8
 80182d8:	3008      	addeq	r0, #8
 80182da:	071a      	lsls	r2, r3, #28
 80182dc:	bf04      	itt	eq
 80182de:	091b      	lsreq	r3, r3, #4
 80182e0:	3004      	addeq	r0, #4
 80182e2:	079a      	lsls	r2, r3, #30
 80182e4:	bf04      	itt	eq
 80182e6:	089b      	lsreq	r3, r3, #2
 80182e8:	3002      	addeq	r0, #2
 80182ea:	07da      	lsls	r2, r3, #31
 80182ec:	d402      	bmi.n	80182f4 <__lo0bits+0x4e>
 80182ee:	085b      	lsrs	r3, r3, #1
 80182f0:	d006      	beq.n	8018300 <__lo0bits+0x5a>
 80182f2:	3001      	adds	r0, #1
 80182f4:	600b      	str	r3, [r1, #0]
 80182f6:	4770      	bx	lr
 80182f8:	4610      	mov	r0, r2
 80182fa:	e7e9      	b.n	80182d0 <__lo0bits+0x2a>
 80182fc:	2000      	movs	r0, #0
 80182fe:	4770      	bx	lr
 8018300:	2020      	movs	r0, #32
 8018302:	4770      	bx	lr

08018304 <__i2b>:
 8018304:	b510      	push	{r4, lr}
 8018306:	460c      	mov	r4, r1
 8018308:	2101      	movs	r1, #1
 801830a:	f7ff fee9 	bl	80180e0 <_Balloc>
 801830e:	2201      	movs	r2, #1
 8018310:	6144      	str	r4, [r0, #20]
 8018312:	6102      	str	r2, [r0, #16]
 8018314:	bd10      	pop	{r4, pc}

08018316 <__multiply>:
 8018316:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801831a:	4614      	mov	r4, r2
 801831c:	690a      	ldr	r2, [r1, #16]
 801831e:	6923      	ldr	r3, [r4, #16]
 8018320:	4688      	mov	r8, r1
 8018322:	429a      	cmp	r2, r3
 8018324:	bfbe      	ittt	lt
 8018326:	460b      	movlt	r3, r1
 8018328:	46a0      	movlt	r8, r4
 801832a:	461c      	movlt	r4, r3
 801832c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8018330:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8018334:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018338:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801833c:	eb07 0609 	add.w	r6, r7, r9
 8018340:	42b3      	cmp	r3, r6
 8018342:	bfb8      	it	lt
 8018344:	3101      	addlt	r1, #1
 8018346:	f7ff fecb 	bl	80180e0 <_Balloc>
 801834a:	f100 0514 	add.w	r5, r0, #20
 801834e:	462b      	mov	r3, r5
 8018350:	2200      	movs	r2, #0
 8018352:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8018356:	4573      	cmp	r3, lr
 8018358:	d316      	bcc.n	8018388 <__multiply+0x72>
 801835a:	f104 0214 	add.w	r2, r4, #20
 801835e:	f108 0114 	add.w	r1, r8, #20
 8018362:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8018366:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801836a:	9300      	str	r3, [sp, #0]
 801836c:	9b00      	ldr	r3, [sp, #0]
 801836e:	9201      	str	r2, [sp, #4]
 8018370:	4293      	cmp	r3, r2
 8018372:	d80c      	bhi.n	801838e <__multiply+0x78>
 8018374:	2e00      	cmp	r6, #0
 8018376:	dd03      	ble.n	8018380 <__multiply+0x6a>
 8018378:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801837c:	2b00      	cmp	r3, #0
 801837e:	d05d      	beq.n	801843c <__multiply+0x126>
 8018380:	6106      	str	r6, [r0, #16]
 8018382:	b003      	add	sp, #12
 8018384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018388:	f843 2b04 	str.w	r2, [r3], #4
 801838c:	e7e3      	b.n	8018356 <__multiply+0x40>
 801838e:	f8b2 b000 	ldrh.w	fp, [r2]
 8018392:	f1bb 0f00 	cmp.w	fp, #0
 8018396:	d023      	beq.n	80183e0 <__multiply+0xca>
 8018398:	4689      	mov	r9, r1
 801839a:	46ac      	mov	ip, r5
 801839c:	f04f 0800 	mov.w	r8, #0
 80183a0:	f859 4b04 	ldr.w	r4, [r9], #4
 80183a4:	f8dc a000 	ldr.w	sl, [ip]
 80183a8:	b2a3      	uxth	r3, r4
 80183aa:	fa1f fa8a 	uxth.w	sl, sl
 80183ae:	fb0b a303 	mla	r3, fp, r3, sl
 80183b2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80183b6:	f8dc 4000 	ldr.w	r4, [ip]
 80183ba:	4443      	add	r3, r8
 80183bc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80183c0:	fb0b 840a 	mla	r4, fp, sl, r8
 80183c4:	46e2      	mov	sl, ip
 80183c6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80183ca:	b29b      	uxth	r3, r3
 80183cc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80183d0:	454f      	cmp	r7, r9
 80183d2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80183d6:	f84a 3b04 	str.w	r3, [sl], #4
 80183da:	d82b      	bhi.n	8018434 <__multiply+0x11e>
 80183dc:	f8cc 8004 	str.w	r8, [ip, #4]
 80183e0:	9b01      	ldr	r3, [sp, #4]
 80183e2:	3204      	adds	r2, #4
 80183e4:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80183e8:	f1ba 0f00 	cmp.w	sl, #0
 80183ec:	d020      	beq.n	8018430 <__multiply+0x11a>
 80183ee:	4689      	mov	r9, r1
 80183f0:	46a8      	mov	r8, r5
 80183f2:	f04f 0b00 	mov.w	fp, #0
 80183f6:	682b      	ldr	r3, [r5, #0]
 80183f8:	f8b9 c000 	ldrh.w	ip, [r9]
 80183fc:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8018400:	b29b      	uxth	r3, r3
 8018402:	fb0a 440c 	mla	r4, sl, ip, r4
 8018406:	46c4      	mov	ip, r8
 8018408:	445c      	add	r4, fp
 801840a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801840e:	f84c 3b04 	str.w	r3, [ip], #4
 8018412:	f859 3b04 	ldr.w	r3, [r9], #4
 8018416:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801841a:	0c1b      	lsrs	r3, r3, #16
 801841c:	fb0a b303 	mla	r3, sl, r3, fp
 8018420:	454f      	cmp	r7, r9
 8018422:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8018426:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801842a:	d805      	bhi.n	8018438 <__multiply+0x122>
 801842c:	f8c8 3004 	str.w	r3, [r8, #4]
 8018430:	3504      	adds	r5, #4
 8018432:	e79b      	b.n	801836c <__multiply+0x56>
 8018434:	46d4      	mov	ip, sl
 8018436:	e7b3      	b.n	80183a0 <__multiply+0x8a>
 8018438:	46e0      	mov	r8, ip
 801843a:	e7dd      	b.n	80183f8 <__multiply+0xe2>
 801843c:	3e01      	subs	r6, #1
 801843e:	e799      	b.n	8018374 <__multiply+0x5e>

08018440 <__pow5mult>:
 8018440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018444:	4615      	mov	r5, r2
 8018446:	f012 0203 	ands.w	r2, r2, #3
 801844a:	4606      	mov	r6, r0
 801844c:	460f      	mov	r7, r1
 801844e:	d007      	beq.n	8018460 <__pow5mult+0x20>
 8018450:	4c21      	ldr	r4, [pc, #132]	; (80184d8 <__pow5mult+0x98>)
 8018452:	3a01      	subs	r2, #1
 8018454:	2300      	movs	r3, #0
 8018456:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801845a:	f7ff fe8c 	bl	8018176 <__multadd>
 801845e:	4607      	mov	r7, r0
 8018460:	10ad      	asrs	r5, r5, #2
 8018462:	d035      	beq.n	80184d0 <__pow5mult+0x90>
 8018464:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8018466:	b93c      	cbnz	r4, 8018478 <__pow5mult+0x38>
 8018468:	2010      	movs	r0, #16
 801846a:	f7fc ff83 	bl	8015374 <malloc>
 801846e:	6270      	str	r0, [r6, #36]	; 0x24
 8018470:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018474:	6004      	str	r4, [r0, #0]
 8018476:	60c4      	str	r4, [r0, #12]
 8018478:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801847c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018480:	b94c      	cbnz	r4, 8018496 <__pow5mult+0x56>
 8018482:	f240 2171 	movw	r1, #625	; 0x271
 8018486:	4630      	mov	r0, r6
 8018488:	f7ff ff3c 	bl	8018304 <__i2b>
 801848c:	2300      	movs	r3, #0
 801848e:	4604      	mov	r4, r0
 8018490:	f8c8 0008 	str.w	r0, [r8, #8]
 8018494:	6003      	str	r3, [r0, #0]
 8018496:	f04f 0800 	mov.w	r8, #0
 801849a:	07eb      	lsls	r3, r5, #31
 801849c:	d50a      	bpl.n	80184b4 <__pow5mult+0x74>
 801849e:	4639      	mov	r1, r7
 80184a0:	4622      	mov	r2, r4
 80184a2:	4630      	mov	r0, r6
 80184a4:	f7ff ff37 	bl	8018316 <__multiply>
 80184a8:	4681      	mov	r9, r0
 80184aa:	4639      	mov	r1, r7
 80184ac:	4630      	mov	r0, r6
 80184ae:	f7ff fe4b 	bl	8018148 <_Bfree>
 80184b2:	464f      	mov	r7, r9
 80184b4:	106d      	asrs	r5, r5, #1
 80184b6:	d00b      	beq.n	80184d0 <__pow5mult+0x90>
 80184b8:	6820      	ldr	r0, [r4, #0]
 80184ba:	b938      	cbnz	r0, 80184cc <__pow5mult+0x8c>
 80184bc:	4622      	mov	r2, r4
 80184be:	4621      	mov	r1, r4
 80184c0:	4630      	mov	r0, r6
 80184c2:	f7ff ff28 	bl	8018316 <__multiply>
 80184c6:	6020      	str	r0, [r4, #0]
 80184c8:	f8c0 8000 	str.w	r8, [r0]
 80184cc:	4604      	mov	r4, r0
 80184ce:	e7e4      	b.n	801849a <__pow5mult+0x5a>
 80184d0:	4638      	mov	r0, r7
 80184d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80184d6:	bf00      	nop
 80184d8:	0801a9c0 	.word	0x0801a9c0

080184dc <__lshift>:
 80184dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80184e0:	460c      	mov	r4, r1
 80184e2:	4607      	mov	r7, r0
 80184e4:	4616      	mov	r6, r2
 80184e6:	6923      	ldr	r3, [r4, #16]
 80184e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80184ec:	eb0a 0903 	add.w	r9, sl, r3
 80184f0:	6849      	ldr	r1, [r1, #4]
 80184f2:	68a3      	ldr	r3, [r4, #8]
 80184f4:	f109 0501 	add.w	r5, r9, #1
 80184f8:	42ab      	cmp	r3, r5
 80184fa:	db32      	blt.n	8018562 <__lshift+0x86>
 80184fc:	4638      	mov	r0, r7
 80184fe:	f7ff fdef 	bl	80180e0 <_Balloc>
 8018502:	2300      	movs	r3, #0
 8018504:	4680      	mov	r8, r0
 8018506:	461a      	mov	r2, r3
 8018508:	f100 0114 	add.w	r1, r0, #20
 801850c:	4553      	cmp	r3, sl
 801850e:	db2b      	blt.n	8018568 <__lshift+0x8c>
 8018510:	6920      	ldr	r0, [r4, #16]
 8018512:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018516:	f104 0314 	add.w	r3, r4, #20
 801851a:	f016 021f 	ands.w	r2, r6, #31
 801851e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018522:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018526:	d025      	beq.n	8018574 <__lshift+0x98>
 8018528:	2000      	movs	r0, #0
 801852a:	f1c2 0e20 	rsb	lr, r2, #32
 801852e:	468a      	mov	sl, r1
 8018530:	681e      	ldr	r6, [r3, #0]
 8018532:	4096      	lsls	r6, r2
 8018534:	4330      	orrs	r0, r6
 8018536:	f84a 0b04 	str.w	r0, [sl], #4
 801853a:	f853 0b04 	ldr.w	r0, [r3], #4
 801853e:	459c      	cmp	ip, r3
 8018540:	fa20 f00e 	lsr.w	r0, r0, lr
 8018544:	d814      	bhi.n	8018570 <__lshift+0x94>
 8018546:	6048      	str	r0, [r1, #4]
 8018548:	b108      	cbz	r0, 801854e <__lshift+0x72>
 801854a:	f109 0502 	add.w	r5, r9, #2
 801854e:	3d01      	subs	r5, #1
 8018550:	4638      	mov	r0, r7
 8018552:	f8c8 5010 	str.w	r5, [r8, #16]
 8018556:	4621      	mov	r1, r4
 8018558:	f7ff fdf6 	bl	8018148 <_Bfree>
 801855c:	4640      	mov	r0, r8
 801855e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018562:	3101      	adds	r1, #1
 8018564:	005b      	lsls	r3, r3, #1
 8018566:	e7c7      	b.n	80184f8 <__lshift+0x1c>
 8018568:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801856c:	3301      	adds	r3, #1
 801856e:	e7cd      	b.n	801850c <__lshift+0x30>
 8018570:	4651      	mov	r1, sl
 8018572:	e7dc      	b.n	801852e <__lshift+0x52>
 8018574:	3904      	subs	r1, #4
 8018576:	f853 2b04 	ldr.w	r2, [r3], #4
 801857a:	459c      	cmp	ip, r3
 801857c:	f841 2f04 	str.w	r2, [r1, #4]!
 8018580:	d8f9      	bhi.n	8018576 <__lshift+0x9a>
 8018582:	e7e4      	b.n	801854e <__lshift+0x72>

08018584 <__mcmp>:
 8018584:	6903      	ldr	r3, [r0, #16]
 8018586:	690a      	ldr	r2, [r1, #16]
 8018588:	b530      	push	{r4, r5, lr}
 801858a:	1a9b      	subs	r3, r3, r2
 801858c:	d10c      	bne.n	80185a8 <__mcmp+0x24>
 801858e:	0092      	lsls	r2, r2, #2
 8018590:	3014      	adds	r0, #20
 8018592:	3114      	adds	r1, #20
 8018594:	1884      	adds	r4, r0, r2
 8018596:	4411      	add	r1, r2
 8018598:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801859c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80185a0:	4295      	cmp	r5, r2
 80185a2:	d003      	beq.n	80185ac <__mcmp+0x28>
 80185a4:	d305      	bcc.n	80185b2 <__mcmp+0x2e>
 80185a6:	2301      	movs	r3, #1
 80185a8:	4618      	mov	r0, r3
 80185aa:	bd30      	pop	{r4, r5, pc}
 80185ac:	42a0      	cmp	r0, r4
 80185ae:	d3f3      	bcc.n	8018598 <__mcmp+0x14>
 80185b0:	e7fa      	b.n	80185a8 <__mcmp+0x24>
 80185b2:	f04f 33ff 	mov.w	r3, #4294967295
 80185b6:	e7f7      	b.n	80185a8 <__mcmp+0x24>

080185b8 <__mdiff>:
 80185b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80185bc:	460d      	mov	r5, r1
 80185be:	4607      	mov	r7, r0
 80185c0:	4611      	mov	r1, r2
 80185c2:	4628      	mov	r0, r5
 80185c4:	4614      	mov	r4, r2
 80185c6:	f7ff ffdd 	bl	8018584 <__mcmp>
 80185ca:	1e06      	subs	r6, r0, #0
 80185cc:	d108      	bne.n	80185e0 <__mdiff+0x28>
 80185ce:	4631      	mov	r1, r6
 80185d0:	4638      	mov	r0, r7
 80185d2:	f7ff fd85 	bl	80180e0 <_Balloc>
 80185d6:	2301      	movs	r3, #1
 80185d8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80185dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80185e0:	bfa4      	itt	ge
 80185e2:	4623      	movge	r3, r4
 80185e4:	462c      	movge	r4, r5
 80185e6:	4638      	mov	r0, r7
 80185e8:	6861      	ldr	r1, [r4, #4]
 80185ea:	bfa6      	itte	ge
 80185ec:	461d      	movge	r5, r3
 80185ee:	2600      	movge	r6, #0
 80185f0:	2601      	movlt	r6, #1
 80185f2:	f7ff fd75 	bl	80180e0 <_Balloc>
 80185f6:	f04f 0e00 	mov.w	lr, #0
 80185fa:	60c6      	str	r6, [r0, #12]
 80185fc:	692b      	ldr	r3, [r5, #16]
 80185fe:	6926      	ldr	r6, [r4, #16]
 8018600:	f104 0214 	add.w	r2, r4, #20
 8018604:	f105 0914 	add.w	r9, r5, #20
 8018608:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801860c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8018610:	f100 0114 	add.w	r1, r0, #20
 8018614:	f852 ab04 	ldr.w	sl, [r2], #4
 8018618:	f859 5b04 	ldr.w	r5, [r9], #4
 801861c:	fa1f f38a 	uxth.w	r3, sl
 8018620:	4473      	add	r3, lr
 8018622:	b2ac      	uxth	r4, r5
 8018624:	1b1b      	subs	r3, r3, r4
 8018626:	0c2c      	lsrs	r4, r5, #16
 8018628:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 801862c:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8018630:	b29b      	uxth	r3, r3
 8018632:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8018636:	45c8      	cmp	r8, r9
 8018638:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 801863c:	4694      	mov	ip, r2
 801863e:	f841 4b04 	str.w	r4, [r1], #4
 8018642:	d8e7      	bhi.n	8018614 <__mdiff+0x5c>
 8018644:	45bc      	cmp	ip, r7
 8018646:	d304      	bcc.n	8018652 <__mdiff+0x9a>
 8018648:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 801864c:	b183      	cbz	r3, 8018670 <__mdiff+0xb8>
 801864e:	6106      	str	r6, [r0, #16]
 8018650:	e7c4      	b.n	80185dc <__mdiff+0x24>
 8018652:	f85c 4b04 	ldr.w	r4, [ip], #4
 8018656:	b2a2      	uxth	r2, r4
 8018658:	4472      	add	r2, lr
 801865a:	1413      	asrs	r3, r2, #16
 801865c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8018660:	b292      	uxth	r2, r2
 8018662:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8018666:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801866a:	f841 2b04 	str.w	r2, [r1], #4
 801866e:	e7e9      	b.n	8018644 <__mdiff+0x8c>
 8018670:	3e01      	subs	r6, #1
 8018672:	e7e9      	b.n	8018648 <__mdiff+0x90>

08018674 <__ulp>:
 8018674:	4b10      	ldr	r3, [pc, #64]	; (80186b8 <__ulp+0x44>)
 8018676:	400b      	ands	r3, r1
 8018678:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801867c:	2b00      	cmp	r3, #0
 801867e:	dd02      	ble.n	8018686 <__ulp+0x12>
 8018680:	2000      	movs	r0, #0
 8018682:	4619      	mov	r1, r3
 8018684:	4770      	bx	lr
 8018686:	425b      	negs	r3, r3
 8018688:	151b      	asrs	r3, r3, #20
 801868a:	2b13      	cmp	r3, #19
 801868c:	f04f 0000 	mov.w	r0, #0
 8018690:	f04f 0100 	mov.w	r1, #0
 8018694:	dc04      	bgt.n	80186a0 <__ulp+0x2c>
 8018696:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801869a:	fa42 f103 	asr.w	r1, r2, r3
 801869e:	4770      	bx	lr
 80186a0:	2201      	movs	r2, #1
 80186a2:	3b14      	subs	r3, #20
 80186a4:	2b1e      	cmp	r3, #30
 80186a6:	bfce      	itee	gt
 80186a8:	4613      	movgt	r3, r2
 80186aa:	f1c3 031f 	rsble	r3, r3, #31
 80186ae:	fa02 f303 	lslle.w	r3, r2, r3
 80186b2:	4618      	mov	r0, r3
 80186b4:	4770      	bx	lr
 80186b6:	bf00      	nop
 80186b8:	7ff00000 	.word	0x7ff00000

080186bc <__b2d>:
 80186bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80186c0:	6907      	ldr	r7, [r0, #16]
 80186c2:	f100 0914 	add.w	r9, r0, #20
 80186c6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80186ca:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80186ce:	f1a7 0804 	sub.w	r8, r7, #4
 80186d2:	4630      	mov	r0, r6
 80186d4:	f7ff fdc8 	bl	8018268 <__hi0bits>
 80186d8:	f1c0 0320 	rsb	r3, r0, #32
 80186dc:	280a      	cmp	r0, #10
 80186de:	600b      	str	r3, [r1, #0]
 80186e0:	491e      	ldr	r1, [pc, #120]	; (801875c <__b2d+0xa0>)
 80186e2:	dc17      	bgt.n	8018714 <__b2d+0x58>
 80186e4:	45c1      	cmp	r9, r8
 80186e6:	bf28      	it	cs
 80186e8:	2200      	movcs	r2, #0
 80186ea:	f1c0 0c0b 	rsb	ip, r0, #11
 80186ee:	fa26 f30c 	lsr.w	r3, r6, ip
 80186f2:	bf38      	it	cc
 80186f4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80186f8:	ea43 0501 	orr.w	r5, r3, r1
 80186fc:	f100 0315 	add.w	r3, r0, #21
 8018700:	fa06 f303 	lsl.w	r3, r6, r3
 8018704:	fa22 f20c 	lsr.w	r2, r2, ip
 8018708:	ea43 0402 	orr.w	r4, r3, r2
 801870c:	4620      	mov	r0, r4
 801870e:	4629      	mov	r1, r5
 8018710:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018714:	45c1      	cmp	r9, r8
 8018716:	bf3a      	itte	cc
 8018718:	f1a7 0808 	subcc.w	r8, r7, #8
 801871c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8018720:	2200      	movcs	r2, #0
 8018722:	f1b0 030b 	subs.w	r3, r0, #11
 8018726:	d015      	beq.n	8018754 <__b2d+0x98>
 8018728:	409e      	lsls	r6, r3
 801872a:	f1c3 0720 	rsb	r7, r3, #32
 801872e:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8018732:	fa22 f107 	lsr.w	r1, r2, r7
 8018736:	45c8      	cmp	r8, r9
 8018738:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 801873c:	ea46 0501 	orr.w	r5, r6, r1
 8018740:	bf94      	ite	ls
 8018742:	2100      	movls	r1, #0
 8018744:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8018748:	fa02 f003 	lsl.w	r0, r2, r3
 801874c:	40f9      	lsrs	r1, r7
 801874e:	ea40 0401 	orr.w	r4, r0, r1
 8018752:	e7db      	b.n	801870c <__b2d+0x50>
 8018754:	ea46 0501 	orr.w	r5, r6, r1
 8018758:	4614      	mov	r4, r2
 801875a:	e7d7      	b.n	801870c <__b2d+0x50>
 801875c:	3ff00000 	.word	0x3ff00000

08018760 <__d2b>:
 8018760:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8018764:	461c      	mov	r4, r3
 8018766:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 801876a:	2101      	movs	r1, #1
 801876c:	4690      	mov	r8, r2
 801876e:	f7ff fcb7 	bl	80180e0 <_Balloc>
 8018772:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8018776:	f3c4 540a 	ubfx	r4, r4, #20, #11
 801877a:	4607      	mov	r7, r0
 801877c:	bb34      	cbnz	r4, 80187cc <__d2b+0x6c>
 801877e:	9201      	str	r2, [sp, #4]
 8018780:	f1b8 0200 	subs.w	r2, r8, #0
 8018784:	d027      	beq.n	80187d6 <__d2b+0x76>
 8018786:	a802      	add	r0, sp, #8
 8018788:	f840 2d08 	str.w	r2, [r0, #-8]!
 801878c:	f7ff fd8b 	bl	80182a6 <__lo0bits>
 8018790:	9900      	ldr	r1, [sp, #0]
 8018792:	b1f0      	cbz	r0, 80187d2 <__d2b+0x72>
 8018794:	9a01      	ldr	r2, [sp, #4]
 8018796:	f1c0 0320 	rsb	r3, r0, #32
 801879a:	fa02 f303 	lsl.w	r3, r2, r3
 801879e:	430b      	orrs	r3, r1
 80187a0:	40c2      	lsrs	r2, r0
 80187a2:	617b      	str	r3, [r7, #20]
 80187a4:	9201      	str	r2, [sp, #4]
 80187a6:	9b01      	ldr	r3, [sp, #4]
 80187a8:	2b00      	cmp	r3, #0
 80187aa:	bf14      	ite	ne
 80187ac:	2102      	movne	r1, #2
 80187ae:	2101      	moveq	r1, #1
 80187b0:	61bb      	str	r3, [r7, #24]
 80187b2:	6139      	str	r1, [r7, #16]
 80187b4:	b1c4      	cbz	r4, 80187e8 <__d2b+0x88>
 80187b6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80187ba:	4404      	add	r4, r0
 80187bc:	6034      	str	r4, [r6, #0]
 80187be:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80187c2:	6028      	str	r0, [r5, #0]
 80187c4:	4638      	mov	r0, r7
 80187c6:	b002      	add	sp, #8
 80187c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80187cc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80187d0:	e7d5      	b.n	801877e <__d2b+0x1e>
 80187d2:	6179      	str	r1, [r7, #20]
 80187d4:	e7e7      	b.n	80187a6 <__d2b+0x46>
 80187d6:	a801      	add	r0, sp, #4
 80187d8:	f7ff fd65 	bl	80182a6 <__lo0bits>
 80187dc:	2101      	movs	r1, #1
 80187de:	9b01      	ldr	r3, [sp, #4]
 80187e0:	6139      	str	r1, [r7, #16]
 80187e2:	617b      	str	r3, [r7, #20]
 80187e4:	3020      	adds	r0, #32
 80187e6:	e7e5      	b.n	80187b4 <__d2b+0x54>
 80187e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80187ec:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80187f0:	6030      	str	r0, [r6, #0]
 80187f2:	6918      	ldr	r0, [r3, #16]
 80187f4:	f7ff fd38 	bl	8018268 <__hi0bits>
 80187f8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80187fc:	e7e1      	b.n	80187c2 <__d2b+0x62>

080187fe <__ratio>:
 80187fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018802:	4688      	mov	r8, r1
 8018804:	4669      	mov	r1, sp
 8018806:	4681      	mov	r9, r0
 8018808:	f7ff ff58 	bl	80186bc <__b2d>
 801880c:	468b      	mov	fp, r1
 801880e:	4606      	mov	r6, r0
 8018810:	460f      	mov	r7, r1
 8018812:	4640      	mov	r0, r8
 8018814:	a901      	add	r1, sp, #4
 8018816:	f7ff ff51 	bl	80186bc <__b2d>
 801881a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801881e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8018822:	460d      	mov	r5, r1
 8018824:	eba3 0c02 	sub.w	ip, r3, r2
 8018828:	e9dd 3200 	ldrd	r3, r2, [sp]
 801882c:	1a9b      	subs	r3, r3, r2
 801882e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8018832:	2b00      	cmp	r3, #0
 8018834:	bfd5      	itete	le
 8018836:	460a      	movle	r2, r1
 8018838:	463a      	movgt	r2, r7
 801883a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801883e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8018842:	bfd8      	it	le
 8018844:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8018848:	462b      	mov	r3, r5
 801884a:	4602      	mov	r2, r0
 801884c:	4659      	mov	r1, fp
 801884e:	4630      	mov	r0, r6
 8018850:	f7e7 ffa8 	bl	80007a4 <__aeabi_ddiv>
 8018854:	b003      	add	sp, #12
 8018856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801885a <__copybits>:
 801885a:	3901      	subs	r1, #1
 801885c:	b510      	push	{r4, lr}
 801885e:	1149      	asrs	r1, r1, #5
 8018860:	6914      	ldr	r4, [r2, #16]
 8018862:	3101      	adds	r1, #1
 8018864:	f102 0314 	add.w	r3, r2, #20
 8018868:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801886c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8018870:	42a3      	cmp	r3, r4
 8018872:	4602      	mov	r2, r0
 8018874:	d303      	bcc.n	801887e <__copybits+0x24>
 8018876:	2300      	movs	r3, #0
 8018878:	428a      	cmp	r2, r1
 801887a:	d305      	bcc.n	8018888 <__copybits+0x2e>
 801887c:	bd10      	pop	{r4, pc}
 801887e:	f853 2b04 	ldr.w	r2, [r3], #4
 8018882:	f840 2b04 	str.w	r2, [r0], #4
 8018886:	e7f3      	b.n	8018870 <__copybits+0x16>
 8018888:	f842 3b04 	str.w	r3, [r2], #4
 801888c:	e7f4      	b.n	8018878 <__copybits+0x1e>

0801888e <__any_on>:
 801888e:	f100 0214 	add.w	r2, r0, #20
 8018892:	6900      	ldr	r0, [r0, #16]
 8018894:	114b      	asrs	r3, r1, #5
 8018896:	4298      	cmp	r0, r3
 8018898:	b510      	push	{r4, lr}
 801889a:	db11      	blt.n	80188c0 <__any_on+0x32>
 801889c:	dd0a      	ble.n	80188b4 <__any_on+0x26>
 801889e:	f011 011f 	ands.w	r1, r1, #31
 80188a2:	d007      	beq.n	80188b4 <__any_on+0x26>
 80188a4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80188a8:	fa24 f001 	lsr.w	r0, r4, r1
 80188ac:	fa00 f101 	lsl.w	r1, r0, r1
 80188b0:	428c      	cmp	r4, r1
 80188b2:	d10b      	bne.n	80188cc <__any_on+0x3e>
 80188b4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80188b8:	4293      	cmp	r3, r2
 80188ba:	d803      	bhi.n	80188c4 <__any_on+0x36>
 80188bc:	2000      	movs	r0, #0
 80188be:	bd10      	pop	{r4, pc}
 80188c0:	4603      	mov	r3, r0
 80188c2:	e7f7      	b.n	80188b4 <__any_on+0x26>
 80188c4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80188c8:	2900      	cmp	r1, #0
 80188ca:	d0f5      	beq.n	80188b8 <__any_on+0x2a>
 80188cc:	2001      	movs	r0, #1
 80188ce:	e7f6      	b.n	80188be <__any_on+0x30>

080188d0 <_calloc_r>:
 80188d0:	b538      	push	{r3, r4, r5, lr}
 80188d2:	fb02 f401 	mul.w	r4, r2, r1
 80188d6:	4621      	mov	r1, r4
 80188d8:	f7fc fdca 	bl	8015470 <_malloc_r>
 80188dc:	4605      	mov	r5, r0
 80188de:	b118      	cbz	r0, 80188e8 <_calloc_r+0x18>
 80188e0:	4622      	mov	r2, r4
 80188e2:	2100      	movs	r1, #0
 80188e4:	f7fc fd70 	bl	80153c8 <memset>
 80188e8:	4628      	mov	r0, r5
 80188ea:	bd38      	pop	{r3, r4, r5, pc}

080188ec <__ssputs_r>:
 80188ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80188f0:	688e      	ldr	r6, [r1, #8]
 80188f2:	4682      	mov	sl, r0
 80188f4:	429e      	cmp	r6, r3
 80188f6:	460c      	mov	r4, r1
 80188f8:	4690      	mov	r8, r2
 80188fa:	4699      	mov	r9, r3
 80188fc:	d837      	bhi.n	801896e <__ssputs_r+0x82>
 80188fe:	898a      	ldrh	r2, [r1, #12]
 8018900:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018904:	d031      	beq.n	801896a <__ssputs_r+0x7e>
 8018906:	2302      	movs	r3, #2
 8018908:	6825      	ldr	r5, [r4, #0]
 801890a:	6909      	ldr	r1, [r1, #16]
 801890c:	1a6f      	subs	r7, r5, r1
 801890e:	6965      	ldr	r5, [r4, #20]
 8018910:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018914:	fb95 f5f3 	sdiv	r5, r5, r3
 8018918:	f109 0301 	add.w	r3, r9, #1
 801891c:	443b      	add	r3, r7
 801891e:	429d      	cmp	r5, r3
 8018920:	bf38      	it	cc
 8018922:	461d      	movcc	r5, r3
 8018924:	0553      	lsls	r3, r2, #21
 8018926:	d530      	bpl.n	801898a <__ssputs_r+0x9e>
 8018928:	4629      	mov	r1, r5
 801892a:	f7fc fda1 	bl	8015470 <_malloc_r>
 801892e:	4606      	mov	r6, r0
 8018930:	b950      	cbnz	r0, 8018948 <__ssputs_r+0x5c>
 8018932:	230c      	movs	r3, #12
 8018934:	f04f 30ff 	mov.w	r0, #4294967295
 8018938:	f8ca 3000 	str.w	r3, [sl]
 801893c:	89a3      	ldrh	r3, [r4, #12]
 801893e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018942:	81a3      	strh	r3, [r4, #12]
 8018944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018948:	463a      	mov	r2, r7
 801894a:	6921      	ldr	r1, [r4, #16]
 801894c:	f7fc fd31 	bl	80153b2 <memcpy>
 8018950:	89a3      	ldrh	r3, [r4, #12]
 8018952:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018956:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801895a:	81a3      	strh	r3, [r4, #12]
 801895c:	6126      	str	r6, [r4, #16]
 801895e:	443e      	add	r6, r7
 8018960:	6026      	str	r6, [r4, #0]
 8018962:	464e      	mov	r6, r9
 8018964:	6165      	str	r5, [r4, #20]
 8018966:	1bed      	subs	r5, r5, r7
 8018968:	60a5      	str	r5, [r4, #8]
 801896a:	454e      	cmp	r6, r9
 801896c:	d900      	bls.n	8018970 <__ssputs_r+0x84>
 801896e:	464e      	mov	r6, r9
 8018970:	4632      	mov	r2, r6
 8018972:	4641      	mov	r1, r8
 8018974:	6820      	ldr	r0, [r4, #0]
 8018976:	f000 fca3 	bl	80192c0 <memmove>
 801897a:	68a3      	ldr	r3, [r4, #8]
 801897c:	2000      	movs	r0, #0
 801897e:	1b9b      	subs	r3, r3, r6
 8018980:	60a3      	str	r3, [r4, #8]
 8018982:	6823      	ldr	r3, [r4, #0]
 8018984:	441e      	add	r6, r3
 8018986:	6026      	str	r6, [r4, #0]
 8018988:	e7dc      	b.n	8018944 <__ssputs_r+0x58>
 801898a:	462a      	mov	r2, r5
 801898c:	f000 fcb1 	bl	80192f2 <_realloc_r>
 8018990:	4606      	mov	r6, r0
 8018992:	2800      	cmp	r0, #0
 8018994:	d1e2      	bne.n	801895c <__ssputs_r+0x70>
 8018996:	6921      	ldr	r1, [r4, #16]
 8018998:	4650      	mov	r0, sl
 801899a:	f7fc fd1d 	bl	80153d8 <_free_r>
 801899e:	e7c8      	b.n	8018932 <__ssputs_r+0x46>

080189a0 <_svfiprintf_r>:
 80189a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80189a4:	461d      	mov	r5, r3
 80189a6:	898b      	ldrh	r3, [r1, #12]
 80189a8:	b09d      	sub	sp, #116	; 0x74
 80189aa:	061f      	lsls	r7, r3, #24
 80189ac:	4680      	mov	r8, r0
 80189ae:	460c      	mov	r4, r1
 80189b0:	4616      	mov	r6, r2
 80189b2:	d50f      	bpl.n	80189d4 <_svfiprintf_r+0x34>
 80189b4:	690b      	ldr	r3, [r1, #16]
 80189b6:	b96b      	cbnz	r3, 80189d4 <_svfiprintf_r+0x34>
 80189b8:	2140      	movs	r1, #64	; 0x40
 80189ba:	f7fc fd59 	bl	8015470 <_malloc_r>
 80189be:	6020      	str	r0, [r4, #0]
 80189c0:	6120      	str	r0, [r4, #16]
 80189c2:	b928      	cbnz	r0, 80189d0 <_svfiprintf_r+0x30>
 80189c4:	230c      	movs	r3, #12
 80189c6:	f8c8 3000 	str.w	r3, [r8]
 80189ca:	f04f 30ff 	mov.w	r0, #4294967295
 80189ce:	e0c8      	b.n	8018b62 <_svfiprintf_r+0x1c2>
 80189d0:	2340      	movs	r3, #64	; 0x40
 80189d2:	6163      	str	r3, [r4, #20]
 80189d4:	2300      	movs	r3, #0
 80189d6:	9309      	str	r3, [sp, #36]	; 0x24
 80189d8:	2320      	movs	r3, #32
 80189da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80189de:	2330      	movs	r3, #48	; 0x30
 80189e0:	f04f 0b01 	mov.w	fp, #1
 80189e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80189e8:	9503      	str	r5, [sp, #12]
 80189ea:	4637      	mov	r7, r6
 80189ec:	463d      	mov	r5, r7
 80189ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 80189f2:	b10b      	cbz	r3, 80189f8 <_svfiprintf_r+0x58>
 80189f4:	2b25      	cmp	r3, #37	; 0x25
 80189f6:	d13e      	bne.n	8018a76 <_svfiprintf_r+0xd6>
 80189f8:	ebb7 0a06 	subs.w	sl, r7, r6
 80189fc:	d00b      	beq.n	8018a16 <_svfiprintf_r+0x76>
 80189fe:	4653      	mov	r3, sl
 8018a00:	4632      	mov	r2, r6
 8018a02:	4621      	mov	r1, r4
 8018a04:	4640      	mov	r0, r8
 8018a06:	f7ff ff71 	bl	80188ec <__ssputs_r>
 8018a0a:	3001      	adds	r0, #1
 8018a0c:	f000 80a4 	beq.w	8018b58 <_svfiprintf_r+0x1b8>
 8018a10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018a12:	4453      	add	r3, sl
 8018a14:	9309      	str	r3, [sp, #36]	; 0x24
 8018a16:	783b      	ldrb	r3, [r7, #0]
 8018a18:	2b00      	cmp	r3, #0
 8018a1a:	f000 809d 	beq.w	8018b58 <_svfiprintf_r+0x1b8>
 8018a1e:	2300      	movs	r3, #0
 8018a20:	f04f 32ff 	mov.w	r2, #4294967295
 8018a24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018a28:	9304      	str	r3, [sp, #16]
 8018a2a:	9307      	str	r3, [sp, #28]
 8018a2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018a30:	931a      	str	r3, [sp, #104]	; 0x68
 8018a32:	462f      	mov	r7, r5
 8018a34:	2205      	movs	r2, #5
 8018a36:	f817 1b01 	ldrb.w	r1, [r7], #1
 8018a3a:	4850      	ldr	r0, [pc, #320]	; (8018b7c <_svfiprintf_r+0x1dc>)
 8018a3c:	f7ff fb40 	bl	80180c0 <memchr>
 8018a40:	9b04      	ldr	r3, [sp, #16]
 8018a42:	b9d0      	cbnz	r0, 8018a7a <_svfiprintf_r+0xda>
 8018a44:	06d9      	lsls	r1, r3, #27
 8018a46:	bf44      	itt	mi
 8018a48:	2220      	movmi	r2, #32
 8018a4a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018a4e:	071a      	lsls	r2, r3, #28
 8018a50:	bf44      	itt	mi
 8018a52:	222b      	movmi	r2, #43	; 0x2b
 8018a54:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018a58:	782a      	ldrb	r2, [r5, #0]
 8018a5a:	2a2a      	cmp	r2, #42	; 0x2a
 8018a5c:	d015      	beq.n	8018a8a <_svfiprintf_r+0xea>
 8018a5e:	462f      	mov	r7, r5
 8018a60:	2000      	movs	r0, #0
 8018a62:	250a      	movs	r5, #10
 8018a64:	9a07      	ldr	r2, [sp, #28]
 8018a66:	4639      	mov	r1, r7
 8018a68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018a6c:	3b30      	subs	r3, #48	; 0x30
 8018a6e:	2b09      	cmp	r3, #9
 8018a70:	d94d      	bls.n	8018b0e <_svfiprintf_r+0x16e>
 8018a72:	b1b8      	cbz	r0, 8018aa4 <_svfiprintf_r+0x104>
 8018a74:	e00f      	b.n	8018a96 <_svfiprintf_r+0xf6>
 8018a76:	462f      	mov	r7, r5
 8018a78:	e7b8      	b.n	80189ec <_svfiprintf_r+0x4c>
 8018a7a:	4a40      	ldr	r2, [pc, #256]	; (8018b7c <_svfiprintf_r+0x1dc>)
 8018a7c:	463d      	mov	r5, r7
 8018a7e:	1a80      	subs	r0, r0, r2
 8018a80:	fa0b f000 	lsl.w	r0, fp, r0
 8018a84:	4318      	orrs	r0, r3
 8018a86:	9004      	str	r0, [sp, #16]
 8018a88:	e7d3      	b.n	8018a32 <_svfiprintf_r+0x92>
 8018a8a:	9a03      	ldr	r2, [sp, #12]
 8018a8c:	1d11      	adds	r1, r2, #4
 8018a8e:	6812      	ldr	r2, [r2, #0]
 8018a90:	9103      	str	r1, [sp, #12]
 8018a92:	2a00      	cmp	r2, #0
 8018a94:	db01      	blt.n	8018a9a <_svfiprintf_r+0xfa>
 8018a96:	9207      	str	r2, [sp, #28]
 8018a98:	e004      	b.n	8018aa4 <_svfiprintf_r+0x104>
 8018a9a:	4252      	negs	r2, r2
 8018a9c:	f043 0302 	orr.w	r3, r3, #2
 8018aa0:	9207      	str	r2, [sp, #28]
 8018aa2:	9304      	str	r3, [sp, #16]
 8018aa4:	783b      	ldrb	r3, [r7, #0]
 8018aa6:	2b2e      	cmp	r3, #46	; 0x2e
 8018aa8:	d10c      	bne.n	8018ac4 <_svfiprintf_r+0x124>
 8018aaa:	787b      	ldrb	r3, [r7, #1]
 8018aac:	2b2a      	cmp	r3, #42	; 0x2a
 8018aae:	d133      	bne.n	8018b18 <_svfiprintf_r+0x178>
 8018ab0:	9b03      	ldr	r3, [sp, #12]
 8018ab2:	3702      	adds	r7, #2
 8018ab4:	1d1a      	adds	r2, r3, #4
 8018ab6:	681b      	ldr	r3, [r3, #0]
 8018ab8:	9203      	str	r2, [sp, #12]
 8018aba:	2b00      	cmp	r3, #0
 8018abc:	bfb8      	it	lt
 8018abe:	f04f 33ff 	movlt.w	r3, #4294967295
 8018ac2:	9305      	str	r3, [sp, #20]
 8018ac4:	4d2e      	ldr	r5, [pc, #184]	; (8018b80 <_svfiprintf_r+0x1e0>)
 8018ac6:	2203      	movs	r2, #3
 8018ac8:	7839      	ldrb	r1, [r7, #0]
 8018aca:	4628      	mov	r0, r5
 8018acc:	f7ff faf8 	bl	80180c0 <memchr>
 8018ad0:	b138      	cbz	r0, 8018ae2 <_svfiprintf_r+0x142>
 8018ad2:	2340      	movs	r3, #64	; 0x40
 8018ad4:	1b40      	subs	r0, r0, r5
 8018ad6:	fa03 f000 	lsl.w	r0, r3, r0
 8018ada:	9b04      	ldr	r3, [sp, #16]
 8018adc:	3701      	adds	r7, #1
 8018ade:	4303      	orrs	r3, r0
 8018ae0:	9304      	str	r3, [sp, #16]
 8018ae2:	7839      	ldrb	r1, [r7, #0]
 8018ae4:	2206      	movs	r2, #6
 8018ae6:	4827      	ldr	r0, [pc, #156]	; (8018b84 <_svfiprintf_r+0x1e4>)
 8018ae8:	1c7e      	adds	r6, r7, #1
 8018aea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018aee:	f7ff fae7 	bl	80180c0 <memchr>
 8018af2:	2800      	cmp	r0, #0
 8018af4:	d038      	beq.n	8018b68 <_svfiprintf_r+0x1c8>
 8018af6:	4b24      	ldr	r3, [pc, #144]	; (8018b88 <_svfiprintf_r+0x1e8>)
 8018af8:	bb13      	cbnz	r3, 8018b40 <_svfiprintf_r+0x1a0>
 8018afa:	9b03      	ldr	r3, [sp, #12]
 8018afc:	3307      	adds	r3, #7
 8018afe:	f023 0307 	bic.w	r3, r3, #7
 8018b02:	3308      	adds	r3, #8
 8018b04:	9303      	str	r3, [sp, #12]
 8018b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018b08:	444b      	add	r3, r9
 8018b0a:	9309      	str	r3, [sp, #36]	; 0x24
 8018b0c:	e76d      	b.n	80189ea <_svfiprintf_r+0x4a>
 8018b0e:	fb05 3202 	mla	r2, r5, r2, r3
 8018b12:	2001      	movs	r0, #1
 8018b14:	460f      	mov	r7, r1
 8018b16:	e7a6      	b.n	8018a66 <_svfiprintf_r+0xc6>
 8018b18:	2300      	movs	r3, #0
 8018b1a:	250a      	movs	r5, #10
 8018b1c:	4619      	mov	r1, r3
 8018b1e:	3701      	adds	r7, #1
 8018b20:	9305      	str	r3, [sp, #20]
 8018b22:	4638      	mov	r0, r7
 8018b24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018b28:	3a30      	subs	r2, #48	; 0x30
 8018b2a:	2a09      	cmp	r2, #9
 8018b2c:	d903      	bls.n	8018b36 <_svfiprintf_r+0x196>
 8018b2e:	2b00      	cmp	r3, #0
 8018b30:	d0c8      	beq.n	8018ac4 <_svfiprintf_r+0x124>
 8018b32:	9105      	str	r1, [sp, #20]
 8018b34:	e7c6      	b.n	8018ac4 <_svfiprintf_r+0x124>
 8018b36:	fb05 2101 	mla	r1, r5, r1, r2
 8018b3a:	2301      	movs	r3, #1
 8018b3c:	4607      	mov	r7, r0
 8018b3e:	e7f0      	b.n	8018b22 <_svfiprintf_r+0x182>
 8018b40:	ab03      	add	r3, sp, #12
 8018b42:	9300      	str	r3, [sp, #0]
 8018b44:	4622      	mov	r2, r4
 8018b46:	4b11      	ldr	r3, [pc, #68]	; (8018b8c <_svfiprintf_r+0x1ec>)
 8018b48:	a904      	add	r1, sp, #16
 8018b4a:	4640      	mov	r0, r8
 8018b4c:	f7fc fd7c 	bl	8015648 <_printf_float>
 8018b50:	f1b0 3fff 	cmp.w	r0, #4294967295
 8018b54:	4681      	mov	r9, r0
 8018b56:	d1d6      	bne.n	8018b06 <_svfiprintf_r+0x166>
 8018b58:	89a3      	ldrh	r3, [r4, #12]
 8018b5a:	065b      	lsls	r3, r3, #25
 8018b5c:	f53f af35 	bmi.w	80189ca <_svfiprintf_r+0x2a>
 8018b60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018b62:	b01d      	add	sp, #116	; 0x74
 8018b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b68:	ab03      	add	r3, sp, #12
 8018b6a:	9300      	str	r3, [sp, #0]
 8018b6c:	4622      	mov	r2, r4
 8018b6e:	4b07      	ldr	r3, [pc, #28]	; (8018b8c <_svfiprintf_r+0x1ec>)
 8018b70:	a904      	add	r1, sp, #16
 8018b72:	4640      	mov	r0, r8
 8018b74:	f7fd f814 	bl	8015ba0 <_printf_i>
 8018b78:	e7ea      	b.n	8018b50 <_svfiprintf_r+0x1b0>
 8018b7a:	bf00      	nop
 8018b7c:	0801a9cc 	.word	0x0801a9cc
 8018b80:	0801a9d2 	.word	0x0801a9d2
 8018b84:	0801a9d6 	.word	0x0801a9d6
 8018b88:	08015649 	.word	0x08015649
 8018b8c:	080188ed 	.word	0x080188ed

08018b90 <__sfputc_r>:
 8018b90:	6893      	ldr	r3, [r2, #8]
 8018b92:	b410      	push	{r4}
 8018b94:	3b01      	subs	r3, #1
 8018b96:	2b00      	cmp	r3, #0
 8018b98:	6093      	str	r3, [r2, #8]
 8018b9a:	da07      	bge.n	8018bac <__sfputc_r+0x1c>
 8018b9c:	6994      	ldr	r4, [r2, #24]
 8018b9e:	42a3      	cmp	r3, r4
 8018ba0:	db01      	blt.n	8018ba6 <__sfputc_r+0x16>
 8018ba2:	290a      	cmp	r1, #10
 8018ba4:	d102      	bne.n	8018bac <__sfputc_r+0x1c>
 8018ba6:	bc10      	pop	{r4}
 8018ba8:	f000 b974 	b.w	8018e94 <__swbuf_r>
 8018bac:	6813      	ldr	r3, [r2, #0]
 8018bae:	1c58      	adds	r0, r3, #1
 8018bb0:	6010      	str	r0, [r2, #0]
 8018bb2:	7019      	strb	r1, [r3, #0]
 8018bb4:	4608      	mov	r0, r1
 8018bb6:	bc10      	pop	{r4}
 8018bb8:	4770      	bx	lr

08018bba <__sfputs_r>:
 8018bba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018bbc:	4606      	mov	r6, r0
 8018bbe:	460f      	mov	r7, r1
 8018bc0:	4614      	mov	r4, r2
 8018bc2:	18d5      	adds	r5, r2, r3
 8018bc4:	42ac      	cmp	r4, r5
 8018bc6:	d101      	bne.n	8018bcc <__sfputs_r+0x12>
 8018bc8:	2000      	movs	r0, #0
 8018bca:	e007      	b.n	8018bdc <__sfputs_r+0x22>
 8018bcc:	463a      	mov	r2, r7
 8018bce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018bd2:	4630      	mov	r0, r6
 8018bd4:	f7ff ffdc 	bl	8018b90 <__sfputc_r>
 8018bd8:	1c43      	adds	r3, r0, #1
 8018bda:	d1f3      	bne.n	8018bc4 <__sfputs_r+0xa>
 8018bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018be0 <_vfiprintf_r>:
 8018be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018be4:	460c      	mov	r4, r1
 8018be6:	b09d      	sub	sp, #116	; 0x74
 8018be8:	4617      	mov	r7, r2
 8018bea:	461d      	mov	r5, r3
 8018bec:	4606      	mov	r6, r0
 8018bee:	b118      	cbz	r0, 8018bf8 <_vfiprintf_r+0x18>
 8018bf0:	6983      	ldr	r3, [r0, #24]
 8018bf2:	b90b      	cbnz	r3, 8018bf8 <_vfiprintf_r+0x18>
 8018bf4:	f7fe fe8c 	bl	8017910 <__sinit>
 8018bf8:	4b7c      	ldr	r3, [pc, #496]	; (8018dec <_vfiprintf_r+0x20c>)
 8018bfa:	429c      	cmp	r4, r3
 8018bfc:	d158      	bne.n	8018cb0 <_vfiprintf_r+0xd0>
 8018bfe:	6874      	ldr	r4, [r6, #4]
 8018c00:	89a3      	ldrh	r3, [r4, #12]
 8018c02:	0718      	lsls	r0, r3, #28
 8018c04:	d55e      	bpl.n	8018cc4 <_vfiprintf_r+0xe4>
 8018c06:	6923      	ldr	r3, [r4, #16]
 8018c08:	2b00      	cmp	r3, #0
 8018c0a:	d05b      	beq.n	8018cc4 <_vfiprintf_r+0xe4>
 8018c0c:	2300      	movs	r3, #0
 8018c0e:	9309      	str	r3, [sp, #36]	; 0x24
 8018c10:	2320      	movs	r3, #32
 8018c12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018c16:	2330      	movs	r3, #48	; 0x30
 8018c18:	f04f 0b01 	mov.w	fp, #1
 8018c1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018c20:	9503      	str	r5, [sp, #12]
 8018c22:	46b8      	mov	r8, r7
 8018c24:	4645      	mov	r5, r8
 8018c26:	f815 3b01 	ldrb.w	r3, [r5], #1
 8018c2a:	b10b      	cbz	r3, 8018c30 <_vfiprintf_r+0x50>
 8018c2c:	2b25      	cmp	r3, #37	; 0x25
 8018c2e:	d154      	bne.n	8018cda <_vfiprintf_r+0xfa>
 8018c30:	ebb8 0a07 	subs.w	sl, r8, r7
 8018c34:	d00b      	beq.n	8018c4e <_vfiprintf_r+0x6e>
 8018c36:	4653      	mov	r3, sl
 8018c38:	463a      	mov	r2, r7
 8018c3a:	4621      	mov	r1, r4
 8018c3c:	4630      	mov	r0, r6
 8018c3e:	f7ff ffbc 	bl	8018bba <__sfputs_r>
 8018c42:	3001      	adds	r0, #1
 8018c44:	f000 80c2 	beq.w	8018dcc <_vfiprintf_r+0x1ec>
 8018c48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018c4a:	4453      	add	r3, sl
 8018c4c:	9309      	str	r3, [sp, #36]	; 0x24
 8018c4e:	f898 3000 	ldrb.w	r3, [r8]
 8018c52:	2b00      	cmp	r3, #0
 8018c54:	f000 80ba 	beq.w	8018dcc <_vfiprintf_r+0x1ec>
 8018c58:	2300      	movs	r3, #0
 8018c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8018c5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018c62:	9304      	str	r3, [sp, #16]
 8018c64:	9307      	str	r3, [sp, #28]
 8018c66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018c6a:	931a      	str	r3, [sp, #104]	; 0x68
 8018c6c:	46a8      	mov	r8, r5
 8018c6e:	2205      	movs	r2, #5
 8018c70:	f818 1b01 	ldrb.w	r1, [r8], #1
 8018c74:	485e      	ldr	r0, [pc, #376]	; (8018df0 <_vfiprintf_r+0x210>)
 8018c76:	f7ff fa23 	bl	80180c0 <memchr>
 8018c7a:	9b04      	ldr	r3, [sp, #16]
 8018c7c:	bb78      	cbnz	r0, 8018cde <_vfiprintf_r+0xfe>
 8018c7e:	06d9      	lsls	r1, r3, #27
 8018c80:	bf44      	itt	mi
 8018c82:	2220      	movmi	r2, #32
 8018c84:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018c88:	071a      	lsls	r2, r3, #28
 8018c8a:	bf44      	itt	mi
 8018c8c:	222b      	movmi	r2, #43	; 0x2b
 8018c8e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018c92:	782a      	ldrb	r2, [r5, #0]
 8018c94:	2a2a      	cmp	r2, #42	; 0x2a
 8018c96:	d02a      	beq.n	8018cee <_vfiprintf_r+0x10e>
 8018c98:	46a8      	mov	r8, r5
 8018c9a:	2000      	movs	r0, #0
 8018c9c:	250a      	movs	r5, #10
 8018c9e:	9a07      	ldr	r2, [sp, #28]
 8018ca0:	4641      	mov	r1, r8
 8018ca2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018ca6:	3b30      	subs	r3, #48	; 0x30
 8018ca8:	2b09      	cmp	r3, #9
 8018caa:	d969      	bls.n	8018d80 <_vfiprintf_r+0x1a0>
 8018cac:	b360      	cbz	r0, 8018d08 <_vfiprintf_r+0x128>
 8018cae:	e024      	b.n	8018cfa <_vfiprintf_r+0x11a>
 8018cb0:	4b50      	ldr	r3, [pc, #320]	; (8018df4 <_vfiprintf_r+0x214>)
 8018cb2:	429c      	cmp	r4, r3
 8018cb4:	d101      	bne.n	8018cba <_vfiprintf_r+0xda>
 8018cb6:	68b4      	ldr	r4, [r6, #8]
 8018cb8:	e7a2      	b.n	8018c00 <_vfiprintf_r+0x20>
 8018cba:	4b4f      	ldr	r3, [pc, #316]	; (8018df8 <_vfiprintf_r+0x218>)
 8018cbc:	429c      	cmp	r4, r3
 8018cbe:	bf08      	it	eq
 8018cc0:	68f4      	ldreq	r4, [r6, #12]
 8018cc2:	e79d      	b.n	8018c00 <_vfiprintf_r+0x20>
 8018cc4:	4621      	mov	r1, r4
 8018cc6:	4630      	mov	r0, r6
 8018cc8:	f000 f956 	bl	8018f78 <__swsetup_r>
 8018ccc:	2800      	cmp	r0, #0
 8018cce:	d09d      	beq.n	8018c0c <_vfiprintf_r+0x2c>
 8018cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8018cd4:	b01d      	add	sp, #116	; 0x74
 8018cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018cda:	46a8      	mov	r8, r5
 8018cdc:	e7a2      	b.n	8018c24 <_vfiprintf_r+0x44>
 8018cde:	4a44      	ldr	r2, [pc, #272]	; (8018df0 <_vfiprintf_r+0x210>)
 8018ce0:	4645      	mov	r5, r8
 8018ce2:	1a80      	subs	r0, r0, r2
 8018ce4:	fa0b f000 	lsl.w	r0, fp, r0
 8018ce8:	4318      	orrs	r0, r3
 8018cea:	9004      	str	r0, [sp, #16]
 8018cec:	e7be      	b.n	8018c6c <_vfiprintf_r+0x8c>
 8018cee:	9a03      	ldr	r2, [sp, #12]
 8018cf0:	1d11      	adds	r1, r2, #4
 8018cf2:	6812      	ldr	r2, [r2, #0]
 8018cf4:	9103      	str	r1, [sp, #12]
 8018cf6:	2a00      	cmp	r2, #0
 8018cf8:	db01      	blt.n	8018cfe <_vfiprintf_r+0x11e>
 8018cfa:	9207      	str	r2, [sp, #28]
 8018cfc:	e004      	b.n	8018d08 <_vfiprintf_r+0x128>
 8018cfe:	4252      	negs	r2, r2
 8018d00:	f043 0302 	orr.w	r3, r3, #2
 8018d04:	9207      	str	r2, [sp, #28]
 8018d06:	9304      	str	r3, [sp, #16]
 8018d08:	f898 3000 	ldrb.w	r3, [r8]
 8018d0c:	2b2e      	cmp	r3, #46	; 0x2e
 8018d0e:	d10e      	bne.n	8018d2e <_vfiprintf_r+0x14e>
 8018d10:	f898 3001 	ldrb.w	r3, [r8, #1]
 8018d14:	2b2a      	cmp	r3, #42	; 0x2a
 8018d16:	d138      	bne.n	8018d8a <_vfiprintf_r+0x1aa>
 8018d18:	9b03      	ldr	r3, [sp, #12]
 8018d1a:	f108 0802 	add.w	r8, r8, #2
 8018d1e:	1d1a      	adds	r2, r3, #4
 8018d20:	681b      	ldr	r3, [r3, #0]
 8018d22:	9203      	str	r2, [sp, #12]
 8018d24:	2b00      	cmp	r3, #0
 8018d26:	bfb8      	it	lt
 8018d28:	f04f 33ff 	movlt.w	r3, #4294967295
 8018d2c:	9305      	str	r3, [sp, #20]
 8018d2e:	4d33      	ldr	r5, [pc, #204]	; (8018dfc <_vfiprintf_r+0x21c>)
 8018d30:	2203      	movs	r2, #3
 8018d32:	f898 1000 	ldrb.w	r1, [r8]
 8018d36:	4628      	mov	r0, r5
 8018d38:	f7ff f9c2 	bl	80180c0 <memchr>
 8018d3c:	b140      	cbz	r0, 8018d50 <_vfiprintf_r+0x170>
 8018d3e:	2340      	movs	r3, #64	; 0x40
 8018d40:	1b40      	subs	r0, r0, r5
 8018d42:	fa03 f000 	lsl.w	r0, r3, r0
 8018d46:	9b04      	ldr	r3, [sp, #16]
 8018d48:	f108 0801 	add.w	r8, r8, #1
 8018d4c:	4303      	orrs	r3, r0
 8018d4e:	9304      	str	r3, [sp, #16]
 8018d50:	f898 1000 	ldrb.w	r1, [r8]
 8018d54:	2206      	movs	r2, #6
 8018d56:	482a      	ldr	r0, [pc, #168]	; (8018e00 <_vfiprintf_r+0x220>)
 8018d58:	f108 0701 	add.w	r7, r8, #1
 8018d5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018d60:	f7ff f9ae 	bl	80180c0 <memchr>
 8018d64:	2800      	cmp	r0, #0
 8018d66:	d037      	beq.n	8018dd8 <_vfiprintf_r+0x1f8>
 8018d68:	4b26      	ldr	r3, [pc, #152]	; (8018e04 <_vfiprintf_r+0x224>)
 8018d6a:	bb1b      	cbnz	r3, 8018db4 <_vfiprintf_r+0x1d4>
 8018d6c:	9b03      	ldr	r3, [sp, #12]
 8018d6e:	3307      	adds	r3, #7
 8018d70:	f023 0307 	bic.w	r3, r3, #7
 8018d74:	3308      	adds	r3, #8
 8018d76:	9303      	str	r3, [sp, #12]
 8018d78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018d7a:	444b      	add	r3, r9
 8018d7c:	9309      	str	r3, [sp, #36]	; 0x24
 8018d7e:	e750      	b.n	8018c22 <_vfiprintf_r+0x42>
 8018d80:	fb05 3202 	mla	r2, r5, r2, r3
 8018d84:	2001      	movs	r0, #1
 8018d86:	4688      	mov	r8, r1
 8018d88:	e78a      	b.n	8018ca0 <_vfiprintf_r+0xc0>
 8018d8a:	2300      	movs	r3, #0
 8018d8c:	250a      	movs	r5, #10
 8018d8e:	4619      	mov	r1, r3
 8018d90:	f108 0801 	add.w	r8, r8, #1
 8018d94:	9305      	str	r3, [sp, #20]
 8018d96:	4640      	mov	r0, r8
 8018d98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018d9c:	3a30      	subs	r2, #48	; 0x30
 8018d9e:	2a09      	cmp	r2, #9
 8018da0:	d903      	bls.n	8018daa <_vfiprintf_r+0x1ca>
 8018da2:	2b00      	cmp	r3, #0
 8018da4:	d0c3      	beq.n	8018d2e <_vfiprintf_r+0x14e>
 8018da6:	9105      	str	r1, [sp, #20]
 8018da8:	e7c1      	b.n	8018d2e <_vfiprintf_r+0x14e>
 8018daa:	fb05 2101 	mla	r1, r5, r1, r2
 8018dae:	2301      	movs	r3, #1
 8018db0:	4680      	mov	r8, r0
 8018db2:	e7f0      	b.n	8018d96 <_vfiprintf_r+0x1b6>
 8018db4:	ab03      	add	r3, sp, #12
 8018db6:	9300      	str	r3, [sp, #0]
 8018db8:	4622      	mov	r2, r4
 8018dba:	4b13      	ldr	r3, [pc, #76]	; (8018e08 <_vfiprintf_r+0x228>)
 8018dbc:	a904      	add	r1, sp, #16
 8018dbe:	4630      	mov	r0, r6
 8018dc0:	f7fc fc42 	bl	8015648 <_printf_float>
 8018dc4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8018dc8:	4681      	mov	r9, r0
 8018dca:	d1d5      	bne.n	8018d78 <_vfiprintf_r+0x198>
 8018dcc:	89a3      	ldrh	r3, [r4, #12]
 8018dce:	065b      	lsls	r3, r3, #25
 8018dd0:	f53f af7e 	bmi.w	8018cd0 <_vfiprintf_r+0xf0>
 8018dd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018dd6:	e77d      	b.n	8018cd4 <_vfiprintf_r+0xf4>
 8018dd8:	ab03      	add	r3, sp, #12
 8018dda:	9300      	str	r3, [sp, #0]
 8018ddc:	4622      	mov	r2, r4
 8018dde:	4b0a      	ldr	r3, [pc, #40]	; (8018e08 <_vfiprintf_r+0x228>)
 8018de0:	a904      	add	r1, sp, #16
 8018de2:	4630      	mov	r0, r6
 8018de4:	f7fc fedc 	bl	8015ba0 <_printf_i>
 8018de8:	e7ec      	b.n	8018dc4 <_vfiprintf_r+0x1e4>
 8018dea:	bf00      	nop
 8018dec:	0801a880 	.word	0x0801a880
 8018df0:	0801a9cc 	.word	0x0801a9cc
 8018df4:	0801a8a0 	.word	0x0801a8a0
 8018df8:	0801a860 	.word	0x0801a860
 8018dfc:	0801a9d2 	.word	0x0801a9d2
 8018e00:	0801a9d6 	.word	0x0801a9d6
 8018e04:	08015649 	.word	0x08015649
 8018e08:	08018bbb 	.word	0x08018bbb

08018e0c <__sread>:
 8018e0c:	b510      	push	{r4, lr}
 8018e0e:	460c      	mov	r4, r1
 8018e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018e14:	f000 fa94 	bl	8019340 <_read_r>
 8018e18:	2800      	cmp	r0, #0
 8018e1a:	bfab      	itete	ge
 8018e1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8018e1e:	89a3      	ldrhlt	r3, [r4, #12]
 8018e20:	181b      	addge	r3, r3, r0
 8018e22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8018e26:	bfac      	ite	ge
 8018e28:	6563      	strge	r3, [r4, #84]	; 0x54
 8018e2a:	81a3      	strhlt	r3, [r4, #12]
 8018e2c:	bd10      	pop	{r4, pc}

08018e2e <__swrite>:
 8018e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018e32:	461f      	mov	r7, r3
 8018e34:	898b      	ldrh	r3, [r1, #12]
 8018e36:	4605      	mov	r5, r0
 8018e38:	05db      	lsls	r3, r3, #23
 8018e3a:	460c      	mov	r4, r1
 8018e3c:	4616      	mov	r6, r2
 8018e3e:	d505      	bpl.n	8018e4c <__swrite+0x1e>
 8018e40:	2302      	movs	r3, #2
 8018e42:	2200      	movs	r2, #0
 8018e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018e48:	f000 f9c4 	bl	80191d4 <_lseek_r>
 8018e4c:	89a3      	ldrh	r3, [r4, #12]
 8018e4e:	4632      	mov	r2, r6
 8018e50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8018e54:	81a3      	strh	r3, [r4, #12]
 8018e56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018e5a:	463b      	mov	r3, r7
 8018e5c:	4628      	mov	r0, r5
 8018e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018e62:	f000 b877 	b.w	8018f54 <_write_r>

08018e66 <__sseek>:
 8018e66:	b510      	push	{r4, lr}
 8018e68:	460c      	mov	r4, r1
 8018e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018e6e:	f000 f9b1 	bl	80191d4 <_lseek_r>
 8018e72:	1c43      	adds	r3, r0, #1
 8018e74:	89a3      	ldrh	r3, [r4, #12]
 8018e76:	bf15      	itete	ne
 8018e78:	6560      	strne	r0, [r4, #84]	; 0x54
 8018e7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8018e7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8018e82:	81a3      	strheq	r3, [r4, #12]
 8018e84:	bf18      	it	ne
 8018e86:	81a3      	strhne	r3, [r4, #12]
 8018e88:	bd10      	pop	{r4, pc}

08018e8a <__sclose>:
 8018e8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018e8e:	f000 b8e1 	b.w	8019054 <_close_r>
	...

08018e94 <__swbuf_r>:
 8018e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018e96:	460e      	mov	r6, r1
 8018e98:	4614      	mov	r4, r2
 8018e9a:	4605      	mov	r5, r0
 8018e9c:	b118      	cbz	r0, 8018ea6 <__swbuf_r+0x12>
 8018e9e:	6983      	ldr	r3, [r0, #24]
 8018ea0:	b90b      	cbnz	r3, 8018ea6 <__swbuf_r+0x12>
 8018ea2:	f7fe fd35 	bl	8017910 <__sinit>
 8018ea6:	4b21      	ldr	r3, [pc, #132]	; (8018f2c <__swbuf_r+0x98>)
 8018ea8:	429c      	cmp	r4, r3
 8018eaa:	d12a      	bne.n	8018f02 <__swbuf_r+0x6e>
 8018eac:	686c      	ldr	r4, [r5, #4]
 8018eae:	69a3      	ldr	r3, [r4, #24]
 8018eb0:	60a3      	str	r3, [r4, #8]
 8018eb2:	89a3      	ldrh	r3, [r4, #12]
 8018eb4:	071a      	lsls	r2, r3, #28
 8018eb6:	d52e      	bpl.n	8018f16 <__swbuf_r+0x82>
 8018eb8:	6923      	ldr	r3, [r4, #16]
 8018eba:	b363      	cbz	r3, 8018f16 <__swbuf_r+0x82>
 8018ebc:	6923      	ldr	r3, [r4, #16]
 8018ebe:	6820      	ldr	r0, [r4, #0]
 8018ec0:	b2f6      	uxtb	r6, r6
 8018ec2:	1ac0      	subs	r0, r0, r3
 8018ec4:	6963      	ldr	r3, [r4, #20]
 8018ec6:	4637      	mov	r7, r6
 8018ec8:	4283      	cmp	r3, r0
 8018eca:	dc04      	bgt.n	8018ed6 <__swbuf_r+0x42>
 8018ecc:	4621      	mov	r1, r4
 8018ece:	4628      	mov	r0, r5
 8018ed0:	f000 f956 	bl	8019180 <_fflush_r>
 8018ed4:	bb28      	cbnz	r0, 8018f22 <__swbuf_r+0x8e>
 8018ed6:	68a3      	ldr	r3, [r4, #8]
 8018ed8:	3001      	adds	r0, #1
 8018eda:	3b01      	subs	r3, #1
 8018edc:	60a3      	str	r3, [r4, #8]
 8018ede:	6823      	ldr	r3, [r4, #0]
 8018ee0:	1c5a      	adds	r2, r3, #1
 8018ee2:	6022      	str	r2, [r4, #0]
 8018ee4:	701e      	strb	r6, [r3, #0]
 8018ee6:	6963      	ldr	r3, [r4, #20]
 8018ee8:	4283      	cmp	r3, r0
 8018eea:	d004      	beq.n	8018ef6 <__swbuf_r+0x62>
 8018eec:	89a3      	ldrh	r3, [r4, #12]
 8018eee:	07db      	lsls	r3, r3, #31
 8018ef0:	d519      	bpl.n	8018f26 <__swbuf_r+0x92>
 8018ef2:	2e0a      	cmp	r6, #10
 8018ef4:	d117      	bne.n	8018f26 <__swbuf_r+0x92>
 8018ef6:	4621      	mov	r1, r4
 8018ef8:	4628      	mov	r0, r5
 8018efa:	f000 f941 	bl	8019180 <_fflush_r>
 8018efe:	b190      	cbz	r0, 8018f26 <__swbuf_r+0x92>
 8018f00:	e00f      	b.n	8018f22 <__swbuf_r+0x8e>
 8018f02:	4b0b      	ldr	r3, [pc, #44]	; (8018f30 <__swbuf_r+0x9c>)
 8018f04:	429c      	cmp	r4, r3
 8018f06:	d101      	bne.n	8018f0c <__swbuf_r+0x78>
 8018f08:	68ac      	ldr	r4, [r5, #8]
 8018f0a:	e7d0      	b.n	8018eae <__swbuf_r+0x1a>
 8018f0c:	4b09      	ldr	r3, [pc, #36]	; (8018f34 <__swbuf_r+0xa0>)
 8018f0e:	429c      	cmp	r4, r3
 8018f10:	bf08      	it	eq
 8018f12:	68ec      	ldreq	r4, [r5, #12]
 8018f14:	e7cb      	b.n	8018eae <__swbuf_r+0x1a>
 8018f16:	4621      	mov	r1, r4
 8018f18:	4628      	mov	r0, r5
 8018f1a:	f000 f82d 	bl	8018f78 <__swsetup_r>
 8018f1e:	2800      	cmp	r0, #0
 8018f20:	d0cc      	beq.n	8018ebc <__swbuf_r+0x28>
 8018f22:	f04f 37ff 	mov.w	r7, #4294967295
 8018f26:	4638      	mov	r0, r7
 8018f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018f2a:	bf00      	nop
 8018f2c:	0801a880 	.word	0x0801a880
 8018f30:	0801a8a0 	.word	0x0801a8a0
 8018f34:	0801a860 	.word	0x0801a860

08018f38 <__ascii_wctomb>:
 8018f38:	b149      	cbz	r1, 8018f4e <__ascii_wctomb+0x16>
 8018f3a:	2aff      	cmp	r2, #255	; 0xff
 8018f3c:	bf8b      	itete	hi
 8018f3e:	238a      	movhi	r3, #138	; 0x8a
 8018f40:	700a      	strbls	r2, [r1, #0]
 8018f42:	6003      	strhi	r3, [r0, #0]
 8018f44:	2001      	movls	r0, #1
 8018f46:	bf88      	it	hi
 8018f48:	f04f 30ff 	movhi.w	r0, #4294967295
 8018f4c:	4770      	bx	lr
 8018f4e:	4608      	mov	r0, r1
 8018f50:	4770      	bx	lr
	...

08018f54 <_write_r>:
 8018f54:	b538      	push	{r3, r4, r5, lr}
 8018f56:	4605      	mov	r5, r0
 8018f58:	4608      	mov	r0, r1
 8018f5a:	4611      	mov	r1, r2
 8018f5c:	2200      	movs	r2, #0
 8018f5e:	4c05      	ldr	r4, [pc, #20]	; (8018f74 <_write_r+0x20>)
 8018f60:	6022      	str	r2, [r4, #0]
 8018f62:	461a      	mov	r2, r3
 8018f64:	f7ea f8bb 	bl	80030de <_write>
 8018f68:	1c43      	adds	r3, r0, #1
 8018f6a:	d102      	bne.n	8018f72 <_write_r+0x1e>
 8018f6c:	6823      	ldr	r3, [r4, #0]
 8018f6e:	b103      	cbz	r3, 8018f72 <_write_r+0x1e>
 8018f70:	602b      	str	r3, [r5, #0]
 8018f72:	bd38      	pop	{r3, r4, r5, pc}
 8018f74:	200082fc 	.word	0x200082fc

08018f78 <__swsetup_r>:
 8018f78:	4b32      	ldr	r3, [pc, #200]	; (8019044 <__swsetup_r+0xcc>)
 8018f7a:	b570      	push	{r4, r5, r6, lr}
 8018f7c:	681d      	ldr	r5, [r3, #0]
 8018f7e:	4606      	mov	r6, r0
 8018f80:	460c      	mov	r4, r1
 8018f82:	b125      	cbz	r5, 8018f8e <__swsetup_r+0x16>
 8018f84:	69ab      	ldr	r3, [r5, #24]
 8018f86:	b913      	cbnz	r3, 8018f8e <__swsetup_r+0x16>
 8018f88:	4628      	mov	r0, r5
 8018f8a:	f7fe fcc1 	bl	8017910 <__sinit>
 8018f8e:	4b2e      	ldr	r3, [pc, #184]	; (8019048 <__swsetup_r+0xd0>)
 8018f90:	429c      	cmp	r4, r3
 8018f92:	d10f      	bne.n	8018fb4 <__swsetup_r+0x3c>
 8018f94:	686c      	ldr	r4, [r5, #4]
 8018f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018f9a:	b29a      	uxth	r2, r3
 8018f9c:	0715      	lsls	r5, r2, #28
 8018f9e:	d42c      	bmi.n	8018ffa <__swsetup_r+0x82>
 8018fa0:	06d0      	lsls	r0, r2, #27
 8018fa2:	d411      	bmi.n	8018fc8 <__swsetup_r+0x50>
 8018fa4:	2209      	movs	r2, #9
 8018fa6:	6032      	str	r2, [r6, #0]
 8018fa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018fac:	81a3      	strh	r3, [r4, #12]
 8018fae:	f04f 30ff 	mov.w	r0, #4294967295
 8018fb2:	e03e      	b.n	8019032 <__swsetup_r+0xba>
 8018fb4:	4b25      	ldr	r3, [pc, #148]	; (801904c <__swsetup_r+0xd4>)
 8018fb6:	429c      	cmp	r4, r3
 8018fb8:	d101      	bne.n	8018fbe <__swsetup_r+0x46>
 8018fba:	68ac      	ldr	r4, [r5, #8]
 8018fbc:	e7eb      	b.n	8018f96 <__swsetup_r+0x1e>
 8018fbe:	4b24      	ldr	r3, [pc, #144]	; (8019050 <__swsetup_r+0xd8>)
 8018fc0:	429c      	cmp	r4, r3
 8018fc2:	bf08      	it	eq
 8018fc4:	68ec      	ldreq	r4, [r5, #12]
 8018fc6:	e7e6      	b.n	8018f96 <__swsetup_r+0x1e>
 8018fc8:	0751      	lsls	r1, r2, #29
 8018fca:	d512      	bpl.n	8018ff2 <__swsetup_r+0x7a>
 8018fcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018fce:	b141      	cbz	r1, 8018fe2 <__swsetup_r+0x6a>
 8018fd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018fd4:	4299      	cmp	r1, r3
 8018fd6:	d002      	beq.n	8018fde <__swsetup_r+0x66>
 8018fd8:	4630      	mov	r0, r6
 8018fda:	f7fc f9fd 	bl	80153d8 <_free_r>
 8018fde:	2300      	movs	r3, #0
 8018fe0:	6363      	str	r3, [r4, #52]	; 0x34
 8018fe2:	89a3      	ldrh	r3, [r4, #12]
 8018fe4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8018fe8:	81a3      	strh	r3, [r4, #12]
 8018fea:	2300      	movs	r3, #0
 8018fec:	6063      	str	r3, [r4, #4]
 8018fee:	6923      	ldr	r3, [r4, #16]
 8018ff0:	6023      	str	r3, [r4, #0]
 8018ff2:	89a3      	ldrh	r3, [r4, #12]
 8018ff4:	f043 0308 	orr.w	r3, r3, #8
 8018ff8:	81a3      	strh	r3, [r4, #12]
 8018ffa:	6923      	ldr	r3, [r4, #16]
 8018ffc:	b94b      	cbnz	r3, 8019012 <__swsetup_r+0x9a>
 8018ffe:	89a3      	ldrh	r3, [r4, #12]
 8019000:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8019004:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019008:	d003      	beq.n	8019012 <__swsetup_r+0x9a>
 801900a:	4621      	mov	r1, r4
 801900c:	4630      	mov	r0, r6
 801900e:	f000 f917 	bl	8019240 <__smakebuf_r>
 8019012:	89a2      	ldrh	r2, [r4, #12]
 8019014:	f012 0301 	ands.w	r3, r2, #1
 8019018:	d00c      	beq.n	8019034 <__swsetup_r+0xbc>
 801901a:	2300      	movs	r3, #0
 801901c:	60a3      	str	r3, [r4, #8]
 801901e:	6963      	ldr	r3, [r4, #20]
 8019020:	425b      	negs	r3, r3
 8019022:	61a3      	str	r3, [r4, #24]
 8019024:	6923      	ldr	r3, [r4, #16]
 8019026:	b953      	cbnz	r3, 801903e <__swsetup_r+0xc6>
 8019028:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801902c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8019030:	d1ba      	bne.n	8018fa8 <__swsetup_r+0x30>
 8019032:	bd70      	pop	{r4, r5, r6, pc}
 8019034:	0792      	lsls	r2, r2, #30
 8019036:	bf58      	it	pl
 8019038:	6963      	ldrpl	r3, [r4, #20]
 801903a:	60a3      	str	r3, [r4, #8]
 801903c:	e7f2      	b.n	8019024 <__swsetup_r+0xac>
 801903e:	2000      	movs	r0, #0
 8019040:	e7f7      	b.n	8019032 <__swsetup_r+0xba>
 8019042:	bf00      	nop
 8019044:	20000288 	.word	0x20000288
 8019048:	0801a880 	.word	0x0801a880
 801904c:	0801a8a0 	.word	0x0801a8a0
 8019050:	0801a860 	.word	0x0801a860

08019054 <_close_r>:
 8019054:	b538      	push	{r3, r4, r5, lr}
 8019056:	2300      	movs	r3, #0
 8019058:	4c05      	ldr	r4, [pc, #20]	; (8019070 <_close_r+0x1c>)
 801905a:	4605      	mov	r5, r0
 801905c:	4608      	mov	r0, r1
 801905e:	6023      	str	r3, [r4, #0]
 8019060:	f7ea f859 	bl	8003116 <_close>
 8019064:	1c43      	adds	r3, r0, #1
 8019066:	d102      	bne.n	801906e <_close_r+0x1a>
 8019068:	6823      	ldr	r3, [r4, #0]
 801906a:	b103      	cbz	r3, 801906e <_close_r+0x1a>
 801906c:	602b      	str	r3, [r5, #0]
 801906e:	bd38      	pop	{r3, r4, r5, pc}
 8019070:	200082fc 	.word	0x200082fc

08019074 <__sflush_r>:
 8019074:	898a      	ldrh	r2, [r1, #12]
 8019076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801907a:	4605      	mov	r5, r0
 801907c:	0710      	lsls	r0, r2, #28
 801907e:	460c      	mov	r4, r1
 8019080:	d458      	bmi.n	8019134 <__sflush_r+0xc0>
 8019082:	684b      	ldr	r3, [r1, #4]
 8019084:	2b00      	cmp	r3, #0
 8019086:	dc05      	bgt.n	8019094 <__sflush_r+0x20>
 8019088:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801908a:	2b00      	cmp	r3, #0
 801908c:	dc02      	bgt.n	8019094 <__sflush_r+0x20>
 801908e:	2000      	movs	r0, #0
 8019090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019094:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8019096:	2e00      	cmp	r6, #0
 8019098:	d0f9      	beq.n	801908e <__sflush_r+0x1a>
 801909a:	2300      	movs	r3, #0
 801909c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80190a0:	682f      	ldr	r7, [r5, #0]
 80190a2:	6a21      	ldr	r1, [r4, #32]
 80190a4:	602b      	str	r3, [r5, #0]
 80190a6:	d032      	beq.n	801910e <__sflush_r+0x9a>
 80190a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80190aa:	89a3      	ldrh	r3, [r4, #12]
 80190ac:	075a      	lsls	r2, r3, #29
 80190ae:	d505      	bpl.n	80190bc <__sflush_r+0x48>
 80190b0:	6863      	ldr	r3, [r4, #4]
 80190b2:	1ac0      	subs	r0, r0, r3
 80190b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80190b6:	b10b      	cbz	r3, 80190bc <__sflush_r+0x48>
 80190b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80190ba:	1ac0      	subs	r0, r0, r3
 80190bc:	2300      	movs	r3, #0
 80190be:	4602      	mov	r2, r0
 80190c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80190c2:	6a21      	ldr	r1, [r4, #32]
 80190c4:	4628      	mov	r0, r5
 80190c6:	47b0      	blx	r6
 80190c8:	1c43      	adds	r3, r0, #1
 80190ca:	89a3      	ldrh	r3, [r4, #12]
 80190cc:	d106      	bne.n	80190dc <__sflush_r+0x68>
 80190ce:	6829      	ldr	r1, [r5, #0]
 80190d0:	291d      	cmp	r1, #29
 80190d2:	d848      	bhi.n	8019166 <__sflush_r+0xf2>
 80190d4:	4a29      	ldr	r2, [pc, #164]	; (801917c <__sflush_r+0x108>)
 80190d6:	40ca      	lsrs	r2, r1
 80190d8:	07d6      	lsls	r6, r2, #31
 80190da:	d544      	bpl.n	8019166 <__sflush_r+0xf2>
 80190dc:	2200      	movs	r2, #0
 80190de:	6062      	str	r2, [r4, #4]
 80190e0:	6922      	ldr	r2, [r4, #16]
 80190e2:	04d9      	lsls	r1, r3, #19
 80190e4:	6022      	str	r2, [r4, #0]
 80190e6:	d504      	bpl.n	80190f2 <__sflush_r+0x7e>
 80190e8:	1c42      	adds	r2, r0, #1
 80190ea:	d101      	bne.n	80190f0 <__sflush_r+0x7c>
 80190ec:	682b      	ldr	r3, [r5, #0]
 80190ee:	b903      	cbnz	r3, 80190f2 <__sflush_r+0x7e>
 80190f0:	6560      	str	r0, [r4, #84]	; 0x54
 80190f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80190f4:	602f      	str	r7, [r5, #0]
 80190f6:	2900      	cmp	r1, #0
 80190f8:	d0c9      	beq.n	801908e <__sflush_r+0x1a>
 80190fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80190fe:	4299      	cmp	r1, r3
 8019100:	d002      	beq.n	8019108 <__sflush_r+0x94>
 8019102:	4628      	mov	r0, r5
 8019104:	f7fc f968 	bl	80153d8 <_free_r>
 8019108:	2000      	movs	r0, #0
 801910a:	6360      	str	r0, [r4, #52]	; 0x34
 801910c:	e7c0      	b.n	8019090 <__sflush_r+0x1c>
 801910e:	2301      	movs	r3, #1
 8019110:	4628      	mov	r0, r5
 8019112:	47b0      	blx	r6
 8019114:	1c41      	adds	r1, r0, #1
 8019116:	d1c8      	bne.n	80190aa <__sflush_r+0x36>
 8019118:	682b      	ldr	r3, [r5, #0]
 801911a:	2b00      	cmp	r3, #0
 801911c:	d0c5      	beq.n	80190aa <__sflush_r+0x36>
 801911e:	2b1d      	cmp	r3, #29
 8019120:	d001      	beq.n	8019126 <__sflush_r+0xb2>
 8019122:	2b16      	cmp	r3, #22
 8019124:	d101      	bne.n	801912a <__sflush_r+0xb6>
 8019126:	602f      	str	r7, [r5, #0]
 8019128:	e7b1      	b.n	801908e <__sflush_r+0x1a>
 801912a:	89a3      	ldrh	r3, [r4, #12]
 801912c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019130:	81a3      	strh	r3, [r4, #12]
 8019132:	e7ad      	b.n	8019090 <__sflush_r+0x1c>
 8019134:	690f      	ldr	r7, [r1, #16]
 8019136:	2f00      	cmp	r7, #0
 8019138:	d0a9      	beq.n	801908e <__sflush_r+0x1a>
 801913a:	0793      	lsls	r3, r2, #30
 801913c:	bf18      	it	ne
 801913e:	2300      	movne	r3, #0
 8019140:	680e      	ldr	r6, [r1, #0]
 8019142:	bf08      	it	eq
 8019144:	694b      	ldreq	r3, [r1, #20]
 8019146:	eba6 0807 	sub.w	r8, r6, r7
 801914a:	600f      	str	r7, [r1, #0]
 801914c:	608b      	str	r3, [r1, #8]
 801914e:	f1b8 0f00 	cmp.w	r8, #0
 8019152:	dd9c      	ble.n	801908e <__sflush_r+0x1a>
 8019154:	4643      	mov	r3, r8
 8019156:	463a      	mov	r2, r7
 8019158:	6a21      	ldr	r1, [r4, #32]
 801915a:	4628      	mov	r0, r5
 801915c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801915e:	47b0      	blx	r6
 8019160:	2800      	cmp	r0, #0
 8019162:	dc06      	bgt.n	8019172 <__sflush_r+0xfe>
 8019164:	89a3      	ldrh	r3, [r4, #12]
 8019166:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801916a:	81a3      	strh	r3, [r4, #12]
 801916c:	f04f 30ff 	mov.w	r0, #4294967295
 8019170:	e78e      	b.n	8019090 <__sflush_r+0x1c>
 8019172:	4407      	add	r7, r0
 8019174:	eba8 0800 	sub.w	r8, r8, r0
 8019178:	e7e9      	b.n	801914e <__sflush_r+0xda>
 801917a:	bf00      	nop
 801917c:	20400001 	.word	0x20400001

08019180 <_fflush_r>:
 8019180:	b538      	push	{r3, r4, r5, lr}
 8019182:	690b      	ldr	r3, [r1, #16]
 8019184:	4605      	mov	r5, r0
 8019186:	460c      	mov	r4, r1
 8019188:	b1db      	cbz	r3, 80191c2 <_fflush_r+0x42>
 801918a:	b118      	cbz	r0, 8019194 <_fflush_r+0x14>
 801918c:	6983      	ldr	r3, [r0, #24]
 801918e:	b90b      	cbnz	r3, 8019194 <_fflush_r+0x14>
 8019190:	f7fe fbbe 	bl	8017910 <__sinit>
 8019194:	4b0c      	ldr	r3, [pc, #48]	; (80191c8 <_fflush_r+0x48>)
 8019196:	429c      	cmp	r4, r3
 8019198:	d109      	bne.n	80191ae <_fflush_r+0x2e>
 801919a:	686c      	ldr	r4, [r5, #4]
 801919c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80191a0:	b17b      	cbz	r3, 80191c2 <_fflush_r+0x42>
 80191a2:	4621      	mov	r1, r4
 80191a4:	4628      	mov	r0, r5
 80191a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80191aa:	f7ff bf63 	b.w	8019074 <__sflush_r>
 80191ae:	4b07      	ldr	r3, [pc, #28]	; (80191cc <_fflush_r+0x4c>)
 80191b0:	429c      	cmp	r4, r3
 80191b2:	d101      	bne.n	80191b8 <_fflush_r+0x38>
 80191b4:	68ac      	ldr	r4, [r5, #8]
 80191b6:	e7f1      	b.n	801919c <_fflush_r+0x1c>
 80191b8:	4b05      	ldr	r3, [pc, #20]	; (80191d0 <_fflush_r+0x50>)
 80191ba:	429c      	cmp	r4, r3
 80191bc:	bf08      	it	eq
 80191be:	68ec      	ldreq	r4, [r5, #12]
 80191c0:	e7ec      	b.n	801919c <_fflush_r+0x1c>
 80191c2:	2000      	movs	r0, #0
 80191c4:	bd38      	pop	{r3, r4, r5, pc}
 80191c6:	bf00      	nop
 80191c8:	0801a880 	.word	0x0801a880
 80191cc:	0801a8a0 	.word	0x0801a8a0
 80191d0:	0801a860 	.word	0x0801a860

080191d4 <_lseek_r>:
 80191d4:	b538      	push	{r3, r4, r5, lr}
 80191d6:	4605      	mov	r5, r0
 80191d8:	4608      	mov	r0, r1
 80191da:	4611      	mov	r1, r2
 80191dc:	2200      	movs	r2, #0
 80191de:	4c05      	ldr	r4, [pc, #20]	; (80191f4 <_lseek_r+0x20>)
 80191e0:	6022      	str	r2, [r4, #0]
 80191e2:	461a      	mov	r2, r3
 80191e4:	f7e9 ffbb 	bl	800315e <_lseek>
 80191e8:	1c43      	adds	r3, r0, #1
 80191ea:	d102      	bne.n	80191f2 <_lseek_r+0x1e>
 80191ec:	6823      	ldr	r3, [r4, #0]
 80191ee:	b103      	cbz	r3, 80191f2 <_lseek_r+0x1e>
 80191f0:	602b      	str	r3, [r5, #0]
 80191f2:	bd38      	pop	{r3, r4, r5, pc}
 80191f4:	200082fc 	.word	0x200082fc

080191f8 <__swhatbuf_r>:
 80191f8:	b570      	push	{r4, r5, r6, lr}
 80191fa:	460e      	mov	r6, r1
 80191fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019200:	b096      	sub	sp, #88	; 0x58
 8019202:	2900      	cmp	r1, #0
 8019204:	4614      	mov	r4, r2
 8019206:	461d      	mov	r5, r3
 8019208:	da07      	bge.n	801921a <__swhatbuf_r+0x22>
 801920a:	2300      	movs	r3, #0
 801920c:	602b      	str	r3, [r5, #0]
 801920e:	89b3      	ldrh	r3, [r6, #12]
 8019210:	061a      	lsls	r2, r3, #24
 8019212:	d410      	bmi.n	8019236 <__swhatbuf_r+0x3e>
 8019214:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019218:	e00e      	b.n	8019238 <__swhatbuf_r+0x40>
 801921a:	466a      	mov	r2, sp
 801921c:	f000 f8a2 	bl	8019364 <_fstat_r>
 8019220:	2800      	cmp	r0, #0
 8019222:	dbf2      	blt.n	801920a <__swhatbuf_r+0x12>
 8019224:	9a01      	ldr	r2, [sp, #4]
 8019226:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801922a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801922e:	425a      	negs	r2, r3
 8019230:	415a      	adcs	r2, r3
 8019232:	602a      	str	r2, [r5, #0]
 8019234:	e7ee      	b.n	8019214 <__swhatbuf_r+0x1c>
 8019236:	2340      	movs	r3, #64	; 0x40
 8019238:	2000      	movs	r0, #0
 801923a:	6023      	str	r3, [r4, #0]
 801923c:	b016      	add	sp, #88	; 0x58
 801923e:	bd70      	pop	{r4, r5, r6, pc}

08019240 <__smakebuf_r>:
 8019240:	898b      	ldrh	r3, [r1, #12]
 8019242:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8019244:	079d      	lsls	r5, r3, #30
 8019246:	4606      	mov	r6, r0
 8019248:	460c      	mov	r4, r1
 801924a:	d507      	bpl.n	801925c <__smakebuf_r+0x1c>
 801924c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8019250:	6023      	str	r3, [r4, #0]
 8019252:	6123      	str	r3, [r4, #16]
 8019254:	2301      	movs	r3, #1
 8019256:	6163      	str	r3, [r4, #20]
 8019258:	b002      	add	sp, #8
 801925a:	bd70      	pop	{r4, r5, r6, pc}
 801925c:	ab01      	add	r3, sp, #4
 801925e:	466a      	mov	r2, sp
 8019260:	f7ff ffca 	bl	80191f8 <__swhatbuf_r>
 8019264:	9900      	ldr	r1, [sp, #0]
 8019266:	4605      	mov	r5, r0
 8019268:	4630      	mov	r0, r6
 801926a:	f7fc f901 	bl	8015470 <_malloc_r>
 801926e:	b948      	cbnz	r0, 8019284 <__smakebuf_r+0x44>
 8019270:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019274:	059a      	lsls	r2, r3, #22
 8019276:	d4ef      	bmi.n	8019258 <__smakebuf_r+0x18>
 8019278:	f023 0303 	bic.w	r3, r3, #3
 801927c:	f043 0302 	orr.w	r3, r3, #2
 8019280:	81a3      	strh	r3, [r4, #12]
 8019282:	e7e3      	b.n	801924c <__smakebuf_r+0xc>
 8019284:	4b0d      	ldr	r3, [pc, #52]	; (80192bc <__smakebuf_r+0x7c>)
 8019286:	62b3      	str	r3, [r6, #40]	; 0x28
 8019288:	89a3      	ldrh	r3, [r4, #12]
 801928a:	6020      	str	r0, [r4, #0]
 801928c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019290:	81a3      	strh	r3, [r4, #12]
 8019292:	9b00      	ldr	r3, [sp, #0]
 8019294:	6120      	str	r0, [r4, #16]
 8019296:	6163      	str	r3, [r4, #20]
 8019298:	9b01      	ldr	r3, [sp, #4]
 801929a:	b15b      	cbz	r3, 80192b4 <__smakebuf_r+0x74>
 801929c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80192a0:	4630      	mov	r0, r6
 80192a2:	f000 f871 	bl	8019388 <_isatty_r>
 80192a6:	b128      	cbz	r0, 80192b4 <__smakebuf_r+0x74>
 80192a8:	89a3      	ldrh	r3, [r4, #12]
 80192aa:	f023 0303 	bic.w	r3, r3, #3
 80192ae:	f043 0301 	orr.w	r3, r3, #1
 80192b2:	81a3      	strh	r3, [r4, #12]
 80192b4:	89a3      	ldrh	r3, [r4, #12]
 80192b6:	431d      	orrs	r5, r3
 80192b8:	81a5      	strh	r5, [r4, #12]
 80192ba:	e7cd      	b.n	8019258 <__smakebuf_r+0x18>
 80192bc:	080178d9 	.word	0x080178d9

080192c0 <memmove>:
 80192c0:	4288      	cmp	r0, r1
 80192c2:	b510      	push	{r4, lr}
 80192c4:	eb01 0302 	add.w	r3, r1, r2
 80192c8:	d807      	bhi.n	80192da <memmove+0x1a>
 80192ca:	1e42      	subs	r2, r0, #1
 80192cc:	4299      	cmp	r1, r3
 80192ce:	d00a      	beq.n	80192e6 <memmove+0x26>
 80192d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80192d4:	f802 4f01 	strb.w	r4, [r2, #1]!
 80192d8:	e7f8      	b.n	80192cc <memmove+0xc>
 80192da:	4283      	cmp	r3, r0
 80192dc:	d9f5      	bls.n	80192ca <memmove+0xa>
 80192de:	1881      	adds	r1, r0, r2
 80192e0:	1ad2      	subs	r2, r2, r3
 80192e2:	42d3      	cmn	r3, r2
 80192e4:	d100      	bne.n	80192e8 <memmove+0x28>
 80192e6:	bd10      	pop	{r4, pc}
 80192e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80192ec:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80192f0:	e7f7      	b.n	80192e2 <memmove+0x22>

080192f2 <_realloc_r>:
 80192f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80192f4:	4607      	mov	r7, r0
 80192f6:	4614      	mov	r4, r2
 80192f8:	460e      	mov	r6, r1
 80192fa:	b921      	cbnz	r1, 8019306 <_realloc_r+0x14>
 80192fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8019300:	4611      	mov	r1, r2
 8019302:	f7fc b8b5 	b.w	8015470 <_malloc_r>
 8019306:	b922      	cbnz	r2, 8019312 <_realloc_r+0x20>
 8019308:	f7fc f866 	bl	80153d8 <_free_r>
 801930c:	4625      	mov	r5, r4
 801930e:	4628      	mov	r0, r5
 8019310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019312:	f000 f849 	bl	80193a8 <_malloc_usable_size_r>
 8019316:	42a0      	cmp	r0, r4
 8019318:	d20f      	bcs.n	801933a <_realloc_r+0x48>
 801931a:	4621      	mov	r1, r4
 801931c:	4638      	mov	r0, r7
 801931e:	f7fc f8a7 	bl	8015470 <_malloc_r>
 8019322:	4605      	mov	r5, r0
 8019324:	2800      	cmp	r0, #0
 8019326:	d0f2      	beq.n	801930e <_realloc_r+0x1c>
 8019328:	4631      	mov	r1, r6
 801932a:	4622      	mov	r2, r4
 801932c:	f7fc f841 	bl	80153b2 <memcpy>
 8019330:	4631      	mov	r1, r6
 8019332:	4638      	mov	r0, r7
 8019334:	f7fc f850 	bl	80153d8 <_free_r>
 8019338:	e7e9      	b.n	801930e <_realloc_r+0x1c>
 801933a:	4635      	mov	r5, r6
 801933c:	e7e7      	b.n	801930e <_realloc_r+0x1c>
	...

08019340 <_read_r>:
 8019340:	b538      	push	{r3, r4, r5, lr}
 8019342:	4605      	mov	r5, r0
 8019344:	4608      	mov	r0, r1
 8019346:	4611      	mov	r1, r2
 8019348:	2200      	movs	r2, #0
 801934a:	4c05      	ldr	r4, [pc, #20]	; (8019360 <_read_r+0x20>)
 801934c:	6022      	str	r2, [r4, #0]
 801934e:	461a      	mov	r2, r3
 8019350:	f7e9 fea8 	bl	80030a4 <_read>
 8019354:	1c43      	adds	r3, r0, #1
 8019356:	d102      	bne.n	801935e <_read_r+0x1e>
 8019358:	6823      	ldr	r3, [r4, #0]
 801935a:	b103      	cbz	r3, 801935e <_read_r+0x1e>
 801935c:	602b      	str	r3, [r5, #0]
 801935e:	bd38      	pop	{r3, r4, r5, pc}
 8019360:	200082fc 	.word	0x200082fc

08019364 <_fstat_r>:
 8019364:	b538      	push	{r3, r4, r5, lr}
 8019366:	2300      	movs	r3, #0
 8019368:	4c06      	ldr	r4, [pc, #24]	; (8019384 <_fstat_r+0x20>)
 801936a:	4605      	mov	r5, r0
 801936c:	4608      	mov	r0, r1
 801936e:	4611      	mov	r1, r2
 8019370:	6023      	str	r3, [r4, #0]
 8019372:	f7e9 fedb 	bl	800312c <_fstat>
 8019376:	1c43      	adds	r3, r0, #1
 8019378:	d102      	bne.n	8019380 <_fstat_r+0x1c>
 801937a:	6823      	ldr	r3, [r4, #0]
 801937c:	b103      	cbz	r3, 8019380 <_fstat_r+0x1c>
 801937e:	602b      	str	r3, [r5, #0]
 8019380:	bd38      	pop	{r3, r4, r5, pc}
 8019382:	bf00      	nop
 8019384:	200082fc 	.word	0x200082fc

08019388 <_isatty_r>:
 8019388:	b538      	push	{r3, r4, r5, lr}
 801938a:	2300      	movs	r3, #0
 801938c:	4c05      	ldr	r4, [pc, #20]	; (80193a4 <_isatty_r+0x1c>)
 801938e:	4605      	mov	r5, r0
 8019390:	4608      	mov	r0, r1
 8019392:	6023      	str	r3, [r4, #0]
 8019394:	f7e9 fed9 	bl	800314a <_isatty>
 8019398:	1c43      	adds	r3, r0, #1
 801939a:	d102      	bne.n	80193a2 <_isatty_r+0x1a>
 801939c:	6823      	ldr	r3, [r4, #0]
 801939e:	b103      	cbz	r3, 80193a2 <_isatty_r+0x1a>
 80193a0:	602b      	str	r3, [r5, #0]
 80193a2:	bd38      	pop	{r3, r4, r5, pc}
 80193a4:	200082fc 	.word	0x200082fc

080193a8 <_malloc_usable_size_r>:
 80193a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80193ac:	1f18      	subs	r0, r3, #4
 80193ae:	2b00      	cmp	r3, #0
 80193b0:	bfbc      	itt	lt
 80193b2:	580b      	ldrlt	r3, [r1, r0]
 80193b4:	18c0      	addlt	r0, r0, r3
 80193b6:	4770      	bx	lr

080193b8 <_init>:
 80193b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80193ba:	bf00      	nop
 80193bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80193be:	bc08      	pop	{r3}
 80193c0:	469e      	mov	lr, r3
 80193c2:	4770      	bx	lr

080193c4 <_fini>:
 80193c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80193c6:	bf00      	nop
 80193c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80193ca:	bc08      	pop	{r3}
 80193cc:	469e      	mov	lr, r3
 80193ce:	4770      	bx	lr
