--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
addr<0>     |    4.746(F)|      SLOW  |    1.429(F)|      SLOW  |clk_BUFGP         |   0.000|
addr<1>     |    5.264(F)|      SLOW  |    1.412(F)|      SLOW  |clk_BUFGP         |   0.000|
addr<2>     |    4.942(F)|      SLOW  |    1.406(F)|      SLOW  |clk_BUFGP         |   0.000|
addr<3>     |    5.200(F)|      SLOW  |    1.421(F)|      SLOW  |clk_BUFGP         |   0.000|
addr<4>     |    4.788(F)|      SLOW  |    1.351(F)|      SLOW  |clk_BUFGP         |   0.000|
addr<5>     |    5.174(F)|      SLOW  |    1.417(F)|      SLOW  |clk_BUFGP         |   0.000|
addr<6>     |    4.718(F)|      SLOW  |    1.487(F)|      SLOW  |clk_BUFGP         |   0.000|
data_wr<0>  |    4.066(F)|      SLOW  |    1.518(F)|      SLOW  |clk_BUFGP         |   0.000|
data_wr<1>  |    4.704(F)|      SLOW  |    1.392(F)|      SLOW  |clk_BUFGP         |   0.000|
data_wr<2>  |    4.382(F)|      SLOW  |    1.453(F)|      SLOW  |clk_BUFGP         |   0.000|
data_wr<3>  |    4.357(F)|      SLOW  |    1.458(F)|      SLOW  |clk_BUFGP         |   0.000|
data_wr<4>  |    4.169(F)|      SLOW  |    1.459(F)|      SLOW  |clk_BUFGP         |   0.000|
data_wr<5>  |    3.746(F)|      SLOW  |    1.511(F)|      SLOW  |clk_BUFGP         |   0.000|
data_wr<6>  |    4.675(F)|      SLOW  |    1.519(F)|      SLOW  |clk_BUFGP         |   0.000|
data_wr<7>  |    4.284(F)|      SLOW  |    1.452(F)|      SLOW  |clk_BUFGP         |   0.000|
ena         |    5.036(F)|      SLOW  |   -0.551(F)|      SLOW  |clk_BUFGP         |   0.000|
rw          |    5.782(F)|      SLOW  |    1.470(F)|      SLOW  |clk_BUFGP         |   0.000|
sda         |    2.745(F)|      SLOW  |   -0.284(F)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ack_error   |         7.803(F)|      SLOW  |         2.945(F)|      FAST  |clk_BUFGP         |   0.000|
busy        |        10.185(F)|      SLOW  |         4.181(F)|      FAST  |clk_BUFGP         |   0.000|
data_rd<0>  |         7.791(F)|      SLOW  |         2.933(F)|      FAST  |clk_BUFGP         |   0.000|
data_rd<1>  |         7.741(F)|      SLOW  |         2.883(F)|      FAST  |clk_BUFGP         |   0.000|
data_rd<2>  |         7.753(F)|      SLOW  |         2.895(F)|      FAST  |clk_BUFGP         |   0.000|
data_rd<3>  |         7.741(F)|      SLOW  |         2.883(F)|      FAST  |clk_BUFGP         |   0.000|
data_rd<4>  |         7.803(F)|      SLOW  |         2.945(F)|      FAST  |clk_BUFGP         |   0.000|
data_rd<5>  |         7.756(F)|      SLOW  |         2.898(F)|      FAST  |clk_BUFGP         |   0.000|
data_rd<6>  |         7.756(F)|      SLOW  |         2.898(F)|      FAST  |clk_BUFGP         |   0.000|
data_rd<7>  |         7.806(F)|      SLOW  |         2.948(F)|      FAST  |clk_BUFGP         |   0.000|
scl         |         9.855(R)|      SLOW  |         4.143(R)|      FAST  |clk_BUFGP         |   0.000|
            |         9.683(F)|      SLOW  |         4.059(F)|      FAST  |clk_BUFGP         |   0.000|
sda         |        10.172(R)|      SLOW  |         4.396(R)|      FAST  |clk_BUFGP         |   0.000|
            |        10.048(F)|      SLOW  |         3.745(F)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock reset to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
busy        |         9.657(F)|      SLOW  |         4.029(F)|      FAST  |reset_IBUF_BUFG   |   0.000|
sda         |         9.900(F)|      SLOW  |         4.163(F)|      FAST  |reset_IBUF_BUFG   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.029|         |    4.194|    7.754|
reset          |    5.160|    5.160|    7.742|    7.742|
---------------+---------+---------+---------+---------+


Analysis completed Mon May  2 13:59:55 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



