#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000261f049ae30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000261f049a950 .scope module, "Top_tb" "Top_tb" 3 3;
 .timescale -9 -12;
v00000261f05253d0_0 .var/s "a_input", 15 0;
v00000261f0524930_0 .var/s "a_input_buffer", 15 0;
v00000261f0524a70_0 .var/s "b_input", 15 0;
v00000261f0524b10_0 .var/s "b_input_buffer", 15 0;
v00000261f0524bb0_0 .var/s "c_input", 15 0;
v00000261f0524e30_0 .var/s "c_input_buffer", 15 0;
v00000261f0524ed0_0 .var "clk", 0 0;
v00000261f05251f0_0 .var/s "d_input", 15 0;
v00000261f0527420_0 .var/s "d_input_buffer", 15 0;
v00000261f05262a0_0 .net "func_done", 0 0, v00000261f05237b0_0;  1 drivers
v00000261f05265c0_0 .net "overflow", 0 0, v00000261f05249d0_0;  1 drivers
v00000261f0527880_0 .var "rst_n", 0 0;
v00000261f0527ba0_0 .var "start_func", 0 0;
v00000261f0526200_0 .net "z_output", 31 0, v00000261f05247f0_0;  1 drivers
S_00000261f04fe040 .scope begin, "$unm_blk_19" "$unm_blk_19" 3 42, 3 42 0, S_00000261f049a950;
 .timescale -9 -12;
v00000261f048eeb0_0 .var/i "i", 31 0;
E_00000261f0493f80 .event anyedge, v00000261f05237b0_0;
S_00000261f04fe1d0 .scope module, "uut" "Top" 3 22, 4 1 0, S_00000261f049a950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_00000261f042a0c0 .param/l "COMP_1" 1 4 45, C4<010>;
P_00000261f042a0f8 .param/l "COMP_2" 1 4 46, C4<011>;
P_00000261f042a130 .param/l "COMP_3" 1 4 47, C4<100>;
P_00000261f042a168 .param/l "DONE" 1 4 48, C4<101>;
P_00000261f042a1a0 .param/l "IDLE" 1 4 43, C4<000>;
P_00000261f042a1d8 .param/l "INIT" 1 4 44, C4<001>;
P_00000261f042a210 .param/l "MINUS_FIVE" 1 4 51, C4<11111111111111111111101100000000>;
P_00000261f042a248 .param/l "MINUS_TWO" 1 4 52, C4<11111111111111111111111000000000>;
P_00000261f042a280 .param/l "PLUS_FIVE" 1 4 53, C4<00000000000000000000010100000000>;
P_00000261f042a2b8 .param/l "PLUS_TWO" 1 4 54, C4<00000000000000000000001000000000>;
v00000261f0521840_0 .net *"_ivl_1", 0 0, L_00000261f0525bc0;  1 drivers
v00000261f0521e80_0 .net *"_ivl_13", 0 0, L_00000261f0526840;  1 drivers
v00000261f0521fc0_0 .net *"_ivl_14", 15 0, L_00000261f0526d40;  1 drivers
v00000261f0521ac0_0 .net *"_ivl_2", 15 0, L_00000261f0527560;  1 drivers
v00000261f0521b60_0 .net *"_ivl_21", 0 0, L_00000261f0527f60;  1 drivers
v00000261f0524390_0 .net *"_ivl_22", 15 0, L_00000261f05263e0;  1 drivers
v00000261f0524570_0 .net *"_ivl_31", 0 0, L_00000261f0529400;  1 drivers
v00000261f0523990_0 .net *"_ivl_32", 15 0, L_00000261f05285a0;  1 drivers
v00000261f0525290_0 .net *"_ivl_7", 0 0, L_00000261f0526fc0;  1 drivers
v00000261f0524f70_0 .net *"_ivl_8", 15 0, L_00000261f05277e0;  1 drivers
v00000261f05246b0_0 .net/s "a_in", 15 0, v00000261f0524930_0;  1 drivers
v00000261f0524070_0 .var/s "a_in_buffer", 15 0;
v00000261f0525470_0 .net/s "b_in", 15 0, v00000261f0524b10_0;  1 drivers
v00000261f0523c10_0 .var/s "b_in_buffer", 15 0;
v00000261f05255b0_0 .net/s "c_in", 15 0, v00000261f0524e30_0;  1 drivers
v00000261f0525150_0 .var/s "c_in_buffer", 15 0;
v00000261f0525510_0 .net "clk", 0 0, v00000261f0524ed0_0;  1 drivers
v00000261f0523df0_0 .var "curr_state", 2 0;
v00000261f0525330_0 .net/s "d_in", 15 0, v00000261f0527420_0;  1 drivers
v00000261f0524610_0 .var/s "d_in_buffer", 15 0;
v00000261f0525650_0 .net/s "final_value", 31 0, L_00000261f0588e60;  1 drivers
v00000261f05237b0_0 .var "func_done", 0 0;
v00000261f05238f0_0 .var "next_state", 2 0;
v00000261f05249d0_0 .var "overflow", 0 0;
v00000261f0525010_0 .net "rst_n", 0 0, v00000261f0527880_0;  1 drivers
v00000261f0523a30_0 .net "start_func", 0 0, v00000261f0527ba0_0;  1 drivers
v00000261f05241b0_0 .net/s "term1", 31 0, L_00000261f0529360;  1 drivers
v00000261f0524430_0 .net/s "term1_partial", 31 0, L_00000261f0526f20;  1 drivers
v00000261f05250b0_0 .var/s "term1_partial_reg", 31 0;
v00000261f0524750_0 .net/s "term1_plus_term2", 31 0, L_00000261f0587e20;  1 drivers
v00000261f0524110_0 .var/s "term1_plus_term2_reg", 31 0;
v00000261f0523850_0 .var/s "term1_reg", 31 0;
v00000261f0523f30_0 .net/s "term2", 31 0, L_00000261f0588640;  1 drivers
v00000261f0523ad0_0 .net/s "term2_partial", 31 0, L_00000261f0527380;  1 drivers
v00000261f0523b70_0 .var/s "term2_partial_reg", 31 0;
v00000261f0523cb0_0 .var/s "term2_reg", 31 0;
v00000261f05244d0_0 .net/s "term3", 31 0, L_00000261f0586520;  1 drivers
v00000261f0523d50_0 .net/s "term3_partial", 31 0, L_00000261f0525ee0;  1 drivers
v00000261f0524cf0_0 .var/s "term3_partial_reg", 31 0;
v00000261f0523e90_0 .net/s "term3_plus_term4", 31 0, L_00000261f05879c0;  1 drivers
v00000261f0523fd0_0 .var/s "term3_plus_term4_reg", 31 0;
v00000261f0524250_0 .var/s "term3_reg", 31 0;
v00000261f05242f0_0 .net/s "term4", 31 0, L_00000261f0588460;  1 drivers
v00000261f0524890_0 .net/s "term4_partial", 31 0, L_00000261f0529720;  1 drivers
v00000261f0524c50_0 .var/s "term4_partial_reg", 31 0;
v00000261f0524d90_0 .var/s "term4_reg", 31 0;
v00000261f05247f0_0 .var/s "z_out", 31 0;
E_00000261f0493940/0 .event negedge, v00000261f0525010_0;
E_00000261f0493940/1 .event posedge, v00000261f0525510_0;
E_00000261f0493940 .event/or E_00000261f0493940/0, E_00000261f0493940/1;
E_00000261f04940c0 .event anyedge, v00000261f0523df0_0, v00000261f0523a30_0;
L_00000261f0525bc0 .part v00000261f0523c10_0, 15, 1;
LS_00000261f0527560_0_0 .concat [ 1 1 1 1], L_00000261f0525bc0, L_00000261f0525bc0, L_00000261f0525bc0, L_00000261f0525bc0;
LS_00000261f0527560_0_4 .concat [ 1 1 1 1], L_00000261f0525bc0, L_00000261f0525bc0, L_00000261f0525bc0, L_00000261f0525bc0;
LS_00000261f0527560_0_8 .concat [ 1 1 1 1], L_00000261f0525bc0, L_00000261f0525bc0, L_00000261f0525bc0, L_00000261f0525bc0;
LS_00000261f0527560_0_12 .concat [ 1 1 1 1], L_00000261f0525bc0, L_00000261f0525bc0, L_00000261f0525bc0, L_00000261f0525bc0;
L_00000261f0527560 .concat [ 4 4 4 4], LS_00000261f0527560_0_0, LS_00000261f0527560_0_4, LS_00000261f0527560_0_8, LS_00000261f0527560_0_12;
L_00000261f0526700 .concat [ 16 16 0 0], v00000261f0523c10_0, L_00000261f0527560;
L_00000261f0526fc0 .part v00000261f0523c10_0, 15, 1;
LS_00000261f05277e0_0_0 .concat [ 1 1 1 1], L_00000261f0526fc0, L_00000261f0526fc0, L_00000261f0526fc0, L_00000261f0526fc0;
LS_00000261f05277e0_0_4 .concat [ 1 1 1 1], L_00000261f0526fc0, L_00000261f0526fc0, L_00000261f0526fc0, L_00000261f0526fc0;
LS_00000261f05277e0_0_8 .concat [ 1 1 1 1], L_00000261f0526fc0, L_00000261f0526fc0, L_00000261f0526fc0, L_00000261f0526fc0;
LS_00000261f05277e0_0_12 .concat [ 1 1 1 1], L_00000261f0526fc0, L_00000261f0526fc0, L_00000261f0526fc0, L_00000261f0526fc0;
L_00000261f05277e0 .concat [ 4 4 4 4], LS_00000261f05277e0_0_0, LS_00000261f05277e0_0_4, LS_00000261f05277e0_0_8, LS_00000261f05277e0_0_12;
L_00000261f05259e0 .concat [ 16 16 0 0], v00000261f0523c10_0, L_00000261f05277e0;
L_00000261f0526840 .part v00000261f0524610_0, 15, 1;
LS_00000261f0526d40_0_0 .concat [ 1 1 1 1], L_00000261f0526840, L_00000261f0526840, L_00000261f0526840, L_00000261f0526840;
LS_00000261f0526d40_0_4 .concat [ 1 1 1 1], L_00000261f0526840, L_00000261f0526840, L_00000261f0526840, L_00000261f0526840;
LS_00000261f0526d40_0_8 .concat [ 1 1 1 1], L_00000261f0526840, L_00000261f0526840, L_00000261f0526840, L_00000261f0526840;
LS_00000261f0526d40_0_12 .concat [ 1 1 1 1], L_00000261f0526840, L_00000261f0526840, L_00000261f0526840, L_00000261f0526840;
L_00000261f0526d40 .concat [ 4 4 4 4], LS_00000261f0526d40_0_0, LS_00000261f0526d40_0_4, LS_00000261f0526d40_0_8, LS_00000261f0526d40_0_12;
L_00000261f0527c40 .concat [ 16 16 0 0], v00000261f0524610_0, L_00000261f0526d40;
L_00000261f0527f60 .part v00000261f0525150_0, 15, 1;
LS_00000261f05263e0_0_0 .concat [ 1 1 1 1], L_00000261f0527f60, L_00000261f0527f60, L_00000261f0527f60, L_00000261f0527f60;
LS_00000261f05263e0_0_4 .concat [ 1 1 1 1], L_00000261f0527f60, L_00000261f0527f60, L_00000261f0527f60, L_00000261f0527f60;
LS_00000261f05263e0_0_8 .concat [ 1 1 1 1], L_00000261f0527f60, L_00000261f0527f60, L_00000261f0527f60, L_00000261f0527f60;
LS_00000261f05263e0_0_12 .concat [ 1 1 1 1], L_00000261f0527f60, L_00000261f0527f60, L_00000261f0527f60, L_00000261f0527f60;
L_00000261f05263e0 .concat [ 4 4 4 4], LS_00000261f05263e0_0_0, LS_00000261f05263e0_0_4, LS_00000261f05263e0_0_8, LS_00000261f05263e0_0_12;
L_00000261f0527d80 .concat [ 16 16 0 0], v00000261f0525150_0, L_00000261f05263e0;
L_00000261f0529400 .part v00000261f0524070_0, 15, 1;
LS_00000261f05285a0_0_0 .concat [ 1 1 1 1], L_00000261f0529400, L_00000261f0529400, L_00000261f0529400, L_00000261f0529400;
LS_00000261f05285a0_0_4 .concat [ 1 1 1 1], L_00000261f0529400, L_00000261f0529400, L_00000261f0529400, L_00000261f0529400;
LS_00000261f05285a0_0_8 .concat [ 1 1 1 1], L_00000261f0529400, L_00000261f0529400, L_00000261f0529400, L_00000261f0529400;
LS_00000261f05285a0_0_12 .concat [ 1 1 1 1], L_00000261f0529400, L_00000261f0529400, L_00000261f0529400, L_00000261f0529400;
L_00000261f05285a0 .concat [ 4 4 4 4], LS_00000261f05285a0_0_0, LS_00000261f05285a0_0_4, LS_00000261f05285a0_0_8, LS_00000261f05285a0_0_12;
L_00000261f05283c0 .concat [ 16 16 0 0], v00000261f0524070_0, L_00000261f05285a0;
S_00000261f042a300 .scope module, "final_val" "fixed_32_add_sub" 4 275, 5 1 0, S_00000261f04fe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000261f052a0a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000261f052a058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f058f5b0 .functor XNOR 1, L_00000261f052a0a0, L_00000261f052a058, C4<0>, C4<0>;
L_00000261f058eac0 .functor XOR 1, L_00000261f05894a0, L_00000261f0589b80, C4<0>, C4<0>;
v00000261f048e690_0 .net/2u *"_ivl_0", 0 0, L_00000261f052a058;  1 drivers
v00000261f048dbf0_0 .net *"_ivl_11", 0 0, L_00000261f0589360;  1 drivers
v00000261f048e0f0_0 .net *"_ivl_12", 0 0, L_00000261f0589fe0;  1 drivers
v00000261f048d790_0 .net *"_ivl_14", 32 0, L_00000261f0589040;  1 drivers
v00000261f048e870_0 .net *"_ivl_16", 32 0, L_00000261f0589720;  1 drivers
v00000261f048df10_0 .net *"_ivl_19", 0 0, L_00000261f058a260;  1 drivers
v00000261f048e2d0_0 .net *"_ivl_2", 0 0, L_00000261f058f5b0;  1 drivers
v00000261f048d1f0_0 .net *"_ivl_20", 0 0, L_00000261f058a300;  1 drivers
v00000261f048e230_0 .net *"_ivl_22", 32 0, L_00000261f0588d20;  1 drivers
v00000261f048db50_0 .net *"_ivl_25", 0 0, L_00000261f05895e0;  1 drivers
v00000261f048eff0_0 .net *"_ivl_26", 0 0, L_00000261f0589ea0;  1 drivers
v00000261f048dab0_0 .net *"_ivl_28", 32 0, L_00000261f05890e0;  1 drivers
v00000261f048ef50_0 .net *"_ivl_30", 32 0, L_00000261f058a1c0;  1 drivers
v00000261f048e370_0 .net *"_ivl_37", 0 0, L_00000261f05894a0;  1 drivers
v00000261f048e410_0 .net *"_ivl_39", 0 0, L_00000261f0589b80;  1 drivers
v00000261f048d290_0 .net *"_ivl_5", 0 0, L_00000261f058a120;  1 drivers
v00000261f048e4b0_0 .net *"_ivl_6", 0 0, L_00000261f05892c0;  1 drivers
v00000261f048dc90_0 .net *"_ivl_8", 32 0, L_00000261f058a080;  1 drivers
v00000261f048e050_0 .net/s "a_in", 31 0, v00000261f0524110_0;  1 drivers
v00000261f048e9b0_0 .net/s "b_in", 31 0, v00000261f0523fd0_0;  1 drivers
v00000261f048ecd0_0 .net "overflow", 0 0, L_00000261f058eac0;  1 drivers
v00000261f048e190_0 .net "sub_n_add", 0 0, L_00000261f052a0a0;  1 drivers
v00000261f048d830_0 .net/s "sum_diff_out", 31 0, L_00000261f0588e60;  alias, 1 drivers
v00000261f048d3d0_0 .net/s "temp_result_wide", 32 0, L_00000261f0589400;  1 drivers
L_00000261f058a120 .part v00000261f0524110_0, 31, 1;
L_00000261f05892c0 .concat [ 1 0 0 0], L_00000261f058a120;
L_00000261f058a080 .concat [ 32 1 0 0], v00000261f0524110_0, L_00000261f05892c0;
L_00000261f0589360 .part v00000261f0523fd0_0, 31, 1;
L_00000261f0589fe0 .concat [ 1 0 0 0], L_00000261f0589360;
L_00000261f0589040 .concat [ 32 1 0 0], v00000261f0523fd0_0, L_00000261f0589fe0;
L_00000261f0589720 .arith/sub 33, L_00000261f058a080, L_00000261f0589040;
L_00000261f058a260 .part v00000261f0524110_0, 31, 1;
L_00000261f058a300 .concat [ 1 0 0 0], L_00000261f058a260;
L_00000261f0588d20 .concat [ 32 1 0 0], v00000261f0524110_0, L_00000261f058a300;
L_00000261f05895e0 .part v00000261f0523fd0_0, 31, 1;
L_00000261f0589ea0 .concat [ 1 0 0 0], L_00000261f05895e0;
L_00000261f05890e0 .concat [ 32 1 0 0], v00000261f0523fd0_0, L_00000261f0589ea0;
L_00000261f058a1c0 .arith/sum 33, L_00000261f0588d20, L_00000261f05890e0;
L_00000261f0589400 .functor MUXZ 33, L_00000261f058a1c0, L_00000261f0589720, L_00000261f058f5b0, C4<>;
L_00000261f0588e60 .part L_00000261f0589400, 0, 32;
L_00000261f05894a0 .part L_00000261f0589400, 32, 1;
L_00000261f0589b80 .part L_00000261f0588e60, 31, 1;
S_00000261f03f2ce0 .scope module, "t1" "fixed_32_add_sub" 4 220, 5 1 0, S_00000261f04fe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000261f0529d40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f0529cb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f048c790 .functor XNOR 1, L_00000261f0529d40, L_00000261f0529cb0, C4<0>, C4<0>;
L_00000261f048c6b0 .functor XOR 1, L_00000261f05294a0, L_00000261f0528dc0, C4<0>, C4<0>;
v00000261f048d470_0 .net/2u *"_ivl_0", 0 0, L_00000261f0529cb0;  1 drivers
v00000261f048d5b0_0 .net *"_ivl_11", 0 0, L_00000261f05286e0;  1 drivers
v00000261f048dd30_0 .net *"_ivl_12", 0 0, L_00000261f0528960;  1 drivers
v00000261f048dfb0_0 .net *"_ivl_14", 32 0, L_00000261f0528820;  1 drivers
v00000261f048ed70_0 .net *"_ivl_16", 32 0, L_00000261f0528780;  1 drivers
v00000261f048ddd0_0 .net *"_ivl_19", 0 0, L_00000261f0529220;  1 drivers
v00000261f048d650_0 .net *"_ivl_2", 0 0, L_00000261f048c790;  1 drivers
v00000261f048ea50_0 .net *"_ivl_20", 0 0, L_00000261f0529180;  1 drivers
v00000261f048d8d0_0 .net *"_ivl_22", 32 0, L_00000261f05288c0;  1 drivers
v00000261f048d970_0 .net *"_ivl_25", 0 0, L_00000261f05281e0;  1 drivers
v00000261f048e5f0_0 .net *"_ivl_26", 0 0, L_00000261f0528a00;  1 drivers
v00000261f048de70_0 .net *"_ivl_28", 32 0, L_00000261f0528b40;  1 drivers
v00000261f048e550_0 .net *"_ivl_30", 32 0, L_00000261f0528c80;  1 drivers
v00000261f048e730_0 .net *"_ivl_37", 0 0, L_00000261f05294a0;  1 drivers
v00000261f048ee10_0 .net *"_ivl_39", 0 0, L_00000261f0528dc0;  1 drivers
v00000261f048eaf0_0 .net *"_ivl_5", 0 0, L_00000261f05297c0;  1 drivers
v00000261f048e910_0 .net *"_ivl_6", 0 0, L_00000261f0528e60;  1 drivers
v00000261f048eb90_0 .net *"_ivl_8", 32 0, L_00000261f0528460;  1 drivers
v00000261f048ec30_0 .net/s "a_in", 31 0, v00000261f05250b0_0;  1 drivers
L_00000261f0529cf8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v00000261f048da10_0 .net/s "b_in", 31 0, L_00000261f0529cf8;  1 drivers
v00000261f04de560_0 .net "overflow", 0 0, L_00000261f048c6b0;  1 drivers
v00000261f04dcd00_0 .net "sub_n_add", 0 0, L_00000261f0529d40;  1 drivers
v00000261f04dd7a0_0 .net/s "sum_diff_out", 31 0, L_00000261f0529360;  alias, 1 drivers
v00000261f04dcbc0_0 .net/s "temp_result_wide", 32 0, L_00000261f0528d20;  1 drivers
L_00000261f05297c0 .part v00000261f05250b0_0, 31, 1;
L_00000261f0528e60 .concat [ 1 0 0 0], L_00000261f05297c0;
L_00000261f0528460 .concat [ 32 1 0 0], v00000261f05250b0_0, L_00000261f0528e60;
L_00000261f05286e0 .part L_00000261f0529cf8, 31, 1;
L_00000261f0528960 .concat [ 1 0 0 0], L_00000261f05286e0;
L_00000261f0528820 .concat [ 32 1 0 0], L_00000261f0529cf8, L_00000261f0528960;
L_00000261f0528780 .arith/sub 33, L_00000261f0528460, L_00000261f0528820;
L_00000261f0529220 .part v00000261f05250b0_0, 31, 1;
L_00000261f0529180 .concat [ 1 0 0 0], L_00000261f0529220;
L_00000261f05288c0 .concat [ 32 1 0 0], v00000261f05250b0_0, L_00000261f0529180;
L_00000261f05281e0 .part L_00000261f0529cf8, 31, 1;
L_00000261f0528a00 .concat [ 1 0 0 0], L_00000261f05281e0;
L_00000261f0528b40 .concat [ 32 1 0 0], L_00000261f0529cf8, L_00000261f0528a00;
L_00000261f0528c80 .arith/sum 33, L_00000261f05288c0, L_00000261f0528b40;
L_00000261f0528d20 .functor MUXZ 33, L_00000261f0528c80, L_00000261f0528780, L_00000261f048c790, C4<>;
L_00000261f0529360 .part L_00000261f0528d20, 0, 32;
L_00000261f05294a0 .part L_00000261f0528d20, 32, 1;
L_00000261f0528dc0 .part L_00000261f0529360, 31, 1;
S_00000261f03f2e70 .scope module, "t1_par" "fixed_32_mult" 4 182, 6 1 0, S_00000261f04fe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000261f0494080 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_00000261f0529998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000261f048d0c0 .functor XNOR 1, L_00000261f0526de0, L_00000261f0529998, C4<0>, C4<0>;
L_00000261f048caa0 .functor AND 1, L_00000261f048d0c0, L_00000261f0527100, C4<1>, C4<1>;
L_00000261f05299e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f048c1e0 .functor XNOR 1, L_00000261f0526de0, L_00000261f05299e0, C4<0>, C4<0>;
L_00000261f048c2c0 .functor NOT 1, L_00000261f05276a0, C4<0>, C4<0>, C4<0>;
L_00000261f048c560 .functor AND 1, L_00000261f048c1e0, L_00000261f048c2c0, C4<1>, C4<1>;
v00000261f04dd980_0 .net/s *"_ivl_0", 63 0, L_00000261f0527740;  1 drivers
v00000261f04de240_0 .net/2u *"_ivl_16", 0 0, L_00000261f0529998;  1 drivers
v00000261f04ddd40_0 .net *"_ivl_18", 0 0, L_00000261f048d0c0;  1 drivers
v00000261f04dd660_0 .net/s *"_ivl_2", 63 0, L_00000261f0526660;  1 drivers
v00000261f04dd840_0 .net *"_ivl_21", 0 0, L_00000261f0527100;  1 drivers
v00000261f04dd020_0 .net/2u *"_ivl_24", 0 0, L_00000261f05299e0;  1 drivers
v00000261f04de920_0 .net *"_ivl_26", 0 0, L_00000261f048c1e0;  1 drivers
v00000261f04de060_0 .net *"_ivl_29", 0 0, L_00000261f05276a0;  1 drivers
v00000261f04dd8e0_0 .net *"_ivl_30", 0 0, L_00000261f048c2c0;  1 drivers
v00000261f04dcc60_0 .net *"_ivl_6", 63 0, L_00000261f0525a80;  1 drivers
v00000261f04dcda0_0 .net *"_ivl_8", 55 0, L_00000261f05274c0;  1 drivers
v00000261f04ddfc0_0 .net/s "a_in", 31 0, L_00000261f0526700;  1 drivers
v00000261f04de1a0_0 .net/s "b_in", 31 0, L_00000261f05259e0;  1 drivers
v00000261f04dda20_0 .net "expected_sign", 0 0, L_00000261f0526de0;  1 drivers
v00000261f04ddac0_0 .net "msb_of_product_full", 23 0, L_00000261f0526020;  1 drivers
v00000261f04de7e0_0 .net "overflow", 0 0, L_00000261f048caa0;  1 drivers
v00000261f04ddb60_0 .net/s "p_out", 31 0, L_00000261f0526f20;  alias, 1 drivers
v00000261f04de600_0 .net/s "product_full", 63 0, L_00000261f0526340;  1 drivers
v00000261f04dd200_0 .net "underflow_q", 0 0, L_00000261f048c560;  1 drivers
L_00000261f0527740 .extend/s 64, L_00000261f0526700;
L_00000261f0526660 .extend/s 64, L_00000261f05259e0;
L_00000261f0526340 .arith/mult 64, L_00000261f0527740, L_00000261f0526660;
L_00000261f05274c0 .part L_00000261f0526340, 8, 56;
L_00000261f0525a80 .extend/s 64, L_00000261f05274c0;
L_00000261f0526f20 .part L_00000261f0525a80, 0, 32;
L_00000261f0526de0 .part L_00000261f0526f20, 31, 1;
L_00000261f0526020 .part L_00000261f0526340, 40, 24;
L_00000261f0527100 .reduce/or L_00000261f0526020;
L_00000261f05276a0 .reduce/and L_00000261f0526020;
S_00000261f03f3000 .scope module, "t1_sum_t2" "fixed_32_add_sub" 4 255, 5 1 0, S_00000261f04fe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000261f0529f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000261f0529f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f058ef90 .functor XNOR 1, L_00000261f0529f80, L_00000261f0529f38, C4<0>, C4<0>;
L_00000261f058f770 .functor XOR 1, L_00000261f05868e0, L_00000261f05883c0, C4<0>, C4<0>;
v00000261f04dd3e0_0 .net/2u *"_ivl_0", 0 0, L_00000261f0529f38;  1 drivers
v00000261f04dce40_0 .net *"_ivl_11", 0 0, L_00000261f0586660;  1 drivers
v00000261f04de380_0 .net *"_ivl_12", 0 0, L_00000261f0587600;  1 drivers
v00000261f04ddc00_0 .net *"_ivl_14", 32 0, L_00000261f05876a0;  1 drivers
v00000261f04ddca0_0 .net *"_ivl_16", 32 0, L_00000261f0587f60;  1 drivers
v00000261f04dcee0_0 .net *"_ivl_19", 0 0, L_00000261f05885a0;  1 drivers
v00000261f04de6a0_0 .net *"_ivl_2", 0 0, L_00000261f058ef90;  1 drivers
v00000261f04dcf80_0 .net *"_ivl_20", 0 0, L_00000261f0588000;  1 drivers
v00000261f04ddde0_0 .net *"_ivl_22", 32 0, L_00000261f05880a0;  1 drivers
v00000261f04de100_0 .net *"_ivl_25", 0 0, L_00000261f0586de0;  1 drivers
v00000261f04de420_0 .net *"_ivl_26", 0 0, L_00000261f0586700;  1 drivers
v00000261f04de9c0_0 .net *"_ivl_28", 32 0, L_00000261f05867a0;  1 drivers
v00000261f04dd0c0_0 .net *"_ivl_30", 32 0, L_00000261f0588140;  1 drivers
v00000261f04dd2a0_0 .net *"_ivl_37", 0 0, L_00000261f05868e0;  1 drivers
v00000261f04dcb20_0 .net *"_ivl_39", 0 0, L_00000261f05883c0;  1 drivers
v00000261f04dd160_0 .net *"_ivl_5", 0 0, L_00000261f0588820;  1 drivers
v00000261f04de2e0_0 .net *"_ivl_6", 0 0, L_00000261f0588320;  1 drivers
v00000261f04dde80_0 .net *"_ivl_8", 32 0, L_00000261f05888c0;  1 drivers
v00000261f04dd700_0 .net/s "a_in", 31 0, v00000261f0523850_0;  1 drivers
v00000261f04ddf20_0 .net/s "b_in", 31 0, v00000261f0523cb0_0;  1 drivers
v00000261f04dd340_0 .net "overflow", 0 0, L_00000261f058f770;  1 drivers
v00000261f04dd480_0 .net "sub_n_add", 0 0, L_00000261f0529f80;  1 drivers
v00000261f04dd520_0 .net/s "sum_diff_out", 31 0, L_00000261f0587e20;  alias, 1 drivers
v00000261f04dd5c0_0 .net/s "temp_result_wide", 32 0, L_00000261f0588960;  1 drivers
L_00000261f0588820 .part v00000261f0523850_0, 31, 1;
L_00000261f0588320 .concat [ 1 0 0 0], L_00000261f0588820;
L_00000261f05888c0 .concat [ 32 1 0 0], v00000261f0523850_0, L_00000261f0588320;
L_00000261f0586660 .part v00000261f0523cb0_0, 31, 1;
L_00000261f0587600 .concat [ 1 0 0 0], L_00000261f0586660;
L_00000261f05876a0 .concat [ 32 1 0 0], v00000261f0523cb0_0, L_00000261f0587600;
L_00000261f0587f60 .arith/sub 33, L_00000261f05888c0, L_00000261f05876a0;
L_00000261f05885a0 .part v00000261f0523850_0, 31, 1;
L_00000261f0588000 .concat [ 1 0 0 0], L_00000261f05885a0;
L_00000261f05880a0 .concat [ 32 1 0 0], v00000261f0523850_0, L_00000261f0588000;
L_00000261f0586de0 .part v00000261f0523cb0_0, 31, 1;
L_00000261f0586700 .concat [ 1 0 0 0], L_00000261f0586de0;
L_00000261f05867a0 .concat [ 32 1 0 0], v00000261f0523cb0_0, L_00000261f0586700;
L_00000261f0588140 .arith/sum 33, L_00000261f05880a0, L_00000261f05867a0;
L_00000261f0588960 .functor MUXZ 33, L_00000261f0588140, L_00000261f0587f60, L_00000261f058ef90, C4<>;
L_00000261f0587e20 .part L_00000261f0588960, 0, 32;
L_00000261f05868e0 .part L_00000261f0588960, 32, 1;
L_00000261f05883c0 .part L_00000261f0587e20, 31, 1;
S_00000261f04deae0 .scope module, "t2" "fixed_32_mult" 4 228, 6 1 0, S_00000261f04fe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000261f04935c0 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_00000261f0529d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000261f048cb80 .functor XNOR 1, L_00000261f0587100, L_00000261f0529d88, C4<0>, C4<0>;
L_00000261f048cbf0 .functor AND 1, L_00000261f048cb80, L_00000261f0587ec0, C4<1>, C4<1>;
L_00000261f0529dd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f048cc60 .functor XNOR 1, L_00000261f0587100, L_00000261f0529dd0, C4<0>, C4<0>;
L_00000261f048ccd0 .functor NOT 1, L_00000261f0586fc0, C4<0>, C4<0>, C4<0>;
L_00000261f047a3c0 .functor AND 1, L_00000261f048cc60, L_00000261f048ccd0, C4<1>, C4<1>;
v00000261f04de4c0_0 .net/s *"_ivl_0", 63 0, L_00000261f0529540;  1 drivers
v00000261f04de740_0 .net/2u *"_ivl_16", 0 0, L_00000261f0529d88;  1 drivers
v00000261f04de880_0 .net *"_ivl_18", 0 0, L_00000261f048cb80;  1 drivers
v00000261f051c810_0 .net/s *"_ivl_2", 63 0, L_00000261f0528fa0;  1 drivers
v00000261f051c8b0_0 .net *"_ivl_21", 0 0, L_00000261f0587ec0;  1 drivers
v00000261f051cf90_0 .net/2u *"_ivl_24", 0 0, L_00000261f0529dd0;  1 drivers
v00000261f051cc70_0 .net *"_ivl_26", 0 0, L_00000261f048cc60;  1 drivers
v00000261f051c3b0_0 .net *"_ivl_29", 0 0, L_00000261f0586fc0;  1 drivers
v00000261f051df30_0 .net *"_ivl_30", 0 0, L_00000261f048ccd0;  1 drivers
v00000261f051d710_0 .net *"_ivl_6", 63 0, L_00000261f0587880;  1 drivers
v00000261f051dd50_0 .net *"_ivl_8", 55 0, L_00000261f0588be0;  1 drivers
v00000261f051cdb0_0 .net/s "a_in", 31 0, v00000261f0523b70_0;  1 drivers
v00000261f051c1d0_0 .net/s "b_in", 31 0, v00000261f0523b70_0;  alias, 1 drivers
v00000261f051c9f0_0 .net "expected_sign", 0 0, L_00000261f0587100;  1 drivers
v00000261f051d2b0_0 .net "msb_of_product_full", 23 0, L_00000261f0586480;  1 drivers
v00000261f051d490_0 .net "overflow", 0 0, L_00000261f048cbf0;  1 drivers
v00000261f051c270_0 .net/s "p_out", 31 0, L_00000261f0588640;  alias, 1 drivers
v00000261f051cef0_0 .net/s "product_full", 63 0, L_00000261f0529040;  1 drivers
v00000261f051c310_0 .net "underflow_q", 0 0, L_00000261f047a3c0;  1 drivers
L_00000261f0529540 .extend/s 64, v00000261f0523b70_0;
L_00000261f0528fa0 .extend/s 64, v00000261f0523b70_0;
L_00000261f0529040 .arith/mult 64, L_00000261f0529540, L_00000261f0528fa0;
L_00000261f0588be0 .part L_00000261f0529040, 8, 56;
L_00000261f0587880 .extend/s 64, L_00000261f0588be0;
L_00000261f0588640 .part L_00000261f0587880, 0, 32;
L_00000261f0587100 .part L_00000261f0588640, 31, 1;
L_00000261f0586480 .part L_00000261f0529040, 40, 24;
L_00000261f0587ec0 .reduce/or L_00000261f0586480;
L_00000261f0586fc0 .reduce/and L_00000261f0586480;
S_00000261f04dec70 .scope module, "t2_par" "fixed_32_mult" 4 191, 6 1 0, S_00000261f04fe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000261f0493e80 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_00000261f0529a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000261f048c330 .functor XNOR 1, L_00000261f05280a0, L_00000261f0529a28, C4<0>, C4<0>;
L_00000261f048ce90 .functor AND 1, L_00000261f048c330, L_00000261f0526c00, C4<1>, C4<1>;
L_00000261f0529a70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f048cb10 .functor XNOR 1, L_00000261f05280a0, L_00000261f0529a70, C4<0>, C4<0>;
L_00000261f048cfe0 .functor NOT 1, L_00000261f0526520, C4<0>, C4<0>, C4<0>;
L_00000261f048c3a0 .functor AND 1, L_00000261f048cb10, L_00000261f048cfe0, C4<1>, C4<1>;
v00000261f051d350_0 .net/s *"_ivl_0", 63 0, L_00000261f05267a0;  1 drivers
v00000261f051d7b0_0 .net/2u *"_ivl_16", 0 0, L_00000261f0529a28;  1 drivers
v00000261f051d5d0_0 .net *"_ivl_18", 0 0, L_00000261f048c330;  1 drivers
v00000261f051d3f0_0 .net/s *"_ivl_2", 63 0, L_00000261f0527060;  1 drivers
v00000261f051d670_0 .net *"_ivl_21", 0 0, L_00000261f0526c00;  1 drivers
v00000261f051dfd0_0 .net/2u *"_ivl_24", 0 0, L_00000261f0529a70;  1 drivers
v00000261f051d530_0 .net *"_ivl_26", 0 0, L_00000261f048cb10;  1 drivers
v00000261f051d170_0 .net *"_ivl_29", 0 0, L_00000261f0526520;  1 drivers
v00000261f051c950_0 .net *"_ivl_30", 0 0, L_00000261f048cfe0;  1 drivers
v00000261f051ca90_0 .net *"_ivl_6", 63 0, L_00000261f0526480;  1 drivers
v00000261f051d030_0 .net *"_ivl_8", 55 0, L_00000261f0527240;  1 drivers
v00000261f051c770_0 .net/s "a_in", 31 0, L_00000261f0527c40;  1 drivers
L_00000261f0529ab8 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v00000261f051c590_0 .net/s "b_in", 31 0, L_00000261f0529ab8;  1 drivers
v00000261f051c130_0 .net "expected_sign", 0 0, L_00000261f05280a0;  1 drivers
v00000261f051cbd0_0 .net "msb_of_product_full", 23 0, L_00000261f05268e0;  1 drivers
v00000261f051c450_0 .net "overflow", 0 0, L_00000261f048ce90;  1 drivers
v00000261f051c4f0_0 .net/s "p_out", 31 0, L_00000261f0527380;  alias, 1 drivers
v00000261f051d850_0 .net/s "product_full", 63 0, L_00000261f05271a0;  1 drivers
v00000261f051d0d0_0 .net "underflow_q", 0 0, L_00000261f048c3a0;  1 drivers
L_00000261f05267a0 .extend/s 64, L_00000261f0527c40;
L_00000261f0527060 .extend/s 64, L_00000261f0529ab8;
L_00000261f05271a0 .arith/mult 64, L_00000261f05267a0, L_00000261f0527060;
L_00000261f0527240 .part L_00000261f05271a0, 8, 56;
L_00000261f0526480 .extend/s 64, L_00000261f0527240;
L_00000261f0527380 .part L_00000261f0526480, 0, 32;
L_00000261f05280a0 .part L_00000261f0527380, 31, 1;
L_00000261f05268e0 .part L_00000261f05271a0, 40, 24;
L_00000261f0526c00 .reduce/or L_00000261f05268e0;
L_00000261f0526520 .reduce/and L_00000261f05268e0;
S_00000261f04dee00 .scope module, "t3" "fixed_32_mult" 4 236, 6 1 0, S_00000261f04fe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000261f04941c0 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_00000261f0529e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000261f058f070 .functor XNOR 1, L_00000261f0588a00, L_00000261f0529e18, C4<0>, C4<0>;
L_00000261f058f460 .functor AND 1, L_00000261f058f070, L_00000261f0586ca0, C4<1>, C4<1>;
L_00000261f0529e60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f058f0e0 .functor XNOR 1, L_00000261f0588a00, L_00000261f0529e60, C4<0>, C4<0>;
L_00000261f058f3f0 .functor NOT 1, L_00000261f05865c0, C4<0>, C4<0>, C4<0>;
L_00000261f058ed60 .functor AND 1, L_00000261f058f0e0, L_00000261f058f3f0, C4<1>, C4<1>;
v00000261f051c630_0 .net/s *"_ivl_0", 63 0, L_00000261f0588b40;  1 drivers
v00000261f051cd10_0 .net/2u *"_ivl_16", 0 0, L_00000261f0529e18;  1 drivers
v00000261f051d8f0_0 .net *"_ivl_18", 0 0, L_00000261f058f070;  1 drivers
v00000261f051ddf0_0 .net/s *"_ivl_2", 63 0, L_00000261f0587380;  1 drivers
v00000261f051d990_0 .net *"_ivl_21", 0 0, L_00000261f0586ca0;  1 drivers
v00000261f051c6d0_0 .net/2u *"_ivl_24", 0 0, L_00000261f0529e60;  1 drivers
v00000261f051cb30_0 .net *"_ivl_26", 0 0, L_00000261f058f0e0;  1 drivers
v00000261f051dad0_0 .net *"_ivl_29", 0 0, L_00000261f05865c0;  1 drivers
v00000261f051d210_0 .net *"_ivl_30", 0 0, L_00000261f058f3f0;  1 drivers
v00000261f051da30_0 .net *"_ivl_6", 63 0, L_00000261f0588280;  1 drivers
v00000261f051db70_0 .net *"_ivl_8", 55 0, L_00000261f05886e0;  1 drivers
v00000261f051ce50_0 .net/s "a_in", 31 0, v00000261f0524cf0_0;  1 drivers
v00000261f051dc10_0 .net/s "b_in", 31 0, v00000261f0524cf0_0;  alias, 1 drivers
v00000261f051dcb0_0 .net "expected_sign", 0 0, L_00000261f0588a00;  1 drivers
v00000261f051de90_0 .net "msb_of_product_full", 23 0, L_00000261f0586ac0;  1 drivers
v00000261f051fb50_0 .net "overflow", 0 0, L_00000261f058f460;  1 drivers
v00000261f051f970_0 .net/s "p_out", 31 0, L_00000261f0586520;  alias, 1 drivers
v00000261f0520b90_0 .net/s "product_full", 63 0, L_00000261f0586a20;  1 drivers
v00000261f051f3d0_0 .net "underflow_q", 0 0, L_00000261f058ed60;  1 drivers
L_00000261f0588b40 .extend/s 64, v00000261f0524cf0_0;
L_00000261f0587380 .extend/s 64, v00000261f0524cf0_0;
L_00000261f0586a20 .arith/mult 64, L_00000261f0588b40, L_00000261f0587380;
L_00000261f05886e0 .part L_00000261f0586a20, 8, 56;
L_00000261f0588280 .extend/s 64, L_00000261f05886e0;
L_00000261f0586520 .part L_00000261f0588280, 0, 32;
L_00000261f0588a00 .part L_00000261f0586520, 31, 1;
L_00000261f0586ac0 .part L_00000261f0586a20, 40, 24;
L_00000261f0586ca0 .reduce/or L_00000261f0586ac0;
L_00000261f05865c0 .reduce/and L_00000261f0586ac0;
S_00000261f0521110 .scope module, "t3_par" "fixed_32_add_sub" 4 199, 5 1 0, S_00000261f04fe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000261f0529b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000261f0529b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f048c5d0 .functor XNOR 1, L_00000261f0529b90, L_00000261f0529b00, C4<0>, C4<0>;
L_00000261f048d050 .functor XOR 1, L_00000261f0527b00, L_00000261f0526ac0, C4<0>, C4<0>;
v00000261f051f290_0 .net/2u *"_ivl_0", 0 0, L_00000261f0529b00;  1 drivers
v00000261f051ff10_0 .net *"_ivl_11", 0 0, L_00000261f0527920;  1 drivers
v00000261f0520ff0_0 .net *"_ivl_12", 0 0, L_00000261f0526ca0;  1 drivers
v00000261f051f470_0 .net *"_ivl_14", 32 0, L_00000261f05279c0;  1 drivers
v00000261f051f8d0_0 .net *"_ivl_16", 32 0, L_00000261f0527a60;  1 drivers
v00000261f0520410_0 .net *"_ivl_19", 0 0, L_00000261f0525b20;  1 drivers
v00000261f05202d0_0 .net *"_ivl_2", 0 0, L_00000261f048c5d0;  1 drivers
v00000261f051fd30_0 .net *"_ivl_20", 0 0, L_00000261f0525da0;  1 drivers
v00000261f051fbf0_0 .net *"_ivl_22", 32 0, L_00000261f0526b60;  1 drivers
v00000261f051f830_0 .net *"_ivl_25", 0 0, L_00000261f0525e40;  1 drivers
v00000261f0520370_0 .net *"_ivl_26", 0 0, L_00000261f0525f80;  1 drivers
v00000261f051fa10_0 .net *"_ivl_28", 32 0, L_00000261f0526980;  1 drivers
v00000261f051f150_0 .net *"_ivl_30", 32 0, L_00000261f0527ec0;  1 drivers
v00000261f0520550_0 .net *"_ivl_37", 0 0, L_00000261f0527b00;  1 drivers
v00000261f051fab0_0 .net *"_ivl_39", 0 0, L_00000261f0526ac0;  1 drivers
v00000261f0520870_0 .net *"_ivl_5", 0 0, L_00000261f05272e0;  1 drivers
v00000261f0520e10_0 .net *"_ivl_6", 0 0, L_00000261f0526e80;  1 drivers
v00000261f051f1f0_0 .net *"_ivl_8", 32 0, L_00000261f0527600;  1 drivers
v00000261f0520d70_0 .net/s "a_in", 31 0, L_00000261f0527d80;  1 drivers
L_00000261f0529b48 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000261f05205f0_0 .net/s "b_in", 31 0, L_00000261f0529b48;  1 drivers
v00000261f051fe70_0 .net "overflow", 0 0, L_00000261f048d050;  1 drivers
v00000261f051fc90_0 .net "sub_n_add", 0 0, L_00000261f0529b90;  1 drivers
v00000261f0520f50_0 .net/s "sum_diff_out", 31 0, L_00000261f0525ee0;  alias, 1 drivers
v00000261f051f330_0 .net/s "temp_result_wide", 32 0, L_00000261f0526a20;  1 drivers
L_00000261f05272e0 .part L_00000261f0527d80, 31, 1;
L_00000261f0526e80 .concat [ 1 0 0 0], L_00000261f05272e0;
L_00000261f0527600 .concat [ 32 1 0 0], L_00000261f0527d80, L_00000261f0526e80;
L_00000261f0527920 .part L_00000261f0529b48, 31, 1;
L_00000261f0526ca0 .concat [ 1 0 0 0], L_00000261f0527920;
L_00000261f05279c0 .concat [ 32 1 0 0], L_00000261f0529b48, L_00000261f0526ca0;
L_00000261f0527a60 .arith/sub 33, L_00000261f0527600, L_00000261f05279c0;
L_00000261f0525b20 .part L_00000261f0527d80, 31, 1;
L_00000261f0525da0 .concat [ 1 0 0 0], L_00000261f0525b20;
L_00000261f0526b60 .concat [ 32 1 0 0], L_00000261f0527d80, L_00000261f0525da0;
L_00000261f0525e40 .part L_00000261f0529b48, 31, 1;
L_00000261f0525f80 .concat [ 1 0 0 0], L_00000261f0525e40;
L_00000261f0526980 .concat [ 32 1 0 0], L_00000261f0529b48, L_00000261f0525f80;
L_00000261f0527ec0 .arith/sum 33, L_00000261f0526b60, L_00000261f0526980;
L_00000261f0526a20 .functor MUXZ 33, L_00000261f0527ec0, L_00000261f0527a60, L_00000261f048c5d0, C4<>;
L_00000261f0525ee0 .part L_00000261f0526a20, 0, 32;
L_00000261f0527b00 .part L_00000261f0526a20, 32, 1;
L_00000261f0526ac0 .part L_00000261f0525ee0, 31, 1;
S_00000261f05212a0 .scope module, "t3_sum_t4" "fixed_32_add_sub" 4 263, 5 1 0, S_00000261f04fe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000261f052a010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000261f0529fc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f058e9e0 .functor XNOR 1, L_00000261f052a010, L_00000261f0529fc8, C4<0>, C4<0>;
L_00000261f058f1c0 .functor XOR 1, L_00000261f0587a60, L_00000261f0587ba0, C4<0>, C4<0>;
v00000261f051f790_0 .net/2u *"_ivl_0", 0 0, L_00000261f0529fc8;  1 drivers
v00000261f0520cd0_0 .net *"_ivl_11", 0 0, L_00000261f0586980;  1 drivers
v00000261f051f650_0 .net *"_ivl_12", 0 0, L_00000261f0586e80;  1 drivers
v00000261f05209b0_0 .net *"_ivl_14", 32 0, L_00000261f0586f20;  1 drivers
v00000261f051fdd0_0 .net *"_ivl_16", 32 0, L_00000261f0587240;  1 drivers
v00000261f051ffb0_0 .net *"_ivl_19", 0 0, L_00000261f0587420;  1 drivers
v00000261f0520230_0 .net *"_ivl_2", 0 0, L_00000261f058e9e0;  1 drivers
v00000261f0520050_0 .net *"_ivl_20", 0 0, L_00000261f0587b00;  1 drivers
v00000261f051f510_0 .net *"_ivl_22", 32 0, L_00000261f0587560;  1 drivers
v00000261f05204b0_0 .net *"_ivl_25", 0 0, L_00000261f0587ce0;  1 drivers
v00000261f05200f0_0 .net *"_ivl_26", 0 0, L_00000261f0588500;  1 drivers
v00000261f051f5b0_0 .net *"_ivl_28", 32 0, L_00000261f0587740;  1 drivers
v00000261f0520190_0 .net *"_ivl_30", 32 0, L_00000261f05877e0;  1 drivers
v00000261f051f6f0_0 .net *"_ivl_37", 0 0, L_00000261f0587a60;  1 drivers
v00000261f0520690_0 .net *"_ivl_39", 0 0, L_00000261f0587ba0;  1 drivers
v00000261f0520730_0 .net *"_ivl_5", 0 0, L_00000261f0586b60;  1 drivers
v00000261f05207d0_0 .net *"_ivl_6", 0 0, L_00000261f0586d40;  1 drivers
v00000261f0520910_0 .net *"_ivl_8", 32 0, L_00000261f0586c00;  1 drivers
v00000261f0520a50_0 .net/s "a_in", 31 0, v00000261f0524250_0;  1 drivers
v00000261f0520af0_0 .net/s "b_in", 31 0, v00000261f0524d90_0;  1 drivers
v00000261f0520c30_0 .net "overflow", 0 0, L_00000261f058f1c0;  1 drivers
v00000261f0520eb0_0 .net "sub_n_add", 0 0, L_00000261f052a010;  1 drivers
v00000261f0522a60_0 .net/s "sum_diff_out", 31 0, L_00000261f05879c0;  alias, 1 drivers
v00000261f0521480_0 .net/s "temp_result_wide", 32 0, L_00000261f0587920;  1 drivers
L_00000261f0586b60 .part v00000261f0524250_0, 31, 1;
L_00000261f0586d40 .concat [ 1 0 0 0], L_00000261f0586b60;
L_00000261f0586c00 .concat [ 32 1 0 0], v00000261f0524250_0, L_00000261f0586d40;
L_00000261f0586980 .part v00000261f0524d90_0, 31, 1;
L_00000261f0586e80 .concat [ 1 0 0 0], L_00000261f0586980;
L_00000261f0586f20 .concat [ 32 1 0 0], v00000261f0524d90_0, L_00000261f0586e80;
L_00000261f0587240 .arith/sub 33, L_00000261f0586c00, L_00000261f0586f20;
L_00000261f0587420 .part v00000261f0524250_0, 31, 1;
L_00000261f0587b00 .concat [ 1 0 0 0], L_00000261f0587420;
L_00000261f0587560 .concat [ 32 1 0 0], v00000261f0524250_0, L_00000261f0587b00;
L_00000261f0587ce0 .part v00000261f0524d90_0, 31, 1;
L_00000261f0588500 .concat [ 1 0 0 0], L_00000261f0587ce0;
L_00000261f0587740 .concat [ 32 1 0 0], v00000261f0524d90_0, L_00000261f0588500;
L_00000261f05877e0 .arith/sum 33, L_00000261f0587560, L_00000261f0587740;
L_00000261f0587920 .functor MUXZ 33, L_00000261f05877e0, L_00000261f0587240, L_00000261f058e9e0, C4<>;
L_00000261f05879c0 .part L_00000261f0587920, 0, 32;
L_00000261f0587a60 .part L_00000261f0587920, 32, 1;
L_00000261f0587ba0 .part L_00000261f05879c0, 31, 1;
S_00000261f0523440 .scope module, "t4" "fixed_32_mult" 4 244, 6 1 0, S_00000261f04fe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_00000261f0493fc0 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_00000261f0529ea8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000261f058ef20 .functor XNOR 1, L_00000261f05871a0, L_00000261f0529ea8, C4<0>, C4<0>;
L_00000261f058edd0 .functor AND 1, L_00000261f058ef20, L_00000261f05881e0, C4<1>, C4<1>;
L_00000261f0529ef0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f058f150 .functor XNOR 1, L_00000261f05871a0, L_00000261f0529ef0, C4<0>, C4<0>;
L_00000261f058f230 .functor NOT 1, L_00000261f0588aa0, C4<0>, C4<0>, C4<0>;
L_00000261f058e970 .functor AND 1, L_00000261f058f150, L_00000261f058f230, C4<1>, C4<1>;
v00000261f05217a0_0 .net/s *"_ivl_0", 63 0, L_00000261f0588780;  1 drivers
v00000261f0521de0_0 .net/2u *"_ivl_16", 0 0, L_00000261f0529ea8;  1 drivers
v00000261f0521520_0 .net *"_ivl_18", 0 0, L_00000261f058ef20;  1 drivers
v00000261f0521700_0 .net/s *"_ivl_2", 63 0, L_00000261f0586840;  1 drivers
v00000261f05221a0_0 .net *"_ivl_21", 0 0, L_00000261f05881e0;  1 drivers
v00000261f0522920_0 .net/2u *"_ivl_24", 0 0, L_00000261f0529ef0;  1 drivers
v00000261f0522240_0 .net *"_ivl_26", 0 0, L_00000261f058f150;  1 drivers
v00000261f0522380_0 .net *"_ivl_29", 0 0, L_00000261f0588aa0;  1 drivers
v00000261f0522100_0 .net *"_ivl_30", 0 0, L_00000261f058f230;  1 drivers
v00000261f0522420_0 .net *"_ivl_6", 63 0, L_00000261f0587c40;  1 drivers
v00000261f0521c00_0 .net *"_ivl_8", 55 0, L_00000261f0587d80;  1 drivers
v00000261f0522ce0_0 .net/s "a_in", 31 0, v00000261f0524c50_0;  1 drivers
v00000261f0522ba0_0 .net/s "b_in", 31 0, v00000261f0524c50_0;  alias, 1 drivers
v00000261f0522d80_0 .net "expected_sign", 0 0, L_00000261f05871a0;  1 drivers
v00000261f0521ca0_0 .net "msb_of_product_full", 23 0, L_00000261f05872e0;  1 drivers
v00000261f05227e0_0 .net "overflow", 0 0, L_00000261f058edd0;  1 drivers
v00000261f0522b00_0 .net/s "p_out", 31 0, L_00000261f0588460;  alias, 1 drivers
v00000261f05215c0_0 .net/s "product_full", 63 0, L_00000261f0587060;  1 drivers
v00000261f05229c0_0 .net "underflow_q", 0 0, L_00000261f058e970;  1 drivers
L_00000261f0588780 .extend/s 64, v00000261f0524c50_0;
L_00000261f0586840 .extend/s 64, v00000261f0524c50_0;
L_00000261f0587060 .arith/mult 64, L_00000261f0588780, L_00000261f0586840;
L_00000261f0587d80 .part L_00000261f0587060, 8, 56;
L_00000261f0587c40 .extend/s 64, L_00000261f0587d80;
L_00000261f0588460 .part L_00000261f0587c40, 0, 32;
L_00000261f05871a0 .part L_00000261f0588460, 31, 1;
L_00000261f05872e0 .part L_00000261f0587060, 40, 24;
L_00000261f05881e0 .reduce/or L_00000261f05872e0;
L_00000261f0588aa0 .reduce/and L_00000261f05872e0;
S_00000261f05235d0 .scope module, "t4_par" "fixed_32_add_sub" 4 207, 5 1 0, S_00000261f04fe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_00000261f0529c68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f0529bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000261f048c410 .functor XNOR 1, L_00000261f0529c68, L_00000261f0529bd8, C4<0>, C4<0>;
L_00000261f048c480 .functor XOR 1, L_00000261f05292c0, L_00000261f0528320, C4<0>, C4<0>;
v00000261f05224c0_0 .net/2u *"_ivl_0", 0 0, L_00000261f0529bd8;  1 drivers
v00000261f0522e20_0 .net *"_ivl_11", 0 0, L_00000261f0528140;  1 drivers
v00000261f0522880_0 .net *"_ivl_12", 0 0, L_00000261f0525c60;  1 drivers
v00000261f0522560_0 .net *"_ivl_14", 32 0, L_00000261f0525d00;  1 drivers
v00000261f0523280_0 .net *"_ivl_16", 32 0, L_00000261f0526160;  1 drivers
v00000261f0521980_0 .net *"_ivl_19", 0 0, L_00000261f05290e0;  1 drivers
v00000261f0522c40_0 .net *"_ivl_2", 0 0, L_00000261f048c410;  1 drivers
v00000261f0522600_0 .net *"_ivl_20", 0 0, L_00000261f0528aa0;  1 drivers
v00000261f0523320_0 .net *"_ivl_22", 32 0, L_00000261f05295e0;  1 drivers
v00000261f05218e0_0 .net *"_ivl_25", 0 0, L_00000261f0528be0;  1 drivers
v00000261f0522ec0_0 .net *"_ivl_26", 0 0, L_00000261f0529860;  1 drivers
v00000261f0522f60_0 .net *"_ivl_28", 32 0, L_00000261f0528280;  1 drivers
v00000261f05226a0_0 .net *"_ivl_30", 32 0, L_00000261f0528640;  1 drivers
v00000261f0523000_0 .net *"_ivl_37", 0 0, L_00000261f05292c0;  1 drivers
v00000261f0521d40_0 .net *"_ivl_39", 0 0, L_00000261f0528320;  1 drivers
v00000261f05230a0_0 .net *"_ivl_5", 0 0, L_00000261f0527e20;  1 drivers
v00000261f0522060_0 .net *"_ivl_6", 0 0, L_00000261f05260c0;  1 drivers
v00000261f0522740_0 .net *"_ivl_8", 32 0, L_00000261f0528000;  1 drivers
v00000261f0523140_0 .net/s "a_in", 31 0, L_00000261f05283c0;  1 drivers
L_00000261f0529c20 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v00000261f05231e0_0 .net/s "b_in", 31 0, L_00000261f0529c20;  1 drivers
v00000261f0521f20_0 .net "overflow", 0 0, L_00000261f048c480;  1 drivers
v00000261f0521660_0 .net "sub_n_add", 0 0, L_00000261f0529c68;  1 drivers
v00000261f0521a20_0 .net/s "sum_diff_out", 31 0, L_00000261f0529720;  alias, 1 drivers
v00000261f05222e0_0 .net/s "temp_result_wide", 32 0, L_00000261f0529680;  1 drivers
L_00000261f0527e20 .part L_00000261f05283c0, 31, 1;
L_00000261f05260c0 .concat [ 1 0 0 0], L_00000261f0527e20;
L_00000261f0528000 .concat [ 32 1 0 0], L_00000261f05283c0, L_00000261f05260c0;
L_00000261f0528140 .part L_00000261f0529c20, 31, 1;
L_00000261f0525c60 .concat [ 1 0 0 0], L_00000261f0528140;
L_00000261f0525d00 .concat [ 32 1 0 0], L_00000261f0529c20, L_00000261f0525c60;
L_00000261f0526160 .arith/sub 33, L_00000261f0528000, L_00000261f0525d00;
L_00000261f05290e0 .part L_00000261f05283c0, 31, 1;
L_00000261f0528aa0 .concat [ 1 0 0 0], L_00000261f05290e0;
L_00000261f05295e0 .concat [ 32 1 0 0], L_00000261f05283c0, L_00000261f0528aa0;
L_00000261f0528be0 .part L_00000261f0529c20, 31, 1;
L_00000261f0529860 .concat [ 1 0 0 0], L_00000261f0528be0;
L_00000261f0528280 .concat [ 32 1 0 0], L_00000261f0529c20, L_00000261f0529860;
L_00000261f0528640 .arith/sum 33, L_00000261f05295e0, L_00000261f0528280;
L_00000261f0529680 .functor MUXZ 33, L_00000261f0528640, L_00000261f0526160, L_00000261f048c410, C4<>;
L_00000261f0529720 .part L_00000261f0529680, 0, 32;
L_00000261f05292c0 .part L_00000261f0529680, 32, 1;
L_00000261f0528320 .part L_00000261f0529720, 31, 1;
    .scope S_00000261f04fe1d0;
T_0 ;
    %wait E_00000261f04940c0;
    %load/vec4 v00000261f0523df0_0;
    %store/vec4 v00000261f05238f0_0, 0, 3;
    %load/vec4 v00000261f0523df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000261f05238f0_0, 0, 3;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v00000261f0523a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000261f05238f0_0, 0, 3;
T_0.8 ;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000261f05238f0_0, 0, 3;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000261f05238f0_0, 0, 3;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000261f05238f0_0, 0, 3;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000261f05238f0_0, 0, 3;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v00000261f0523a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000261f05238f0_0, 0, 3;
T_0.10 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000261f04fe1d0;
T_1 ;
    %wait E_00000261f0493940;
    %load/vec4 v00000261f0525010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000261f0524070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000261f0523c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000261f0525150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000261f0524610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261f05247f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000261f0523df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000261f05237b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000261f05249d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261f05250b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261f0523b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261f0524cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261f0524c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261f0523850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261f0523cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261f0524250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261f0524d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261f0524110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000261f0523fd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000261f05238f0_0;
    %assign/vec4 v00000261f0523df0_0, 0;
    %load/vec4 v00000261f0523df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000261f05237b0_0, 0;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v00000261f05246b0_0;
    %assign/vec4 v00000261f0524070_0, 0;
    %load/vec4 v00000261f0525470_0;
    %assign/vec4 v00000261f0523c10_0, 0;
    %load/vec4 v00000261f05255b0_0;
    %assign/vec4 v00000261f0525150_0, 0;
    %load/vec4 v00000261f0525330_0;
    %assign/vec4 v00000261f0524610_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v00000261f0524430_0;
    %assign/vec4 v00000261f05250b0_0, 0;
    %load/vec4 v00000261f0523ad0_0;
    %assign/vec4 v00000261f0523b70_0, 0;
    %load/vec4 v00000261f0523d50_0;
    %assign/vec4 v00000261f0524cf0_0, 0;
    %load/vec4 v00000261f0524890_0;
    %assign/vec4 v00000261f0524c50_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v00000261f05241b0_0;
    %assign/vec4 v00000261f0523850_0, 0;
    %load/vec4 v00000261f0523f30_0;
    %assign/vec4 v00000261f0523cb0_0, 0;
    %load/vec4 v00000261f05244d0_0;
    %assign/vec4 v00000261f0524250_0, 0;
    %load/vec4 v00000261f05242f0_0;
    %assign/vec4 v00000261f0524d90_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v00000261f0524750_0;
    %assign/vec4 v00000261f0524110_0, 0;
    %load/vec4 v00000261f0523e90_0;
    %assign/vec4 v00000261f0523fd0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000261f0525650_0;
    %assign/vec4 v00000261f05247f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000261f05237b0_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000261f049a950;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261f0524ed0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v00000261f0524ed0_0;
    %inv;
    %store/vec4 v00000261f0524ed0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000261f049a950;
T_3 ;
    %fork t_1, S_00000261f04fe040;
    %jmp t_0;
    .scope S_00000261f04fe040;
t_1 ;
    %vpi_call/w 3 46 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call/w 3 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000261f049a950 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261f0527880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261f0527ba0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000261f05253d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000261f0524a70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000261f0524bb0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000261f05251f0_0, 0, 16;
    %vpi_call/w 3 56 "$display", "---------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 57 "$display", "-----Starting Testbench for Default 4 input Function-----" {0 0 0};
    %vpi_call/w 3 58 "$display", "---------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261f0527880_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000261f048eeb0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000261f048eeb0_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v00000261f05253d0_0;
    %store/vec4 v00000261f0524930_0, 0, 16;
    %load/vec4 v00000261f0524a70_0;
    %store/vec4 v00000261f0524b10_0, 0, 16;
    %load/vec4 v00000261f0524bb0_0;
    %store/vec4 v00000261f0524e30_0, 0, 16;
    %load/vec4 v00000261f05251f0_0;
    %store/vec4 v00000261f0527420_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261f0527ba0_0, 0, 1;
T_3.2 ;
    %load/vec4 v00000261f05262a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.3, 6;
    %wait E_00000261f0493f80;
    %jmp T_3.2;
T_3.3 ;
    %vpi_func/r 3 72 "$itor", v00000261f05253d0_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 3 72 "$itor", v00000261f0524a70_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 3 72 "$itor", v00000261f0524bb0_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 3 72 "$itor", v00000261f05251f0_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 72 "$display", "\012--- Test Case %0d: Initial a = %f, b = %f, c = %f, d = %f, (Q8.8) ---", v00000261f048eeb0_0, W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 4 0};
    %vpi_func/r 3 73 "$itor", v00000261f05253d0_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 73 "$display", "a input : %f (0x%H)", W<0,r>, v00000261f05253d0_0 {0 1 0};
    %vpi_func/r 3 74 "$itor", v00000261f0524a70_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 74 "$display", "b input : %f (0x%H)", W<0,r>, v00000261f0524a70_0 {0 1 0};
    %vpi_func/r 3 75 "$itor", v00000261f0524bb0_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 75 "$display", "c input : %f (0x%H)", W<0,r>, v00000261f0524bb0_0 {0 1 0};
    %vpi_func/r 3 76 "$itor", v00000261f05251f0_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 76 "$display", "d input : %f (0x%H)", W<0,r>, v00000261f05251f0_0 {0 1 0};
    %vpi_func/r 3 77 "$itor", v00000261f0526200_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 77 "$display", "z output: %f (0x%H)", W<0,r>, v00000261f0526200_0 {0 1 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261f0527ba0_0, 0, 1;
T_3.4 ;
    %load/vec4 v00000261f05262a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.5, 6;
    %wait E_00000261f0493f80;
    %jmp T_3.4;
T_3.5 ;
    %load/vec4 v00000261f05253d0_0;
    %addi 64, 0, 16;
    %store/vec4 v00000261f05253d0_0, 0, 16;
    %load/vec4 v00000261f0524a70_0;
    %addi 64, 0, 16;
    %store/vec4 v00000261f0524a70_0, 0, 16;
    %load/vec4 v00000261f0524bb0_0;
    %addi 64, 0, 16;
    %store/vec4 v00000261f0524bb0_0, 0, 16;
    %load/vec4 v00000261f05251f0_0;
    %addi 64, 0, 16;
    %store/vec4 v00000261f05251f0_0, 0, 16;
    %load/vec4 v00000261f048eeb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000261f048eeb0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .scope S_00000261f049a950;
t_0 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "Top_tb.v";
    "Top.v";
    "fixed_32_add_sub.v";
    "fixed_32_mult.v";
