\begin{figure*}[th!]
  \centering
  \begin{subfigure}[t]{.30\linewidth}
    \centering
    \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x8_mn_2tb2x4_per_15_mss_1468_lat_comp_drr-200_scrr.pdf}
    \caption{\small{\textit{Router: Varying Response Size, Latency}}}
    \label{fig:reply-1456-latency-sched-full}
  \end{subfigure}
  \begin{subfigure}[t]{.30\linewidth}
    \centering
    \includegraphics[width=0.95\linewidth]{figs/pkt_size_edge_cn_2t1x32_mn_2tb1x8_mss_1468_lat_comp_schys_drr_scrr.pdf}
    \caption{\small{\textit{Edge: Varying Request Size, Latency}}}
    \label{fig:request-edge-1456-latency-sched-full}
  \end{subfigure}
  %\begin{subfigure}[t]{.30\linewidth}
  %  \centering
  %  \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x8_mn_2tb2x4_mss_1468_lat_comp_drr_scrr.pdf}
  %  \caption{\small{\textit{Router: Varying Request Size, Latency}}}
  %  \label{fig:request-1456-latency-sched-full}
  %\end{subfigure}
  \begin{subfigure}[t]{.30\linewidth}
    \centering
    \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x16_mn_2ui32_mss_1468_lat_comp_drr_scrr.pdf}
    \caption{\small{\textit{Router: Varying VBR packet size, Latency}}}
    \label{fig:vbr-1456-latency-sched-full}
  \end{subfigure}
  \\
  \begin{subfigure}[t]{.30\linewidth}
    \centering
    \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x8_mn_2tb2x4_per_15_mss_1468_kp_comp_methods.pdf}
    \caption{\small{\textit{Router: Varying Response Size, CPU}}}
    \label{fig:reply-1456-cpu-full}
  \end{subfigure}
  \begin{subfigure}[t]{.30\linewidth}
    \centering
    \includegraphics[width=0.95\linewidth]{figs/pkt_size_edge_cn_2t1x32_mn_2tb1x8_mss_1468_kp_comp_methods.pdf}
    \caption{\small{\textit{Edge: Varying Request Size, CPU}}}
    \label{fig:request-edge-1456-cpu-full}
  \end{subfigure}
  %\begin{subfigure}[t]{.30\linewidth}
  %  \centering
  %  \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x8_mn_2tb2x4_mss_1468_kp_comp_methods.pdf}
  %  \caption{\small{\textit{Router: Varying Request Size, CPU}}}
  %  \label{fig:request-1456-cpu-full}
  %\end{subfigure}
  \begin{subfigure}[t]{.30\linewidth}
    \centering
    \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x16_mn_2ui32_mss_1468_kp_comp_methods.pdf}
    \caption{\small{\textit{Router: Varying VBR packet size, CPU}}}
    \label{fig:vbr-1456-cpu-full}
  \end{subfigure}
  \\
  \begin{subfigure}[t]{.30\linewidth}
    \centering
    \includegraphics[width=0.95\linewidth]{figs/burst_cn_2t4x8_mn_2tb2x4_crs_500_kp_lat_drr_basic_fq_drr.pdf}
    \caption{\small{\textit{Router: Varying Response Size, DRR+SFO at 500B}}}
    \label{fig:reply-1456-drr-full}
  \end{subfigure}
  \begin{subfigure}[t]{.30\linewidth}
    \centering
    \includegraphics[width=0.95\linewidth]{figs/burst_edge_cn_2t1x32_mn_2tb1x8_mss_1468_kp_lat_drr_basic_fq_drr.pdf}
    \caption{\small{\textit{Edge: Varying Request Size, DRR+SFO at 500B}}}
    \label{fig:request-edge-1456-drr-full}
  \end{subfigure}
  %\begin{subfigure}[t]{.30\linewidth}
  %  \centering
  %  \includegraphics[width=0.95\linewidth]{figs/burst_cn_2t4x8_mn_2tb2x4_css_500_kp_lat_fq_drr.pdf}
  %  \caption{\small{\textit{Router: Varying Request Size, DRR+SFO at 500B}}}
  %  \label{fig:request-1456-drr-full}
  %\end{subfigure}
  \begin{subfigure}[t]{.30\linewidth}
    \centering
    \includegraphics[width=0.95\linewidth]{figs/burst_cn_2t4x16_mn_2ui32_css_500_kp_lat_drr_basic_fq_drr.pdf}
    \caption{\small{\textit{Router: Varying VBR packet size, DRR+SFO at 500B}}}
    \label{fig:vbr-1456-drr-full}
  \end{subfigure}
  \\
  \begin{subfigure}[t]{.30\linewidth}
    \centering
    \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x8_mn_2tb2x4_per_15_mss_1468_kp_lat_comp_methods.pdf}
    \caption{\small{\textit{Router: Varying Response Size}}}
    \label{fig:reply-1456-cpu-latency-full}
  \end{subfigure}
  \begin{subfigure}[t]{.30\linewidth}
    \centering
    \includegraphics[width=0.95\linewidth]{figs/pkt_size_edge_cn_2t1x32_mn_2tb1x8_mss_1468_kp_lat_comp_methods.pdf}
    \caption{\small{\textit{Edge: Varying Request Size}}}
    \label{fig:request-edge-1456-cpu-latency-full}
  \end{subfigure}
  %\begin{subfigure}[t]{.30\linewidth}
  %  \centering
  %  \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x8_mn_2tb2x4_mss_1468_kp_lat_comp_methods.pdf}
  %  \caption{\small{\textit{Router: Varying Request Size}}}
  %  \label{fig:request-1456-cpu-latency-full}
  %\end{subfigure}
  \begin{subfigure}[t]{.30\linewidth}
    \centering
    \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x16_mn_2ui32_mss_1468_kp_lat_comp_methods.pdf}
    \caption{\small{\textit{Router: Varying VBR packet size}}}
    \label{fig:vbr-1456-cpu-latency-full}
  \end{subfigure}
  \vspace{-3mm}
  \caption{\small{Impact of packet  schedulers on application response times for latency sensitive workloads with Cubic transport.}}
  \vspace{-0.4cm}
  \label{fig:request-full}
\end{figure*}


%\begin{figure*}[t]
%  \centering
%  \begin{subfigure}[t]{.24\linewidth}
%    \centering
%    \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x8_mn_2tb2x4_mss_1468_lat_comp_drr_scrr.pdf}
%    \caption{\small{\textit{MSS 1456B: Latency}}}
%    \label{fig:request-1456-latency-sched-full}
%  \end{subfigure}
%  \begin{subfigure}[t]{.24\linewidth}
%    \centering
%    \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x8_mn_2tb2x4_mss_1468_kp_comp_methods.pdf}
%    \caption{\small{\textit{MSS 1456B: CPU}}}
%    \label{fig:request-1456-cpu-full}
%  \end{subfigure}
%  \begin{subfigure}[t]{.24\linewidth}
%    \centering
%    \includegraphics[width=0.95\linewidth]{figs/burst_cn_2t4x8_mn_2tb2x4_css_500_kp_lat_fq_drr.pdf}
%    \caption{\small{\textit{MSS 1456B: DRR at 500B}}}
%    \label{fig:request-1456-drr-full}
%  \end{subfigure}
%  \begin{subfigure}[t]{.24\linewidth}
%    \centering
%    \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x8_mn_2tb2x4_mss_1468_kp_lat_comp_methods.pdf}
%    \caption{\small{\textit{MSS 1456B: CPU vs. latency}}}
%    \label{fig:request-1456-cpu-latency-full}
%  \end{subfigure}
%  \\
%  \begin{subfigure}[t]{.24\linewidth}
%    \centering
%    \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x8_mn_2tb2x4_mss_8956_lat_comp_drr_scrr.pdf}
%    \caption{\small{\textit{MSS 8956B: Latency}}}
%    \label{fig:request-8956-latency-sched-full}
%  \end{subfigure}
%  \begin{subfigure}[t]{.24\linewidth}
%    \centering
%    \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x8_mn_2tb2x4_mss_8956_kp_comp_methods.pdf}
%    \caption{\small{\textit{MSS 8956B: CPU}}}
%    \label{fig:request-8956-cpu-full}
%  \end{subfigure}
%  \begin{subfigure}[t]{.24\linewidth}
%    \centering
%    \includegraphics[width=0.95\linewidth]{figs/burst_cn_2t4x8_mn_2tb2x4_mss_8956_kp_lat_fq_drr.pdf}
%    \caption{\small{\textit{MSS 8956B: DRR at 500B}}}
%    \label{fig:request-8956-drr-full}
%  \end{subfigure}
%  \begin{subfigure}[t]{.24\linewidth}
%    \centering
%    \includegraphics[width=0.95\linewidth]{figs/pkt_size_cn_2t4x8_mn_2tb2x4_mss_8956_kp_lat_comp_methods.pdf}
%    \caption{\small{\textit{MSS 8956B: CPU vs. latency}}}
%    \label{fig:request-8956-cpu-latency-full}
%  \end{subfigure}
%  \vspace{-3mm}
%  \caption{\small{\textit{Impact of packet  schedulers on request latency}}}
%  \vspace{-0.4cm}
%  \label{fig:request-full}
%\end{figure*}
