<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Calas on Cloudian</title><link>https://cloudian-sand.vercel.app/tags/calas/</link><description>Recent content in Calas on Cloudian</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>© 2025 Connie</copyright><lastBuildDate>Tue, 20 May 2025 00:00:00 +0000</lastBuildDate><atom:link href="https://cloudian-sand.vercel.app/tags/calas/index.xml" rel="self" type="application/rss+xml"/><item><title>Internship Timeline</title><link>https://cloudian-sand.vercel.app/posts/internship-timeline/</link><pubDate>Tue, 20 May 2025 00:00:00 +0000</pubDate><guid>https://cloudian-sand.vercel.app/posts/internship-timeline/</guid><description>Motivation for the internship: # I am passionate about forging a career in research and innovation within computer engineering. This internship offers a unique opportunity to translate my theoretical knowledge into hands-on expertise by designing and building a processor from the ground up.</description></item><item><title>Learning Logs</title><link>https://cloudian-sand.vercel.app/posts/learning-logs/</link><pubDate>Mon, 19 May 2025 00:00:00 +0000</pubDate><guid>https://cloudian-sand.vercel.app/posts/learning-logs/</guid><description>This is where I will update my daily progress and activities.</description></item><item><title>Week 1</title><link>https://cloudian-sand.vercel.app/posts/learning-logs/week-1/</link><pubDate>Mon, 19 May 2025 00:00:00 +0000</pubDate><guid>https://cloudian-sand.vercel.app/posts/learning-logs/week-1/</guid><description>Week 1 Learning Log (May 19–23, 2025) # 1. Objectives # Grasp FPGA internal architecture: CLBs, LUTs, and on-chip SRAM/Block RAM Install and configure Vivado/Vitis on Windows Implement and simulate basic arithmetic primitives: Half Adder (half_adder.</description></item></channel></rss>