static void tpu_pwm_write(struct tpu_pwm_device *pwm, int reg_nr, u16 value)\r\n{\r\nvoid __iomem *base = pwm->tpu->base + TPU_CHANNEL_OFFSET\r\n+ pwm->channel * TPU_CHANNEL_SIZE;\r\niowrite16(value, base + reg_nr);\r\n}\r\nstatic void tpu_pwm_set_pin(struct tpu_pwm_device *pwm,\r\nenum tpu_pin_state state)\r\n{\r\nstatic const char * const states[] = { "inactive", "PWM", "active" };\r\ndev_dbg(&pwm->tpu->pdev->dev, "%u: configuring pin as %s\n",\r\npwm->channel, states[state]);\r\nswitch (state) {\r\ncase TPU_PIN_INACTIVE:\r\ntpu_pwm_write(pwm, TPU_TIORn,\r\npwm->polarity == PWM_POLARITY_INVERSED ?\r\nTPU_TIOR_IOA_1 : TPU_TIOR_IOA_0);\r\nbreak;\r\ncase TPU_PIN_PWM:\r\ntpu_pwm_write(pwm, TPU_TIORn,\r\npwm->polarity == PWM_POLARITY_INVERSED ?\r\nTPU_TIOR_IOA_0_SET : TPU_TIOR_IOA_1_CLR);\r\nbreak;\r\ncase TPU_PIN_ACTIVE:\r\ntpu_pwm_write(pwm, TPU_TIORn,\r\npwm->polarity == PWM_POLARITY_INVERSED ?\r\nTPU_TIOR_IOA_0 : TPU_TIOR_IOA_1);\r\nbreak;\r\n}\r\n}\r\nstatic void tpu_pwm_start_stop(struct tpu_pwm_device *pwm, int start)\r\n{\r\nunsigned long flags;\r\nu16 value;\r\nspin_lock_irqsave(&pwm->tpu->lock, flags);\r\nvalue = ioread16(pwm->tpu->base + TPU_TSTR);\r\nif (start)\r\nvalue |= 1 << pwm->channel;\r\nelse\r\nvalue &= ~(1 << pwm->channel);\r\niowrite16(value, pwm->tpu->base + TPU_TSTR);\r\nspin_unlock_irqrestore(&pwm->tpu->lock, flags);\r\n}\r\nstatic int tpu_pwm_timer_start(struct tpu_pwm_device *pwm)\r\n{\r\nint ret;\r\nif (!pwm->timer_on) {\r\npm_runtime_get_sync(&pwm->tpu->pdev->dev);\r\nret = clk_prepare_enable(pwm->tpu->clk);\r\nif (ret) {\r\ndev_err(&pwm->tpu->pdev->dev, "cannot enable clock\n");\r\nreturn ret;\r\n}\r\npwm->timer_on = true;\r\n}\r\ntpu_pwm_set_pin(pwm, TPU_PIN_INACTIVE);\r\ntpu_pwm_start_stop(pwm, false);\r\ntpu_pwm_write(pwm, TPU_TCRn, TPU_TCR_CCLR_TGRB | TPU_TCR_CKEG_RISING |\r\npwm->prescaler);\r\ntpu_pwm_write(pwm, TPU_TMDRn, TPU_TMDR_MD_PWM);\r\ntpu_pwm_set_pin(pwm, TPU_PIN_PWM);\r\ntpu_pwm_write(pwm, TPU_TGRAn, pwm->duty);\r\ntpu_pwm_write(pwm, TPU_TGRBn, pwm->period);\r\ndev_dbg(&pwm->tpu->pdev->dev, "%u: TGRA 0x%04x TGRB 0x%04x\n",\r\npwm->channel, pwm->duty, pwm->period);\r\ntpu_pwm_start_stop(pwm, true);\r\nreturn 0;\r\n}\r\nstatic void tpu_pwm_timer_stop(struct tpu_pwm_device *pwm)\r\n{\r\nif (!pwm->timer_on)\r\nreturn;\r\ntpu_pwm_start_stop(pwm, false);\r\nclk_disable_unprepare(pwm->tpu->clk);\r\npm_runtime_put(&pwm->tpu->pdev->dev);\r\npwm->timer_on = false;\r\n}\r\nstatic int tpu_pwm_request(struct pwm_chip *chip, struct pwm_device *_pwm)\r\n{\r\nstruct tpu_device *tpu = to_tpu_device(chip);\r\nstruct tpu_pwm_device *pwm;\r\nif (_pwm->hwpwm >= TPU_CHANNEL_MAX)\r\nreturn -EINVAL;\r\npwm = kzalloc(sizeof(*pwm), GFP_KERNEL);\r\nif (pwm == NULL)\r\nreturn -ENOMEM;\r\npwm->tpu = tpu;\r\npwm->channel = _pwm->hwpwm;\r\npwm->polarity = PWM_POLARITY_NORMAL;\r\npwm->prescaler = 0;\r\npwm->period = 0;\r\npwm->duty = 0;\r\npwm->timer_on = false;\r\npwm_set_chip_data(_pwm, pwm);\r\nreturn 0;\r\n}\r\nstatic void tpu_pwm_free(struct pwm_chip *chip, struct pwm_device *_pwm)\r\n{\r\nstruct tpu_pwm_device *pwm = pwm_get_chip_data(_pwm);\r\ntpu_pwm_timer_stop(pwm);\r\nkfree(pwm);\r\n}\r\nstatic int tpu_pwm_config(struct pwm_chip *chip, struct pwm_device *_pwm,\r\nint duty_ns, int period_ns)\r\n{\r\nstatic const unsigned int prescalers[] = { 1, 4, 16, 64 };\r\nstruct tpu_pwm_device *pwm = pwm_get_chip_data(_pwm);\r\nstruct tpu_device *tpu = to_tpu_device(chip);\r\nunsigned int prescaler;\r\nbool duty_only = false;\r\nu32 clk_rate;\r\nu32 period;\r\nu32 duty;\r\nint ret;\r\nclk_rate = clk_get_rate(tpu->clk);\r\nfor (prescaler = 0; prescaler < ARRAY_SIZE(prescalers); ++prescaler) {\r\nperiod = clk_rate / prescalers[prescaler]\r\n/ (NSEC_PER_SEC / period_ns);\r\nif (period <= 0xffff)\r\nbreak;\r\n}\r\nif (prescaler == ARRAY_SIZE(prescalers) || period == 0) {\r\ndev_err(&tpu->pdev->dev, "clock rate mismatch\n");\r\nreturn -ENOTSUPP;\r\n}\r\nif (duty_ns) {\r\nduty = clk_rate / prescalers[prescaler]\r\n/ (NSEC_PER_SEC / duty_ns);\r\nif (duty > period)\r\nreturn -EINVAL;\r\n} else {\r\nduty = 0;\r\n}\r\ndev_dbg(&tpu->pdev->dev,\r\n"rate %u, prescaler %u, period %u, duty %u\n",\r\nclk_rate, prescalers[prescaler], period, duty);\r\nif (pwm->prescaler == prescaler && pwm->period == period)\r\nduty_only = true;\r\npwm->prescaler = prescaler;\r\npwm->period = period;\r\npwm->duty = duty;\r\nif (!test_bit(PWMF_ENABLED, &_pwm->flags))\r\nreturn 0;\r\nif (duty_only && pwm->timer_on) {\r\ntpu_pwm_write(pwm, TPU_TGRAn, pwm->duty);\r\ndev_dbg(&tpu->pdev->dev, "%u: TGRA 0x%04x\n", pwm->channel,\r\npwm->duty);\r\n} else {\r\nret = tpu_pwm_timer_start(pwm);\r\nif (ret < 0)\r\nreturn ret;\r\n}\r\nif (duty == 0 || duty == period) {\r\ntpu_pwm_set_pin(pwm, duty ? TPU_PIN_ACTIVE : TPU_PIN_INACTIVE);\r\ntpu_pwm_timer_stop(pwm);\r\n}\r\nreturn 0;\r\n}\r\nstatic int tpu_pwm_set_polarity(struct pwm_chip *chip, struct pwm_device *_pwm,\r\nenum pwm_polarity polarity)\r\n{\r\nstruct tpu_pwm_device *pwm = pwm_get_chip_data(_pwm);\r\npwm->polarity = polarity;\r\nreturn 0;\r\n}\r\nstatic int tpu_pwm_enable(struct pwm_chip *chip, struct pwm_device *_pwm)\r\n{\r\nstruct tpu_pwm_device *pwm = pwm_get_chip_data(_pwm);\r\nint ret;\r\nret = tpu_pwm_timer_start(pwm);\r\nif (ret < 0)\r\nreturn ret;\r\nif (pwm->duty == 0 || pwm->duty == pwm->period) {\r\ntpu_pwm_set_pin(pwm, pwm->duty ?\r\nTPU_PIN_ACTIVE : TPU_PIN_INACTIVE);\r\ntpu_pwm_timer_stop(pwm);\r\n}\r\nreturn 0;\r\n}\r\nstatic void tpu_pwm_disable(struct pwm_chip *chip, struct pwm_device *_pwm)\r\n{\r\nstruct tpu_pwm_device *pwm = pwm_get_chip_data(_pwm);\r\ntpu_pwm_timer_start(pwm);\r\ntpu_pwm_set_pin(pwm, TPU_PIN_INACTIVE);\r\ntpu_pwm_timer_stop(pwm);\r\n}\r\nstatic int tpu_probe(struct platform_device *pdev)\r\n{\r\nstruct tpu_device *tpu;\r\nstruct resource *res;\r\nint ret;\r\ntpu = devm_kzalloc(&pdev->dev, sizeof(*tpu), GFP_KERNEL);\r\nif (tpu == NULL)\r\nreturn -ENOMEM;\r\nspin_lock_init(&tpu->lock);\r\ntpu->pdev = pdev;\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\ntpu->base = devm_ioremap_resource(&pdev->dev, res);\r\nif (IS_ERR(tpu->base))\r\nreturn PTR_ERR(tpu->base);\r\ntpu->clk = devm_clk_get(&pdev->dev, NULL);\r\nif (IS_ERR(tpu->clk)) {\r\ndev_err(&pdev->dev, "cannot get clock\n");\r\nreturn PTR_ERR(tpu->clk);\r\n}\r\nplatform_set_drvdata(pdev, tpu);\r\ntpu->chip.dev = &pdev->dev;\r\ntpu->chip.ops = &tpu_pwm_ops;\r\ntpu->chip.of_xlate = of_pwm_xlate_with_flags;\r\ntpu->chip.of_pwm_n_cells = 3;\r\ntpu->chip.base = -1;\r\ntpu->chip.npwm = TPU_CHANNEL_MAX;\r\nret = pwmchip_add(&tpu->chip);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "failed to register PWM chip\n");\r\nreturn ret;\r\n}\r\ndev_info(&pdev->dev, "TPU PWM %d registered\n", tpu->pdev->id);\r\npm_runtime_enable(&pdev->dev);\r\nreturn 0;\r\n}\r\nstatic int tpu_remove(struct platform_device *pdev)\r\n{\r\nstruct tpu_device *tpu = platform_get_drvdata(pdev);\r\nint ret;\r\nret = pwmchip_remove(&tpu->chip);\r\nif (ret)\r\nreturn ret;\r\npm_runtime_disable(&pdev->dev);\r\nreturn 0;\r\n}
