

================================================================
== Vivado HLS Report for 'Array2Mat'
================================================================
* Date:           Wed Jun 24 15:51:37 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.366 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      141| 10.000 ns | 1.410 us |    1|  141|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop_pixel     |        0|      140|  3 ~ 14  |          -|          -| 0 ~ 10 |    no    |
        | + loop_pixel.1  |        0|       11|         3|          1|          1| 0 ~ 10 |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.14>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %img_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %img_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.07ns)   --->   "%img_rows_V_read = call i5 @_ssdm_op_Read.ap_fifo.i5P(i5* %img_rows_V)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:194]   --->   Operation 10 'read' 'img_rows_V_read' <Predicate = true> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (3.07ns)   --->   "%img_cols_V_read = call i5 @_ssdm_op_Read.ap_fifo.i5P(i5* %img_cols_V)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:194]   --->   Operation 11 'read' 'img_cols_V_read' <Predicate = true> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %img_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.07ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i5P(i5* %img_rows_V_out, i5 %img_rows_V_read)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:194]   --->   Operation 13 'write' <Predicate = true> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %img_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.07ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i5P(i5* %img_cols_V_out, i5 %img_cols_V_read)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:194]   --->   Operation 15 'write' <Predicate = true> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i32]* %fb, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rows_V = sext i5 %img_rows_V_read to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:197]   --->   Operation 17 'sext' 'rows_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cols_V = sext i5 %img_cols_V_read to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:197]   --->   Operation 18 'sext' 'cols_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i32]* %fb, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.24ns)   --->   "br label %0" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.24>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %row_V, %loop_pixel_end ]"   --->   Operation 21 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.86ns)   --->   "%icmp_ln174 = icmp eq i32 %t_V, %rows_V" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 22 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 10, i64 0)"   --->   Operation 23 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.00ns)   --->   "%row_V = add i32 %t_V, 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 24 'add' 'row_V' <Predicate = true> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln174, label %.exit, label %loop_pixel_begin" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_13_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 27 'specregionbegin' 'tmp_13_i_i' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i32 %t_V to i5" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 28 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln1352, i3 0)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln1352_2 = trunc i32 %t_V to i7" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 30 'trunc' 'trunc_ln1352_2' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1352_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %trunc_ln1352_2, i1 false)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 31 'bitconcatenate' 'trunc_ln1352_1' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_76 = trunc i32 %t_V to i1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 32 'trunc' 'empty_76' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %empty_76, i1 false)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.24ns)   --->   "br label %1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 34 'br' <Predicate = (!icmp_ln174)> <Delay = 1.24>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 35 'ret' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%t_V_3 = phi i32 [ 0, %loop_pixel_begin ], [ %col_V, %hls_label_0_begin ]"   --->   Operation 36 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.86ns)   --->   "%icmp_ln175 = icmp eq i32 %t_V_3, %cols_V" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 37 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 10, i64 0)"   --->   Operation 38 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.00ns)   --->   "%col_V = add i32 %t_V_3, 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 39 'add' 'col_V' <Predicate = true> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln175, label %loop_pixel_end, label %hls_label_0_begin" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i32 %t_V_3 to i8" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 41 'trunc' 'trunc_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln178 = add i8 %shl_ln, %trunc_ln178" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 42 'add' 'add_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (2.70ns) (root node of TernaryAdder)   --->   "%add_ln178_1 = add i8 %add_ln178, %trunc_ln1352_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 43 'add' 'add_ln178_1' <Predicate = (!icmp_ln175)> <Delay = 2.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln178_1, i32 2, i32 7)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 44 'partselect' 'lshr_ln' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i6 %lshr_ln to i64" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 45 'zext' 'zext_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%fb_addr = getelementptr [25 x i32]* %fb, i64 0, i64 %zext_ln178" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 46 'getelementptr' 'fb_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.41ns)   --->   "%fb_load = load i32* %fb_addr, align 4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 47 'load' 'fb_load' <Predicate = (!icmp_ln175)> <Delay = 2.41> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_78 = trunc i32 %t_V_3 to i2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 48 'trunc' 'empty_78' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.09ns)   --->   "%trunc_ln178_2_i1_i1 = add i2 %tmp_s, %empty_78" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 49 'add' 'trunc_ln178_2_i1_i1' <Predicate = (!icmp_ln175)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.36>
ST_4 : Operation 50 [1/2] (2.41ns)   --->   "%fb_load = load i32* %fb_addr, align 4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 50 'load' 'fb_load' <Predicate = (!icmp_ln175)> <Delay = 2.41> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln178_2_i1_i1, i3 0)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 51 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_79 = or i5 %tmp_1, 7" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 52 'or' 'empty_79' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.07ns)   --->   "%icmp_ln178 = icmp ugt i5 %tmp_1, %empty_79" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 53 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln175)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i5 %tmp_1 to i6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 54 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i5 %empty_79 to i6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 55 'zext' 'zext_ln178_2' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln178)   --->   "%tmp = call i32 @llvm.part.select.i32(i32 %fb_load, i32 31, i32 0)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 56 'partselect' 'tmp' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.52ns)   --->   "%sub_ln178 = sub i6 %zext_ln178_1, %zext_ln178_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 57 'sub' 'sub_ln178' <Predicate = (!icmp_ln175)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln178)   --->   "%xor_ln178 = xor i6 %zext_ln178_1, 31" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 58 'xor' 'xor_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.52ns)   --->   "%sub_ln178_1 = sub i6 %zext_ln178_2, %zext_ln178_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 59 'sub' 'sub_ln178_1' <Predicate = (!icmp_ln175)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln178_2)   --->   "%select_ln178 = select i1 %icmp_ln178, i6 %sub_ln178, i6 %sub_ln178_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 60 'select' 'select_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln178)   --->   "%select_ln178_1 = select i1 %icmp_ln178, i32 %tmp, i32 %fb_load" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 61 'select' 'select_ln178_1' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln178)   --->   "%select_ln178_2 = select i1 %icmp_ln178, i6 %xor_ln178, i6 %zext_ln178_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 62 'select' 'select_ln178_2' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln178_2 = sub i6 31, %select_ln178" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 63 'sub' 'sub_ln178_2' <Predicate = (!icmp_ln175)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln178)   --->   "%zext_ln178_3 = zext i6 %select_ln178_2 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 64 'zext' 'zext_ln178_3' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln178)   --->   "%zext_ln178_4 = zext i6 %sub_ln178_2 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 65 'zext' 'zext_ln178_4' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.93ns) (out node of the LUT)   --->   "%lshr_ln178 = lshr i32 %select_ln178_1, %zext_ln178_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 66 'lshr' 'lshr_ln178' <Predicate = (!icmp_ln175)> <Delay = 2.93> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln178)   --->   "%lshr_ln178_1 = lshr i32 -1, %zext_ln178_4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 67 'lshr' 'lshr_ln178_1' <Predicate = (!icmp_ln175)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (2.01ns) (out node of the LUT)   --->   "%and_ln178 = and i32 %lshr_ln178, %lshr_ln178_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 68 'and' 'and_ln178' <Predicate = (!icmp_ln175)> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%fb_pix = trunc i32 %and_ln178 to i8" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:178]   --->   Operation 69 'trunc' 'fb_pix' <Predicate = (!icmp_ln175)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.07>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_14_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str42)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 70 'specregionbegin' 'tmp_14_i_i' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:177]   --->   Operation 71 'specpipeline' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_16_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str43)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:696->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186]   --->   Operation 72 'specregionbegin' 'tmp_16_i_i' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:700->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186]   --->   Operation 73 'specprotocol' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (3.07ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_V, i8 %fb_pix)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186]   --->   Operation 74 'write' <Predicate = (!icmp_ln175)> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str43, i32 %tmp_16_i_i)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:705->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:186]   --->   Operation 75 'specregionend' 'empty_80' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str42, i32 %tmp_14_i_i)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:187]   --->   Operation 76 'specregionend' 'empty_81' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:175]   --->   Operation 77 'br' <Predicate = (!icmp_ln175)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_13_i_i)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:188]   --->   Operation 78 'specregionend' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:174]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ img_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specinterface    ) [ 0000000]
empty_71            (specinterface    ) [ 0000000]
empty_72            (specinterface    ) [ 0000000]
img_rows_V_read     (read             ) [ 0000000]
img_cols_V_read     (read             ) [ 0000000]
empty_73            (specinterface    ) [ 0000000]
write_ln194         (write            ) [ 0000000]
empty_74            (specinterface    ) [ 0000000]
write_ln194         (write            ) [ 0000000]
specmemcore_ln0     (specmemcore      ) [ 0000000]
rows_V              (sext             ) [ 0011111]
cols_V              (sext             ) [ 0011111]
specmemcore_ln0     (specmemcore      ) [ 0000000]
br_ln174            (br               ) [ 0111111]
t_V                 (phi              ) [ 0010000]
icmp_ln174          (icmp             ) [ 0011111]
empty_75            (speclooptripcount) [ 0000000]
row_V               (add              ) [ 0111111]
br_ln174            (br               ) [ 0000000]
specloopname_ln174  (specloopname     ) [ 0000000]
tmp_13_i_i          (specregionbegin  ) [ 0001111]
trunc_ln1352        (trunc            ) [ 0000000]
shl_ln              (bitconcatenate   ) [ 0001110]
trunc_ln1352_2      (trunc            ) [ 0000000]
trunc_ln1352_1      (bitconcatenate   ) [ 0001110]
empty_76            (trunc            ) [ 0000000]
tmp_s               (bitconcatenate   ) [ 0001110]
br_ln175            (br               ) [ 0011111]
ret_ln0             (ret              ) [ 0000000]
t_V_3               (phi              ) [ 0001000]
icmp_ln175          (icmp             ) [ 0011111]
empty_77            (speclooptripcount) [ 0000000]
col_V               (add              ) [ 0011111]
br_ln175            (br               ) [ 0000000]
trunc_ln178         (trunc            ) [ 0000000]
add_ln178           (add              ) [ 0000000]
add_ln178_1         (add              ) [ 0000000]
lshr_ln             (partselect       ) [ 0000000]
zext_ln178          (zext             ) [ 0000000]
fb_addr             (getelementptr    ) [ 0001100]
empty_78            (trunc            ) [ 0000000]
trunc_ln178_2_i1_i1 (add              ) [ 0001100]
fb_load             (load             ) [ 0000000]
tmp_1               (bitconcatenate   ) [ 0000000]
empty_79            (or               ) [ 0000000]
icmp_ln178          (icmp             ) [ 0000000]
zext_ln178_1        (zext             ) [ 0000000]
zext_ln178_2        (zext             ) [ 0000000]
tmp                 (partselect       ) [ 0000000]
sub_ln178           (sub              ) [ 0000000]
xor_ln178           (xor              ) [ 0000000]
sub_ln178_1         (sub              ) [ 0000000]
select_ln178        (select           ) [ 0000000]
select_ln178_1      (select           ) [ 0000000]
select_ln178_2      (select           ) [ 0000000]
sub_ln178_2         (sub              ) [ 0000000]
zext_ln178_3        (zext             ) [ 0000000]
zext_ln178_4        (zext             ) [ 0000000]
lshr_ln178          (lshr             ) [ 0000000]
lshr_ln178_1        (lshr             ) [ 0000000]
and_ln178           (and              ) [ 0000000]
fb_pix              (trunc            ) [ 0001010]
tmp_14_i_i          (specregionbegin  ) [ 0000000]
specpipeline_ln177  (specpipeline     ) [ 0000000]
tmp_16_i_i          (specregionbegin  ) [ 0000000]
specprotocol_ln700  (specprotocol     ) [ 0000000]
write_ln703         (write            ) [ 0000000]
empty_80            (specregionend    ) [ 0000000]
empty_81            (specregionend    ) [ 0000000]
br_ln175            (br               ) [ 0011111]
empty_82            (specregionend    ) [ 0000000]
br_ln174            (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fb">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fb"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_rows_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_cols_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_rows_V_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_cols_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i5P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i5P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="img_rows_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_rows_V_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="img_cols_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_cols_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln194_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="5" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln194/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln194_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln194/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln703_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="1"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="fb_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fb_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fb_load/3 "/>
</bind>
</comp>

<comp id="134" class="1005" name="t_V_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="t_V_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="t_V_3_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="t_V_3_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="rows_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rows_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="cols_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cols_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln174_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="5" slack="1"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="row_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln1352_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="shl_ln_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln1352_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln1352_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1352_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="empty_76_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_76/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln175_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="2"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="col_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln178_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln178/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln178_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="1"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln178_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="1"/>
<pin id="234" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178_1/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="lshr_ln_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="0" index="3" bw="4" slack="0"/>
<pin id="241" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln178_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="empty_78_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_78/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln178_2_i1_i1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="1"/>
<pin id="257" dir="0" index="1" bw="2" slack="0"/>
<pin id="258" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="trunc_ln178_2_i1_i1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="1"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="empty_79_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_79/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln178_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln178_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_1/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln178_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_2/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="0" index="3" bw="1" slack="0"/>
<pin id="292" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sub_ln178_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln178/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="xor_ln178_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="6" slack="0"/>
<pin id="306" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln178/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sub_ln178_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln178_1/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln178_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln178/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln178_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln178_1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="select_ln178_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="0" index="2" bw="5" slack="0"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln178_2/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sub_ln178_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln178_2/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln178_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_3/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln178_4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_4/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="lshr_ln178_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="6" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln178/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="lshr_ln178_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="6" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln178_1/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="and_ln178_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln178/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="fb_pix_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="fb_pix/4 "/>
</bind>
</comp>

<comp id="375" class="1005" name="rows_V_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_V "/>
</bind>
</comp>

<comp id="380" class="1005" name="cols_V_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="2"/>
<pin id="382" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_V "/>
</bind>
</comp>

<comp id="385" class="1005" name="icmp_ln174_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln174 "/>
</bind>
</comp>

<comp id="389" class="1005" name="row_V_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

<comp id="394" class="1005" name="shl_ln_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="399" class="1005" name="trunc_ln1352_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1352_1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_s_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="1"/>
<pin id="406" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="409" class="1005" name="icmp_ln175_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="413" class="1005" name="col_V_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col_V "/>
</bind>
</comp>

<comp id="418" class="1005" name="fb_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="1"/>
<pin id="420" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fb_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="trunc_ln178_2_i1_i1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="1"/>
<pin id="425" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln178_2_i1_i1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="fb_pix_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="1"/>
<pin id="430" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fb_pix "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="86" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="92" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="82" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="86" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="92" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="138" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="138" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="138" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="138" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="138" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="58" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="149" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="149" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="149" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="60" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="231" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="236" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="254"><net_src comp="149" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="260" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="260" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="267" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="68" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="128" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="16" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="301"><net_src comp="279" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="283" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="279" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="72" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="283" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="279" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="273" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="297" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="309" pin="2"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="273" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="287" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="128" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="273" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="303" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="279" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="72" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="315" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="331" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="339" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="323" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="345" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="34" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="349" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="353" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="156" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="383"><net_src comp="160" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="388"><net_src comp="164" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="169" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="397"><net_src comp="179" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="402"><net_src comp="191" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="407"><net_src comp="203" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="412"><net_src comp="211" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="216" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="421"><net_src comp="121" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="426"><net_src comp="255" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="431"><net_src comp="371" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_data_stream_V | {5 }
	Port: img_rows_V_out | {1 }
	Port: img_cols_V_out | {1 }
 - Input state : 
	Port: Array2Mat : fb | {3 4 }
	Port: Array2Mat : img_rows_V | {1 }
	Port: Array2Mat : img_cols_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln174 : 1
		row_V : 1
		br_ln174 : 2
		trunc_ln1352 : 1
		shl_ln : 2
		trunc_ln1352_2 : 1
		trunc_ln1352_1 : 2
		empty_76 : 1
		tmp_s : 2
	State 3
		icmp_ln175 : 1
		col_V : 1
		br_ln175 : 2
		trunc_ln178 : 1
		add_ln178 : 2
		add_ln178_1 : 3
		lshr_ln : 4
		zext_ln178 : 5
		fb_addr : 6
		fb_load : 7
		empty_78 : 1
		trunc_ln178_2_i1_i1 : 2
	State 4
		empty_79 : 1
		icmp_ln178 : 1
		zext_ln178_1 : 1
		zext_ln178_2 : 1
		tmp : 1
		sub_ln178 : 2
		xor_ln178 : 2
		sub_ln178_1 : 2
		select_ln178 : 3
		select_ln178_1 : 2
		select_ln178_2 : 2
		sub_ln178_2 : 4
		zext_ln178_3 : 3
		zext_ln178_4 : 5
		lshr_ln178 : 4
		lshr_ln178_1 : 6
		and_ln178 : 7
		fb_pix : 7
	State 5
		empty_80 : 1
		empty_81 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln178_fu_353     |    0    |   101   |
|          |     lshr_ln178_1_fu_359    |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |        row_V_fu_169        |    0    |    39   |
|          |        col_V_fu_216        |    0    |    39   |
|    add   |      add_ln178_fu_226      |    0    |    8    |
|          |     add_ln178_1_fu_231     |    0    |    8    |
|          | trunc_ln178_2_i1_i1_fu_255 |    0    |    10   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln174_fu_164     |    0    |    18   |
|   icmp   |      icmp_ln175_fu_211     |    0    |    18   |
|          |      icmp_ln178_fu_273     |    0    |    11   |
|----------|----------------------------|---------|---------|
|          |      sub_ln178_fu_297      |    0    |    15   |
|    sub   |     sub_ln178_1_fu_309     |    0    |    15   |
|          |     sub_ln178_2_fu_339     |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |     select_ln178_fu_315    |    0    |    6    |
|  select  |    select_ln178_1_fu_323   |    0    |    32   |
|          |    select_ln178_2_fu_331   |    0    |    6    |
|----------|----------------------------|---------|---------|
|    and   |      and_ln178_fu_365      |    0    |    32   |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln178_fu_303      |    0    |    6    |
|----------|----------------------------|---------|---------|
|   read   | img_rows_V_read_read_fu_86 |    0    |    0    |
|          | img_cols_V_read_read_fu_92 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln194_write_fu_98  |    0    |    0    |
|   write  |  write_ln194_write_fu_106  |    0    |    0    |
|          |  write_ln703_write_fu_114  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |        rows_V_fu_156       |    0    |    0    |
|          |        cols_V_fu_160       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln1352_fu_175    |    0    |    0    |
|          |    trunc_ln1352_2_fu_187   |    0    |    0    |
|   trunc  |       empty_76_fu_199      |    0    |    0    |
|          |     trunc_ln178_fu_222     |    0    |    0    |
|          |       empty_78_fu_251      |    0    |    0    |
|          |        fb_pix_fu_371       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        shl_ln_fu_179       |    0    |    0    |
|bitconcatenate|    trunc_ln1352_1_fu_191   |    0    |    0    |
|          |        tmp_s_fu_203        |    0    |    0    |
|          |        tmp_1_fu_260        |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln_fu_236       |    0    |    0    |
|          |         tmp_fu_287         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln178_fu_246     |    0    |    0    |
|          |     zext_ln178_1_fu_279    |    0    |    0    |
|   zext   |     zext_ln178_2_fu_283    |    0    |    0    |
|          |     zext_ln178_3_fu_345    |    0    |    0    |
|          |     zext_ln178_4_fu_349    |    0    |    0    |
|----------|----------------------------|---------|---------|
|    or    |       empty_79_fu_267      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   392   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       col_V_reg_413       |   32   |
|       cols_V_reg_380      |   32   |
|      fb_addr_reg_418      |    5   |
|       fb_pix_reg_428      |    8   |
|     icmp_ln174_reg_385    |    1   |
|     icmp_ln175_reg_409    |    1   |
|       row_V_reg_389       |   32   |
|       rows_V_reg_375      |   32   |
|       shl_ln_reg_394      |    8   |
|       t_V_3_reg_145       |   32   |
|        t_V_reg_134        |   32   |
|       tmp_s_reg_404       |    2   |
|   trunc_ln1352_1_reg_399  |    8   |
|trunc_ln178_2_i1_i1_reg_423|    2   |
+---------------------------+--------+
|           Total           |   227  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_128 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   10   ||  1.248  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   392  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   227  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   227  |   401  |
+-----------+--------+--------+--------+
