design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/my_second_design,ALU,RUN_2025.05.07_23.45.03,flow completed,0h4m37s0ms,0h4m9s0ms,74444.44444444445,0.0036,37222.222222222226,-1,53.7736,526.74,104,0,0,0,0,0,0,0,0,0,0,0,6181,1347,0.0,-1,0.0,0.0,-0.22,0.0,-1,0.0,0.0,-0.22,-1,0.0,46.1,49.59,43.64,27.78,6.12,190,213,4,27,0,0,0,194,1,0,16,17,26,22,7,7,19,8,10,99,24,1,52,134,310,1856.7808,2.43e-05,4.34e-05,5.96e-07,2.95e-05,5.51e-05,7.01e-10,3.23e-05,6.49e-05,1.26e-09,2.0199999999999996,10.22,97.84735812133071,10.0,1,50,25,25,0.3,1,10,0.75,0,sky130_fd_sc_hd,AREA 0
