COMPUTING VALIDLIST
0% node:    wbm0_dat_i_31_
cur max sec: 0
0.0618812% node:    wbm0_dat_i_30_
cur max sec: 0
0.123762% node:    wbm0_dat_i_29_
cur max sec: 0
0.185644% node:    wbm0_dat_i_28_
cur max sec: 0
0.247525% node:    wbm0_dat_i_27_
cur max sec: 0
0.309406% node:    wbm0_dat_i_26_
cur max sec: 0
0.371287% node:    wbm0_dat_i_25_
cur max sec: 0
0.433168% node:    wbm0_dat_i_24_
cur max sec: 0
0.49505% node:    wbm0_dat_i_23_
cur max sec: 0
0.556931% node:    wbm0_dat_i_22_
cur max sec: 0
0.618812% node:    wbm0_dat_i_21_
cur max sec: 0
0.680693% node:    wbm0_dat_i_20_
cur max sec: 0
0.742574% node:    wbm0_dat_i_19_
cur max sec: 0
0.804455% node:    wbm0_dat_i_18_
cur max sec: 0
0.866337% node:    wbm0_dat_i_17_
cur max sec: 0
0.928218% node:    wbm0_dat_i_16_
cur max sec: 0
0.990099% node:    wbm0_dat_i_15_
cur max sec: 0
1.05198% node:    wbm0_dat_i_14_
cur max sec: 0
1.11386% node:    wbm0_dat_i_13_
cur max sec: 0
1.17574% node:    wbm0_dat_i_12_
cur max sec: 0
1.23762% node:    wbm0_dat_i_11_
cur max sec: 0
1.2995% node:    wbm0_dat_i_10_
cur max sec: 0
1.36139% node:    wbm0_dat_i_9_
cur max sec: 0
1.42327% node:    wbm0_dat_i_8_
cur max sec: 0
1.48515% node:    wbm0_dat_i_7_
cur max sec: 0
1.54703% node:    wbm0_dat_i_6_
cur max sec: 0
1.60891% node:    wbm0_dat_i_5_
cur max sec: 0
1.67079% node:    wbm0_dat_i_4_
cur max sec: 0
1.73267% node:    wbm0_dat_i_3_
cur max sec: 0
1.79455% node:    wbm0_dat_i_2_
cur max sec: 0
1.85644% node:    wbm0_dat_i_1_
cur max sec: 0
1.91832% node:    wbm0_dat_i_0_
cur max sec: 0
1.9802% node:    wbs15_adr_i_31_
cur max sec: 0
2.04208% node:    wbs14_adr_i_31_
cur max sec: 0
2.10396% node:    wbs13_adr_i_31_
cur max sec: 0
2.16584% node:    wbs12_adr_i_31_
cur max sec: 0
2.22772% node:    wbs11_adr_i_31_
cur max sec: 0
2.2896% node:    wbs10_adr_i_31_
cur max sec: 0
2.35149% node:    wbs9_adr_i_31_
cur max sec: 0
2.41337% node:    wbs8_adr_i_31_
cur max sec: 0
2.47525% node:    wbs7_adr_i_31_
cur max sec: 0
2.53713% node:    wbs6_adr_i_31_
cur max sec: 0
2.59901% node:    wbs5_adr_i_31_
cur max sec: 0
2.66089% node:    wbs4_adr_i_31_
cur max sec: 0
2.72277% node:    wbs3_adr_i_31_
cur max sec: 0
2.78465% node:    wbs2_adr_i_31_
cur max sec: 0
2.84653% node:    wbs1_adr_i_31_
cur max sec: 0
2.90842% node:    wbs15_adr_i_30_
cur max sec: 0
2.9703% node:    wbs14_adr_i_30_
cur max sec: 0
3.03218% node:    wbs13_adr_i_30_
cur max sec: 0
3.09406% node:    wbs12_adr_i_30_
cur max sec: 0
3.15594% node:    wbs11_adr_i_30_
cur max sec: 0
3.21782% node:    wbs10_adr_i_30_
cur max sec: 0
3.2797% node:    wbs9_adr_i_30_
cur max sec: 0
3.34158% node:    wbs8_adr_i_30_
cur max sec: 0
3.40347% node:    wbs7_adr_i_30_
cur max sec: 0
3.46535% node:    wbs6_adr_i_30_
cur max sec: 0
3.52723% node:    wbs5_adr_i_30_
cur max sec: 0
3.58911% node:    wbs4_adr_i_30_
cur max sec: 0
3.65099% node:    wbs3_adr_i_30_
cur max sec: 0
3.71287% node:    wbs2_adr_i_30_
cur max sec: 0
3.77475% node:    wbs1_adr_i_30_
cur max sec: 0
3.83663% node:    wbs15_adr_i_29_
cur max sec: 0
3.89851% node:    wbs14_adr_i_29_
cur max sec: 0
3.9604% node:    wbs13_adr_i_29_
cur max sec: 0
4.02228% node:    wbs12_adr_i_29_
cur max sec: 0
4.08416% node:    wbs11_adr_i_29_
cur max sec: 0
4.14604% node:    wbs10_adr_i_29_
cur max sec: 0
4.20792% node:    wbs9_adr_i_29_
cur max sec: 0
4.2698% node:    wbs8_adr_i_29_
cur max sec: 0
4.33168% node:    wbs7_adr_i_29_
cur max sec: 0
4.39356% node:    wbs6_adr_i_29_
cur max sec: 0
4.45545% node:    wbs5_adr_i_29_
cur max sec: 0
4.51733% node:    wbs4_adr_i_29_
cur max sec: 0
4.57921% node:    wbs3_adr_i_29_
cur max sec: 0
4.64109% node:    wbs2_adr_i_29_
cur max sec: 0
4.70297% node:    wbs1_adr_i_29_
cur max sec: 0
4.76485% node:    wbs15_adr_i_28_
cur max sec: 0
4.82673% node:    wbs14_adr_i_28_
cur max sec: 0
4.88861% node:    wbs13_adr_i_28_
cur max sec: 0
4.9505% node:    wbs12_adr_i_28_
cur max sec: 0
5.01238% node:    wbs11_adr_i_28_
cur max sec: 0
5.07426% node:    wbs10_adr_i_28_
cur max sec: 0
5.13614% node:    wbs9_adr_i_28_
cur max sec: 0
5.19802% node:    wbs8_adr_i_28_
cur max sec: 0
5.2599% node:    wbs7_adr_i_28_
cur max sec: 0
5.32178% node:    wbs6_adr_i_28_
cur max sec: 0
5.38366% node:    wbs5_adr_i_28_
cur max sec: 0
5.44554% node:    wbs4_adr_i_28_
cur max sec: 0
5.50743% node:    wbs3_adr_i_28_
cur max sec: 0
5.56931% node:    wbs2_adr_i_28_
cur max sec: 0
5.63119% node:    wbs1_adr_i_28_
cur max sec: 0
5.69307% node:    wbs14_adr_i_27_
cur max sec: 0
5.75495% node:    wbs13_adr_i_27_
cur max sec: 0
5.81683% node:    wbs12_adr_i_27_
cur max sec: 0
5.87871% node:    wbs11_adr_i_27_
cur max sec: 0
5.94059% node:    wbs10_adr_i_27_
cur max sec: 0
6.00248% node:    wbs9_adr_i_27_
cur max sec: 0
6.06436% node:    wbs8_adr_i_27_
cur max sec: 0
6.12624% node:    wbs7_adr_i_27_
cur max sec: 0
6.18812% node:    wbs6_adr_i_27_
cur max sec: 0
6.25% node:    wbs5_adr_i_27_
cur max sec: 0
6.31188% node:    wbs4_adr_i_27_
cur max sec: 0
6.37376% node:    wbs3_adr_i_27_
cur max sec: 0
6.43564% node:    wbs2_adr_i_27_
cur max sec: 0
6.49752% node:    wbs1_adr_i_27_
cur max sec: 0
6.55941% node:    wbs0_adr_i_27_
cur max sec: 0
6.62129% node:    wbs14_adr_i_26_
cur max sec: 0
6.68317% node:    wbs13_adr_i_26_
cur max sec: 0
6.74505% node:    wbs12_adr_i_26_
cur max sec: 0
6.80693% node:    wbs11_adr_i_26_
cur max sec: 0
6.86881% node:    wbs10_adr_i_26_
cur max sec: 0
6.93069% node:    wbs9_adr_i_26_
cur max sec: 0
6.99257% node:    wbs8_adr_i_26_
cur max sec: 0
7.05446% node:    wbs7_adr_i_26_
cur max sec: 0
7.11634% node:    wbs6_adr_i_26_
cur max sec: 0
7.17822% node:    wbs5_adr_i_26_
cur max sec: 0
7.2401% node:    wbs4_adr_i_26_
cur max sec: 0
7.30198% node:    wbs3_adr_i_26_
cur max sec: 0
7.36386% node:    wbs2_adr_i_26_
cur max sec: 0
7.42574% node:    wbs1_adr_i_26_
cur max sec: 0
7.48762% node:    wbs0_adr_i_26_
cur max sec: 0
7.5495% node:    wbs14_adr_i_25_
cur max sec: 0
7.61139% node:    wbs13_adr_i_25_
cur max sec: 0
7.67327% node:    wbs12_adr_i_25_
cur max sec: 0
7.73515% node:    wbs11_adr_i_25_
cur max sec: 0
7.79703% node:    wbs10_adr_i_25_
cur max sec: 0
7.85891% node:    wbs9_adr_i_25_
cur max sec: 0
7.92079% node:    wbs8_adr_i_25_
cur max sec: 0
7.98267% node:    wbs7_adr_i_25_
cur max sec: 0
8.04455% node:    wbs6_adr_i_25_
cur max sec: 0
8.10644% node:    wbs5_adr_i_25_
cur max sec: 0
8.16832% node:    wbs4_adr_i_25_
cur max sec: 0
8.2302% node:    wbs3_adr_i_25_
cur max sec: 0
8.29208% node:    wbs2_adr_i_25_
cur max sec: 0
8.35396% node:    wbs1_adr_i_25_
cur max sec: 0
8.41584% node:    wbs0_adr_i_25_
cur max sec: 0
8.47772% node:    wbs14_adr_i_24_
cur max sec: 0
8.5396% node:    wbs13_adr_i_24_
cur max sec: 0
8.60149% node:    wbs12_adr_i_24_
cur max sec: 0
8.66337% node:    wbs11_adr_i_24_
cur max sec: 0
8.72525% node:    wbs10_adr_i_24_
cur max sec: 0
8.78713% node:    wbs9_adr_i_24_
cur max sec: 0
8.84901% node:    wbs8_adr_i_24_
cur max sec: 0
8.91089% node:    wbs7_adr_i_24_
cur max sec: 0
8.97277% node:    wbs6_adr_i_24_
cur max sec: 0
9.03465% node:    wbs5_adr_i_24_
cur max sec: 0
9.09653% node:    wbs4_adr_i_24_
cur max sec: 0
9.15842% node:    wbs3_adr_i_24_
cur max sec: 0
9.2203% node:    wbs2_adr_i_24_
cur max sec: 0
9.28218% node:    wbs1_adr_i_24_
cur max sec: 0
9.34406% node:    wbs0_adr_i_24_
cur max sec: 0
9.40594% node:    wbs14_adr_i_23_
cur max sec: 0
9.46782% node:    wbs13_adr_i_23_
cur max sec: 0
9.5297% node:    wbs12_adr_i_23_
cur max sec: 0
9.59158% node:    wbs11_adr_i_23_
cur max sec: 0
9.65347% node:    wbs10_adr_i_23_
cur max sec: 0
9.71535% node:    wbs9_adr_i_23_
cur max sec: 0
9.77723% node:    wbs8_adr_i_23_
cur max sec: 0
9.83911% node:    wbs7_adr_i_23_
cur max sec: 0
9.90099% node:    wbs6_adr_i_23_
cur max sec: 0
9.96287% node:    wbs5_adr_i_23_
cur max sec: 0
10.0248% node:    wbs4_adr_i_23_
cur max sec: 0
10.0866% node:    wbs3_adr_i_23_
cur max sec: 0
10.1485% node:    wbs2_adr_i_23_
cur max sec: 0
10.2104% node:    wbs1_adr_i_23_
cur max sec: 0
10.2723% node:    wbs0_adr_i_23_
cur max sec: 0
10.3342% node:    wbs14_adr_i_22_
cur max sec: 0
10.396% node:    wbs13_adr_i_22_
cur max sec: 0
10.4579% node:    wbs12_adr_i_22_
cur max sec: 0
10.5198% node:    wbs11_adr_i_22_
cur max sec: 0
10.5817% node:    wbs10_adr_i_22_
cur max sec: 0
10.6436% node:    wbs9_adr_i_22_
cur max sec: 0
10.7054% node:    wbs8_adr_i_22_
cur max sec: 0
10.7673% node:    wbs7_adr_i_22_
cur max sec: 0
10.8292% node:    wbs6_adr_i_22_
cur max sec: 0
10.8911% node:    wbs5_adr_i_22_
cur max sec: 0
10.953% node:    wbs4_adr_i_22_
cur max sec: 0
11.0149% node:    wbs3_adr_i_22_
cur max sec: 0
11.0767% node:    wbs2_adr_i_22_
cur max sec: 0
11.1386% node:    wbs1_adr_i_22_
cur max sec: 0
11.2005% node:    wbs0_adr_i_22_
cur max sec: 0
11.2624% node:    wbs14_adr_i_21_
cur max sec: 0
11.3243% node:    wbs13_adr_i_21_
cur max sec: 0
11.3861% node:    wbs12_adr_i_21_
cur max sec: 0
11.448% node:    wbs11_adr_i_21_
cur max sec: 0
11.5099% node:    wbs10_adr_i_21_
cur max sec: 0
11.5718% node:    wbs9_adr_i_21_
cur max sec: 0
11.6337% node:    wbs8_adr_i_21_
cur max sec: 0
11.6955% node:    wbs7_adr_i_21_
cur max sec: 0
11.7574% node:    wbs6_adr_i_21_
cur max sec: 0
11.8193% node:    wbs5_adr_i_21_
cur max sec: 0
11.8812% node:    wbs4_adr_i_21_
cur max sec: 0
11.9431% node:    wbs3_adr_i_21_
cur max sec: 0
12.005% node:    wbs2_adr_i_21_
cur max sec: 0
12.0668% node:    wbs1_adr_i_21_
cur max sec: 0
12.1287% node:    wbs0_adr_i_21_
cur max sec: 0
12.1906% node:    wbs14_adr_i_20_
cur max sec: 0
12.2525% node:    wbs13_adr_i_20_
cur max sec: 0
12.3144% node:    wbs12_adr_i_20_
cur max sec: 0
12.3762% node:    wbs11_adr_i_20_
cur max sec: 0
12.4381% node:    wbs10_adr_i_20_
cur max sec: 0
12.5% node:    wbs9_adr_i_20_
cur max sec: 0
12.5619% node:    wbs8_adr_i_20_
cur max sec: 0
12.6238% node:    wbs7_adr_i_20_
cur max sec: 0
12.6856% node:    wbs6_adr_i_20_
cur max sec: 0
12.7475% node:    wbs5_adr_i_20_
cur max sec: 0
12.8094% node:    wbs4_adr_i_20_
cur max sec: 0
12.8713% node:    wbs3_adr_i_20_
cur max sec: 0
12.9332% node:    wbs2_adr_i_20_
cur max sec: 0
12.995% node:    wbs1_adr_i_20_
cur max sec: 0
13.0569% node:    wbs0_adr_i_20_
cur max sec: 0
13.1188% node:    wbs14_adr_i_19_
cur max sec: 0
13.1807% node:    wbs13_adr_i_19_
cur max sec: 0
13.2426% node:    wbs12_adr_i_19_
cur max sec: 0
13.3045% node:    wbs11_adr_i_19_
cur max sec: 0
13.3663% node:    wbs10_adr_i_19_
cur max sec: 0
13.4282% node:    wbs9_adr_i_19_
cur max sec: 0
13.4901% node:    wbs8_adr_i_19_
cur max sec: 0
13.552% node:    wbs7_adr_i_19_
cur max sec: 0
13.6139% node:    wbs6_adr_i_19_
cur max sec: 0
13.6757% node:    wbs5_adr_i_19_
cur max sec: 0
13.7376% node:    wbs4_adr_i_19_
cur max sec: 0
13.7995% node:    wbs3_adr_i_19_
cur max sec: 0
13.8614% node:    wbs2_adr_i_19_
cur max sec: 0
13.9233% node:    wbs1_adr_i_19_
cur max sec: 0
13.9851% node:    wbs0_adr_i_19_
cur max sec: 0
14.047% node:    wbs14_adr_i_18_
cur max sec: 0
14.1089% node:    wbs13_adr_i_18_
cur max sec: 0
14.1708% node:    wbs12_adr_i_18_
cur max sec: 0
14.2327% node:    wbs11_adr_i_18_
cur max sec: 0
14.2946% node:    wbs10_adr_i_18_
cur max sec: 0
14.3564% node:    wbs9_adr_i_18_
cur max sec: 0
14.4183% node:    wbs8_adr_i_18_
cur max sec: 0
14.4802% node:    wbs7_adr_i_18_
cur max sec: 0
14.5421% node:    wbs6_adr_i_18_
cur max sec: 0
14.604% node:    wbs5_adr_i_18_
cur max sec: 0
14.6658% node:    wbs4_adr_i_18_
cur max sec: 0
14.7277% node:    wbs3_adr_i_18_
cur max sec: 0
14.7896% node:    wbs2_adr_i_18_
cur max sec: 0
14.8515% node:    wbs1_adr_i_18_
cur max sec: 0
14.9134% node:    wbs0_adr_i_18_
cur max sec: 0
14.9752% node:    wbs14_adr_i_17_
cur max sec: 0
15.0371% node:    wbs13_adr_i_17_
cur max sec: 0
15.099% node:    wbs12_adr_i_17_
cur max sec: 0
15.1609% node:    wbs11_adr_i_17_
cur max sec: 0
15.2228% node:    wbs10_adr_i_17_
cur max sec: 0
15.2847% node:    wbs9_adr_i_17_
cur max sec: 0
15.3465% node:    wbs8_adr_i_17_
cur max sec: 0
15.4084% node:    wbs7_adr_i_17_
cur max sec: 0
15.4703% node:    wbs6_adr_i_17_
cur max sec: 0
15.5322% node:    wbs5_adr_i_17_
cur max sec: 0
15.5941% node:    wbs4_adr_i_17_
cur max sec: 0
15.6559% node:    wbs3_adr_i_17_
cur max sec: 0
15.7178% node:    wbs2_adr_i_17_
cur max sec: 0
15.7797% node:    wbs1_adr_i_17_
cur max sec: 0
15.8416% node:    wbs0_adr_i_17_
cur max sec: 0
15.9035% node:    wbs14_adr_i_16_
cur max sec: 0
15.9653% node:    wbs13_adr_i_16_
cur max sec: 0
16.0272% node:    wbs12_adr_i_16_
cur max sec: 0
16.0891% node:    wbs11_adr_i_16_
cur max sec: 0
16.151% node:    wbs10_adr_i_16_
cur max sec: 0
16.2129% node:    wbs9_adr_i_16_
cur max sec: 0
16.2748% node:    wbs8_adr_i_16_
cur max sec: 0
16.3366% node:    wbs7_adr_i_16_
cur max sec: 0
16.3985% node:    wbs6_adr_i_16_
cur max sec: 0
16.4604% node:    wbs5_adr_i_16_
cur max sec: 0
16.5223% node:    wbs4_adr_i_16_
cur max sec: 0
16.5842% node:    wbs3_adr_i_16_
cur max sec: 0
16.646% node:    wbs2_adr_i_16_
cur max sec: 0
16.7079% node:    wbs1_adr_i_16_
cur max sec: 0
16.7698% node:    wbs0_adr_i_16_
cur max sec: 0
16.8317% node:    wbs14_adr_i_15_
cur max sec: 0
16.8936% node:    wbs13_adr_i_15_
cur max sec: 0
16.9554% node:    wbs12_adr_i_15_
cur max sec: 0
17.0173% node:    wbs11_adr_i_15_
cur max sec: 0
17.0792% node:    wbs10_adr_i_15_
cur max sec: 0
17.1411% node:    wbs9_adr_i_15_
cur max sec: 0
17.203% node:    wbs8_adr_i_15_
cur max sec: 0
17.2649% node:    wbs7_adr_i_15_
cur max sec: 0
17.3267% node:    wbs6_adr_i_15_
cur max sec: 0
17.3886% node:    wbs5_adr_i_15_
cur max sec: 0
17.4505% node:    wbs4_adr_i_15_
cur max sec: 0
17.5124% node:    wbs3_adr_i_15_
cur max sec: 0
17.5743% node:    wbs2_adr_i_15_
cur max sec: 0
17.6361% node:    wbs1_adr_i_15_
cur max sec: 0
17.698% node:    wbs0_adr_i_15_
cur max sec: 0
17.7599% node:    wbs14_adr_i_14_
cur max sec: 0
17.8218% node:    wbs13_adr_i_14_
cur max sec: 0
17.8837% node:    wbs12_adr_i_14_
cur max sec: 0
17.9455% node:    wbs11_adr_i_14_
cur max sec: 0
18.0074% node:    wbs10_adr_i_14_
cur max sec: 0
18.0693% node:    wbs9_adr_i_14_
cur max sec: 0
18.1312% node:    wbs8_adr_i_14_
cur max sec: 0
18.1931% node:    wbs7_adr_i_14_
cur max sec: 0
18.255% node:    wbs6_adr_i_14_
cur max sec: 0
18.3168% node:    wbs5_adr_i_14_
cur max sec: 0
18.3787% node:    wbs4_adr_i_14_
cur max sec: 0
18.4406% node:    wbs3_adr_i_14_
cur max sec: 0
18.5025% node:    wbs2_adr_i_14_
cur max sec: 0
18.5644% node:    wbs1_adr_i_14_
cur max sec: 0
18.6262% node:    wbs0_adr_i_14_
cur max sec: 0
18.6881% node:    wbs14_adr_i_13_
cur max sec: 0
18.75% node:    wbs13_adr_i_13_
cur max sec: 0
18.8119% node:    wbs12_adr_i_13_
cur max sec: 0
18.8738% node:    wbs11_adr_i_13_
cur max sec: 0
18.9356% node:    wbs10_adr_i_13_
cur max sec: 0
18.9975% node:    wbs9_adr_i_13_
cur max sec: 0
19.0594% node:    wbs8_adr_i_13_
cur max sec: 0
19.1213% node:    wbs7_adr_i_13_
cur max sec: 0
19.1832% node:    wbs6_adr_i_13_
cur max sec: 0
19.245% node:    wbs5_adr_i_13_
cur max sec: 0
19.3069% node:    wbs4_adr_i_13_
cur max sec: 0
19.3688% node:    wbs3_adr_i_13_
cur max sec: 0
19.4307% node:    wbs2_adr_i_13_
cur max sec: 0
19.4926% node:    wbs1_adr_i_13_
cur max sec: 0
19.5545% node:    wbs0_adr_i_13_
cur max sec: 0
19.6163% node:    wbs14_adr_i_12_
cur max sec: 0
19.6782% node:    wbs13_adr_i_12_
cur max sec: 0
19.7401% node:    wbs12_adr_i_12_
cur max sec: 0
19.802% node:    wbs11_adr_i_12_
cur max sec: 0
19.8639% node:    wbs10_adr_i_12_
cur max sec: 0
19.9257% node:    wbs9_adr_i_12_
cur max sec: 0
19.9876% node:    wbs8_adr_i_12_
cur max sec: 0
20.0495% node:    wbs7_adr_i_12_
cur max sec: 0
20.1114% node:    wbs6_adr_i_12_
cur max sec: 0
20.1733% node:    wbs5_adr_i_12_
cur max sec: 0
20.2351% node:    wbs4_adr_i_12_
cur max sec: 0
20.297% node:    wbs3_adr_i_12_
cur max sec: 0
20.3589% node:    wbs2_adr_i_12_
cur max sec: 0
20.4208% node:    wbs1_adr_i_12_
cur max sec: 0
20.4827% node:    wbs0_adr_i_12_
cur max sec: 0
20.5446% node:    wbs14_adr_i_11_
cur max sec: 0
20.6064% node:    wbs13_adr_i_11_
cur max sec: 0
20.6683% node:    wbs12_adr_i_11_
cur max sec: 0
20.7302% node:    wbs11_adr_i_11_
cur max sec: 0
20.7921% node:    wbs10_adr_i_11_
cur max sec: 0
20.854% node:    wbs9_adr_i_11_
cur max sec: 0
20.9158% node:    wbs8_adr_i_11_
cur max sec: 0
20.9777% node:    wbs7_adr_i_11_
cur max sec: 0
21.0396% node:    wbs6_adr_i_11_
cur max sec: 0
21.1015% node:    wbs5_adr_i_11_
cur max sec: 0
21.1634% node:    wbs4_adr_i_11_
cur max sec: 0
21.2252% node:    wbs3_adr_i_11_
cur max sec: 0
21.2871% node:    wbs2_adr_i_11_
cur max sec: 0
21.349% node:    wbs1_adr_i_11_
cur max sec: 0
21.4109% node:    wbs0_adr_i_11_
cur max sec: 0
21.4728% node:    wbs14_adr_i_10_
cur max sec: 0
21.5347% node:    wbs13_adr_i_10_
cur max sec: 0
21.5965% node:    wbs12_adr_i_10_
cur max sec: 0
21.6584% node:    wbs11_adr_i_10_
cur max sec: 0
21.7203% node:    wbs10_adr_i_10_
cur max sec: 0
21.7822% node:    wbs9_adr_i_10_
cur max sec: 0
21.8441% node:    wbs8_adr_i_10_
cur max sec: 0
21.9059% node:    wbs7_adr_i_10_
cur max sec: 0
21.9678% node:    wbs6_adr_i_10_
cur max sec: 0
22.0297% node:    wbs5_adr_i_10_
cur max sec: 0
22.0916% node:    wbs4_adr_i_10_
cur max sec: 0
22.1535% node:    wbs3_adr_i_10_
cur max sec: 0
22.2153% node:    wbs2_adr_i_10_
cur max sec: 0
22.2772% node:    wbs1_adr_i_10_
cur max sec: 0
22.3391% node:    wbs0_adr_i_10_
cur max sec: 0
22.401% node:    wbs14_adr_i_9_
cur max sec: 0
22.4629% node:    wbs13_adr_i_9_
cur max sec: 0
22.5248% node:    wbs12_adr_i_9_
cur max sec: 0
22.5866% node:    wbs11_adr_i_9_
cur max sec: 0
22.6485% node:    wbs10_adr_i_9_
cur max sec: 0
22.7104% node:    wbs9_adr_i_9_
cur max sec: 0
22.7723% node:    wbs8_adr_i_9_
cur max sec: 0
22.8342% node:    wbs7_adr_i_9_
cur max sec: 0
22.896% node:    wbs6_adr_i_9_
cur max sec: 0
22.9579% node:    wbs5_adr_i_9_
cur max sec: 0
23.0198% node:    wbs4_adr_i_9_
cur max sec: 0
23.0817% node:    wbs3_adr_i_9_
cur max sec: 0
23.1436% node:    wbs2_adr_i_9_
cur max sec: 0
23.2054% node:    wbs1_adr_i_9_
cur max sec: 0
23.2673% node:    wbs0_adr_i_9_
cur max sec: 0
23.3292% node:    wbs14_adr_i_8_
cur max sec: 0
23.3911% node:    wbs13_adr_i_8_
cur max sec: 0
23.453% node:    wbs12_adr_i_8_
cur max sec: 0
23.5149% node:    wbs11_adr_i_8_
cur max sec: 0
23.5767% node:    wbs10_adr_i_8_
cur max sec: 0
23.6386% node:    wbs9_adr_i_8_
cur max sec: 0
23.7005% node:    wbs8_adr_i_8_
cur max sec: 0
23.7624% node:    wbs7_adr_i_8_
cur max sec: 0
23.8243% node:    wbs6_adr_i_8_
cur max sec: 0
23.8861% node:    wbs5_adr_i_8_
cur max sec: 0
23.948% node:    wbs4_adr_i_8_
cur max sec: 0
24.0099% node:    wbs3_adr_i_8_
cur max sec: 0
24.0718% node:    wbs2_adr_i_8_
cur max sec: 0
24.1337% node:    wbs1_adr_i_8_
cur max sec: 0
24.1955% node:    wbs0_adr_i_8_
cur max sec: 0
24.2574% node:    wbs14_adr_i_7_
cur max sec: 0
24.3193% node:    wbs13_adr_i_7_
cur max sec: 0
24.3812% node:    wbs12_adr_i_7_
cur max sec: 0
24.4431% node:    wbs11_adr_i_7_
cur max sec: 0
24.505% node:    wbs10_adr_i_7_
cur max sec: 0
24.5668% node:    wbs9_adr_i_7_
cur max sec: 0
24.6287% node:    wbs8_adr_i_7_
cur max sec: 0
24.6906% node:    wbs7_adr_i_7_
cur max sec: 0
24.7525% node:    wbs6_adr_i_7_
cur max sec: 0
24.8144% node:    wbs5_adr_i_7_
cur max sec: 0
24.8762% node:    wbs4_adr_i_7_
cur max sec: 0
24.9381% node:    wbs3_adr_i_7_
cur max sec: 0
25% node:    wbs2_adr_i_7_
cur max sec: 0
25.0619% node:    wbs1_adr_i_7_
cur max sec: 0
25.1238% node:    wbs0_adr_i_7_
cur max sec: 0
25.1856% node:    wbs14_adr_i_6_
cur max sec: 0
25.2475% node:    wbs13_adr_i_6_
cur max sec: 0
25.3094% node:    wbs12_adr_i_6_
cur max sec: 0
25.3713% node:    wbs11_adr_i_6_
cur max sec: 0
25.4332% node:    wbs10_adr_i_6_
cur max sec: 0
25.495% node:    wbs9_adr_i_6_
cur max sec: 0
25.5569% node:    wbs8_adr_i_6_
cur max sec: 0
25.6188% node:    wbs7_adr_i_6_
cur max sec: 0
25.6807% node:    wbs6_adr_i_6_
cur max sec: 0
25.7426% node:    wbs5_adr_i_6_
cur max sec: 0
25.8045% node:    wbs4_adr_i_6_
cur max sec: 0
25.8663% node:    wbs3_adr_i_6_
cur max sec: 0
25.9282% node:    wbs2_adr_i_6_
cur max sec: 0
25.9901% node:    wbs1_adr_i_6_
cur max sec: 0
26.052% node:    wbs0_adr_i_6_
cur max sec: 0
26.1139% node:    wbs14_adr_i_5_
cur max sec: 0
26.1757% node:    wbs13_adr_i_5_
cur max sec: 0
26.2376% node:    wbs12_adr_i_5_
cur max sec: 0
26.2995% node:    wbs11_adr_i_5_
cur max sec: 0
26.3614% node:    wbs10_adr_i_5_
cur max sec: 0
26.4233% node:    wbs9_adr_i_5_
cur max sec: 0
26.4851% node:    wbs8_adr_i_5_
cur max sec: 0
26.547% node:    wbs7_adr_i_5_
cur max sec: 0
26.6089% node:    wbs6_adr_i_5_
cur max sec: 0
26.6708% node:    wbs5_adr_i_5_
cur max sec: 0
26.7327% node:    wbs4_adr_i_5_
cur max sec: 0
26.7946% node:    wbs3_adr_i_5_
cur max sec: 0
26.8564% node:    wbs2_adr_i_5_
cur max sec: 0
26.9183% node:    wbs1_adr_i_5_
cur max sec: 0
26.9802% node:    wbs0_adr_i_5_
cur max sec: 0
27.0421% node:    wbs14_adr_i_4_
cur max sec: 0
27.104% node:    wbs13_adr_i_4_
cur max sec: 0
27.1658% node:    wbs12_adr_i_4_
cur max sec: 0
27.2277% node:    wbs11_adr_i_4_
cur max sec: 0
27.2896% node:    wbs10_adr_i_4_
cur max sec: 0
27.3515% node:    wbs9_adr_i_4_
cur max sec: 0
27.4134% node:    wbs8_adr_i_4_
cur max sec: 0
27.4752% node:    wbs7_adr_i_4_
cur max sec: 0
27.5371% node:    wbs6_adr_i_4_
cur max sec: 0
27.599% node:    wbs5_adr_i_4_
cur max sec: 0
27.6609% node:    wbs4_adr_i_4_
cur max sec: 0
27.7228% node:    wbs3_adr_i_4_
cur max sec: 0
27.7847% node:    wbs2_adr_i_4_
cur max sec: 0
27.8465% node:    wbs1_adr_i_4_
cur max sec: 0
27.9084% node:    wbs0_adr_i_4_
cur max sec: 0
27.9703% node:    wbs14_adr_i_3_
cur max sec: 0
28.0322% node:    wbs13_adr_i_3_
cur max sec: 0
28.0941% node:    wbs12_adr_i_3_
cur max sec: 0
28.1559% node:    wbs11_adr_i_3_
cur max sec: 0
28.2178% node:    wbs10_adr_i_3_
cur max sec: 0
28.2797% node:    wbs9_adr_i_3_
cur max sec: 0
28.3416% node:    wbs8_adr_i_3_
cur max sec: 0
28.4035% node:    wbs7_adr_i_3_
cur max sec: 0
28.4653% node:    wbs6_adr_i_3_
cur max sec: 0
28.5272% node:    wbs5_adr_i_3_
cur max sec: 0
28.5891% node:    wbs4_adr_i_3_
cur max sec: 0
28.651% node:    wbs3_adr_i_3_
cur max sec: 0
28.7129% node:    wbs2_adr_i_3_
cur max sec: 0
28.7748% node:    wbs1_adr_i_3_
cur max sec: 0
28.8366% node:    wbs0_adr_i_3_
cur max sec: 0
28.8985% node:    wbs14_adr_i_2_
cur max sec: 0
28.9604% node:    wbs13_adr_i_2_
cur max sec: 0
29.0223% node:    wbs12_adr_i_2_
cur max sec: 0
29.0842% node:    wbs11_adr_i_2_
cur max sec: 0
29.146% node:    wbs10_adr_i_2_
cur max sec: 0
29.2079% node:    wbs9_adr_i_2_
cur max sec: 0
29.2698% node:    wbs8_adr_i_2_
cur max sec: 0
29.3317% node:    wbs7_adr_i_2_
cur max sec: 0
29.3936% node:    wbs6_adr_i_2_
cur max sec: 0
29.4554% node:    wbs5_adr_i_2_
cur max sec: 0
29.5173% node:    wbs4_adr_i_2_
cur max sec: 0
29.5792% node:    wbs3_adr_i_2_
cur max sec: 0
29.6411% node:    wbs2_adr_i_2_
cur max sec: 0
29.703% node:    wbs1_adr_i_2_
cur max sec: 0
29.7649% node:    wbs0_adr_i_2_
cur max sec: 0
29.8267% node:    wbs14_adr_i_1_
cur max sec: 0
29.8886% node:    wbs13_adr_i_1_
cur max sec: 0
29.9505% node:    wbs12_adr_i_1_
cur max sec: 0
30.0124% node:    wbs11_adr_i_1_
cur max sec: 0
30.0743% node:    wbs10_adr_i_1_
cur max sec: 0
30.1361% node:    wbs9_adr_i_1_
cur max sec: 0
30.198% node:    wbs8_adr_i_1_
cur max sec: 0
30.2599% node:    wbs7_adr_i_1_
cur max sec: 0
30.3218% node:    wbs6_adr_i_1_
cur max sec: 0
30.3837% node:    wbs5_adr_i_1_
cur max sec: 0
30.4455% node:    wbs4_adr_i_1_
cur max sec: 0
30.5074% node:    wbs3_adr_i_1_
cur max sec: 0
30.5693% node:    wbs2_adr_i_1_
cur max sec: 0
30.6312% node:    wbs1_adr_i_1_
cur max sec: 0
30.6931% node:    wbs0_adr_i_1_
cur max sec: 0
30.755% node:    wbs14_adr_i_0_
cur max sec: 0
30.8168% node:    wbs13_adr_i_0_
cur max sec: 0
30.8787% node:    wbs12_adr_i_0_
cur max sec: 0
30.9406% node:    wbs11_adr_i_0_
cur max sec: 0
31.0025% node:    wbs10_adr_i_0_
cur max sec: 0
31.0644% node:    wbs9_adr_i_0_
cur max sec: 0
31.1262% node:    wbs8_adr_i_0_
cur max sec: 0
31.1881% node:    wbs7_adr_i_0_
cur max sec: 0
31.25% node:    wbs6_adr_i_0_
cur max sec: 0
31.3119% node:    wbs5_adr_i_0_
cur max sec: 0
31.3738% node:    wbs4_adr_i_0_
cur max sec: 0
31.4356% node:    wbs3_adr_i_0_
cur max sec: 0
31.4975% node:    wbs2_adr_i_0_
cur max sec: 0
31.5594% node:    wbs1_adr_i_0_
cur max sec: 0
31.6213% node:    wbs0_adr_i_0_
cur max sec: 0
31.6832% node:    wbs14_dat_i_31_
cur max sec: 0
31.745% node:    wbs13_dat_i_31_
cur max sec: 0
31.8069% node:    wbs12_dat_i_31_
cur max sec: 0
31.8688% node:    wbs11_dat_i_31_
cur max sec: 0
31.9307% node:    wbs10_dat_i_31_
cur max sec: 0
31.9926% node:    wbs9_dat_i_31_
cur max sec: 0
32.0545% node:    wbs8_dat_i_31_
cur max sec: 0
32.1163% node:    wbs7_dat_i_31_
cur max sec: 0
32.1782% node:    wbs6_dat_i_31_
cur max sec: 0
32.2401% node:    wbs5_dat_i_31_
cur max sec: 0
32.302% node:    wbs4_dat_i_31_
cur max sec: 0
32.3639% node:    wbs3_dat_i_31_
cur max sec: 0
32.4257% node:    wbs2_dat_i_31_
cur max sec: 0
32.4876% node:    wbs1_dat_i_31_
cur max sec: 0
32.5495% node:    wbs0_dat_i_31_
cur max sec: 0
32.6114% node:    wbs14_dat_i_30_
cur max sec: 0
32.6733% node:    wbs13_dat_i_30_
cur max sec: 0
32.7351% node:    wbs12_dat_i_30_
cur max sec: 0
32.797% node:    wbs11_dat_i_30_
cur max sec: 0
32.8589% node:    wbs10_dat_i_30_
cur max sec: 0
32.9208% node:    wbs9_dat_i_30_
cur max sec: 0
32.9827% node:    wbs8_dat_i_30_
cur max sec: 0
33.0446% node:    wbs7_dat_i_30_
cur max sec: 0
33.1064% node:    wbs6_dat_i_30_
cur max sec: 0
33.1683% node:    wbs5_dat_i_30_
cur max sec: 0
33.2302% node:    wbs4_dat_i_30_
cur max sec: 0
33.2921% node:    wbs3_dat_i_30_
cur max sec: 0
33.354% node:    wbs2_dat_i_30_
cur max sec: 0
33.4158% node:    wbs1_dat_i_30_
cur max sec: 0
33.4777% node:    wbs0_dat_i_30_
cur max sec: 0
33.5396% node:    wbs14_dat_i_29_
cur max sec: 0
33.6015% node:    wbs13_dat_i_29_
cur max sec: 0
33.6634% node:    wbs12_dat_i_29_
cur max sec: 0
33.7252% node:    wbs11_dat_i_29_
cur max sec: 0
33.7871% node:    wbs10_dat_i_29_
cur max sec: 0
33.849% node:    wbs9_dat_i_29_
cur max sec: 0
33.9109% node:    wbs8_dat_i_29_
cur max sec: 0
33.9728% node:    wbs7_dat_i_29_
cur max sec: 0
34.0347% node:    wbs6_dat_i_29_
cur max sec: 0
34.0965% node:    wbs5_dat_i_29_
cur max sec: 0
34.1584% node:    wbs4_dat_i_29_
cur max sec: 0
34.2203% node:    wbs3_dat_i_29_
cur max sec: 0
34.2822% node:    wbs2_dat_i_29_
cur max sec: 0
34.3441% node:    wbs1_dat_i_29_
cur max sec: 0
34.4059% node:    wbs0_dat_i_29_
cur max sec: 0
34.4678% node:    wbs14_dat_i_28_
cur max sec: 0
34.5297% node:    wbs13_dat_i_28_
cur max sec: 0
34.5916% node:    wbs12_dat_i_28_
cur max sec: 0
34.6535% node:    wbs11_dat_i_28_
cur max sec: 0
34.7153% node:    wbs10_dat_i_28_
cur max sec: 0
34.7772% node:    wbs9_dat_i_28_
cur max sec: 0
34.8391% node:    wbs8_dat_i_28_
cur max sec: 0
34.901% node:    wbs7_dat_i_28_
cur max sec: 0
34.9629% node:    wbs6_dat_i_28_
cur max sec: 0
35.0248% node:    wbs5_dat_i_28_
cur max sec: 0
35.0866% node:    wbs4_dat_i_28_
cur max sec: 0
35.1485% node:    wbs3_dat_i_28_
cur max sec: 0
35.2104% node:    wbs2_dat_i_28_
cur max sec: 0
35.2723% node:    wbs1_dat_i_28_
cur max sec: 0
35.3342% node:    wbs0_dat_i_28_
cur max sec: 0
35.396% node:    wbs14_dat_i_27_
cur max sec: 0
35.4579% node:    wbs13_dat_i_27_
cur max sec: 0
35.5198% node:    wbs12_dat_i_27_
cur max sec: 0
35.5817% node:    wbs11_dat_i_27_
cur max sec: 0
35.6436% node:    wbs10_dat_i_27_
cur max sec: 0
35.7054% node:    wbs9_dat_i_27_
cur max sec: 0
35.7673% node:    wbs8_dat_i_27_
cur max sec: 0
35.8292% node:    wbs7_dat_i_27_
cur max sec: 0
35.8911% node:    wbs6_dat_i_27_
cur max sec: 0
35.953% node:    wbs5_dat_i_27_
cur max sec: 0
36.0149% node:    wbs4_dat_i_27_
cur max sec: 0
36.0767% node:    wbs3_dat_i_27_
cur max sec: 0
36.1386% node:    wbs2_dat_i_27_
cur max sec: 0
36.2005% node:    wbs1_dat_i_27_
cur max sec: 0
36.2624% node:    wbs0_dat_i_27_
cur max sec: 0
36.3243% node:    wbs14_dat_i_26_
cur max sec: 0
36.3861% node:    wbs13_dat_i_26_
cur max sec: 0
36.448% node:    wbs12_dat_i_26_
cur max sec: 0
36.5099% node:    wbs11_dat_i_26_
cur max sec: 0
36.5718% node:    wbs10_dat_i_26_
cur max sec: 0
36.6337% node:    wbs9_dat_i_26_
cur max sec: 0
36.6955% node:    wbs8_dat_i_26_
cur max sec: 0
36.7574% node:    wbs7_dat_i_26_
cur max sec: 0
36.8193% node:    wbs6_dat_i_26_
cur max sec: 0
36.8812% node:    wbs5_dat_i_26_
cur max sec: 0
36.9431% node:    wbs4_dat_i_26_
cur max sec: 0
37.005% node:    wbs3_dat_i_26_
cur max sec: 0
37.0668% node:    wbs2_dat_i_26_
cur max sec: 0
37.1287% node:    wbs1_dat_i_26_
cur max sec: 0
37.1906% node:    wbs0_dat_i_26_
cur max sec: 0
37.2525% node:    wbs14_dat_i_25_
cur max sec: 0
37.3144% node:    wbs13_dat_i_25_
cur max sec: 0
37.3762% node:    wbs12_dat_i_25_
cur max sec: 0
37.4381% node:    wbs11_dat_i_25_
cur max sec: 0
37.5% node:    wbs10_dat_i_25_
cur max sec: 0
37.5619% node:    wbs9_dat_i_25_
cur max sec: 0
37.6238% node:    wbs8_dat_i_25_
cur max sec: 0
37.6856% node:    wbs7_dat_i_25_
cur max sec: 0
37.7475% node:    wbs6_dat_i_25_
cur max sec: 0
37.8094% node:    wbs5_dat_i_25_
cur max sec: 0
37.8713% node:    wbs4_dat_i_25_
cur max sec: 0
37.9332% node:    wbs3_dat_i_25_
cur max sec: 0
37.995% node:    wbs2_dat_i_25_
cur max sec: 0
38.0569% node:    wbs1_dat_i_25_
cur max sec: 0
38.1188% node:    wbs0_dat_i_25_
cur max sec: 0
38.1807% node:    wbs14_dat_i_24_
cur max sec: 0
38.2426% node:    wbs13_dat_i_24_
cur max sec: 0
38.3045% node:    wbs12_dat_i_24_
cur max sec: 0
38.3663% node:    wbs11_dat_i_24_
cur max sec: 0
38.4282% node:    wbs10_dat_i_24_
cur max sec: 0
38.4901% node:    wbs9_dat_i_24_
cur max sec: 0
38.552% node:    wbs8_dat_i_24_
cur max sec: 0
38.6139% node:    wbs7_dat_i_24_
cur max sec: 0
38.6757% node:    wbs6_dat_i_24_
cur max sec: 0
38.7376% node:    wbs5_dat_i_24_
cur max sec: 0
38.7995% node:    wbs4_dat_i_24_
cur max sec: 0
38.8614% node:    wbs3_dat_i_24_
cur max sec: 0
38.9233% node:    wbs2_dat_i_24_
cur max sec: 0
38.9851% node:    wbs1_dat_i_24_
cur max sec: 0
39.047% node:    wbs0_dat_i_24_
cur max sec: 0
39.1089% node:    wbs14_dat_i_23_
cur max sec: 0
39.1708% node:    wbs13_dat_i_23_
cur max sec: 0
39.2327% node:    wbs12_dat_i_23_
cur max sec: 0
39.2946% node:    wbs11_dat_i_23_
cur max sec: 0
39.3564% node:    wbs10_dat_i_23_
cur max sec: 0
39.4183% node:    wbs9_dat_i_23_
cur max sec: 0
39.4802% node:    wbs8_dat_i_23_
cur max sec: 0
39.5421% node:    wbs7_dat_i_23_
cur max sec: 0
39.604% node:    wbs6_dat_i_23_
cur max sec: 0
39.6658% node:    wbs5_dat_i_23_
cur max sec: 0
39.7277% node:    wbs4_dat_i_23_
cur max sec: 0
39.7896% node:    wbs3_dat_i_23_
cur max sec: 0
39.8515% node:    wbs2_dat_i_23_
cur max sec: 0
39.9134% node:    wbs1_dat_i_23_
cur max sec: 0
39.9752% node:    wbs0_dat_i_23_
cur max sec: 0
40.0371% node:    wbs14_dat_i_22_
cur max sec: 0
40.099% node:    wbs13_dat_i_22_
cur max sec: 0
40.1609% node:    wbs12_dat_i_22_
cur max sec: 0
40.2228% node:    wbs11_dat_i_22_
cur max sec: 0
40.2847% node:    wbs10_dat_i_22_
cur max sec: 0
40.3465% node:    wbs9_dat_i_22_
cur max sec: 0
40.4084% node:    wbs8_dat_i_22_
cur max sec: 0
40.4703% node:    wbs7_dat_i_22_
cur max sec: 0
40.5322% node:    wbs6_dat_i_22_
cur max sec: 0
40.5941% node:    wbs5_dat_i_22_
cur max sec: 0
40.6559% node:    wbs4_dat_i_22_
cur max sec: 0
40.7178% node:    wbs3_dat_i_22_
cur max sec: 0
40.7797% node:    wbs2_dat_i_22_
cur max sec: 0
40.8416% node:    wbs1_dat_i_22_
cur max sec: 0
40.9035% node:    wbs0_dat_i_22_
cur max sec: 0
40.9653% node:    wbs14_dat_i_21_
cur max sec: 0
41.0272% node:    wbs13_dat_i_21_
cur max sec: 0
41.0891% node:    wbs12_dat_i_21_
cur max sec: 0
41.151% node:    wbs11_dat_i_21_
cur max sec: 0
41.2129% node:    wbs10_dat_i_21_
cur max sec: 0
41.2748% node:    wbs9_dat_i_21_
cur max sec: 0
41.3366% node:    wbs8_dat_i_21_
cur max sec: 0
41.3985% node:    wbs7_dat_i_21_
cur max sec: 0
41.4604% node:    wbs6_dat_i_21_
cur max sec: 0
41.5223% node:    wbs5_dat_i_21_
cur max sec: 0
41.5842% node:    wbs4_dat_i_21_
cur max sec: 0
41.646% node:    wbs3_dat_i_21_
cur max sec: 0
41.7079% node:    wbs2_dat_i_21_
cur max sec: 0
41.7698% node:    wbs1_dat_i_21_
cur max sec: 0
41.8317% node:    wbs0_dat_i_21_
cur max sec: 0
41.8936% node:    wbs14_dat_i_20_
cur max sec: 0
41.9554% node:    wbs13_dat_i_20_
cur max sec: 0
42.0173% node:    wbs12_dat_i_20_
cur max sec: 0
42.0792% node:    wbs11_dat_i_20_
cur max sec: 0
42.1411% node:    wbs10_dat_i_20_
cur max sec: 0
42.203% node:    wbs9_dat_i_20_
cur max sec: 0
42.2649% node:    wbs8_dat_i_20_
cur max sec: 0
42.3267% node:    wbs7_dat_i_20_
cur max sec: 0
42.3886% node:    wbs6_dat_i_20_
cur max sec: 0
42.4505% node:    wbs5_dat_i_20_
cur max sec: 0
42.5124% node:    wbs4_dat_i_20_
cur max sec: 0
42.5743% node:    wbs3_dat_i_20_
cur max sec: 0
42.6361% node:    wbs2_dat_i_20_
cur max sec: 0
42.698% node:    wbs1_dat_i_20_
cur max sec: 0
42.7599% node:    wbs0_dat_i_20_
cur max sec: 0
42.8218% node:    wbs14_dat_i_19_
cur max sec: 0
42.8837% node:    wbs13_dat_i_19_
cur max sec: 0
42.9455% node:    wbs12_dat_i_19_
cur max sec: 0
43.0074% node:    wbs11_dat_i_19_
cur max sec: 0
43.0693% node:    wbs10_dat_i_19_
cur max sec: 0
43.1312% node:    wbs9_dat_i_19_
cur max sec: 0
43.1931% node:    wbs8_dat_i_19_
cur max sec: 0
43.255% node:    wbs7_dat_i_19_
cur max sec: 0
43.3168% node:    wbs6_dat_i_19_
cur max sec: 0
43.3787% node:    wbs5_dat_i_19_
cur max sec: 0
43.4406% node:    wbs4_dat_i_19_
cur max sec: 0
43.5025% node:    wbs3_dat_i_19_
cur max sec: 0
43.5644% node:    wbs2_dat_i_19_
cur max sec: 0
43.6262% node:    wbs1_dat_i_19_
cur max sec: 0
43.6881% node:    wbs0_dat_i_19_
cur max sec: 0
43.75% node:    wbs14_dat_i_18_
cur max sec: 0
43.8119% node:    wbs13_dat_i_18_
cur max sec: 0
43.8738% node:    wbs12_dat_i_18_
cur max sec: 0
43.9356% node:    wbs11_dat_i_18_
cur max sec: 0
43.9975% node:    wbs10_dat_i_18_
cur max sec: 0
44.0594% node:    wbs9_dat_i_18_
cur max sec: 0
44.1213% node:    wbs8_dat_i_18_
cur max sec: 0
44.1832% node:    wbs7_dat_i_18_
cur max sec: 0
44.245% node:    wbs6_dat_i_18_
cur max sec: 0
44.3069% node:    wbs5_dat_i_18_
cur max sec: 0
44.3688% node:    wbs4_dat_i_18_
cur max sec: 0
44.4307% node:    wbs3_dat_i_18_
cur max sec: 0
44.4926% node:    wbs2_dat_i_18_
cur max sec: 0
44.5545% node:    wbs1_dat_i_18_
cur max sec: 0
44.6163% node:    wbs0_dat_i_18_
cur max sec: 0
44.6782% node:    wbs14_dat_i_17_
cur max sec: 0
44.7401% node:    wbs13_dat_i_17_
cur max sec: 0
44.802% node:    wbs12_dat_i_17_
cur max sec: 0
44.8639% node:    wbs11_dat_i_17_
cur max sec: 0
44.9257% node:    wbs10_dat_i_17_
cur max sec: 0
44.9876% node:    wbs9_dat_i_17_
cur max sec: 0
45.0495% node:    wbs8_dat_i_17_
cur max sec: 0
45.1114% node:    wbs7_dat_i_17_
cur max sec: 0
45.1733% node:    wbs6_dat_i_17_
cur max sec: 0
45.2351% node:    wbs5_dat_i_17_
cur max sec: 0
45.297% node:    wbs4_dat_i_17_
cur max sec: 0
45.3589% node:    wbs3_dat_i_17_
cur max sec: 0
45.4208% node:    wbs2_dat_i_17_
cur max sec: 0
45.4827% node:    wbs1_dat_i_17_
cur max sec: 0
45.5446% node:    wbs0_dat_i_17_
cur max sec: 0
45.6064% node:    wbs14_dat_i_16_
cur max sec: 0
45.6683% node:    wbs13_dat_i_16_
cur max sec: 0
45.7302% node:    wbs12_dat_i_16_
cur max sec: 0
45.7921% node:    wbs11_dat_i_16_
cur max sec: 0
45.854% node:    wbs10_dat_i_16_
cur max sec: 0
45.9158% node:    wbs9_dat_i_16_
cur max sec: 0
45.9777% node:    wbs8_dat_i_16_
cur max sec: 0
46.0396% node:    wbs7_dat_i_16_
cur max sec: 0
46.1015% node:    wbs6_dat_i_16_
cur max sec: 0
46.1634% node:    wbs5_dat_i_16_
cur max sec: 0
46.2252% node:    wbs4_dat_i_16_
cur max sec: 0
46.2871% node:    wbs3_dat_i_16_
cur max sec: 0
46.349% node:    wbs2_dat_i_16_
cur max sec: 0
46.4109% node:    wbs1_dat_i_16_
cur max sec: 0
46.4728% node:    wbs0_dat_i_16_
cur max sec: 0
46.5347% node:    wbs14_dat_i_15_
cur max sec: 0
46.5965% node:    wbs13_dat_i_15_
cur max sec: 0
46.6584% node:    wbs12_dat_i_15_
cur max sec: 0
46.7203% node:    wbs11_dat_i_15_
cur max sec: 0
46.7822% node:    wbs10_dat_i_15_
cur max sec: 0
46.8441% node:    wbs9_dat_i_15_
cur max sec: 0
46.9059% node:    wbs8_dat_i_15_
cur max sec: 0
46.9678% node:    wbs7_dat_i_15_
cur max sec: 0
47.0297% node:    wbs6_dat_i_15_
cur max sec: 0
47.0916% node:    wbs5_dat_i_15_
cur max sec: 0
47.1535% node:    wbs4_dat_i_15_
cur max sec: 0
47.2153% node:    wbs3_dat_i_15_
cur max sec: 0
47.2772% node:    wbs2_dat_i_15_
cur max sec: 0
47.3391% node:    wbs1_dat_i_15_
cur max sec: 0
47.401% node:    wbs0_dat_i_15_
cur max sec: 0
47.4629% node:    wbs14_dat_i_14_
cur max sec: 0
47.5248% node:    wbs13_dat_i_14_
cur max sec: 0
47.5866% node:    wbs12_dat_i_14_
cur max sec: 0
47.6485% node:    wbs11_dat_i_14_
cur max sec: 0
47.7104% node:    wbs10_dat_i_14_
cur max sec: 0
47.7723% node:    wbs9_dat_i_14_
cur max sec: 0
47.8342% node:    wbs8_dat_i_14_
cur max sec: 0
47.896% node:    wbs7_dat_i_14_
cur max sec: 0
47.9579% node:    wbs6_dat_i_14_
cur max sec: 0
48.0198% node:    wbs5_dat_i_14_
cur max sec: 0
48.0817% node:    wbs4_dat_i_14_
cur max sec: 0
48.1436% node:    wbs3_dat_i_14_
cur max sec: 0
48.2054% node:    wbs2_dat_i_14_
cur max sec: 0
48.2673% node:    wbs1_dat_i_14_
cur max sec: 0
48.3292% node:    wbs0_dat_i_14_
cur max sec: 0
48.3911% node:    wbs14_dat_i_13_
cur max sec: 0
48.453% node:    wbs13_dat_i_13_
cur max sec: 0
48.5149% node:    wbs12_dat_i_13_
cur max sec: 0
48.5767% node:    wbs11_dat_i_13_
cur max sec: 0
48.6386% node:    wbs10_dat_i_13_
cur max sec: 0
48.7005% node:    wbs9_dat_i_13_
cur max sec: 0
48.7624% node:    wbs8_dat_i_13_
cur max sec: 0
48.8243% node:    wbs7_dat_i_13_
cur max sec: 0
48.8861% node:    wbs6_dat_i_13_
cur max sec: 0
48.948% node:    wbs5_dat_i_13_
cur max sec: 0
49.0099% node:    wbs4_dat_i_13_
cur max sec: 0
49.0718% node:    wbs3_dat_i_13_
cur max sec: 0
49.1337% node:    wbs2_dat_i_13_
cur max sec: 0
49.1955% node:    wbs1_dat_i_13_
cur max sec: 0
49.2574% node:    wbs0_dat_i_13_
cur max sec: 0
49.3193% node:    wbs14_dat_i_12_
cur max sec: 0
49.3812% node:    wbs13_dat_i_12_
cur max sec: 0
49.4431% node:    wbs12_dat_i_12_
cur max sec: 0
49.505% node:    wbs11_dat_i_12_
cur max sec: 0
49.5668% node:    wbs10_dat_i_12_
cur max sec: 0
49.6287% node:    wbs9_dat_i_12_
cur max sec: 0
49.6906% node:    wbs8_dat_i_12_
cur max sec: 0
49.7525% node:    wbs7_dat_i_12_
cur max sec: 0
49.8144% node:    wbs6_dat_i_12_
cur max sec: 0
49.8762% node:    wbs5_dat_i_12_
cur max sec: 0
49.9381% node:    wbs4_dat_i_12_
cur max sec: 0
50% node:    wbs3_dat_i_12_
cur max sec: 0
50.0619% node:    wbs2_dat_i_12_
cur max sec: 0
50.1238% node:    wbs1_dat_i_12_
cur max sec: 0
50.1856% node:    wbs0_dat_i_12_
cur max sec: 0
50.2475% node:    wbs14_dat_i_11_
cur max sec: 0
50.3094% node:    wbs13_dat_i_11_
cur max sec: 0
50.3713% node:    wbs12_dat_i_11_
cur max sec: 0
50.4332% node:    wbs11_dat_i_11_
cur max sec: 0
50.495% node:    wbs10_dat_i_11_
cur max sec: 0
50.5569% node:    wbs9_dat_i_11_
cur max sec: 0
50.6188% node:    wbs8_dat_i_11_
cur max sec: 0
50.6807% node:    wbs7_dat_i_11_
cur max sec: 0
50.7426% node:    wbs6_dat_i_11_
cur max sec: 0
50.8045% node:    wbs5_dat_i_11_
cur max sec: 0
50.8663% node:    wbs4_dat_i_11_
cur max sec: 0
50.9282% node:    wbs3_dat_i_11_
cur max sec: 0
50.9901% node:    wbs2_dat_i_11_
cur max sec: 0
51.052% node:    wbs1_dat_i_11_
cur max sec: 0
51.1139% node:    wbs0_dat_i_11_
cur max sec: 0
51.1757% node:    wbs14_dat_i_10_
cur max sec: 0
51.2376% node:    wbs13_dat_i_10_
cur max sec: 0
51.2995% node:    wbs12_dat_i_10_
cur max sec: 0
51.3614% node:    wbs11_dat_i_10_
cur max sec: 0
51.4233% node:    wbs10_dat_i_10_
cur max sec: 0
51.4851% node:    wbs9_dat_i_10_
cur max sec: 0
51.547% node:    wbs8_dat_i_10_
cur max sec: 0
51.6089% node:    wbs7_dat_i_10_
cur max sec: 0
51.6708% node:    wbs6_dat_i_10_
cur max sec: 0
51.7327% node:    wbs5_dat_i_10_
cur max sec: 0
51.7946% node:    wbs4_dat_i_10_
cur max sec: 0
51.8564% node:    wbs3_dat_i_10_
cur max sec: 0
51.9183% node:    wbs2_dat_i_10_
cur max sec: 0
51.9802% node:    wbs1_dat_i_10_
cur max sec: 0
52.0421% node:    wbs0_dat_i_10_
cur max sec: 0
52.104% node:    wbs14_dat_i_9_
cur max sec: 0
52.1658% node:    wbs13_dat_i_9_
cur max sec: 0
52.2277% node:    wbs12_dat_i_9_
cur max sec: 0
52.2896% node:    wbs11_dat_i_9_
cur max sec: 0
52.3515% node:    wbs10_dat_i_9_
cur max sec: 0
52.4134% node:    wbs9_dat_i_9_
cur max sec: 0
52.4752% node:    wbs8_dat_i_9_
cur max sec: 0
52.5371% node:    wbs7_dat_i_9_
cur max sec: 0
52.599% node:    wbs6_dat_i_9_
cur max sec: 0
52.6609% node:    wbs5_dat_i_9_
cur max sec: 0
52.7228% node:    wbs4_dat_i_9_
cur max sec: 0
52.7847% node:    wbs3_dat_i_9_
cur max sec: 0
52.8465% node:    wbs2_dat_i_9_
cur max sec: 0
52.9084% node:    wbs1_dat_i_9_
cur max sec: 0
52.9703% node:    wbs0_dat_i_9_
cur max sec: 0
53.0322% node:    wbs14_dat_i_8_
cur max sec: 0
53.0941% node:    wbs13_dat_i_8_
cur max sec: 0
53.1559% node:    wbs12_dat_i_8_
cur max sec: 0
53.2178% node:    wbs11_dat_i_8_
cur max sec: 0
53.2797% node:    wbs10_dat_i_8_
cur max sec: 0
53.3416% node:    wbs9_dat_i_8_
cur max sec: 0
53.4035% node:    wbs8_dat_i_8_
cur max sec: 0
53.4653% node:    wbs7_dat_i_8_
cur max sec: 0
53.5272% node:    wbs6_dat_i_8_
cur max sec: 0
53.5891% node:    wbs5_dat_i_8_
cur max sec: 0
53.651% node:    wbs4_dat_i_8_
cur max sec: 0
53.7129% node:    wbs3_dat_i_8_
cur max sec: 0
53.7748% node:    wbs2_dat_i_8_
cur max sec: 0
53.8366% node:    wbs1_dat_i_8_
cur max sec: 0
53.8985% node:    wbs0_dat_i_8_
cur max sec: 0
53.9604% node:    wbs14_dat_i_7_
cur max sec: 0
54.0223% node:    wbs13_dat_i_7_
cur max sec: 0
54.0842% node:    wbs12_dat_i_7_
cur max sec: 0
54.146% node:    wbs11_dat_i_7_
cur max sec: 0
54.2079% node:    wbs10_dat_i_7_
cur max sec: 0
54.2698% node:    wbs9_dat_i_7_
cur max sec: 0
54.3317% node:    wbs8_dat_i_7_
cur max sec: 0
54.3936% node:    wbs7_dat_i_7_
cur max sec: 0
54.4554% node:    wbs6_dat_i_7_
cur max sec: 0
54.5173% node:    wbs5_dat_i_7_
cur max sec: 0
54.5792% node:    wbs4_dat_i_7_
cur max sec: 0
54.6411% node:    wbs3_dat_i_7_
cur max sec: 0
54.703% node:    wbs2_dat_i_7_
cur max sec: 0
54.7649% node:    wbs1_dat_i_7_
cur max sec: 0
54.8267% node:    wbs0_dat_i_7_
cur max sec: 0
54.8886% node:    wbs14_dat_i_6_
cur max sec: 0
54.9505% node:    wbs13_dat_i_6_
cur max sec: 0
55.0124% node:    wbs12_dat_i_6_
cur max sec: 0
55.0743% node:    wbs11_dat_i_6_
cur max sec: 0
55.1361% node:    wbs10_dat_i_6_
cur max sec: 0
55.198% node:    wbs9_dat_i_6_
cur max sec: 0
55.2599% node:    wbs8_dat_i_6_
cur max sec: 0
55.3218% node:    wbs7_dat_i_6_
cur max sec: 0
55.3837% node:    wbs6_dat_i_6_
cur max sec: 0
55.4455% node:    wbs5_dat_i_6_
cur max sec: 0
55.5074% node:    wbs4_dat_i_6_
cur max sec: 0
55.5693% node:    wbs3_dat_i_6_
cur max sec: 0
55.6312% node:    wbs2_dat_i_6_
cur max sec: 0
55.6931% node:    wbs1_dat_i_6_
cur max sec: 0
55.755% node:    wbs0_dat_i_6_
cur max sec: 0
55.8168% node:    wbs14_dat_i_5_
cur max sec: 0
55.8787% node:    wbs13_dat_i_5_
cur max sec: 0
55.9406% node:    wbs12_dat_i_5_
cur max sec: 0
56.0025% node:    wbs11_dat_i_5_
cur max sec: 0
56.0644% node:    wbs10_dat_i_5_
cur max sec: 0
56.1262% node:    wbs9_dat_i_5_
cur max sec: 0
56.1881% node:    wbs8_dat_i_5_
cur max sec: 0
56.25% node:    wbs7_dat_i_5_
cur max sec: 0
56.3119% node:    wbs6_dat_i_5_
cur max sec: 0
56.3738% node:    wbs5_dat_i_5_
cur max sec: 0
56.4356% node:    wbs4_dat_i_5_
cur max sec: 0
56.4975% node:    wbs3_dat_i_5_
cur max sec: 0
56.5594% node:    wbs2_dat_i_5_
cur max sec: 0
56.6213% node:    wbs1_dat_i_5_
cur max sec: 0
56.6832% node:    wbs0_dat_i_5_
cur max sec: 0
56.745% node:    wbs14_dat_i_4_
cur max sec: 0
56.8069% node:    wbs13_dat_i_4_
cur max sec: 0
56.8688% node:    wbs12_dat_i_4_
cur max sec: 0
56.9307% node:    wbs11_dat_i_4_
cur max sec: 0
56.9926% node:    wbs10_dat_i_4_
cur max sec: 0
57.0545% node:    wbs9_dat_i_4_
cur max sec: 0
57.1163% node:    wbs8_dat_i_4_
cur max sec: 0
57.1782% node:    wbs7_dat_i_4_
cur max sec: 0
57.2401% node:    wbs6_dat_i_4_
cur max sec: 0
57.302% node:    wbs5_dat_i_4_
cur max sec: 0
57.3639% node:    wbs4_dat_i_4_
cur max sec: 0
57.4257% node:    wbs3_dat_i_4_
cur max sec: 0
57.4876% node:    wbs2_dat_i_4_
cur max sec: 0
57.5495% node:    wbs1_dat_i_4_
cur max sec: 0
57.6114% node:    wbs0_dat_i_4_
cur max sec: 0
57.6733% node:    wbs14_dat_i_3_
cur max sec: 0
57.7351% node:    wbs13_dat_i_3_
cur max sec: 0
57.797% node:    wbs12_dat_i_3_
cur max sec: 0
57.8589% node:    wbs11_dat_i_3_
cur max sec: 0
57.9208% node:    wbs10_dat_i_3_
cur max sec: 0
57.9827% node:    wbs9_dat_i_3_
cur max sec: 0
58.0446% node:    wbs8_dat_i_3_
cur max sec: 0
58.1064% node:    wbs7_dat_i_3_
cur max sec: 0
58.1683% node:    wbs6_dat_i_3_
cur max sec: 0
58.2302% node:    wbs5_dat_i_3_
cur max sec: 0
58.2921% node:    wbs4_dat_i_3_
cur max sec: 0
58.354% node:    wbs3_dat_i_3_
cur max sec: 0
58.4158% node:    wbs2_dat_i_3_
cur max sec: 0
58.4777% node:    wbs1_dat_i_3_
cur max sec: 0
58.5396% node:    wbs0_dat_i_3_
cur max sec: 0
58.6015% node:    wbs14_dat_i_2_
cur max sec: 0
58.6634% node:    wbs13_dat_i_2_
cur max sec: 0
58.7252% node:    wbs12_dat_i_2_
cur max sec: 0
58.7871% node:    wbs11_dat_i_2_
cur max sec: 0
58.849% node:    wbs10_dat_i_2_
cur max sec: 0
58.9109% node:    wbs9_dat_i_2_
cur max sec: 0
58.9728% node:    wbs8_dat_i_2_
cur max sec: 0
59.0347% node:    wbs7_dat_i_2_
cur max sec: 0
59.0965% node:    wbs6_dat_i_2_
cur max sec: 0
59.1584% node:    wbs5_dat_i_2_
cur max sec: 0
59.2203% node:    wbs4_dat_i_2_
cur max sec: 0
59.2822% node:    wbs3_dat_i_2_
cur max sec: 0
59.3441% node:    wbs2_dat_i_2_
cur max sec: 0
59.4059% node:    wbs1_dat_i_2_
cur max sec: 0
59.4678% node:    wbs0_dat_i_2_
cur max sec: 0
59.5297% node:    wbs14_dat_i_1_
cur max sec: 0
59.5916% node:    wbs13_dat_i_1_
cur max sec: 0
59.6535% node:    wbs12_dat_i_1_
cur max sec: 0
59.7153% node:    wbs11_dat_i_1_
cur max sec: 0
59.7772% node:    wbs10_dat_i_1_
cur max sec: 0
59.8391% node:    wbs9_dat_i_1_
cur max sec: 0
59.901% node:    wbs8_dat_i_1_
cur max sec: 0
59.9629% node:    wbs7_dat_i_1_
cur max sec: 0
60.0248% node:    wbs6_dat_i_1_
cur max sec: 0
60.0866% node:    wbs5_dat_i_1_
cur max sec: 0
60.1485% node:    wbs4_dat_i_1_
cur max sec: 0
60.2104% node:    wbs3_dat_i_1_
cur max sec: 0
60.2723% node:    wbs2_dat_i_1_
cur max sec: 0
60.3342% node:    wbs1_dat_i_1_
cur max sec: 0
60.396% node:    wbs0_dat_i_1_
cur max sec: 0
60.4579% node:    wbs14_dat_i_0_
cur max sec: 0
60.5198% node:    wbs13_dat_i_0_
cur max sec: 0
60.5817% node:    wbs12_dat_i_0_
cur max sec: 0
60.6436% node:    wbs11_dat_i_0_
cur max sec: 0
60.7054% node:    wbs10_dat_i_0_
cur max sec: 0
60.7673% node:    wbs9_dat_i_0_
cur max sec: 0
60.8292% node:    wbs8_dat_i_0_
cur max sec: 0
60.8911% node:    wbs7_dat_i_0_
cur max sec: 0
60.953% node:    wbs6_dat_i_0_
cur max sec: 0
61.0149% node:    wbs5_dat_i_0_
cur max sec: 0
61.0767% node:    wbs4_dat_i_0_
cur max sec: 0
61.1386% node:    wbs3_dat_i_0_
cur max sec: 0
61.2005% node:    wbs2_dat_i_0_
cur max sec: 0
61.2624% node:    wbs1_dat_i_0_
cur max sec: 0
61.3243% node:    wbs0_dat_i_0_
cur max sec: 0
61.3861% node:    wbs14_sel_i_3_
cur max sec: 0
61.448% node:    wbs13_sel_i_3_
cur max sec: 0
61.5099% node:    wbs12_sel_i_3_
cur max sec: 0
61.5718% node:    wbs11_sel_i_3_
cur max sec: 0
61.6337% node:    wbs10_sel_i_3_
cur max sec: 0
61.6955% node:    wbs9_sel_i_3_
cur max sec: 0
61.7574% node:    wbs8_sel_i_3_
cur max sec: 0
61.8193% node:    wbs7_sel_i_3_
cur max sec: 0
61.8812% node:    wbs6_sel_i_3_
cur max sec: 0
61.9431% node:    wbs5_sel_i_3_
cur max sec: 0
62.005% node:    wbs4_sel_i_3_
cur max sec: 0
62.0668% node:    wbs3_sel_i_3_
cur max sec: 0
62.1287% node:    wbs2_sel_i_3_
cur max sec: 0
62.1906% node:    wbs1_sel_i_3_
cur max sec: 0
62.2525% node:    wbs0_sel_i_3_
cur max sec: 0
62.3144% node:    wbs14_sel_i_2_
cur max sec: 0
62.3762% node:    wbs13_sel_i_2_
cur max sec: 0
62.4381% node:    wbs12_sel_i_2_
cur max sec: 0
62.5% node:    wbs11_sel_i_2_
cur max sec: 0
62.5619% node:    wbs10_sel_i_2_
cur max sec: 0
62.6238% node:    wbs9_sel_i_2_
cur max sec: 0
62.6856% node:    wbs8_sel_i_2_
cur max sec: 0
62.7475% node:    wbs7_sel_i_2_
cur max sec: 0
62.8094% node:    wbs6_sel_i_2_
cur max sec: 0
62.8713% node:    wbs5_sel_i_2_
cur max sec: 0
62.9332% node:    wbs4_sel_i_2_
cur max sec: 0
62.995% node:    wbs3_sel_i_2_
cur max sec: 0
63.0569% node:    wbs2_sel_i_2_
cur max sec: 0
63.1188% node:    wbs1_sel_i_2_
cur max sec: 0
63.1807% node:    wbs0_sel_i_2_
cur max sec: 0
63.2426% node:    wbs14_sel_i_1_
cur max sec: 0
63.3045% node:    wbs13_sel_i_1_
cur max sec: 0
63.3663% node:    wbs12_sel_i_1_
cur max sec: 0
63.4282% node:    wbs11_sel_i_1_
cur max sec: 0
63.4901% node:    wbs10_sel_i_1_
cur max sec: 0
63.552% node:    wbs9_sel_i_1_
cur max sec: 0
63.6139% node:    wbs8_sel_i_1_
cur max sec: 0
63.6757% node:    wbs7_sel_i_1_
cur max sec: 0
63.7376% node:    wbs6_sel_i_1_
cur max sec: 0
63.7995% node:    wbs5_sel_i_1_
cur max sec: 0
63.8614% node:    wbs4_sel_i_1_
cur max sec: 0
63.9233% node:    wbs3_sel_i_1_
cur max sec: 0
63.9851% node:    wbs2_sel_i_1_
cur max sec: 0
64.047% node:    wbs1_sel_i_1_
cur max sec: 0
64.1089% node:    wbs0_sel_i_1_
cur max sec: 0
64.1708% node:    wbs14_sel_i_0_
cur max sec: 0
64.2327% node:    wbs13_sel_i_0_
cur max sec: 0
64.2946% node:    wbs12_sel_i_0_
cur max sec: 0
64.3564% node:    wbs11_sel_i_0_
cur max sec: 0
64.4183% node:    wbs10_sel_i_0_
cur max sec: 0
64.4802% node:    wbs9_sel_i_0_
cur max sec: 0
64.5421% node:    wbs8_sel_i_0_
cur max sec: 0
64.604% node:    wbs7_sel_i_0_
cur max sec: 0
64.6658% node:    wbs6_sel_i_0_
cur max sec: 0
64.7277% node:    wbs5_sel_i_0_
cur max sec: 0
64.7896% node:    wbs4_sel_i_0_
cur max sec: 0
64.8515% node:    wbs3_sel_i_0_
cur max sec: 0
64.9134% node:    wbs2_sel_i_0_
cur max sec: 0
64.9752% node:    wbs1_sel_i_0_
cur max sec: 0
65.0371% node:    wbs0_sel_i_0_
cur max sec: 0
65.099% node:    wbs14_we_i 
cur max sec: 0
65.1609% node:    wbs13_we_i 
cur max sec: 0
65.2228% node:    wbs12_we_i 
cur max sec: 0
65.2847% node:    wbs11_we_i 
cur max sec: 0
65.3465% node:    wbs10_we_i 
cur max sec: 0
65.4084% node:    wbs9_we_i 
cur max sec: 0
65.4703% node:    wbs8_we_i 
cur max sec: 0
65.5322% node:    wbs7_we_i 
cur max sec: 0
65.5941% node:    wbs6_we_i 
cur max sec: 0
65.6559% node:    wbs5_we_i 
cur max sec: 0
65.7178% node:    wbs4_we_i 
cur max sec: 0
65.7797% node:    wbs3_we_i 
cur max sec: 0
65.8416% node:    wbs2_we_i 
cur max sec: 0
65.9035% node:    wbs1_we_i 
cur max sec: 0
65.9653% node:    wbs0_we_i 
cur max sec: 0
66.0272% node:    wbs14_cti_i_2_
cur max sec: 0
66.0891% node:    wbs13_cti_i_2_
cur max sec: 0
66.151% node:    wbs12_cti_i_2_
cur max sec: 0
66.2129% node:    wbs11_cti_i_2_
cur max sec: 0
66.2748% node:    wbs10_cti_i_2_
cur max sec: 0
66.3366% node:    wbs9_cti_i_2_
cur max sec: 0
66.3985% node:    wbs8_cti_i_2_
cur max sec: 0
66.4604% node:    wbs7_cti_i_2_
cur max sec: 0
66.5223% node:    wbs6_cti_i_2_
cur max sec: 0
66.5842% node:    wbs5_cti_i_2_
cur max sec: 0
66.646% node:    wbs4_cti_i_2_
cur max sec: 0
66.7079% node:    wbs3_cti_i_2_
cur max sec: 0
66.7698% node:    wbs2_cti_i_2_
cur max sec: 0
66.8317% node:    wbs1_cti_i_2_
cur max sec: 0
66.8936% node:    wbs0_cti_i_2_
cur max sec: 0
66.9554% node:    wbs14_cti_i_1_
cur max sec: 0
67.0173% node:    wbs13_cti_i_1_
cur max sec: 0
67.0792% node:    wbs12_cti_i_1_
cur max sec: 0
67.1411% node:    wbs11_cti_i_1_
cur max sec: 0
67.203% node:    wbs10_cti_i_1_
cur max sec: 0
67.2649% node:    wbs9_cti_i_1_
cur max sec: 0
67.3267% node:    wbs8_cti_i_1_
cur max sec: 0
67.3886% node:    wbs7_cti_i_1_
cur max sec: 0
67.4505% node:    wbs6_cti_i_1_
cur max sec: 0
67.5124% node:    wbs5_cti_i_1_
cur max sec: 0
67.5743% node:    wbs4_cti_i_1_
cur max sec: 0
67.6361% node:    wbs3_cti_i_1_
cur max sec: 0
67.698% node:    wbs2_cti_i_1_
cur max sec: 0
67.7599% node:    wbs1_cti_i_1_
cur max sec: 0
67.8218% node:    wbs0_cti_i_1_
cur max sec: 0
67.8837% node:    wbs14_cti_i_0_
cur max sec: 0
67.9455% node:    wbs13_cti_i_0_
cur max sec: 0
68.0074% node:    wbs12_cti_i_0_
cur max sec: 0
68.0693% node:    wbs11_cti_i_0_
cur max sec: 0
68.1312% node:    wbs10_cti_i_0_
cur max sec: 0
68.1931% node:    wbs9_cti_i_0_
cur max sec: 0
68.255% node:    wbs8_cti_i_0_
cur max sec: 0
68.3168% node:    wbs7_cti_i_0_
cur max sec: 0
68.3787% node:    wbs6_cti_i_0_
cur max sec: 0
68.4406% node:    wbs5_cti_i_0_
cur max sec: 0
68.5025% node:    wbs4_cti_i_0_
cur max sec: 0
68.5644% node:    wbs3_cti_i_0_
cur max sec: 0
68.6262% node:    wbs2_cti_i_0_
cur max sec: 0
68.6881% node:    wbs1_cti_i_0_
cur max sec: 0
68.75% node:    wbs0_cti_i_0_
cur max sec: 0
68.8119% node:    wbs14_bte_i_1_
cur max sec: 0
68.8738% node:    wbs13_bte_i_1_
cur max sec: 0
68.9356% node:    wbs12_bte_i_1_
cur max sec: 0
68.9975% node:    wbs11_bte_i_1_
cur max sec: 0
69.0594% node:    wbs10_bte_i_1_
cur max sec: 0
69.1213% node:    wbs9_bte_i_1_
cur max sec: 0
69.1832% node:    wbs8_bte_i_1_
cur max sec: 0
69.245% node:    wbs7_bte_i_1_
cur max sec: 0
69.3069% node:    wbs6_bte_i_1_
cur max sec: 0
69.3688% node:    wbs5_bte_i_1_
cur max sec: 0
69.4307% node:    wbs4_bte_i_1_
cur max sec: 0
69.4926% node:    wbs3_bte_i_1_
cur max sec: 0
69.5545% node:    wbs2_bte_i_1_
cur max sec: 0
69.6163% node:    wbs1_bte_i_1_
cur max sec: 0
69.6782% node:    wbs0_bte_i_1_
cur max sec: 0
69.7401% node:    wbs14_bte_i_0_
cur max sec: 0
69.802% node:    wbs13_bte_i_0_
cur max sec: 0
69.8639% node:    wbs12_bte_i_0_
cur max sec: 0
69.9257% node:    wbs11_bte_i_0_
cur max sec: 0
69.9876% node:    wbs10_bte_i_0_
cur max sec: 0
70.0495% node:    wbs9_bte_i_0_
cur max sec: 0
70.1114% node:    wbs8_bte_i_0_
cur max sec: 0
70.1733% node:    wbs7_bte_i_0_
cur max sec: 0
70.2351% node:    wbs6_bte_i_0_
cur max sec: 0
70.297% node:    wbs5_bte_i_0_
cur max sec: 0
70.3589% node:    wbs4_bte_i_0_
cur max sec: 0
70.4208% node:    wbs3_bte_i_0_
cur max sec: 0
70.4827% node:    wbs2_bte_i_0_
cur max sec: 0
70.5446% node:    wbs1_bte_i_0_
cur max sec: 0
70.6064% node:    wbs0_bte_i_0_
cur max sec: 0
70.6683% node: n700
cur max sec: 0
70.7302% node: wbs0_adr_i_28_
cur max sec: 0
70.7921% node: wbs0_adr_i_31_
cur max sec: 0
70.854% node: wbs0_adr_i_30_
cur max sec: 0
70.9158% node: wbs0_adr_i_29_
cur max sec: 0
70.9777% node: n603
cur max sec: 0
71.0396% node: n602
cur max sec: 0
71.1015% node: n359
cur max sec: 0
71.1634% node: n355
cur max sec: 0
71.2252% node: n361
cur max sec: 0
71.2871% node: n357
cur max sec: 0
71.349% node: n696
cur max sec: 0
71.4109% node: n617
cur max sec: 0
71.4728% node: n645
cur max sec: 0
71.5347% node: n621
cur max sec: 0
71.5965% node: n599
cur max sec: 0
71.6584% node: n597
cur max sec: 0
71.7203% node: n595
cur max sec: 0
71.7822% node: n629
cur max sec: 0
71.8441% node: n625
cur max sec: 0
71.9059% node: n615
cur max sec: 0
71.9678% node: n643
cur max sec: 0
72.0297% node: n623
cur max sec: 0
72.0916% node: n627
cur max sec: 0
72.1535% node: n354
cur max sec: 0
72.2153% node: n654
cur max sec: 0
72.2772% node: n650
cur max sec: 0
72.3391% node: n356
cur max sec: 0
72.401% node: n358
cur max sec: 0
72.4629% node: n607
cur max sec: 0
72.5248% node: n631
cur max sec: 0
72.5866% node: n647
cur max sec: 0
72.6485% node: n694
cur max sec: 0
72.7104% node: n619
cur max sec: 0
72.7723% node: n633
cur max sec: 0
72.8342% node: n639
cur max sec: 0
72.896% node: n637
cur max sec: 0
72.9579% node: n635
cur max sec: 0
73.0198% node: n641
cur max sec: 0
73.0817% node: n360
cur max sec: 0
73.1436% node: n649
% VALID: 0.0618812
max sec: 90 node: n649
% COMPLETE 0 n649:0, SEC 90
ABC command line: "read_verilog /home/projects/aspdac18/Results/arbiter_dbus_RTL/n649/verilog.v; sweep; strash; refactor; logic; sweep; write_verilog /home/projects/aspdac18/Results/arbiter_dbus_RTL/n649/abc_verilog.v".

OPT NODE: n649 SEC:80 COST: 128
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_design ../../Results/${design}/final/${design}.v  -golden
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:2)
// Note: Read VERILOG design successfully
0
// Command: read_design ../../files/${design}.v -revised
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: set_system_mode lec
// Processing Golden ...
//  18% completed//  52% completed//  56% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  30% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
0
// Command: add_compared_points -all
// 1263 compared points added to compare list
0
// Command: compare
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent//   0% Comparing 1 out of 1263 points, 1 Non-equivalent//   0% Comparing 2 out of 1263 points, 2 Non-equivalent//   0% Comparing 3 out of 1263 points, 3 Non-equivalent//   0% Comparing 4 out of 1263 points, 4 Non-equivalent//   0% Comparing 5 out of 1263 points, 5 Non-equivalent//   0% Comparing 6 out of 1263 points, 6 Non-equivalent//   0% Comparing 7 out of 1263 points, 7 Non-equivalent//   0% Comparing 8 out of 1263 points, 8 Non-equivalent//   0% Comparing 9 out of 1263 points, 9 Non-equivalent//   0% Comparing 10 out of 1263 points, 10 Non-equivalent//   0% Comparing 11 out of 1263 points, 11 Non-equivalent//   0% Comparing 12 out of 1263 points, 12 Non-equivalent//   1% Comparing 13 out of 1263 points, 13 Non-equivalent//   1% Comparing 14 out of 1263 points, 14 Non-equivalent//   1% Comparing 15 out of 1263 points, 15 Non-equivalent//   1% Comparing 16 out of 1263 points, 16 Non-equivalent//   1% Comparing 17 out of 1263 points, 17 Non-equivalent//   1% Comparing 18 out of 1263 points, 18 Non-equivalent//   1% Comparing 19 out of 1263 points, 19 Non-equivalent//   1% Comparing 20 out of 1263 points, 20 Non-equivalent//   1% Comparing 21 out of 1263 points, 21 Non-equivalent//   1% Comparing 22 out of 1263 points, 22 Non-equivalent//   1% Comparing 23 out of 1263 points, 23 Non-equivalent//   1% Comparing 24 out of 1263 points, 24 Non-equivalent//   1% Comparing 25 out of 1263 points, 25 Non-equivalent//   2% Comparing 26 out of 1263 points, 26 Non-equivalent//   2% Comparing 27 out of 1263 points, 27 Non-equivalent//   2% Comparing 28 out of 1263 points, 28 Non-equivalent//   2% Comparing 29 out of 1263 points, 29 Non-equivalent//   2% Comparing 30 out of 1263 points, 30 Non-equivalent//   2% Comparing 31 out of 1263 points, 31 Non-equivalent//   2% Comparing 32 out of 1263 points, 32 Non-equivalent//   2% Comparing 33 out of 1263 points, 33 Non-equivalent//   2% Comparing 34 out of 1263 points, 34 Non-equivalent//   2% Comparing 35 out of 1263 points, 35 Non-equivalent//   2% Comparing 36 out of 1263 points, 36 Non-equivalent//   2% Comparing 37 out of 1263 points, 37 Non-equivalent//   3% Comparing 38 out of 1263 points, 38 Non-equivalent//   3% Comparing 39 out of 1263 points, 39 Non-equivalent//   3% Comparing 40 out of 1263 points, 40 Non-equivalent//   3% Comparing 41 out of 1263 points, 41 Non-equivalent//   3% Comparing 42 out of 1263 points, 42 Non-equivalent//   3% Comparing 43 out of 1263 points, 43 Non-equivalent//   3% Comparing 44 out of 1263 points, 44 Non-equivalent//   3% Comparing 45 out of 1263 points, 45 Non-equivalent//   3% Comparing 46 out of 1263 points, 46 Non-equivalent//   3% Comparing 47 out of 1263 points, 47 Non-equivalent//   3% Comparing 48 out of 1263 points, 48 Non-equivalent//   3% Comparing 49 out of 1263 points, 49 Non-equivalent//   3% Comparing 50 out of 1263 points, 50 Non-equivalent//   4% Comparing 51 out of 1263 points, 51 Non-equivalent//   4% Comparing 52 out of 1263 points, 52 Non-equivalent//   4% Comparing 53 out of 1263 points, 53 Non-equivalent//   4% Comparing 54 out of 1263 points, 54 Non-equivalent//   4% Comparing 55 out of 1263 points, 55 Non-equivalent//   4% Comparing 56 out of 1263 points, 56 Non-equivalent//   4% Comparing 57 out of 1263 points, 57 Non-equivalent//   4% Comparing 58 out of 1263 points, 58 Non-equivalent//   4% Comparing 59 out of 1263 points, 59 Non-equivalent//   4% Comparing 60 out of 1263 points, 60 Non-equivalent//   4% Comparing 61 out of 1263 points, 61 Non-equivalent//   4% Comparing 62 out of 1263 points, 62 Non-equivalent//   4% Comparing 63 out of 1263 points, 63 Non-equivalent//   5% Comparing 64 out of 1263 points, 64 Non-equivalent//   5% Comparing 65 out of 1263 points, 65 Non-equivalent//   5% Comparing 66 out of 1263 points, 66 Non-equivalent//   5% Comparing 67 out of 1263 points, 67 Non-equivalent//   5% Comparing 68 out of 1263 points, 68 Non-equivalent//   5% Comparing 69 out of 1263 points, 69 Non-equivalent//   5% Comparing 70 out of 1263 points, 70 Non-equivalent//   5% Comparing 71 out of 1263 points, 71 Non-equivalent//   5% Comparing 72 out of 1263 points, 72 Non-equivalent//   5% Comparing 73 out of 1263 points, 73 Non-equivalent//   5% Comparing 74 out of 1263 points, 74 Non-equivalent//   5% Comparing 75 out of 1263 points, 75 Non-equivalent//   6% Comparing 76 out of 1263 points, 76 Non-equivalent//   6% Comparing 77 out of 1263 points, 77 Non-equivalent//   6% Comparing 78 out of 1263 points, 78 Non-equivalent//   6% Comparing 79 out of 1263 points, 79 Non-equivalent//   6% Comparing 80 out of 1263 points, 80 Non-equivalent//   6% Comparing 81 out of 1263 points, 81 Non-equivalent//   6% Comparing 82 out of 1263 points, 82 Non-equivalent//   6% Comparing 83 out of 1263 points, 83 Non-equivalent//   6% Comparing 84 out of 1263 points, 84 Non-equivalent//   6% Comparing 85 out of 1263 points, 85 Non-equivalent//   6% Comparing 86 out of 1263 points, 86 Non-equivalent//   6% Comparing 87 out of 1263 points, 87 Non-equivalent//   6% Comparing 88 out of 1263 points, 88 Non-equivalent//   7% Comparing 89 out of 1263 points, 89 Non-equivalent//   7% Comparing 90 out of 1263 points, 90 Non-equivalent//   7% Comparing 91 out of 1263 points, 91 Non-equivalent//   7% Comparing 92 out of 1263 points, 92 Non-equivalent//   7% Comparing 93 out of 1263 points, 93 Non-equivalent//   7% Comparing 94 out of 1263 points, 94 Non-equivalent//   7% Comparing 95 out of 1263 points, 95 Non-equivalent//   7% Comparing 96 out of 1263 points, 96 Non-equivalent//   7% Comparing 97 out of 1263 points, 97 Non-equivalent//   7% Comparing 98 out of 1263 points, 98 Non-equivalent//   7% Comparing 99 out of 1263 points, 99 Non-equivalent//   7% Comparing 100 out of 1263 points, 100 Non-equivalent//   7% Comparing 101 out of 1263 points, 101 Non-equivalent//   8% Comparing 102 out of 1263 points, 102 Non-equivalent//   8% Comparing 103 out of 1263 points, 103 Non-equivalent//   8% Comparing 104 out of 1263 points, 104 Non-equivalent//   8% Comparing 105 out of 1263 points, 105 Non-equivalent//   8% Comparing 106 out of 1263 points, 106 Non-equivalent//   8% Comparing 107 out of 1263 points, 107 Non-equivalent//   8% Comparing 108 out of 1263 points, 108 Non-equivalent//   8% Comparing 109 out of 1263 points, 109 Non-equivalent//   8% Comparing 110 out of 1263 points, 110 Non-equivalent//   8% Comparing 111 out of 1263 points, 111 Non-equivalent//   8% Comparing 112 out of 1263 points, 112 Non-equivalent//   8% Comparing 113 out of 1263 points, 113 Non-equivalent//   9% Comparing 114 out of 1263 points, 114 Non-equivalent//   9% Comparing 115 out of 1263 points, 115 Non-equivalent//   9% Comparing 116 out of 1263 points, 116 Non-equivalent//   9% Comparing 117 out of 1263 points, 117 Non-equivalent//   9% Comparing 118 out of 1263 points, 118 Non-equivalent//   9% Comparing 119 out of 1263 points, 119 Non-equivalent//   9% Comparing 120 out of 1263 points, 120 Non-equivalent//   9% Comparing 121 out of 1263 points, 121 Non-equivalent//   9% Comparing 122 out of 1263 points, 122 Non-equivalent//   9% Comparing 123 out of 1263 points, 123 Non-equivalent//   9% Comparing 124 out of 1263 points, 124 Non-equivalent//   9% Comparing 125 out of 1263 points, 125 Non-equivalent//   9% Comparing 126 out of 1263 points, 126 Non-equivalent//  10% Comparing 127 out of 1263 points, 127 Non-equivalent//  10% Comparing 128 out of 1263 points, 128 Non-equivalent//  10% Comparing 129 out of 1263 points, 129 Non-equivalent//  10% Comparing 130 out of 1263 points, 130 Non-equivalent//  10% Comparing 131 out of 1263 points, 131 Non-equivalent//  10% Comparing 132 out of 1263 points, 132 Non-equivalent//  10% Comparing 133 out of 1263 points, 133 Non-equivalent//  10% Comparing 134 out of 1263 points, 134 Non-equivalent//  10% Comparing 135 out of 1263 points, 135 Non-equivalent//  10% Comparing 136 out of 1263 points, 136 Non-equivalent//  10% Comparing 137 out of 1263 points, 137 Non-equivalent//  10% Comparing 138 out of 1263 points, 138 Non-equivalent//  11% Comparing 139 out of 1263 points, 139 Non-equivalent//  11% Comparing 140 out of 1263 points, 140 Non-equivalent//  11% Comparing 141 out of 1263 points, 141 Non-equivalent//  11% Comparing 142 out of 1263 points, 142 Non-equivalent//  11% Comparing 143 out of 1263 points, 143 Non-equivalent//  11% Comparing 144 out of 1263 points, 144 Non-equivalent//  11% Comparing 145 out of 1263 points, 145 Non-equivalent//  11% Comparing 146 out of 1263 points, 146 Non-equivalent//  11% Comparing 147 out of 1263 points, 147 Non-equivalent//  11% Comparing 148 out of 1263 points, 148 Non-equivalent//  11% Comparing 149 out of 1263 points, 149 Non-equivalent//  11% Comparing 150 out of 1263 points, 150 Non-equivalent//  11% Comparing 151 out of 1263 points, 151 Non-equivalent//  12% Comparing 152 out of 1263 points, 152 Non-equivalent//  12% Comparing 153 out of 1263 points, 153 Non-equivalent//  12% Comparing 154 out of 1263 points, 154 Non-equivalent//  12% Comparing 155 out of 1263 points, 155 Non-equivalent//  12% Comparing 156 out of 1263 points, 156 Non-equivalent//  12% Comparing 157 out of 1263 points, 157 Non-equivalent//  12% Comparing 158 out of 1263 points, 158 Non-equivalent//  12% Comparing 159 out of 1263 points, 159 Non-equivalent//  12% Comparing 160 out of 1263 points, 160 Non-equivalent//  12% Comparing 161 out of 1263 points, 161 Non-equivalent//  12% Comparing 162 out of 1263 points, 162 Non-equivalent//  12% Comparing 163 out of 1263 points, 163 Non-equivalent//  12% Comparing 164 out of 1263 points, 164 Non-equivalent//  13% Comparing 165 out of 1263 points, 165 Non-equivalent//  13% Comparing 166 out of 1263 points, 166 Non-equivalent//  13% Comparing 167 out of 1263 points, 167 Non-equivalent//  13% Comparing 168 out of 1263 points, 168 Non-equivalent//  13% Comparing 169 out of 1263 points, 169 Non-equivalent//  13% Comparing 170 out of 1263 points, 170 Non-equivalent//  13% Comparing 171 out of 1263 points, 171 Non-equivalent//  13% Comparing 172 out of 1263 points, 172 Non-equivalent//  13% Comparing 173 out of 1263 points, 173 Non-equivalent//  13% Comparing 174 out of 1263 points, 174 Non-equivalent//  13% Comparing 175 out of 1263 points, 175 Non-equivalent//  13% Comparing 176 out of 1263 points, 176 Non-equivalent//  14% Comparing 177 out of 1263 points, 177 Non-equivalent//  14% Comparing 178 out of 1263 points, 178 Non-equivalent//  14% Comparing 179 out of 1263 points, 179 Non-equivalent//  14% Comparing 180 out of 1263 points, 180 Non-equivalent//  14% Comparing 181 out of 1263 points, 181 Non-equivalent//  14% Comparing 182 out of 1263 points, 182 Non-equivalent//  14% Comparing 183 out of 1263 points, 183 Non-equivalent//  14% Comparing 184 out of 1263 points, 184 Non-equivalent//  14% Comparing 185 out of 1263 points, 185 Non-equivalent//  14% Comparing 186 out of 1263 points, 186 Non-equivalent//  14% Comparing 187 out of 1263 points, 187 Non-equivalent//  14% Comparing 188 out of 1263 points, 188 Non-equivalent//  14% Comparing 189 out of 1263 points, 189 Non-equivalent//  15% Comparing 190 out of 1263 points, 190 Non-equivalent//  15% Comparing 191 out of 1263 points, 191 Non-equivalent//  15% Comparing 192 out of 1263 points, 192 Non-equivalent//  15% Comparing 193 out of 1263 points, 193 Non-equivalent//  15% Comparing 194 out of 1263 points, 194 Non-equivalent//  15% Comparing 195 out of 1263 points, 195 Non-equivalent//  15% Comparing 196 out of 1263 points, 196 Non-equivalent//  15% Comparing 197 out of 1263 points, 197 Non-equivalent//  15% Comparing 198 out of 1263 points, 198 Non-equivalent//  15% Comparing 199 out of 1263 points, 199 Non-equivalent//  15% Comparing 200 out of 1263 points, 200 Non-equivalent//  15% Comparing 201 out of 1263 points, 201 Non-equivalent//  15% Comparing 202 out of 1263 points, 202 Non-equivalent//  16% Comparing 203 out of 1263 points, 203 Non-equivalent//  16% Comparing 204 out of 1263 points, 204 Non-equivalent//  16% Comparing 205 out of 1263 points, 205 Non-equivalent//  16% Comparing 206 out of 1263 points, 206 Non-equivalent//  16% Comparing 207 out of 1263 points, 207 Non-equivalent//  16% Comparing 208 out of 1263 points, 208 Non-equivalent//  16% Comparing 209 out of 1263 points, 209 Non-equivalent//  16% Comparing 210 out of 1263 points, 210 Non-equivalent//  16% Comparing 211 out of 1263 points, 211 Non-equivalent//  16% Comparing 212 out of 1263 points, 212 Non-equivalent//  16% Comparing 213 out of 1263 points, 213 Non-equivalent//  16% Comparing 214 out of 1263 points, 214 Non-equivalent//  17% Comparing 215 out of 1263 points, 215 Non-equivalent//  17% Comparing 216 out of 1263 points, 216 Non-equivalent//  17% Comparing 217 out of 1263 points, 217 Non-equivalent//  17% Comparing 218 out of 1263 points, 218 Non-equivalent//  17% Comparing 219 out of 1263 points, 219 Non-equivalent//  17% Comparing 220 out of 1263 points, 220 Non-equivalent//  17% Comparing 221 out of 1263 points, 221 Non-equivalent//  17% Comparing 222 out of 1263 points, 222 Non-equivalent//  17% Comparing 223 out of 1263 points, 223 Non-equivalent//  17% Comparing 224 out of 1263 points, 224 Non-equivalent//  17% Comparing 225 out of 1263 points, 225 Non-equivalent//  17% Comparing 226 out of 1263 points, 226 Non-equivalent//  17% Comparing 227 out of 1263 points, 227 Non-equivalent//  18% Comparing 228 out of 1263 points, 228 Non-equivalent//  18% Comparing 229 out of 1263 points, 229 Non-equivalent//  18% Comparing 230 out of 1263 points, 230 Non-equivalent//  18% Comparing 231 out of 1263 points, 231 Non-equivalent//  18% Comparing 232 out of 1263 points, 232 Non-equivalent//  18% Comparing 233 out of 1263 points, 233 Non-equivalent//  18% Comparing 234 out of 1263 points, 234 Non-equivalent//  18% Comparing 235 out of 1263 points, 235 Non-equivalent//  18% Comparing 236 out of 1263 points, 236 Non-equivalent//  18% Comparing 237 out of 1263 points, 237 Non-equivalent//  18% Comparing 238 out of 1263 points, 238 Non-equivalent//  18% Comparing 239 out of 1263 points, 239 Non-equivalent//  19% Comparing 240 out of 1263 points, 240 Non-equivalent//  19% Comparing 241 out of 1263 points, 241 Non-equivalent//  19% Comparing 242 out of 1263 points, 242 Non-equivalent//  19% Comparing 243 out of 1263 points, 243 Non-equivalent//  19% Comparing 244 out of 1263 points, 244 Non-equivalent//  19% Comparing 245 out of 1263 points, 245 Non-equivalent//  19% Comparing 246 out of 1263 points, 246 Non-equivalent//  19% Comparing 247 out of 1263 points, 247 Non-equivalent//  19% Comparing 248 out of 1263 points, 248 Non-equivalent//  19% Comparing 249 out of 1263 points, 249 Non-equivalent//  19% Comparing 250 out of 1263 points, 250 Non-equivalent//  19% Comparing 251 out of 1263 points, 251 Non-equivalent//  19% Comparing 252 out of 1263 points, 252 Non-equivalent//  20% Comparing 253 out of 1263 points, 253 Non-equivalent//  20% Comparing 254 out of 1263 points, 254 Non-equivalent//  20% Comparing 255 out of 1263 points, 255 Non-equivalent//  20% Comparing 256 out of 1263 points, 256 Non-equivalent//  20% Comparing 257 out of 1263 points, 257 Non-equivalent//  20% Comparing 258 out of 1263 points, 258 Non-equivalent//  20% Comparing 259 out of 1263 points, 259 Non-equivalent//  20% Comparing 260 out of 1263 points, 260 Non-equivalent//  20% Comparing 261 out of 1263 points, 261 Non-equivalent//  20% Comparing 262 out of 1263 points, 262 Non-equivalent//  20% Comparing 263 out of 1263 points, 263 Non-equivalent//  20% Comparing 264 out of 1263 points, 264 Non-equivalent//  20% Comparing 265 out of 1263 points, 265 Non-equivalent//  21% Comparing 266 out of 1263 points, 266 Non-equivalent//  21% Comparing 267 out of 1263 points, 267 Non-equivalent//  21% Comparing 268 out of 1263 points, 268 Non-equivalent//  21% Comparing 269 out of 1263 points, 269 Non-equivalent//  21% Comparing 270 out of 1263 points, 270 Non-equivalent//  21% Comparing 271 out of 1263 points, 271 Non-equivalent//  21% Comparing 272 out of 1263 points, 272 Non-equivalent//  21% Comparing 273 out of 1263 points, 273 Non-equivalent//  21% Comparing 274 out of 1263 points, 274 Non-equivalent//  21% Comparing 275 out of 1263 points, 275 Non-equivalent//  21% Comparing 276 out of 1263 points, 276 Non-equivalent//  21% Comparing 277 out of 1263 points, 277 Non-equivalent//  22% Comparing 278 out of 1263 points, 278 Non-equivalent//  22% Comparing 279 out of 1263 points, 279 Non-equivalent//  22% Comparing 280 out of 1263 points, 280 Non-equivalent//  22% Comparing 281 out of 1263 points, 281 Non-equivalent//  22% Comparing 282 out of 1263 points, 282 Non-equivalent//  22% Comparing 283 out of 1263 points, 283 Non-equivalent//  22% Comparing 284 out of 1263 points, 284 Non-equivalent//  22% Comparing 285 out of 1263 points, 285 Non-equivalent//  22% Comparing 286 out of 1263 points, 286 Non-equivalent//  22% Comparing 287 out of 1263 points, 287 Non-equivalent//  22% Comparing 288 out of 1263 points, 288 Non-equivalent//  22% Comparing 289 out of 1263 points, 289 Non-equivalent//  22% Comparing 290 out of 1263 points, 290 Non-equivalent//  23% Comparing 291 out of 1263 points, 291 Non-equivalent//  23% Comparing 292 out of 1263 points, 292 Non-equivalent//  23% Comparing 293 out of 1263 points, 293 Non-equivalent//  23% Comparing 294 out of 1263 points, 294 Non-equivalent//  23% Comparing 295 out of 1263 points, 295 Non-equivalent//  23% Comparing 296 out of 1263 points, 296 Non-equivalent//  23% Comparing 297 out of 1263 points, 297 Non-equivalent//  23% Comparing 298 out of 1263 points, 298 Non-equivalent//  23% Comparing 299 out of 1263 points, 299 Non-equivalent//  23% Comparing 300 out of 1263 points, 300 Non-equivalent//  23% Comparing 301 out of 1263 points, 301 Non-equivalent//  23% Comparing 302 out of 1263 points, 302 Non-equivalent//  23% Comparing 303 out of 1263 points, 303 Non-equivalent//  24% Comparing 304 out of 1263 points, 304 Non-equivalent//  24% Comparing 305 out of 1263 points, 305 Non-equivalent//  24% Comparing 306 out of 1263 points, 306 Non-equivalent//  24% Comparing 307 out of 1263 points, 307 Non-equivalent//  24% Comparing 308 out of 1263 points, 308 Non-equivalent//  24% Comparing 309 out of 1263 points, 309 Non-equivalent//  24% Comparing 310 out of 1263 points, 310 Non-equivalent//  24% Comparing 311 out of 1263 points, 311 Non-equivalent//  24% Comparing 312 out of 1263 points, 312 Non-equivalent//  24% Comparing 313 out of 1263 points, 313 Non-equivalent//  24% Comparing 314 out of 1263 points, 314 Non-equivalent//  24% Comparing 315 out of 1263 points, 315 Non-equivalent//  25% Comparing 316 out of 1263 points, 316 Non-equivalent//  25% Comparing 317 out of 1263 points, 317 Non-equivalent//  25% Comparing 318 out of 1263 points, 318 Non-equivalent//  25% Comparing 319 out of 1263 points, 319 Non-equivalent//  25% Comparing 320 out of 1263 points, 320 Non-equivalent//  25% Comparing 321 out of 1263 points, 321 Non-equivalent//  25% Comparing 322 out of 1263 points, 322 Non-equivalent//  25% Comparing 323 out of 1263 points, 323 Non-equivalent//  25% Comparing 324 out of 1263 points, 324 Non-equivalent//  25% Comparing 325 out of 1263 points, 325 Non-equivalent//  25% Comparing 326 out of 1263 points, 326 Non-equivalent//  25% Comparing 327 out of 1263 points, 327 Non-equivalent//  25% Comparing 328 out of 1263 points, 328 Non-equivalent//  26% Comparing 329 out of 1263 points, 329 Non-equivalent//  26% Comparing 330 out of 1263 points, 330 Non-equivalent//  26% Comparing 331 out of 1263 points, 331 Non-equivalent//  26% Comparing 332 out of 1263 points, 332 Non-equivalent//  26% Comparing 333 out of 1263 points, 333 Non-equivalent//  26% Comparing 334 out of 1263 points, 334 Non-equivalent//  26% Comparing 335 out of 1263 points, 335 Non-equivalent//  26% Comparing 336 out of 1263 points, 336 Non-equivalent//  26% Comparing 337 out of 1263 points, 337 Non-equivalent//  26% Comparing 338 out of 1263 points, 338 Non-equivalent//  26% Comparing 339 out of 1263 points, 339 Non-equivalent//  26% Comparing 340 out of 1263 points, 340 Non-equivalent//  26% Comparing 341 out of 1263 points, 341 Non-equivalent//  27% Comparing 342 out of 1263 points, 342 Non-equivalent//  27% Comparing 343 out of 1263 points, 343 Non-equivalent//  27% Comparing 344 out of 1263 points, 344 Non-equivalent//  27% Comparing 345 out of 1263 points, 345 Non-equivalent//  27% Comparing 346 out of 1263 points, 346 Non-equivalent//  27% Comparing 347 out of 1263 points, 347 Non-equivalent//  27% Comparing 348 out of 1263 points, 348 Non-equivalent//  27% Comparing 349 out of 1263 points, 349 Non-equivalent//  27% Comparing 350 out of 1263 points, 350 Non-equivalent//  27% Comparing 351 out of 1263 points, 351 Non-equivalent//  27% Comparing 352 out of 1263 points, 352 Non-equivalent//  27% Comparing 353 out of 1263 points, 353 Non-equivalent//  28% Comparing 354 out of 1263 points, 354 Non-equivalent//  28% Comparing 355 out of 1263 points, 355 Non-equivalent//  28% Comparing 356 out of 1263 points, 356 Non-equivalent//  28% Comparing 357 out of 1263 points, 357 Non-equivalent//  28% Comparing 358 out of 1263 points, 358 Non-equivalent//  28% Comparing 359 out of 1263 points, 359 Non-equivalent//  28% Comparing 360 out of 1263 points, 360 Non-equivalent//  28% Comparing 361 out of 1263 points, 361 Non-equivalent//  28% Comparing 362 out of 1263 points, 362 Non-equivalent//  28% Comparing 363 out of 1263 points, 363 Non-equivalent//  28% Comparing 364 out of 1263 points, 364 Non-equivalent//  28% Comparing 365 out of 1263 points, 365 Non-equivalent//  28% Comparing 366 out of 1263 points, 366 Non-equivalent//  29% Comparing 367 out of 1263 points, 367 Non-equivalent//  29% Comparing 368 out of 1263 points, 368 Non-equivalent//  29% Comparing 369 out of 1263 points, 369 Non-equivalent//  29% Comparing 370 out of 1263 points, 370 Non-equivalent//  29% Comparing 371 out of 1263 points, 371 Non-equivalent//  29% Comparing 372 out of 1263 points, 372 Non-equivalent//  29% Comparing 373 out of 1263 points, 373 Non-equivalent//  29% Comparing 374 out of 1263 points, 374 Non-equivalent//  29% Comparing 375 out of 1263 points, 375 Non-equivalent//  29% Comparing 376 out of 1263 points, 376 Non-equivalent//  29% Comparing 377 out of 1263 points, 377 Non-equivalent//  29% Comparing 378 out of 1263 points, 378 Non-equivalent//  30% Comparing 379 out of 1263 points, 379 Non-equivalent//  30% Comparing 380 out of 1263 points, 380 Non-equivalent//  30% Comparing 381 out of 1263 points, 381 Non-equivalent//  30% Comparing 382 out of 1263 points, 382 Non-equivalent//  30% Comparing 383 out of 1263 points, 383 Non-equivalent//  30% Comparing 384 out of 1263 points, 384 Non-equivalent//  30% Comparing 385 out of 1263 points, 385 Non-equivalent//  30% Comparing 386 out of 1263 points, 386 Non-equivalent//  30% Comparing 387 out of 1263 points, 387 Non-equivalent//  30% Comparing 388 out of 1263 points, 388 Non-equivalent//  30% Comparing 389 out of 1263 points, 389 Non-equivalent//  30% Comparing 390 out of 1263 points, 390 Non-equivalent//  30% Comparing 391 out of 1263 points, 391 Non-equivalent//  31% Comparing 392 out of 1263 points, 392 Non-equivalent//  31% Comparing 393 out of 1263 points, 393 Non-equivalent//  31% Comparing 394 out of 1263 points, 394 Non-equivalent//  31% Comparing 395 out of 1263 points, 395 Non-equivalent//  31% Comparing 396 out of 1263 points, 396 Non-equivalent//  31% Comparing 397 out of 1263 points, 397 Non-equivalent//  31% Comparing 398 out of 1263 points, 398 Non-equivalent//  31% Comparing 399 out of 1263 points, 399 Non-equivalent//  31% Comparing 400 out of 1263 points, 400 Non-equivalent//  31% Comparing 401 out of 1263 points, 401 Non-equivalent//  31% Comparing 402 out of 1263 points, 402 Non-equivalent//  31% Comparing 403 out of 1263 points, 403 Non-equivalent//  31% Comparing 404 out of 1263 points, 404 Non-equivalent//  32% Comparing 405 out of 1263 points, 405 Non-equivalent//  32% Comparing 406 out of 1263 points, 406 Non-equivalent//  32% Comparing 407 out of 1263 points, 407 Non-equivalent//  32% Comparing 408 out of 1263 points, 408 Non-equivalent//  32% Comparing 409 out of 1263 points, 409 Non-equivalent//  32% Comparing 410 out of 1263 points, 410 Non-equivalent//  32% Comparing 411 out of 1263 points, 411 Non-equivalent//  32% Comparing 412 out of 1263 points, 412 Non-equivalent//  32% Comparing 413 out of 1263 points, 413 Non-equivalent//  32% Comparing 414 out of 1263 points, 414 Non-equivalent//  32% Comparing 415 out of 1263 points, 415 Non-equivalent//  32% Comparing 416 out of 1263 points, 416 Non-equivalent//  33% Comparing 417 out of 1263 points, 417 Non-equivalent//  33% Comparing 418 out of 1263 points, 418 Non-equivalent//  33% Comparing 419 out of 1263 points, 419 Non-equivalent//  33% Comparing 420 out of 1263 points, 420 Non-equivalent//  33% Comparing 421 out of 1263 points, 421 Non-equivalent//  33% Comparing 422 out of 1263 points, 422 Non-equivalent//  33% Comparing 423 out of 1263 points, 423 Non-equivalent//  33% Comparing 424 out of 1263 points, 424 Non-equivalent//  33% Comparing 425 out of 1263 points, 425 Non-equivalent//  33% Comparing 426 out of 1263 points, 426 Non-equivalent//  33% Comparing 427 out of 1263 points, 427 Non-equivalent//  33% Comparing 428 out of 1263 points, 428 Non-equivalent//  33% Comparing 429 out of 1263 points, 429 Non-equivalent//  34% Comparing 430 out of 1263 points, 430 Non-equivalent//  34% Comparing 431 out of 1263 points, 431 Non-equivalent//  34% Comparing 432 out of 1263 points, 432 Non-equivalent//  34% Comparing 433 out of 1263 points, 433 Non-equivalent//  34% Comparing 434 out of 1263 points, 434 Non-equivalent//  34% Comparing 435 out of 1263 points, 435 Non-equivalent//  34% Comparing 436 out of 1263 points, 436 Non-equivalent//  34% Comparing 437 out of 1263 points, 437 Non-equivalent//  34% Comparing 438 out of 1263 points, 438 Non-equivalent//  34% Comparing 439 out of 1263 points, 439 Non-equivalent//  34% Comparing 440 out of 1263 points, 440 Non-equivalent//  34% Comparing 441 out of 1263 points, 441 Non-equivalent//  34% Comparing 442 out of 1263 points, 442 Non-equivalent//  35% Comparing 443 out of 1263 points, 443 Non-equivalent//  35% Comparing 444 out of 1263 points, 444 Non-equivalent//  35% Comparing 445 out of 1263 points, 445 Non-equivalent//  35% Comparing 446 out of 1263 points, 446 Non-equivalent//  35% Comparing 447 out of 1263 points, 447 Non-equivalent//  35% Comparing 448 out of 1263 points, 448 Non-equivalent//  35% Comparing 449 out of 1263 points, 449 Non-equivalent//  35% Comparing 450 out of 1263 points, 450 Non-equivalent//  35% Comparing 451 out of 1263 points, 451 Non-equivalent//  35% Comparing 452 out of 1263 points, 452 Non-equivalent//  35% Comparing 453 out of 1263 points, 453 Non-equivalent//  35% Comparing 454 out of 1263 points, 454 Non-equivalent//  36% Comparing 455 out of 1263 points, 455 Non-equivalent//  36% Comparing 456 out of 1263 points, 456 Non-equivalent//  36% Comparing 457 out of 1263 points, 457 Non-equivalent//  36% Comparing 458 out of 1263 points, 458 Non-equivalent//  36% Comparing 459 out of 1263 points, 459 Non-equivalent//  36% Comparing 460 out of 1263 points, 460 Non-equivalent//  36% Comparing 461 out of 1263 points, 461 Non-equivalent//  36% Comparing 462 out of 1263 points, 462 Non-equivalent//  36% Comparing 463 out of 1263 points, 463 Non-equivalent//  36% Comparing 464 out of 1263 points, 464 Non-equivalent//  36% Comparing 465 out of 1263 points, 465 Non-equivalent//  36% Comparing 466 out of 1263 points, 466 Non-equivalent//  36% Comparing 467 out of 1263 points, 467 Non-equivalent//  37% Comparing 468 out of 1263 points, 468 Non-equivalent//  37% Comparing 469 out of 1263 points, 469 Non-equivalent//  37% Comparing 470 out of 1263 points, 470 Non-equivalent//  37% Comparing 471 out of 1263 points, 471 Non-equivalent//  37% Comparing 472 out of 1263 points, 472 Non-equivalent//  37% Comparing 473 out of 1263 points, 473 Non-equivalent//  37% Comparing 474 out of 1263 points, 474 Non-equivalent//  37% Comparing 475 out of 1263 points, 475 Non-equivalent//  37% Comparing 476 out of 1263 points, 476 Non-equivalent//  37% Comparing 477 out of 1263 points, 477 Non-equivalent//  37% Comparing 478 out of 1263 points, 478 Non-equivalent//  37% Comparing 479 out of 1263 points, 479 Non-equivalent//  38% Comparing 480 out of 1263 points, 480 Non-equivalent//  38% Comparing 481 out of 1263 points, 481 Non-equivalent//  38% Comparing 482 out of 1263 points, 482 Non-equivalent//  38% Comparing 483 out of 1263 points, 483 Non-equivalent//  38% Comparing 484 out of 1263 points, 484 Non-equivalent//  38% Comparing 485 out of 1263 points, 485 Non-equivalent//  38% Comparing 486 out of 1263 points, 486 Non-equivalent//  38% Comparing 487 out of 1263 points, 487 Non-equivalent//  38% Comparing 488 out of 1263 points, 488 Non-equivalent//  38% Comparing 489 out of 1263 points, 489 Non-equivalent//  38% Comparing 490 out of 1263 points, 490 Non-equivalent//  38% Comparing 491 out of 1263 points, 491 Non-equivalent//  38% Comparing 492 out of 1263 points, 492 Non-equivalent//  39% Comparing 493 out of 1263 points, 493 Non-equivalent//  39% Comparing 494 out of 1263 points, 494 Non-equivalent//  39% Comparing 495 out of 1263 points, 495 Non-equivalent//  39% Comparing 496 out of 1263 points, 496 Non-equivalent//  39% Comparing 497 out of 1263 points, 497 Non-equivalent//  39% Comparing 498 out of 1263 points, 498 Non-equivalent//  39% Comparing 499 out of 1263 points, 499 Non-equivalent//  39% Comparing 500 out of 1263 points, 500 Non-equivalent//  39% Comparing 501 out of 1263 points, 501 Non-equivalent//  39% Comparing 502 out of 1263 points, 502 Non-equivalent//  39% Comparing 503 out of 1263 points, 503 Non-equivalent//  39% Comparing 504 out of 1263 points, 504 Non-equivalent//  39% Comparing 505 out of 1263 points, 505 Non-equivalent//  40% Comparing 506 out of 1263 points, 506 Non-equivalent//  40% Comparing 507 out of 1263 points, 507 Non-equivalent//  40% Comparing 508 out of 1263 points, 508 Non-equivalent//  40% Comparing 509 out of 1263 points, 509 Non-equivalent//  40% Comparing 510 out of 1263 points, 510 Non-equivalent//  40% Comparing 511 out of 1263 points, 511 Non-equivalent//  40% Comparing 512 out of 1263 points, 512 Non-equivalent//  40% Comparing 513 out of 1263 points, 513 Non-equivalent//  40% Comparing 514 out of 1263 points, 514 Non-equivalent//  40% Comparing 515 out of 1263 points, 515 Non-equivalent//  40% Comparing 516 out of 1263 points, 516 Non-equivalent//  40% Comparing 517 out of 1263 points, 517 Non-equivalent//  41% Comparing 518 out of 1263 points, 518 Non-equivalent//  41% Comparing 519 out of 1263 points, 519 Non-equivalent//  41% Comparing 520 out of 1263 points, 520 Non-equivalent//  41% Comparing 521 out of 1263 points, 521 Non-equivalent//  41% Comparing 522 out of 1263 points, 522 Non-equivalent//  41% Comparing 523 out of 1263 points, 523 Non-equivalent//  41% Comparing 524 out of 1263 points, 524 Non-equivalent//  41% Comparing 525 out of 1263 points, 525 Non-equivalent//  41% Comparing 526 out of 1263 points, 526 Non-equivalent//  41% Comparing 527 out of 1263 points, 527 Non-equivalent//  41% Comparing 528 out of 1263 points, 528 Non-equivalent//  41% Comparing 529 out of 1263 points, 529 Non-equivalent//  41% Comparing 530 out of 1263 points, 530 Non-equivalent//  42% Comparing 531 out of 1263 points, 531 Non-equivalent//  42% Comparing 532 out of 1263 points, 532 Non-equivalent//  42% Comparing 533 out of 1263 points, 533 Non-equivalent//  42% Comparing 534 out of 1263 points, 534 Non-equivalent//  42% Comparing 535 out of 1263 points, 535 Non-equivalent//  42% Comparing 536 out of 1263 points, 536 Non-equivalent//  42% Comparing 537 out of 1263 points, 537 Non-equivalent//  42% Comparing 538 out of 1263 points, 538 Non-equivalent//  42% Comparing 539 out of 1263 points, 539 Non-equivalent//  42% Comparing 540 out of 1263 points, 540 Non-equivalent//  42% Comparing 541 out of 1263 points, 541 Non-equivalent//  42% Comparing 542 out of 1263 points, 542 Non-equivalent//  42% Comparing 543 out of 1263 points, 543 Non-equivalent//  43% Comparing 544 out of 1263 points, 544 Non-equivalent//  43% Comparing 545 out of 1263 points, 545 Non-equivalent//  43% Comparing 546 out of 1263 points, 546 Non-equivalent//  43% Comparing 547 out of 1263 points, 547 Non-equivalent//  43% Comparing 548 out of 1263 points, 548 Non-equivalent//  43% Comparing 549 out of 1263 points, 549 Non-equivalent//  43% Comparing 550 out of 1263 points, 550 Non-equivalent//  43% Comparing 551 out of 1263 points, 551 Non-equivalent//  43% Comparing 552 out of 1263 points, 552 Non-equivalent//  43% Comparing 553 out of 1263 points, 553 Non-equivalent//  43% Comparing 554 out of 1263 points, 554 Non-equivalent//  43% Comparing 555 out of 1263 points, 555 Non-equivalent//  44% Comparing 556 out of 1263 points, 556 Non-equivalent//  44% Comparing 557 out of 1263 points, 557 Non-equivalent//  44% Comparing 558 out of 1263 points, 558 Non-equivalent//  44% Comparing 559 out of 1263 points, 559 Non-equivalent//  44% Comparing 560 out of 1263 points, 560 Non-equivalent//  44% Comparing 561 out of 1263 points, 561 Non-equivalent//  44% Comparing 562 out of 1263 points, 562 Non-equivalent//  44% Comparing 563 out of 1263 points, 563 Non-equivalent//  44% Comparing 564 out of 1263 points, 564 Non-equivalent//  44% Comparing 565 out of 1263 points, 565 Non-equivalent//  44% Comparing 566 out of 1263 points, 566 Non-equivalent//  44% Comparing 567 out of 1263 points, 567 Non-equivalent//  44% Comparing 568 out of 1263 points, 568 Non-equivalent//  45% Comparing 569 out of 1263 points, 569 Non-equivalent//  45% Comparing 570 out of 1263 points, 570 Non-equivalent//  45% Comparing 571 out of 1263 points, 571 Non-equivalent//  45% Comparing 572 out of 1263 points, 572 Non-equivalent//  45% Comparing 573 out of 1263 points, 573 Non-equivalent//  45% Comparing 574 out of 1263 points, 574 Non-equivalent//  45% Comparing 575 out of 1263 points, 575 Non-equivalent//  45% Comparing 576 out of 1263 points, 576 Non-equivalent//  45% Comparing 577 out of 1263 points, 577 Non-equivalent//  45% Comparing 578 out of 1263 points, 578 Non-equivalent//  45% Comparing 579 out of 1263 points, 579 Non-equivalent//  45% Comparing 580 out of 1263 points, 580 Non-equivalent//  46% Comparing 581 out of 1263 points, 581 Non-equivalent//  46% Comparing 582 out of 1263 points, 582 Non-equivalent//  46% Comparing 583 out of 1263 points, 583 Non-equivalent//  46% Comparing 584 out of 1263 points, 584 Non-equivalent//  46% Comparing 585 out of 1263 points, 585 Non-equivalent//  46% Comparing 586 out of 1263 points, 586 Non-equivalent//  46% Comparing 587 out of 1263 points, 587 Non-equivalent//  46% Comparing 588 out of 1263 points, 588 Non-equivalent//  46% Comparing 589 out of 1263 points, 589 Non-equivalent//  46% Comparing 590 out of 1263 points, 590 Non-equivalent//  46% Comparing 591 out of 1263 points, 591 Non-equivalent//  46% Comparing 592 out of 1263 points, 592 Non-equivalent//  46% Comparing 593 out of 1263 points, 593 Non-equivalent//  47% Comparing 594 out of 1263 points, 594 Non-equivalent//  47% Comparing 595 out of 1263 points, 595 Non-equivalent//  47% Comparing 596 out of 1263 points, 596 Non-equivalent//  47% Comparing 597 out of 1263 points, 597 Non-equivalent//  47% Comparing 598 out of 1263 points, 598 Non-equivalent//  47% Comparing 599 out of 1263 points, 599 Non-equivalent//  47% Comparing 600 out of 1263 points, 600 Non-equivalent//  47% Comparing 601 out of 1263 points, 601 Non-equivalent//  47% Comparing 602 out of 1263 points, 602 Non-equivalent//  47% Comparing 603 out of 1263 points, 603 Non-equivalent//  47% Comparing 604 out of 1263 points, 604 Non-equivalent//  47% Comparing 605 out of 1263 points, 605 Non-equivalent//  47% Comparing 606 out of 1263 points, 606 Non-equivalent//  48% Comparing 607 out of 1263 points, 607 Non-equivalent//  48% Comparing 608 out of 1263 points, 608 Non-equivalent//  48% Comparing 609 out of 1263 points, 609 Non-equivalent//  48% Comparing 610 out of 1263 points, 610 Non-equivalent//  48% Comparing 611 out of 1263 points, 611 Non-equivalent//  48% Comparing 612 out of 1263 points, 612 Non-equivalent//  48% Comparing 613 out of 1263 points, 613 Non-equivalent//  48% Comparing 614 out of 1263 points, 614 Non-equivalent//  48% Comparing 615 out of 1263 points, 615 Non-equivalent//  48% Comparing 616 out of 1263 points, 616 Non-equivalent//  48% Comparing 617 out of 1263 points, 617 Non-equivalent//  48% Comparing 618 out of 1263 points, 618 Non-equivalent//  49% Comparing 619 out of 1263 points, 619 Non-equivalent//  49% Comparing 620 out of 1263 points, 620 Non-equivalent//  49% Comparing 621 out of 1263 points, 621 Non-equivalent//  49% Comparing 622 out of 1263 points, 622 Non-equivalent//  49% Comparing 623 out of 1263 points, 623 Non-equivalent//  49% Comparing 624 out of 1263 points, 624 Non-equivalent//  49% Comparing 625 out of 1263 points, 625 Non-equivalent//  49% Comparing 626 out of 1263 points, 626 Non-equivalent//  49% Comparing 627 out of 1263 points, 627 Non-equivalent//  49% Comparing 628 out of 1263 points, 628 Non-equivalent//  49% Comparing 629 out of 1263 points, 629 Non-equivalent//  49% Comparing 630 out of 1263 points, 630 Non-equivalent//  49% Comparing 631 out of 1263 points, 631 Non-equivalent//  50% Comparing 632 out of 1263 points, 632 Non-equivalent//  50% Comparing 633 out of 1263 points, 633 Non-equivalent//  50% Comparing 634 out of 1263 points, 634 Non-equivalent//  50% Comparing 635 out of 1263 points, 635 Non-equivalent//  50% Comparing 636 out of 1263 points, 636 Non-equivalent//  50% Comparing 637 out of 1263 points, 637 Non-equivalent//  50% Comparing 638 out of 1263 points, 638 Non-equivalent//  50% Comparing 639 out of 1263 points, 639 Non-equivalent//  50% Comparing 640 out of 1263 points, 640 Non-equivalent//  50% Comparing 641 out of 1263 points, 641 Non-equivalent//  50% Comparing 642 out of 1263 points, 642 Non-equivalent//  50% Comparing 643 out of 1263 points, 643 Non-equivalent//  50% Comparing 644 out of 1263 points, 644 Non-equivalent//  51% Comparing 645 out of 1263 points, 645 Non-equivalent//  51% Comparing 646 out of 1263 points, 646 Non-equivalent//  51% Comparing 647 out of 1263 points, 647 Non-equivalent//  51% Comparing 648 out of 1263 points, 648 Non-equivalent//  51% Comparing 649 out of 1263 points, 649 Non-equivalent//  51% Comparing 650 out of 1263 points, 650 Non-equivalent//  51% Comparing 651 out of 1263 points, 651 Non-equivalent//  51% Comparing 652 out of 1263 points, 652 Non-equivalent//  51% Comparing 653 out of 1263 points, 653 Non-equivalent//  51% Comparing 654 out of 1263 points, 654 Non-equivalent//  51% Comparing 655 out of 1263 points, 655 Non-equivalent//  51% Comparing 656 out of 1263 points, 656 Non-equivalent//  52% Comparing 657 out of 1263 points, 657 Non-equivalent//  52% Comparing 658 out of 1263 points, 658 Non-equivalent//  52% Comparing 659 out of 1263 points, 659 Non-equivalent//  52% Comparing 660 out of 1263 points, 660 Non-equivalent//  52% Comparing 661 out of 1263 points, 661 Non-equivalent//  52% Comparing 662 out of 1263 points, 662 Non-equivalent//  52% Comparing 663 out of 1263 points, 663 Non-equivalent//  52% Comparing 664 out of 1263 points, 664 Non-equivalent//  52% Comparing 665 out of 1263 points, 665 Non-equivalent//  52% Comparing 666 out of 1263 points, 666 Non-equivalent//  52% Comparing 667 out of 1263 points, 667 Non-equivalent//  52% Comparing 668 out of 1263 points, 668 Non-equivalent//  52% Comparing 669 out of 1263 points, 669 Non-equivalent//  53% Comparing 670 out of 1263 points, 670 Non-equivalent//  53% Comparing 671 out of 1263 points, 671 Non-equivalent//  53% Comparing 672 out of 1263 points, 672 Non-equivalent//  53% Comparing 673 out of 1263 points, 673 Non-equivalent//  53% Comparing 674 out of 1263 points, 674 Non-equivalent//  53% Comparing 675 out of 1263 points, 675 Non-equivalent//  53% Comparing 676 out of 1263 points, 676 Non-equivalent//  53% Comparing 677 out of 1263 points, 677 Non-equivalent//  53% Comparing 678 out of 1263 points, 678 Non-equivalent//  53% Comparing 679 out of 1263 points, 679 Non-equivalent//  53% Comparing 680 out of 1263 points, 680 Non-equivalent//  53% Comparing 681 out of 1263 points, 681 Non-equivalent//  53% Comparing 682 out of 1263 points, 682 Non-equivalent//  54% Comparing 683 out of 1263 points, 683 Non-equivalent//  54% Comparing 684 out of 1263 points, 684 Non-equivalent//  54% Comparing 685 out of 1263 points, 685 Non-equivalent//  54% Comparing 686 out of 1263 points, 686 Non-equivalent//  54% Comparing 687 out of 1263 points, 687 Non-equivalent//  54% Comparing 688 out of 1263 points, 688 Non-equivalent//  54% Comparing 689 out of 1263 points, 689 Non-equivalent//  54% Comparing 690 out of 1263 points, 690 Non-equivalent//  54% Comparing 691 out of 1263 points, 691 Non-equivalent//  54% Comparing 692 out of 1263 points, 692 Non-equivalent//  54% Comparing 693 out of 1263 points, 693 Non-equivalent//  54% Comparing 694 out of 1263 points, 694 Non-equivalent//  55% Comparing 695 out of 1263 points, 695 Non-equivalent//  55% Comparing 696 out of 1263 points, 696 Non-equivalent//  55% Comparing 697 out of 1263 points, 697 Non-equivalent//  55% Comparing 698 out of 1263 points, 698 Non-equivalent//  55% Comparing 699 out of 1263 points, 699 Non-equivalent//  55% Comparing 700 out of 1263 points, 700 Non-equivalent//  55% Comparing 701 out of 1263 points, 701 Non-equivalent//  55% Comparing 702 out of 1263 points, 702 Non-equivalent//  55% Comparing 703 out of 1263 points, 703 Non-equivalent//  55% Comparing 704 out of 1263 points, 704 Non-equivalent//  55% Comparing 705 out of 1263 points, 705 Non-equivalent//  55% Comparing 706 out of 1263 points, 706 Non-equivalent//  55% Comparing 707 out of 1263 points, 707 Non-equivalent//  56% Comparing 708 out of 1263 points, 708 Non-equivalent//  56% Comparing 709 out of 1263 points, 709 Non-equivalent//  56% Comparing 710 out of 1263 points, 710 Non-equivalent//  56% Comparing 711 out of 1263 points, 711 Non-equivalent//  56% Comparing 712 out of 1263 points, 712 Non-equivalent//  56% Comparing 713 out of 1263 points, 713 Non-equivalent//  56% Comparing 714 out of 1263 points, 714 Non-equivalent//  56% Comparing 715 out of 1263 points, 715 Non-equivalent//  56% Comparing 716 out of 1263 points, 716 Non-equivalent//  56% Comparing 717 out of 1263 points, 717 Non-equivalent//  56% Comparing 718 out of 1263 points, 718 Non-equivalent//  56% Comparing 719 out of 1263 points, 719 Non-equivalent//  57% Comparing 720 out of 1263 points, 720 Non-equivalent//  57% Comparing 721 out of 1263 points, 721 Non-equivalent//  57% Comparing 722 out of 1263 points, 722 Non-equivalent//  57% Comparing 723 out of 1263 points, 723 Non-equivalent//  57% Comparing 724 out of 1263 points, 724 Non-equivalent//  57% Comparing 725 out of 1263 points, 725 Non-equivalent//  57% Comparing 726 out of 1263 points, 726 Non-equivalent//  57% Comparing 727 out of 1263 points, 727 Non-equivalent//  57% Comparing 728 out of 1263 points, 728 Non-equivalent//  57% Comparing 729 out of 1263 points, 729 Non-equivalent//  57% Comparing 730 out of 1263 points, 730 Non-equivalent//  57% Comparing 731 out of 1263 points, 731 Non-equivalent//  57% Comparing 732 out of 1263 points, 732 Non-equivalent//  58% Comparing 733 out of 1263 points, 733 Non-equivalent//  58% Comparing 734 out of 1263 points, 734 Non-equivalent//  58% Comparing 735 out of 1263 points, 735 Non-equivalent//  58% Comparing 736 out of 1263 points, 736 Non-equivalent//  58% Comparing 737 out of 1263 points, 737 Non-equivalent//  58% Comparing 738 out of 1263 points, 738 Non-equivalent//  58% Comparing 739 out of 1263 points, 739 Non-equivalent//  58% Comparing 740 out of 1263 points, 740 Non-equivalent//  58% Comparing 741 out of 1263 points, 741 Non-equivalent//  58% Comparing 742 out of 1263 points, 742 Non-equivalent//  58% Comparing 743 out of 1263 points, 743 Non-equivalent//  58% Comparing 744 out of 1263 points, 744 Non-equivalent//  58% Comparing 745 out of 1263 points, 745 Non-equivalent//  59% Comparing 746 out of 1263 points, 746 Non-equivalent//  59% Comparing 747 out of 1263 points, 747 Non-equivalent//  59% Comparing 748 out of 1263 points, 748 Non-equivalent//  59% Comparing 749 out of 1263 points, 749 Non-equivalent//  59% Comparing 750 out of 1263 points, 750 Non-equivalent//  59% Comparing 751 out of 1263 points, 751 Non-equivalent//  59% Comparing 752 out of 1263 points, 752 Non-equivalent//  59% Comparing 753 out of 1263 points, 753 Non-equivalent//  59% Comparing 754 out of 1263 points, 754 Non-equivalent//  59% Comparing 755 out of 1263 points, 755 Non-equivalent//  59% Comparing 756 out of 1263 points, 756 Non-equivalent//  59% Comparing 757 out of 1263 points, 757 Non-equivalent//  60% Comparing 758 out of 1263 points, 758 Non-equivalent//  60% Comparing 759 out of 1263 points, 759 Non-equivalent//  60% Comparing 760 out of 1263 points, 760 Non-equivalent//  60% Comparing 761 out of 1263 points, 761 Non-equivalent//  60% Comparing 762 out of 1263 points, 762 Non-equivalent//  60% Comparing 763 out of 1263 points, 763 Non-equivalent//  60% Comparing 764 out of 1263 points, 764 Non-equivalent//  60% Comparing 765 out of 1263 points, 765 Non-equivalent//  60% Comparing 766 out of 1263 points, 766 Non-equivalent//  60% Comparing 767 out of 1263 points, 767 Non-equivalent//  60% Comparing 768 out of 1263 points, 768 Non-equivalent//  60% Comparing 769 out of 1263 points, 769 Non-equivalent//  60% Comparing 770 out of 1263 points, 770 Non-equivalent//  61% Comparing 771 out of 1263 points, 771 Non-equivalent//  61% Comparing 772 out of 1263 points, 772 Non-equivalent//  61% Comparing 773 out of 1263 points, 773 Non-equivalent//  61% Comparing 774 out of 1263 points, 774 Non-equivalent//  61% Comparing 775 out of 1263 points, 775 Non-equivalent//  61% Comparing 776 out of 1263 points, 776 Non-equivalent//  61% Comparing 777 out of 1263 points, 777 Non-equivalent//  61% Comparing 778 out of 1263 points, 778 Non-equivalent//  61% Comparing 779 out of 1263 points, 779 Non-equivalent//  61% Comparing 780 out of 1263 points, 780 Non-equivalent//  61% Comparing 781 out of 1263 points, 781 Non-equivalent//  61% Comparing 782 out of 1263 points, 782 Non-equivalent//  61% Comparing 783 out of 1263 points, 783 Non-equivalent//  62% Comparing 784 out of 1263 points, 784 Non-equivalent//  62% Comparing 785 out of 1263 points, 785 Non-equivalent//  62% Comparing 786 out of 1263 points, 786 Non-equivalent//  62% Comparing 787 out of 1263 points, 787 Non-equivalent//  62% Comparing 788 out of 1263 points, 788 Non-equivalent//  62% Comparing 789 out of 1263 points, 789 Non-equivalent//  62% Comparing 790 out of 1263 points, 790 Non-equivalent//  62% Comparing 791 out of 1263 points, 791 Non-equivalent//  62% Comparing 792 out of 1263 points, 792 Non-equivalent//  62% Comparing 793 out of 1263 points, 793 Non-equivalent//  62% Comparing 794 out of 1263 points, 794 Non-equivalent//  62% Comparing 795 out of 1263 points, 795 Non-equivalent//  63% Comparing 796 out of 1263 points, 796 Non-equivalent//  63% Comparing 797 out of 1263 points, 797 Non-equivalent//  63% Comparing 798 out of 1263 points, 798 Non-equivalent//  63% Comparing 799 out of 1263 points, 799 Non-equivalent//  63% Comparing 800 out of 1263 points, 800 Non-equivalent//  63% Comparing 801 out of 1263 points, 801 Non-equivalent//  63% Comparing 802 out of 1263 points, 802 Non-equivalent//  63% Comparing 803 out of 1263 points, 803 Non-equivalent//  63% Comparing 804 out of 1263 points, 804 Non-equivalent//  63% Comparing 805 out of 1263 points, 805 Non-equivalent//  63% Comparing 806 out of 1263 points, 806 Non-equivalent//  63% Comparing 807 out of 1263 points, 807 Non-equivalent//  63% Comparing 808 out of 1263 points, 808 Non-equivalent//  64% Comparing 809 out of 1263 points, 809 Non-equivalent//  64% Comparing 810 out of 1263 points, 810 Non-equivalent//  64% Comparing 811 out of 1263 points, 811 Non-equivalent//  64% Comparing 812 out of 1263 points, 812 Non-equivalent//  64% Comparing 813 out of 1263 points, 813 Non-equivalent//  64% Comparing 814 out of 1263 points, 814 Non-equivalent//  64% Comparing 815 out of 1263 points, 815 Non-equivalent//  64% Comparing 816 out of 1263 points, 816 Non-equivalent//  64% Comparing 817 out of 1263 points, 817 Non-equivalent//  64% Comparing 818 out of 1263 points, 818 Non-equivalent//  64% Comparing 819 out of 1263 points, 819 Non-equivalent//  64% Comparing 820 out of 1263 points, 820 Non-equivalent//  65% Comparing 821 out of 1263 points, 821 Non-equivalent//  65% Comparing 822 out of 1263 points, 822 Non-equivalent//  65% Comparing 823 out of 1263 points, 823 Non-equivalent//  65% Comparing 824 out of 1263 points, 824 Non-equivalent//  65% Comparing 825 out of 1263 points, 825 Non-equivalent//  65% Comparing 826 out of 1263 points, 826 Non-equivalent//  65% Comparing 827 out of 1263 points, 827 Non-equivalent//  65% Comparing 828 out of 1263 points, 828 Non-equivalent//  65% Comparing 829 out of 1263 points, 829 Non-equivalent//  65% Comparing 830 out of 1263 points, 830 Non-equivalent//  65% Comparing 831 out of 1263 points, 831 Non-equivalent//  65% Comparing 832 out of 1263 points, 832 Non-equivalent//  65% Comparing 833 out of 1263 points, 833 Non-equivalent//  66% Comparing 834 out of 1263 points, 834 Non-equivalent//  66% Comparing 835 out of 1263 points, 835 Non-equivalent//  66% Comparing 836 out of 1263 points, 836 Non-equivalent//  66% Comparing 837 out of 1263 points, 837 Non-equivalent//  66% Comparing 838 out of 1263 points, 838 Non-equivalent//  66% Comparing 839 out of 1263 points, 839 Non-equivalent//  66% Comparing 840 out of 1263 points, 840 Non-equivalent//  66% Comparing 841 out of 1263 points, 841 Non-equivalent//  66% Comparing 842 out of 1263 points, 842 Non-equivalent//  66% Comparing 843 out of 1263 points, 843 Non-equivalent//  66% Comparing 844 out of 1263 points, 844 Non-equivalent//  66% Comparing 845 out of 1263 points, 845 Non-equivalent//  66% Comparing 846 out of 1263 points, 846 Non-equivalent//  67% Comparing 847 out of 1263 points, 847 Non-equivalent//  67% Comparing 848 out of 1263 points, 848 Non-equivalent//  67% Comparing 849 out of 1263 points, 849 Non-equivalent//  67% Comparing 850 out of 1263 points, 850 Non-equivalent//  67% Comparing 851 out of 1263 points, 851 Non-equivalent//  67% Comparing 852 out of 1263 points, 852 Non-equivalent//  67% Comparing 853 out of 1263 points, 853 Non-equivalent//  67% Comparing 854 out of 1263 points, 854 Non-equivalent//  67% Comparing 855 out of 1263 points, 855 Non-equivalent//  67% Comparing 856 out of 1263 points, 856 Non-equivalent//  67% Comparing 857 out of 1263 points, 857 Non-equivalent//  67% Comparing 858 out of 1263 points, 858 Non-equivalent//  68% Comparing 859 out of 1263 points, 859 Non-equivalent//  68% Comparing 860 out of 1263 points, 860 Non-equivalent//  68% Comparing 861 out of 1263 points, 861 Non-equivalent//  68% Comparing 862 out of 1263 points, 862 Non-equivalent//  68% Comparing 863 out of 1263 points, 863 Non-equivalent//  68% Comparing 864 out of 1263 points, 864 Non-equivalent//  68% Comparing 865 out of 1263 points, 865 Non-equivalent//  68% Comparing 866 out of 1263 points, 866 Non-equivalent//  68% Comparing 867 out of 1263 points, 867 Non-equivalent//  68% Comparing 868 out of 1263 points, 868 Non-equivalent//  68% Comparing 869 out of 1263 points, 869 Non-equivalent//  68% Comparing 870 out of 1263 points, 870 Non-equivalent//  68% Comparing 871 out of 1263 points, 871 Non-equivalent//  69% Comparing 872 out of 1263 points, 872 Non-equivalent//  69% Comparing 873 out of 1263 points, 873 Non-equivalent//  69% Comparing 874 out of 1263 points, 874 Non-equivalent//  69% Comparing 875 out of 1263 points, 875 Non-equivalent//  69% Comparing 876 out of 1263 points, 876 Non-equivalent//  69% Comparing 877 out of 1263 points, 877 Non-equivalent//  69% Comparing 878 out of 1263 points, 878 Non-equivalent//  69% Comparing 879 out of 1263 points, 879 Non-equivalent//  69% Comparing 880 out of 1263 points, 880 Non-equivalent//  69% Comparing 881 out of 1263 points, 881 Non-equivalent//  69% Comparing 882 out of 1263 points, 882 Non-equivalent//  69% Comparing 883 out of 1263 points, 883 Non-equivalent//  69% Comparing 884 out of 1263 points, 884 Non-equivalent//  70% Comparing 885 out of 1263 points, 885 Non-equivalent//  70% Comparing 886 out of 1263 points, 886 Non-equivalent//  70% Comparing 887 out of 1263 points, 887 Non-equivalent//  70% Comparing 888 out of 1263 points, 888 Non-equivalent//  70% Comparing 889 out of 1263 points, 889 Non-equivalent//  70% Comparing 890 out of 1263 points, 890 Non-equivalent//  70% Comparing 891 out of 1263 points, 891 Non-equivalent//  70% Comparing 892 out of 1263 points, 892 Non-equivalent//  70% Comparing 893 out of 1263 points, 893 Non-equivalent//  70% Comparing 894 out of 1263 points, 894 Non-equivalent//  70% Comparing 895 out of 1263 points, 895 Non-equivalent//  70% Comparing 896 out of 1263 points, 896 Non-equivalent//  71% Comparing 897 out of 1263 points, 897 Non-equivalent//  71% Comparing 898 out of 1263 points, 898 Non-equivalent//  71% Comparing 899 out of 1263 points, 899 Non-equivalent//  71% Comparing 900 out of 1263 points, 900 Non-equivalent//  71% Comparing 901 out of 1263 points, 901 Non-equivalent//  71% Comparing 902 out of 1263 points, 902 Non-equivalent//  71% Comparing 903 out of 1263 points, 903 Non-equivalent//  71% Comparing 904 out of 1263 points, 904 Non-equivalent//  71% Comparing 905 out of 1263 points, 905 Non-equivalent//  71% Comparing 906 out of 1263 points, 906 Non-equivalent//  71% Comparing 907 out of 1263 points, 907 Non-equivalent//  71% Comparing 908 out of 1263 points, 908 Non-equivalent//  71% Comparing 909 out of 1263 points, 909 Non-equivalent//  72% Comparing 910 out of 1263 points, 910 Non-equivalent//  72% Comparing 911 out of 1263 points, 911 Non-equivalent//  72% Comparing 912 out of 1263 points, 912 Non-equivalent//  72% Comparing 913 out of 1263 points, 913 Non-equivalent//  72% Comparing 914 out of 1263 points, 914 Non-equivalent//  72% Comparing 915 out of 1263 points, 915 Non-equivalent//  72% Comparing 916 out of 1263 points, 916 Non-equivalent//  72% Comparing 917 out of 1263 points, 917 Non-equivalent//  72% Comparing 918 out of 1263 points, 918 Non-equivalent//  72% Comparing 919 out of 1263 points, 919 Non-equivalent//  72% Comparing 920 out of 1263 points, 920 Non-equivalent//  72% Comparing 921 out of 1263 points, 921 Non-equivalent//  73% Comparing 922 out of 1263 points, 922 Non-equivalent//  73% Comparing 923 out of 1263 points, 923 Non-equivalent//  73% Comparing 924 out of 1263 points, 924 Non-equivalent//  73% Comparing 925 out of 1263 points, 925 Non-equivalent//  73% Comparing 926 out of 1263 points, 926 Non-equivalent//  73% Comparing 927 out of 1263 points, 927 Non-equivalent//  73% Comparing 928 out of 1263 points, 928 Non-equivalent//  73% Comparing 929 out of 1263 points, 929 Non-equivalent//  73% Comparing 930 out of 1263 points, 930 Non-equivalent//  73% Comparing 931 out of 1263 points, 931 Non-equivalent//  73% Comparing 932 out of 1263 points, 932 Non-equivalent//  73% Comparing 933 out of 1263 points, 933 Non-equivalent//  73% Comparing 934 out of 1263 points, 934 Non-equivalent//  74% Comparing 935 out of 1263 points, 935 Non-equivalent//  74% Comparing 936 out of 1263 points, 936 Non-equivalent//  74% Comparing 937 out of 1263 points, 937 Non-equivalent//  74% Comparing 938 out of 1263 points, 938 Non-equivalent//  74% Comparing 939 out of 1263 points, 939 Non-equivalent//  74% Comparing 940 out of 1263 points, 940 Non-equivalent//  74% Comparing 941 out of 1263 points, 941 Non-equivalent//  74% Comparing 942 out of 1263 points, 942 Non-equivalent//  74% Comparing 943 out of 1263 points, 943 Non-equivalent//  74% Comparing 944 out of 1263 points, 944 Non-equivalent//  74% Comparing 945 out of 1263 points, 945 Non-equivalent//  74% Comparing 946 out of 1263 points, 946 Non-equivalent//  74% Comparing 947 out of 1263 points, 947 Non-equivalent//  75% Comparing 948 out of 1263 points, 948 Non-equivalent//  75% Comparing 949 out of 1263 points, 949 Non-equivalent//  75% Comparing 950 out of 1263 points, 950 Non-equivalent//  75% Comparing 951 out of 1263 points, 951 Non-equivalent//  75% Comparing 952 out of 1263 points, 952 Non-equivalent//  75% Comparing 953 out of 1263 points, 953 Non-equivalent//  75% Comparing 954 out of 1263 points, 954 Non-equivalent//  75% Comparing 955 out of 1263 points, 955 Non-equivalent//  75% Comparing 956 out of 1263 points, 956 Non-equivalent//  75% Comparing 957 out of 1263 points, 957 Non-equivalent//  75% Comparing 958 out of 1263 points, 958 Non-equivalent//  75% Comparing 959 out of 1263 points, 959 Non-equivalent//  76% Comparing 960 out of 1263 points, 960 Non-equivalent//  76% Comparing 961 out of 1263 points, 961 Non-equivalent//  76% Comparing 962 out of 1263 points, 962 Non-equivalent//  76% Comparing 963 out of 1263 points, 963 Non-equivalent//  76% Comparing 964 out of 1263 points, 964 Non-equivalent//  76% Comparing 965 out of 1263 points, 965 Non-equivalent//  76% Comparing 966 out of 1263 points, 966 Non-equivalent//  76% Comparing 967 out of 1263 points, 967 Non-equivalent//  76% Comparing 968 out of 1263 points, 968 Non-equivalent//  76% Comparing 969 out of 1263 points, 969 Non-equivalent//  76% Comparing 970 out of 1263 points, 970 Non-equivalent//  76% Comparing 971 out of 1263 points, 971 Non-equivalent//  76% Comparing 972 out of 1263 points, 972 Non-equivalent//  77% Comparing 973 out of 1263 points, 973 Non-equivalent//  77% Comparing 974 out of 1263 points, 974 Non-equivalent//  77% Comparing 975 out of 1263 points, 975 Non-equivalent//  77% Comparing 976 out of 1263 points, 976 Non-equivalent//  77% Comparing 977 out of 1263 points, 977 Non-equivalent//  77% Comparing 978 out of 1263 points, 978 Non-equivalent//  77% Comparing 979 out of 1263 points, 979 Non-equivalent//  77% Comparing 980 out of 1263 points, 980 Non-equivalent//  77% Comparing 981 out of 1263 points, 981 Non-equivalent//  77% Comparing 982 out of 1263 points, 982 Non-equivalent//  77% Comparing 983 out of 1263 points, 983 Non-equivalent//  77% Comparing 984 out of 1263 points, 984 Non-equivalent//  77% Comparing 985 out of 1263 points, 985 Non-equivalent//  78% Comparing 986 out of 1263 points, 986 Non-equivalent//  78% Comparing 987 out of 1263 points, 987 Non-equivalent//  78% Comparing 988 out of 1263 points, 988 Non-equivalent//  78% Comparing 989 out of 1263 points, 989 Non-equivalent//  78% Comparing 990 out of 1263 points, 990 Non-equivalent//  78% Comparing 991 out of 1263 points, 991 Non-equivalent//  78% Comparing 992 out of 1263 points, 992 Non-equivalent//  78% Comparing 993 out of 1263 points, 993 Non-equivalent//  78% Comparing 994 out of 1263 points, 994 Non-equivalent//  78% Comparing 995 out of 1263 points, 995 Non-equivalent//  78% Comparing 996 out of 1263 points, 996 Non-equivalent//  78% Comparing 997 out of 1263 points, 997 Non-equivalent//  79% Comparing 998 out of 1263 points, 998 Non-equivalent//  79% Comparing 999 out of 1263 points, 999 Non-equivalent//  79% Comparing 1000 out of 1263 points, 1000 Non-equivalent//  79% Comparing 1001 out of 1263 points, 1001 Non-equivalent//  79% Comparing 1002 out of 1263 points, 1002 Non-equivalent//  79% Comparing 1003 out of 1263 points, 1003 Non-equivalent//  79% Comparing 1004 out of 1263 points, 1004 Non-equivalent//  79% Comparing 1005 out of 1263 points, 1005 Non-equivalent//  79% Comparing 1006 out of 1263 points, 1006 Non-equivalent//  79% Comparing 1007 out of 1263 points, 1007 Non-equivalent//  79% Comparing 1008 out of 1263 points, 1008 Non-equivalent//  79% Comparing 1009 out of 1263 points, 1009 Non-equivalent//  79% Comparing 1010 out of 1263 points, 1010 Non-equivalent//  80% Comparing 1011 out of 1263 points, 1011 Non-equivalent//  80% Comparing 1012 out of 1263 points, 1012 Non-equivalent//  80% Comparing 1013 out of 1263 points, 1013 Non-equivalent//  80% Comparing 1014 out of 1263 points, 1014 Non-equivalent//  80% Comparing 1015 out of 1263 points, 1015 Non-equivalent//  80% Comparing 1016 out of 1263 points, 1016 Non-equivalent//  80% Comparing 1017 out of 1263 points, 1017 Non-equivalent//  80% Comparing 1018 out of 1263 points, 1018 Non-equivalent//  80% Comparing 1019 out of 1263 points, 1019 Non-equivalent//  80% Comparing 1020 out of 1263 points, 1020 Non-equivalent//  80% Comparing 1021 out of 1263 points, 1021 Non-equivalent//  80% Comparing 1022 out of 1263 points, 1022 Non-equivalent//  80% Comparing 1023 out of 1263 points, 1023 Non-equivalent//  81% Comparing 1024 out of 1263 points, 1024 Non-equivalent//  81% Comparing 1025 out of 1263 points, 1025 Non-equivalent//  81% Comparing 1026 out of 1263 points, 1026 Non-equivalent//  81% Comparing 1027 out of 1263 points, 1027 Non-equivalent//  81% Comparing 1028 out of 1263 points, 1028 Non-equivalent//  81% Comparing 1029 out of 1263 points, 1029 Non-equivalent//  81% Comparing 1030 out of 1263 points, 1030 Non-equivalent//  81% Comparing 1031 out of 1263 points, 1031 Non-equivalent//  81% Comparing 1032 out of 1263 points, 1032 Non-equivalent//  81% Comparing 1033 out of 1263 points, 1033 Non-equivalent//  81% Comparing 1034 out of 1263 points, 1034 Non-equivalent//  81% Comparing 1035 out of 1263 points, 1035 Non-equivalent//  82% Comparing 1036 out of 1263 points, 1036 Non-equivalent//  82% Comparing 1037 out of 1263 points, 1037 Non-equivalent//  82% Comparing 1038 out of 1263 points, 1038 Non-equivalent//  82% Comparing 1039 out of 1263 points, 1039 Non-equivalent//  82% Comparing 1040 out of 1263 points, 1040 Non-equivalent//  82% Comparing 1041 out of 1263 points, 1041 Non-equivalent//  82% Comparing 1042 out of 1263 points, 1042 Non-equivalent//  82% Comparing 1043 out of 1263 points, 1043 Non-equivalent//  82% Comparing 1044 out of 1263 points, 1044 Non-equivalent//  82% Comparing 1045 out of 1263 points, 1045 Non-equivalent//  82% Comparing 1046 out of 1263 points, 1046 Non-equivalent//  82% Comparing 1047 out of 1263 points, 1047 Non-equivalent//  82% Comparing 1048 out of 1263 points, 1048 Non-equivalent//  83% Comparing 1049 out of 1263 points, 1049 Non-equivalent//  83% Comparing 1050 out of 1263 points, 1050 Non-equivalent//  83% Comparing 1051 out of 1263 points, 1051 Non-equivalent//  83% Comparing 1052 out of 1263 points, 1052 Non-equivalent//  83% Comparing 1053 out of 1263 points, 1053 Non-equivalent//  83% Comparing 1054 out of 1263 points, 1054 Non-equivalent//  83% Comparing 1055 out of 1263 points, 1055 Non-equivalent//  83% Comparing 1056 out of 1263 points, 1056 Non-equivalent//  83% Comparing 1057 out of 1263 points, 1057 Non-equivalent//  83% Comparing 1058 out of 1263 points, 1058 Non-equivalent//  83% Comparing 1059 out of 1263 points, 1059 Non-equivalent//  83% Comparing 1060 out of 1263 points, 1060 Non-equivalent//  84% Comparing 1061 out of 1263 points, 1061 Non-equivalent//  84% Comparing 1062 out of 1263 points, 1062 Non-equivalent//  84% Comparing 1063 out of 1263 points, 1063 Non-equivalent//  84% Comparing 1064 out of 1263 points, 1064 Non-equivalent//  84% Comparing 1065 out of 1263 points, 1065 Non-equivalent//  84% Comparing 1066 out of 1263 points, 1066 Non-equivalent//  84% Comparing 1067 out of 1263 points, 1067 Non-equivalent//  84% Comparing 1068 out of 1263 points, 1068 Non-equivalent//  84% Comparing 1069 out of 1263 points, 1069 Non-equivalent//  84% Comparing 1070 out of 1263 points, 1070 Non-equivalent//  84% Comparing 1071 out of 1263 points, 1071 Non-equivalent//  84% Comparing 1072 out of 1263 points, 1072 Non-equivalent//  84% Comparing 1073 out of 1263 points, 1073 Non-equivalent//  85% Comparing 1074 out of 1263 points, 1074 Non-equivalent//  85% Comparing 1075 out of 1263 points, 1075 Non-equivalent//  85% Comparing 1076 out of 1263 points, 1076 Non-equivalent//  85% Comparing 1077 out of 1263 points, 1077 Non-equivalent//  85% Comparing 1078 out of 1263 points, 1078 Non-equivalent//  85% Comparing 1079 out of 1263 points, 1079 Non-equivalent//  85% Comparing 1080 out of 1263 points, 1080 Non-equivalent//  85% Comparing 1081 out of 1263 points, 1081 Non-equivalent//  85% Comparing 1082 out of 1263 points, 1082 Non-equivalent//  85% Comparing 1083 out of 1263 points, 1083 Non-equivalent//  85% Comparing 1084 out of 1263 points, 1084 Non-equivalent//  85% Comparing 1085 out of 1263 points, 1085 Non-equivalent//  85% Comparing 1086 out of 1263 points, 1086 Non-equivalent//  86% Comparing 1087 out of 1263 points, 1087 Non-equivalent//  86% Comparing 1088 out of 1263 points, 1088 Non-equivalent//  86% Comparing 1089 out of 1263 points, 1089 Non-equivalent//  86% Comparing 1090 out of 1263 points, 1090 Non-equivalent//  86% Comparing 1091 out of 1263 points, 1091 Non-equivalent//  86% Comparing 1092 out of 1263 points, 1092 Non-equivalent//  86% Comparing 1093 out of 1263 points, 1093 Non-equivalent//  86% Comparing 1094 out of 1263 points, 1094 Non-equivalent//  86% Comparing 1095 out of 1263 points, 1095 Non-equivalent//  86% Comparing 1096 out of 1263 points, 1096 Non-equivalent//  86% Comparing 1097 out of 1263 points, 1097 Non-equivalent//  86% Comparing 1098 out of 1263 points, 1098 Non-equivalent//  87% Comparing 1099 out of 1263 points, 1099 Non-equivalent//  87% Comparing 1100 out of 1263 points, 1100 Non-equivalent//  87% Comparing 1101 out of 1263 points, 1101 Non-equivalent//  87% Comparing 1102 out of 1263 points, 1102 Non-equivalent//  87% Comparing 1103 out of 1263 points, 1103 Non-equivalent//  87% Comparing 1104 out of 1263 points, 1104 Non-equivalent//  87% Comparing 1105 out of 1263 points, 1105 Non-equivalent//  87% Comparing 1106 out of 1263 points, 1106 Non-equivalent//  87% Comparing 1107 out of 1263 points, 1107 Non-equivalent//  87% Comparing 1108 out of 1263 points, 1108 Non-equivalent//  87% Comparing 1109 out of 1263 points, 1109 Non-equivalent//  87% Comparing 1110 out of 1263 points, 1110 Non-equivalent//  87% Comparing 1111 out of 1263 points, 1111 Non-equivalent//  88% Comparing 1112 out of 1263 points, 1112 Non-equivalent//  88% Comparing 1113 out of 1263 points, 1113 Non-equivalent//  88% Comparing 1114 out of 1263 points, 1114 Non-equivalent//  88% Comparing 1115 out of 1263 points, 1115 Non-equivalent//  88% Comparing 1116 out of 1263 points, 1116 Non-equivalent//  88% Comparing 1117 out of 1263 points, 1117 Non-equivalent//  88% Comparing 1118 out of 1263 points, 1118 Non-equivalent//  88% Comparing 1119 out of 1263 points, 1119 Non-equivalent//  88% Comparing 1120 out of 1263 points, 1120 Non-equivalent//  88% Comparing 1121 out of 1263 points, 1121 Non-equivalent//  88% Comparing 1122 out of 1263 points, 1122 Non-equivalent//  88% Comparing 1123 out of 1263 points, 1123 Non-equivalent//  88% Comparing 1124 out of 1263 points, 1124 Non-equivalent//  89% Comparing 1125 out of 1263 points, 1125 Non-equivalent//  89% Comparing 1126 out of 1263 points, 1126 Non-equivalent//  89% Comparing 1127 out of 1263 points, 1127 Non-equivalent//  89% Comparing 1128 out of 1263 points, 1128 Non-equivalent//  89% Comparing 1129 out of 1263 points, 1129 Non-equivalent//  89% Comparing 1130 out of 1263 points, 1130 Non-equivalent//  89% Comparing 1131 out of 1263 points, 1131 Non-equivalent//  89% Comparing 1132 out of 1263 points, 1132 Non-equivalent//  89% Comparing 1133 out of 1263 points, 1133 Non-equivalent//  89% Comparing 1134 out of 1263 points, 1134 Non-equivalent//  89% Comparing 1135 out of 1263 points, 1135 Non-equivalent//  89% Comparing 1136 out of 1263 points, 1136 Non-equivalent//  90% Comparing 1137 out of 1263 points, 1137 Non-equivalent//  90% Comparing 1138 out of 1263 points, 1138 Non-equivalent//  90% Comparing 1139 out of 1263 points, 1139 Non-equivalent//  90% Comparing 1140 out of 1263 points, 1140 Non-equivalent//  90% Comparing 1141 out of 1263 points, 1141 Non-equivalent//  90% Comparing 1142 out of 1263 points, 1142 Non-equivalent//  90% Comparing 1143 out of 1263 points, 1143 Non-equivalent//  90% Comparing 1144 out of 1263 points, 1144 Non-equivalent//  90% Comparing 1145 out of 1263 points, 1145 Non-equivalent//  90% Comparing 1146 out of 1263 points, 1146 Non-equivalent//  90% Comparing 1147 out of 1263 points, 1147 Non-equivalent//  90% Comparing 1148 out of 1263 points, 1148 Non-equivalent//  90% Comparing 1149 out of 1263 points, 1149 Non-equivalent//  91% Comparing 1150 out of 1263 points, 1150 Non-equivalent//  91% Comparing 1151 out of 1263 points, 1151 Non-equivalent//  91% Comparing 1152 out of 1263 points, 1152 Non-equivalent//  91% Comparing 1153 out of 1263 points, 1153 Non-equivalent//  91% Comparing 1154 out of 1263 points, 1154 Non-equivalent//  91% Comparing 1155 out of 1263 points, 1155 Non-equivalent//  91% Comparing 1156 out of 1263 points, 1156 Non-equivalent//  91% Comparing 1157 out of 1263 points, 1157 Non-equivalent//  91% Comparing 1158 out of 1263 points, 1158 Non-equivalent//  91% Comparing 1159 out of 1263 points, 1159 Non-equivalent//  91% Comparing 1160 out of 1263 points, 1160 Non-equivalent//  91% Comparing 1161 out of 1263 points, 1161 Non-equivalent//  92% Comparing 1162 out of 1263 points, 1162 Non-equivalent//  92% Comparing 1163 out of 1263 points, 1163 Non-equivalent//  92% Comparing 1164 out of 1263 points, 1164 Non-equivalent//  92% Comparing 1165 out of 1263 points, 1165 Non-equivalent//  92% Comparing 1166 out of 1263 points, 1166 Non-equivalent//  92% Comparing 1167 out of 1263 points, 1167 Non-equivalent//  92% Comparing 1168 out of 1263 points, 1168 Non-equivalent//  92% Comparing 1169 out of 1263 points, 1169 Non-equivalent//  92% Comparing 1170 out of 1263 points, 1170 Non-equivalent//  92% Comparing 1171 out of 1263 points, 1171 Non-equivalent//  92% Comparing 1172 out of 1263 points, 1172 Non-equivalent//  92% Comparing 1173 out of 1263 points, 1173 Non-equivalent//  92% Comparing 1174 out of 1263 points, 1174 Non-equivalent//  93% Comparing 1175 out of 1263 points, 1175 Non-equivalent//  93% Comparing 1176 out of 1263 points, 1176 Non-equivalent//  93% Comparing 1177 out of 1263 points, 1177 Non-equivalent//  93% Comparing 1178 out of 1263 points, 1178 Non-equivalent//  93% Comparing 1179 out of 1263 points, 1179 Non-equivalent//  93% Comparing 1180 out of 1263 points, 1180 Non-equivalent//  93% Comparing 1181 out of 1263 points, 1181 Non-equivalent//  93% Comparing 1182 out of 1263 points, 1182 Non-equivalent//  93% Comparing 1183 out of 1263 points, 1183 Non-equivalent//  93% Comparing 1184 out of 1263 points, 1184 Non-equivalent//  93% Comparing 1185 out of 1263 points, 1185 Non-equivalent//  93% Comparing 1186 out of 1263 points, 1186 Non-equivalent//  93% Comparing 1187 out of 1263 points, 1187 Non-equivalent//  94% Comparing 1188 out of 1263 points, 1188 Non-equivalent//  94% Comparing 1189 out of 1263 points, 1189 Non-equivalent//  94% Comparing 1190 out of 1263 points, 1190 Non-equivalent//  94% Comparing 1191 out of 1263 points, 1191 Non-equivalent//  94% Comparing 1192 out of 1263 points, 1192 Non-equivalent//  94% Comparing 1193 out of 1263 points, 1193 Non-equivalent//  94% Comparing 1194 out of 1263 points, 1194 Non-equivalent//  94% Comparing 1195 out of 1263 points, 1195 Non-equivalent//  94% Comparing 1196 out of 1263 points, 1196 Non-equivalent// 100% Comparing 1263 out of 1263 points, 1196 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           67        67      
--------------------------------------------------------------------------------
Non-equivalent       1196      1196    
================================================================================
0
// Command: analyze_eco -Effort ultra -REPLACE ../../Results/${design}/final/${design}_patch.v
// Grouping
//  30% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Note: 94 group(s) added
//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  90% completed//  91% completed//  93% completed//  91% completed//  93% completed//  91% completed//  93% completed// Post Optimization
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Note: 0 library cell(s) is in the patch
// Note: 380 primitive(s) are in the patch
0
// Command: set_system_mode setup
0
// Command: read_design ../../Results/${design}/final/${design}_patch.v  -Append
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_patch.v ...
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:2)
// Note: Read VERILOG design successfully
0
// Command: apply_patch ${design} ${design}_eco
// Note: 0 library cell is in the patch
// Note: 380 primitives are in the patch
// Note: No library cells were freed
// Note: 2259 primitives were freed
// Note: No library cells were recycled
0
// Command: write_design -ALL ../../Results/${design}/final/${design}_eco.v -rep
// Note: Wrote VERILOG design successfully
0
// Command: exit //-force

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set design [getenv "DESIGN"]
arbiter_dbus_RTL
set compile_seqmap_propagate_constants     false
false
#set search_path [concat * $search_path]
#sh rm -rf ./work/work_${design}
#define_design_lib WORK -path ./work/work_${design}
set target_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db}
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db
set link_library   { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db }
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db 
read_verilog -rtl ../../Results/${design}/final/${design}_eco.v
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c'
  Loading link library 'gtech'
Loading verilog file '/home/projects/aspdac18/Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_eco.v'
Running PRESTO HDLC
Compiling source file /home/projects/aspdac18/Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_eco.v
Presto compilation completed successfully.
Current design is now '/home/projects/aspdac18/Results/arbiter_dbus_RTL/final/VDW_LEQ_80.db:VDW_LEQ_80'
Loaded 4 designs.
Current design is 'VDW_LEQ_80'.
VDW_LEQ_80 nvm_74_N80 arbiter_dbus_RTL_eco arbiter_dbus_RTL
current_design $design
Current design is 'arbiter_dbus_RTL'.
{arbiter_dbus_RTL}
set x 0
0
foreach_in_collection pqr [get_nets *sfllKey*] {
  set net_name [get_attribute $pqr full_name]
  set tie_net  [get_attribute [all_fanin -to  $net_name -flat] full_name]
  set tie_net_split [split $tie_net "\*\*"]
  set tie_net_val   [lindex $tie_net_split 2]
  create_port sfllKey_${x}_${tie_net_val}
  connect_net $net_name sfllKey_${x}_${tie_net_val}
  set x [expr $x + 1]
}
Creating port 'sfllKey_0_logic_1' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[79]' to port 'sfllKey_0_logic_1'.
Creating port 'sfllKey_1_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[78]' to port 'sfllKey_1_logic_0'.
Creating port 'sfllKey_2_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[77]' to port 'sfllKey_2_logic_0'.
Creating port 'sfllKey_3_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[76]' to port 'sfllKey_3_logic_0'.
Creating port 'sfllKey_4_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[75]' to port 'sfllKey_4_logic_0'.
Creating port 'sfllKey_5_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[74]' to port 'sfllKey_5_logic_0'.
Creating port 'sfllKey_6_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[73]' to port 'sfllKey_6_logic_0'.
Creating port 'sfllKey_7_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[72]' to port 'sfllKey_7_logic_0'.
Creating port 'sfllKey_8_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[71]' to port 'sfllKey_8_logic_0'.
Creating port 'sfllKey_9_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[70]' to port 'sfllKey_9_logic_0'.
Creating port 'sfllKey_10_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[69]' to port 'sfllKey_10_logic_0'.
Creating port 'sfllKey_11_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[68]' to port 'sfllKey_11_logic_0'.
Creating port 'sfllKey_12_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[67]' to port 'sfllKey_12_logic_0'.
Creating port 'sfllKey_13_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[66]' to port 'sfllKey_13_logic_0'.
Creating port 'sfllKey_14_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[65]' to port 'sfllKey_14_logic_0'.
Creating port 'sfllKey_15_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[64]' to port 'sfllKey_15_logic_0'.
Creating port 'sfllKey_16_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[63]' to port 'sfllKey_16_logic_0'.
Creating port 'sfllKey_17_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[62]' to port 'sfllKey_17_logic_0'.
Creating port 'sfllKey_18_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[61]' to port 'sfllKey_18_logic_0'.
Creating port 'sfllKey_19_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[60]' to port 'sfllKey_19_logic_0'.
Creating port 'sfllKey_20_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[59]' to port 'sfllKey_20_logic_0'.
Creating port 'sfllKey_21_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[58]' to port 'sfllKey_21_logic_0'.
Creating port 'sfllKey_22_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[57]' to port 'sfllKey_22_logic_0'.
Creating port 'sfllKey_23_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[56]' to port 'sfllKey_23_logic_0'.
Creating port 'sfllKey_24_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[55]' to port 'sfllKey_24_logic_0'.
Creating port 'sfllKey_25_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[54]' to port 'sfllKey_25_logic_0'.
Creating port 'sfllKey_26_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[53]' to port 'sfllKey_26_logic_0'.
Creating port 'sfllKey_27_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[52]' to port 'sfllKey_27_logic_0'.
Creating port 'sfllKey_28_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[51]' to port 'sfllKey_28_logic_0'.
Creating port 'sfllKey_29_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[50]' to port 'sfllKey_29_logic_0'.
Creating port 'sfllKey_30_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[49]' to port 'sfllKey_30_logic_0'.
Creating port 'sfllKey_31_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[48]' to port 'sfllKey_31_logic_0'.
Creating port 'sfllKey_32_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[47]' to port 'sfllKey_32_logic_0'.
Creating port 'sfllKey_33_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[46]' to port 'sfllKey_33_logic_0'.
Creating port 'sfllKey_34_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[45]' to port 'sfllKey_34_logic_0'.
Creating port 'sfllKey_35_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[44]' to port 'sfllKey_35_logic_0'.
Creating port 'sfllKey_36_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[43]' to port 'sfllKey_36_logic_0'.
Creating port 'sfllKey_37_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[42]' to port 'sfllKey_37_logic_0'.
Creating port 'sfllKey_38_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[41]' to port 'sfllKey_38_logic_0'.
Creating port 'sfllKey_39_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[40]' to port 'sfllKey_39_logic_0'.
Creating port 'sfllKey_40_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[39]' to port 'sfllKey_40_logic_0'.
Creating port 'sfllKey_41_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[38]' to port 'sfllKey_41_logic_0'.
Creating port 'sfllKey_42_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[37]' to port 'sfllKey_42_logic_0'.
Creating port 'sfllKey_43_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[36]' to port 'sfllKey_43_logic_0'.
Creating port 'sfllKey_44_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[35]' to port 'sfllKey_44_logic_0'.
Creating port 'sfllKey_45_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[34]' to port 'sfllKey_45_logic_0'.
Creating port 'sfllKey_46_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[33]' to port 'sfllKey_46_logic_0'.
Creating port 'sfllKey_47_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[32]' to port 'sfllKey_47_logic_0'.
Creating port 'sfllKey_48_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[31]' to port 'sfllKey_48_logic_0'.
Creating port 'sfllKey_49_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[30]' to port 'sfllKey_49_logic_0'.
Creating port 'sfllKey_50_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[29]' to port 'sfllKey_50_logic_0'.
Creating port 'sfllKey_51_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[28]' to port 'sfllKey_51_logic_0'.
Creating port 'sfllKey_52_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[27]' to port 'sfllKey_52_logic_0'.
Creating port 'sfllKey_53_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[26]' to port 'sfllKey_53_logic_0'.
Creating port 'sfllKey_54_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[25]' to port 'sfllKey_54_logic_0'.
Creating port 'sfllKey_55_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[24]' to port 'sfllKey_55_logic_0'.
Creating port 'sfllKey_56_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[23]' to port 'sfllKey_56_logic_0'.
Creating port 'sfllKey_57_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[22]' to port 'sfllKey_57_logic_0'.
Creating port 'sfllKey_58_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[21]' to port 'sfllKey_58_logic_0'.
Creating port 'sfllKey_59_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[20]' to port 'sfllKey_59_logic_0'.
Creating port 'sfllKey_60_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[19]' to port 'sfllKey_60_logic_0'.
Creating port 'sfllKey_61_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[18]' to port 'sfllKey_61_logic_0'.
Creating port 'sfllKey_62_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[17]' to port 'sfllKey_62_logic_0'.
Creating port 'sfllKey_63_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[16]' to port 'sfllKey_63_logic_0'.
Creating port 'sfllKey_64_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[15]' to port 'sfllKey_64_logic_0'.
Creating port 'sfllKey_65_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[14]' to port 'sfllKey_65_logic_0'.
Creating port 'sfllKey_66_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[13]' to port 'sfllKey_66_logic_0'.
Creating port 'sfllKey_67_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[12]' to port 'sfllKey_67_logic_0'.
Creating port 'sfllKey_68_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[11]' to port 'sfllKey_68_logic_0'.
Creating port 'sfllKey_69_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[10]' to port 'sfllKey_69_logic_0'.
Creating port 'sfllKey_70_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[9]' to port 'sfllKey_70_logic_0'.
Creating port 'sfllKey_71_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[8]' to port 'sfllKey_71_logic_0'.
Creating port 'sfllKey_72_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[7]' to port 'sfllKey_72_logic_0'.
Creating port 'sfllKey_73_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[6]' to port 'sfllKey_73_logic_0'.
Creating port 'sfllKey_74_logic_1' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[5]' to port 'sfllKey_74_logic_1'.
Creating port 'sfllKey_75_logic_1' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[4]' to port 'sfllKey_75_logic_1'.
Creating port 'sfllKey_76_logic_1' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[3]' to port 'sfllKey_76_logic_1'.
Creating port 'sfllKey_77_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[2]' to port 'sfllKey_77_logic_0'.
Creating port 'sfllKey_78_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[1]' to port 'sfllKey_78_logic_0'.
Creating port 'sfllKey_79_logic_0' in design 'arbiter_dbus_RTL'.
Connecting net 'sfllKey_74[0]' to port 'sfllKey_79_logic_0'.
foreach_in_collection nvm_pins [get_pins nvm*/*] {
  disconnect_net [all_connected $nvm_pins] $nvm_pins
}
Disconnecting net 'sfllKey_74[79]' from pin 'nvm_inst74/rdata[79]'.
Disconnecting net 'sfllKey_74[78]' from pin 'nvm_inst74/rdata[78]'.
Disconnecting net 'sfllKey_74[77]' from pin 'nvm_inst74/rdata[77]'.
Disconnecting net 'sfllKey_74[76]' from pin 'nvm_inst74/rdata[76]'.
Disconnecting net 'sfllKey_74[75]' from pin 'nvm_inst74/rdata[75]'.
Disconnecting net 'sfllKey_74[74]' from pin 'nvm_inst74/rdata[74]'.
Disconnecting net 'sfllKey_74[73]' from pin 'nvm_inst74/rdata[73]'.
Disconnecting net 'sfllKey_74[72]' from pin 'nvm_inst74/rdata[72]'.
Disconnecting net 'sfllKey_74[71]' from pin 'nvm_inst74/rdata[71]'.
Disconnecting net 'sfllKey_74[70]' from pin 'nvm_inst74/rdata[70]'.
Disconnecting net 'sfllKey_74[69]' from pin 'nvm_inst74/rdata[69]'.
Disconnecting net 'sfllKey_74[68]' from pin 'nvm_inst74/rdata[68]'.
Disconnecting net 'sfllKey_74[67]' from pin 'nvm_inst74/rdata[67]'.
Disconnecting net 'sfllKey_74[66]' from pin 'nvm_inst74/rdata[66]'.
Disconnecting net 'sfllKey_74[65]' from pin 'nvm_inst74/rdata[65]'.
Disconnecting net 'sfllKey_74[64]' from pin 'nvm_inst74/rdata[64]'.
Disconnecting net 'sfllKey_74[63]' from pin 'nvm_inst74/rdata[63]'.
Disconnecting net 'sfllKey_74[62]' from pin 'nvm_inst74/rdata[62]'.
Disconnecting net 'sfllKey_74[61]' from pin 'nvm_inst74/rdata[61]'.
Disconnecting net 'sfllKey_74[60]' from pin 'nvm_inst74/rdata[60]'.
Disconnecting net 'sfllKey_74[59]' from pin 'nvm_inst74/rdata[59]'.
Disconnecting net 'sfllKey_74[58]' from pin 'nvm_inst74/rdata[58]'.
Disconnecting net 'sfllKey_74[57]' from pin 'nvm_inst74/rdata[57]'.
Disconnecting net 'sfllKey_74[56]' from pin 'nvm_inst74/rdata[56]'.
Disconnecting net 'sfllKey_74[55]' from pin 'nvm_inst74/rdata[55]'.
Disconnecting net 'sfllKey_74[54]' from pin 'nvm_inst74/rdata[54]'.
Disconnecting net 'sfllKey_74[53]' from pin 'nvm_inst74/rdata[53]'.
Disconnecting net 'sfllKey_74[52]' from pin 'nvm_inst74/rdata[52]'.
Disconnecting net 'sfllKey_74[51]' from pin 'nvm_inst74/rdata[51]'.
Disconnecting net 'sfllKey_74[50]' from pin 'nvm_inst74/rdata[50]'.
Disconnecting net 'sfllKey_74[49]' from pin 'nvm_inst74/rdata[49]'.
Disconnecting net 'sfllKey_74[48]' from pin 'nvm_inst74/rdata[48]'.
Disconnecting net 'sfllKey_74[47]' from pin 'nvm_inst74/rdata[47]'.
Disconnecting net 'sfllKey_74[46]' from pin 'nvm_inst74/rdata[46]'.
Disconnecting net 'sfllKey_74[45]' from pin 'nvm_inst74/rdata[45]'.
Disconnecting net 'sfllKey_74[44]' from pin 'nvm_inst74/rdata[44]'.
Disconnecting net 'sfllKey_74[43]' from pin 'nvm_inst74/rdata[43]'.
Disconnecting net 'sfllKey_74[42]' from pin 'nvm_inst74/rdata[42]'.
Disconnecting net 'sfllKey_74[41]' from pin 'nvm_inst74/rdata[41]'.
Disconnecting net 'sfllKey_74[40]' from pin 'nvm_inst74/rdata[40]'.
Disconnecting net 'sfllKey_74[39]' from pin 'nvm_inst74/rdata[39]'.
Disconnecting net 'sfllKey_74[38]' from pin 'nvm_inst74/rdata[38]'.
Disconnecting net 'sfllKey_74[37]' from pin 'nvm_inst74/rdata[37]'.
Disconnecting net 'sfllKey_74[36]' from pin 'nvm_inst74/rdata[36]'.
Disconnecting net 'sfllKey_74[35]' from pin 'nvm_inst74/rdata[35]'.
Disconnecting net 'sfllKey_74[34]' from pin 'nvm_inst74/rdata[34]'.
Disconnecting net 'sfllKey_74[33]' from pin 'nvm_inst74/rdata[33]'.
Disconnecting net 'sfllKey_74[32]' from pin 'nvm_inst74/rdata[32]'.
Disconnecting net 'sfllKey_74[31]' from pin 'nvm_inst74/rdata[31]'.
Disconnecting net 'sfllKey_74[30]' from pin 'nvm_inst74/rdata[30]'.
Disconnecting net 'sfllKey_74[29]' from pin 'nvm_inst74/rdata[29]'.
Disconnecting net 'sfllKey_74[28]' from pin 'nvm_inst74/rdata[28]'.
Disconnecting net 'sfllKey_74[27]' from pin 'nvm_inst74/rdata[27]'.
Disconnecting net 'sfllKey_74[26]' from pin 'nvm_inst74/rdata[26]'.
Disconnecting net 'sfllKey_74[25]' from pin 'nvm_inst74/rdata[25]'.
Disconnecting net 'sfllKey_74[24]' from pin 'nvm_inst74/rdata[24]'.
Disconnecting net 'sfllKey_74[23]' from pin 'nvm_inst74/rdata[23]'.
Disconnecting net 'sfllKey_74[22]' from pin 'nvm_inst74/rdata[22]'.
Disconnecting net 'sfllKey_74[21]' from pin 'nvm_inst74/rdata[21]'.
Disconnecting net 'sfllKey_74[20]' from pin 'nvm_inst74/rdata[20]'.
Disconnecting net 'sfllKey_74[19]' from pin 'nvm_inst74/rdata[19]'.
Disconnecting net 'sfllKey_74[18]' from pin 'nvm_inst74/rdata[18]'.
Disconnecting net 'sfllKey_74[17]' from pin 'nvm_inst74/rdata[17]'.
Disconnecting net 'sfllKey_74[16]' from pin 'nvm_inst74/rdata[16]'.
Disconnecting net 'sfllKey_74[15]' from pin 'nvm_inst74/rdata[15]'.
Disconnecting net 'sfllKey_74[14]' from pin 'nvm_inst74/rdata[14]'.
Disconnecting net 'sfllKey_74[13]' from pin 'nvm_inst74/rdata[13]'.
Disconnecting net 'sfllKey_74[12]' from pin 'nvm_inst74/rdata[12]'.
Disconnecting net 'sfllKey_74[11]' from pin 'nvm_inst74/rdata[11]'.
Disconnecting net 'sfllKey_74[10]' from pin 'nvm_inst74/rdata[10]'.
Disconnecting net 'sfllKey_74[9]' from pin 'nvm_inst74/rdata[9]'.
Disconnecting net 'sfllKey_74[8]' from pin 'nvm_inst74/rdata[8]'.
Disconnecting net 'sfllKey_74[7]' from pin 'nvm_inst74/rdata[7]'.
Disconnecting net 'sfllKey_74[6]' from pin 'nvm_inst74/rdata[6]'.
Disconnecting net 'sfllKey_74[5]' from pin 'nvm_inst74/rdata[5]'.
Disconnecting net 'sfllKey_74[4]' from pin 'nvm_inst74/rdata[4]'.
Disconnecting net 'sfllKey_74[3]' from pin 'nvm_inst74/rdata[3]'.
Disconnecting net 'sfllKey_74[2]' from pin 'nvm_inst74/rdata[2]'.
Disconnecting net 'sfllKey_74[1]' from pin 'nvm_inst74/rdata[1]'.
Disconnecting net 'sfllKey_74[0]' from pin 'nvm_inst74/rdata[0]'.
remove_cell nvm*
Removing cell 'nvm_inst74' in design 'arbiter_dbus_RTL'.
1
current_design $design
Current design is 'arbiter_dbus_RTL'.
{arbiter_dbus_RTL}
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{wbm0_adr_o_31_ wbm0_adr_o_30_ wbm0_adr_o_29_ wbm0_adr_o_28_ wbm0_adr_o_27_ wbm0_adr_o_26_ wbm0_adr_o_25_ wbm0_adr_o_24_ wbm0_adr_o_23_ wbm0_adr_o_22_ wbm0_adr_o_21_ wbm0_adr_o_20_ wbm0_adr_o_19_ wbm0_adr_o_18_ wbm0_adr_o_17_ wbm0_adr_o_16_ wbm0_adr_o_15_ wbm0_adr_o_14_ wbm0_adr_o_13_ wbm0_adr_o_12_ wbm0_adr_o_11_ wbm0_adr_o_10_ wbm0_adr_o_9_ wbm0_adr_o_8_ wbm0_adr_o_7_ wbm0_adr_o_6_ wbm0_adr_o_5_ wbm0_adr_o_4_ wbm0_adr_o_3_ wbm0_adr_o_2_ wbm0_adr_o_1_ wbm0_adr_o_0_ wbm0_dat_o_31_ wbm0_dat_o_30_ wbm0_dat_o_29_ wbm0_dat_o_28_ wbm0_dat_o_27_ wbm0_dat_o_26_ wbm0_dat_o_25_ wbm0_dat_o_24_ wbm0_dat_o_23_ wbm0_dat_o_22_ wbm0_dat_o_21_ wbm0_dat_o_20_ wbm0_dat_o_19_ wbm0_dat_o_18_ wbm0_dat_o_17_ wbm0_dat_o_16_ wbm0_dat_o_15_ wbm0_dat_o_14_ wbm0_dat_o_13_ wbm0_dat_o_12_ wbm0_dat_o_11_ wbm0_dat_o_10_ wbm0_dat_o_9_ wbm0_dat_o_8_ wbm0_dat_o_7_ wbm0_dat_o_6_ wbm0_dat_o_5_ wbm0_dat_o_4_ wbm0_dat_o_3_ wbm0_dat_o_2_ wbm0_dat_o_1_ wbm0_dat_o_0_ wbm0_sel_o_3_ wbm0_sel_o_2_ wbm0_sel_o_1_ wbm0_sel_o_0_ wbm0_we_o wbm0_cyc_o wbm0_stb_o wbm0_cti_o_2_ wbm0_cti_o_1_ wbm0_cti_o_0_ wbm0_bte_o_1_ wbm0_bte_o_0_ wbm1_adr_o_31_ wbm1_adr_o_30_ wbm1_adr_o_29_ wbm1_adr_o_28_ wbm1_adr_o_27_ wbm1_adr_o_26_ wbm1_adr_o_25_ wbm1_adr_o_24_ wbm1_adr_o_23_ wbm1_adr_o_22_ wbm1_adr_o_21_ wbm1_adr_o_20_ wbm1_adr_o_19_ wbm1_adr_o_18_ wbm1_adr_o_17_ wbm1_adr_o_16_ wbm1_adr_o_15_ wbm1_adr_o_14_ wbm1_adr_o_13_ wbm1_adr_o_12_ wbm1_adr_o_11_ wbm1_adr_o_10_ wbm1_adr_o_9_ wbm1_adr_o_8_ ...}
set output_ports [all_outputs]
{wbm0_dat_i_31_ wbm0_dat_i_30_ wbm0_dat_i_29_ wbm0_dat_i_28_ wbm0_dat_i_27_ wbm0_dat_i_26_ wbm0_dat_i_25_ wbm0_dat_i_24_ wbm0_dat_i_23_ wbm0_dat_i_22_ wbm0_dat_i_21_ wbm0_dat_i_20_ wbm0_dat_i_19_ wbm0_dat_i_18_ wbm0_dat_i_17_ wbm0_dat_i_16_ wbm0_dat_i_15_ wbm0_dat_i_14_ wbm0_dat_i_13_ wbm0_dat_i_12_ wbm0_dat_i_11_ wbm0_dat_i_10_ wbm0_dat_i_9_ wbm0_dat_i_8_ wbm0_dat_i_7_ wbm0_dat_i_6_ wbm0_dat_i_5_ wbm0_dat_i_4_ wbm0_dat_i_3_ wbm0_dat_i_2_ wbm0_dat_i_1_ wbm0_dat_i_0_ wbm0_ack_i wbm0_err_i wbm0_rty_i wbm1_dat_i_31_ wbm1_dat_i_30_ wbm1_dat_i_29_ wbm1_dat_i_28_ wbm1_dat_i_27_ wbm1_dat_i_26_ wbm1_dat_i_25_ wbm1_dat_i_24_ wbm1_dat_i_23_ wbm1_dat_i_22_ wbm1_dat_i_21_ wbm1_dat_i_20_ wbm1_dat_i_19_ wbm1_dat_i_18_ wbm1_dat_i_17_ wbm1_dat_i_16_ wbm1_dat_i_15_ wbm1_dat_i_14_ wbm1_dat_i_13_ wbm1_dat_i_12_ wbm1_dat_i_11_ wbm1_dat_i_10_ wbm1_dat_i_9_ wbm1_dat_i_8_ wbm1_dat_i_7_ wbm1_dat_i_6_ wbm1_dat_i_5_ wbm1_dat_i_4_ wbm1_dat_i_3_ wbm1_dat_i_2_ wbm1_dat_i_1_ wbm1_dat_i_0_ wbm1_ack_i wbm1_err_i wbm1_rty_i wbs0_adr_i_31_ wbs0_adr_i_30_ wbs0_adr_i_29_ wbs0_adr_i_28_ wbs0_adr_i_27_ wbs0_adr_i_26_ wbs0_adr_i_25_ wbs0_adr_i_24_ wbs0_adr_i_23_ wbs0_adr_i_22_ wbs0_adr_i_21_ wbs0_adr_i_20_ wbs0_adr_i_19_ wbs0_adr_i_18_ wbs0_adr_i_17_ wbs0_adr_i_16_ wbs0_adr_i_15_ wbs0_adr_i_14_ wbs0_adr_i_13_ wbs0_adr_i_12_ wbs0_adr_i_11_ wbs0_adr_i_10_ wbs0_adr_i_9_ wbs0_adr_i_8_ wbs0_adr_i_7_ wbs0_adr_i_6_ wbs0_adr_i_5_ wbs0_adr_i_4_ wbs0_adr_i_3_ wbs0_adr_i_2_ ...}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================


Information: There are 1127 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'arbiter_dbus_RTL'

Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'arbiter_dbus_RTL'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     841.7      0.00       0.0       0.0                              0.0282
    0:00:10     841.7      0.00       0.0       0.0                              0.0282
    0:00:10     841.7      0.00       0.0       0.0                              0.0282
    0:00:11     841.7      0.00       0.0       0.0                              0.0282

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:11     841.7      0.00       0.0       0.0                              0.0276
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
    0:00:11     864.4      0.00       0.0       0.0                              0.0164


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     864.4      0.00       0.0       0.0                              0.0164
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:12     864.4      0.00       0.0       0.0                              0.0161

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12     864.4      0.00       0.0       0.0                              0.0161
    0:00:13     836.3      0.00       0.0       0.0                              0.0184
    0:00:13     836.3      0.00       0.0       0.0                              0.0184
    0:00:13     836.3      0.00       0.0       0.0                              0.0184
    0:00:13     860.4      0.00       0.0       0.0                              0.0157
    0:00:13     859.0      0.00       0.0       0.0                              0.0157
    0:00:13     859.0      0.00       0.0       0.0                              0.0157
    0:00:13     859.0      0.00       0.0       0.0                              0.0157
    0:00:13     859.0      0.00       0.0       0.0                              0.0157
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
write -output  ../../Results/$design/final/${design}_final_combo.v -hierarchy -format verilog
Writing verilog file '/home/projects/aspdac18/Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
foreach_in_collection abc [get_ports sfllKey*] { 
  set abc [get_attribute $abc full_name]
  set pqr [split $abc "_"]
  set key_val [lindex $pqr 3]
   echo "add pin constraint $key_val $abc -Revised"
} > ../../Results/$design/final/key_constraints.do
exit

Thank you...
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_0_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_1_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_2_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_3_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_4_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_5_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_6_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_7_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_8_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_9_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_10_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_11_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_12_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_13_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_14_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_15_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_16_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_17_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_18_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_19_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_20_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_21_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_22_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_23_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_24_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_25_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_26_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_27_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_28_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_29_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_30_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_31_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_32_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_33_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_34_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_35_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_36_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_37_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_38_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_39_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_40_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_41_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_42_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_43_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_44_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_45_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_46_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_47_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_48_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_49_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_50_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_51_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_52_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_53_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_54_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_55_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_56_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_57_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_58_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_59_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_60_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_61_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_62_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_63_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_64_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_65_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_66_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_67_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_68_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_69_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_70_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_71_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_72_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_73_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_74_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_75_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_76_logic_1' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1263      1263    
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_77_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1262      1262    
--------------------------------------------------------------------------------
Non-equivalent       1         1       
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_79_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_78_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1262      1262    
--------------------------------------------------------------------------------
Non-equivalent       1         1       
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
                          CONFORMAL (R)
                   Version 17.10-s240 (29-Sep-2017) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2017. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 267 days old. You can download the latest version from http://downloads.cadence.com.

// Command: tclmode
// Command: set design $::env(DESIGN)
arbiter_dbus_RTL
// Command: read_library -Revised -Lib /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib
// Parsing file /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/lib/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.lib ...
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:23)
// Warning: (UDP3.2) Primitive has unspecified term(s) (occurrence:6)
// Warning: (IGN5.5) Redefined Liberty attributes are detected. Subsequent definitions are ignored (occurrence:10)
// Note: Read Liberty library successfully
0
// Command: read_design ../../files/$design.v        			-golden
// Parsing file ../../files/arbiter_dbus_RTL.v ...
// Golden root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: read_design ../../Results/$design/final/${design}_final_combo.v -revised
// Parsing file ../../Results/arbiter_dbus_RTL/final/arbiter_dbus_RTL_final_combo.v ...
// Revised root module is set to 'arbiter_dbus_RTL'
// Note: Read VERILOG design successfully
0
// Command: vpxmode
// Command: dofile ../../Results/$design/final/new_key_constraint.do
// Command: add pin constraint 1 sfllKey_0_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_1_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_2_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_3_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_4_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_5_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_6_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_7_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_8_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_9_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_10_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_11_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_12_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_13_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_14_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_15_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_16_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_17_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_18_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_19_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_20_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_21_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_22_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_23_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_24_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_25_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_26_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_27_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_28_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_29_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_30_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_31_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_32_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_33_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_34_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_35_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_36_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_37_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_38_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_39_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_40_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_41_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_42_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_43_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_44_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_45_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_46_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_47_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_48_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_49_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_50_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_51_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_52_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_53_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_54_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_55_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_56_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_57_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_58_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_59_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_60_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_61_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_62_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_63_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_64_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_65_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_66_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_67_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_68_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_69_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_70_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_71_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_72_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_73_logic_0 -Revised
// Command: add pin constraint 1 sfllKey_74_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_75_logic_1 -Revised
// Command: add pin constraint 1 sfllKey_76_logic_1 -Revised
// Command: add pin constraint 0 sfllKey_77_logic_0 -Revised
// Command: add pin constraint 0 sfllKey_78_logic_0 -Revised
// Command: set system mode lec
// Processing Golden ...
//  30% completed// 100% completed// Modeling Golden ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Processing Revised ...
//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed// 100% completed// Modeling Revised ...
//   0% completed//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed// 100% completed// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 1523
// Revised key points = 1524
// Mapping key points ...
//   1% completed//   2% completed//   3% completed//   4% completed//   5% completed//   6% completed//   7% completed//   8% completed//   9% completed//  10% completed//  11% completed//  12% completed//  13% completed//  14% completed//  15% completed//  16% completed//  17% completed//  18% completed//  19% completed//  20% completed//  21% completed//  22% completed//  23% completed//  24% completed//  25% completed//  26% completed//  27% completed//  28% completed//  29% completed//  30% completed//  31% completed//  32% completed//  33% completed//  34% completed//  35% completed//  36% completed//  37% completed//  38% completed//  39% completed//  40% completed//  41% completed//  42% completed//  43% completed//  44% completed//  45% completed//  46% completed//  47% completed//  48% completed//  49% completed//  50% completed//  51% completed//  52% completed//  53% completed//  54% completed//  55% completed//  56% completed//  57% completed//  58% completed//  59% completed//  60% completed//  61% completed//  62% completed//  63% completed//  64% completed//  65% completed//  66% completed//  67% completed//  68% completed//  69% completed//  70% completed//  71% completed//  72% completed//  73% completed//  74% completed//  75% completed//  76% completed//  77% completed//  78% completed//  79% completed//  80% completed//  81% completed//  82% completed//  83% completed//  84% completed//  85% completed//  86% completed//  87% completed//  88% completed//  89% completed//  90% completed//  91% completed//  92% completed//  93% completed//  94% completed//  95% completed//  96% completed//  97% completed//  98% completed//  99% completed// 100% completed// Warning: Primary input 'sfllKey_79_logic_0' in Revised has no correspondence in Golden
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO        Total   
--------------------------------------------------------------------------------
Golden            260    1263      1523    
--------------------------------------------------------------------------------
Revised           260    1263      1523    
================================================================================
Unmapped points:
================================================================================
Revised:
--------------------------------------------------------------------------------
Unmapped points   PI        Total   
--------------------------------------------------------------------------------
Extra             1         1       
================================================================================
// Command: add compared points -all
// 1263 compared points added to compare list
// Command: compare -NONEQ_stop 1
// Compare will stop on the 1st non-equivalent point
//   0% Comparing 0 out of 1263 points, 0 Non-equivalent// 100% Comparing 1263 out of 1263 points, 0 Non-equivalent================================================================================
Compared points      PO        Total   
--------------------------------------------------------------------------------
Equivalent           1262      1262    
--------------------------------------------------------------------------------
Non-equivalent       1         1       
================================================================================
// Command: report compare data  -Summary > ../../Results/$design/final/lec_key_constraint_log
// Command: exit -force
key constraint check
sec attained: 3
