TimeQuest Timing Analyzer report for Exp02
Tue Apr 11 20:38:03 2017
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock48MHz'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock48MHz'
 14. Slow Model Hold: 'clock'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock48MHz'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'clock48MHz'
 31. Fast Model Setup: 'clock'
 32. Fast Model Hold: 'clock48MHz'
 33. Fast Model Hold: 'clock'
 34. Fast Model Minimum Pulse Width: 'clock'
 35. Fast Model Minimum Pulse Width: 'clock48MHz'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; Exp02                                            ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }      ;
; clock48MHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock48MHz } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 68.23 MHz  ; 68.23 MHz       ; clock      ;      ;
; 160.98 MHz ; 160.98 MHz      ; clock48MHz ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow Model Setup Summary             ;
+------------+---------+---------------+
; Clock      ; Slack   ; End Point TNS ;
+------------+---------+---------------+
; clock48MHz ; -17.211 ; -236.724      ;
; clock      ; -13.656 ; -12126.441    ;
+------------+---------+---------------+


+------------------------------------+
; Slow Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clock48MHz ; 0.391 ; 0.000         ;
; clock      ; 1.204 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock      ; -1.423 ; -1046.758        ;
; clock48MHz ; -1.380 ; -61.380          ;
+------------+--------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock48MHz'                                                                                                                                                                                        ;
+---------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -17.211 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.464     ; 17.783     ;
; -17.211 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.464     ; 17.783     ;
; -17.211 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.464     ; 17.783     ;
; -17.211 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.464     ; 17.783     ;
; -17.211 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.464     ; 17.783     ;
; -17.211 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.464     ; 17.783     ;
; -17.211 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.464     ; 17.783     ;
; -17.211 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.464     ; 17.783     ;
; -17.002 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.575     ;
; -17.002 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.575     ;
; -17.002 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.575     ;
; -17.002 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.575     ;
; -17.002 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.575     ;
; -17.002 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.575     ;
; -17.002 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.575     ;
; -17.002 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.575     ;
; -16.987 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.560     ;
; -16.987 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.560     ;
; -16.987 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.560     ;
; -16.987 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.560     ;
; -16.987 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.560     ;
; -16.987 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.560     ;
; -16.987 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.560     ;
; -16.987 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.560     ;
; -16.746 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.462     ; 17.320     ;
; -16.746 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.462     ; 17.320     ;
; -16.746 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.462     ; 17.320     ;
; -16.746 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.462     ; 17.320     ;
; -16.746 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.462     ; 17.320     ;
; -16.746 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.462     ; 17.320     ;
; -16.746 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.462     ; 17.320     ;
; -16.746 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.462     ; 17.320     ;
; -16.647 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.218     ;
; -16.647 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.218     ;
; -16.647 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.218     ;
; -16.647 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.218     ;
; -16.647 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.218     ;
; -16.647 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.218     ;
; -16.647 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.218     ;
; -16.647 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.218     ;
; -16.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.217     ;
; -16.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.217     ;
; -16.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.217     ;
; -16.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.217     ;
; -16.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.217     ;
; -16.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.217     ;
; -16.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.217     ;
; -16.646 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.465     ; 17.217     ;
; -16.462 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.035     ;
; -16.462 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.035     ;
; -16.462 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.035     ;
; -16.462 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.035     ;
; -16.462 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.035     ;
; -16.462 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.035     ;
; -16.462 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.035     ;
; -16.462 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.463     ; 17.035     ;
; -14.234 ; Idecode:IDEC|reg_bank[8][0]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.488     ; 14.782     ;
; -14.060 ; Idecode:IDEC|reg_bank[13][2]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.487     ; 14.609     ;
; -14.025 ; Idecode:IDEC|reg_bank[8][0]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.487     ; 14.574     ;
; -14.021 ; Idecode:IDEC|reg_bank[4][5]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.475     ; 14.582     ;
; -14.010 ; Idecode:IDEC|reg_bank[8][0]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.487     ; 14.559     ;
; -13.996 ; Idecode:IDEC|reg_bank[12][13]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.526     ; 14.506     ;
; -13.973 ; Idecode:IDEC|reg_bank[14][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.503     ; 14.506     ;
; -13.907 ; Idecode:IDEC|reg_bank[18][10]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.480     ; 14.463     ;
; -13.896 ; Idecode:IDEC|reg_bank[14][9]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.503     ; 14.429     ;
; -13.851 ; Idecode:IDEC|reg_bank[13][2]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.486     ; 14.401     ;
; -13.836 ; Idecode:IDEC|reg_bank[13][2]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.486     ; 14.386     ;
; -13.812 ; Idecode:IDEC|reg_bank[4][5]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.474     ; 14.374     ;
; -13.797 ; Idecode:IDEC|reg_bank[4][5]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.474     ; 14.359     ;
; -13.789 ; Idecode:IDEC|reg_bank[18][0]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.414     ; 14.411     ;
; -13.787 ; Idecode:IDEC|reg_bank[12][13]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.525     ; 14.298     ;
; -13.786 ; Idecode:IDEC|reg_bank[21][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.374     ; 14.448     ;
; -13.772 ; Idecode:IDEC|reg_bank[12][13]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.525     ; 14.283     ;
; -13.769 ; Idecode:IDEC|reg_bank[8][0]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.486     ; 14.319     ;
; -13.767 ; Idecode:IDEC|reg_bank[9][13]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.541     ; 14.262     ;
; -13.764 ; Idecode:IDEC|reg_bank[14][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.502     ; 14.298     ;
; -13.749 ; Idecode:IDEC|reg_bank[14][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.502     ; 14.283     ;
; -13.744 ; Idecode:IDEC|reg_bank[6][3]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.456     ; 14.324     ;
; -13.737 ; Idecode:IDEC|reg_bank[22][0]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.397     ; 14.376     ;
; -13.709 ; Idecode:IDEC|reg_bank[27][0]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.539     ; 14.206     ;
; -13.698 ; Idecode:IDEC|reg_bank[18][10]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.479     ; 14.255     ;
; -13.697 ; Idecode:IDEC|reg_bank[4][1]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.475     ; 14.258     ;
; -13.687 ; Idecode:IDEC|reg_bank[14][9]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.502     ; 14.221     ;
; -13.683 ; Idecode:IDEC|reg_bank[18][10]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.479     ; 14.240     ;
; -13.672 ; Idecode:IDEC|reg_bank[14][9]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.502     ; 14.206     ;
; -13.670 ; Idecode:IDEC|reg_bank[8][0]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.489     ; 14.217     ;
; -13.669 ; Idecode:IDEC|reg_bank[8][0]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.489     ; 14.216     ;
; -13.631 ; Idecode:IDEC|reg_bank[14][13]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.503     ; 14.164     ;
; -13.619 ; Idecode:IDEC|reg_bank[9][3]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.486     ; 14.169     ;
; -13.608 ; Idecode:IDEC|reg_bank[7][3]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.457     ; 14.187     ;
; -13.595 ; Idecode:IDEC|reg_bank[13][2]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.485     ; 14.146     ;
; -13.580 ; Idecode:IDEC|reg_bank[18][0]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.413     ; 14.203     ;
; -13.577 ; Idecode:IDEC|reg_bank[21][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.373     ; 14.240     ;
; -13.576 ; Idecode:IDEC|reg_bank[13][0]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.472     ; 14.140     ;
; -13.565 ; Idecode:IDEC|reg_bank[18][0]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.413     ; 14.188     ;
; -13.562 ; Idecode:IDEC|reg_bank[21][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.373     ; 14.225     ;
; -13.558 ; Idecode:IDEC|reg_bank[9][13]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.540     ; 14.054     ;
; -13.556 ; Idecode:IDEC|reg_bank[4][5]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.473     ; 14.119     ;
; -13.543 ; Idecode:IDEC|reg_bank[9][13]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.540     ; 14.039     ;
; -13.538 ; Idecode:IDEC|reg_bank[18][22]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.523     ; 14.051     ;
+---------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                         ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -13.656 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 14.664     ;
; -13.656 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 14.664     ;
; -13.656 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 14.664     ;
; -13.656 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 14.664     ;
; -13.656 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 14.664     ;
; -13.656 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 14.664     ;
; -13.656 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 14.664     ;
; -13.656 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.028     ; 14.664     ;
; -13.655 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.030     ; 14.661     ;
; -13.655 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.030     ; 14.661     ;
; -13.655 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.030     ; 14.661     ;
; -13.655 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.030     ; 14.661     ;
; -13.655 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.030     ; 14.661     ;
; -13.655 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.030     ; 14.661     ;
; -13.655 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.030     ; 14.661     ;
; -13.655 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.030     ; 14.661     ;
; -13.610 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.600     ;
; -13.610 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.600     ;
; -13.610 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.600     ;
; -13.610 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.600     ;
; -13.610 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.600     ;
; -13.610 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.600     ;
; -13.610 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.600     ;
; -13.610 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.600     ;
; -13.608 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.035     ; 14.609     ;
; -13.608 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.035     ; 14.609     ;
; -13.608 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.035     ; 14.609     ;
; -13.608 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.035     ; 14.609     ;
; -13.608 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.035     ; 14.609     ;
; -13.608 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.035     ; 14.609     ;
; -13.608 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.035     ; 14.609     ;
; -13.608 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.035     ; 14.609     ;
; -13.603 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.032     ; 14.607     ;
; -13.603 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.032     ; 14.607     ;
; -13.603 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.032     ; 14.607     ;
; -13.603 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.032     ; 14.607     ;
; -13.603 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.032     ; 14.607     ;
; -13.603 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.032     ; 14.607     ;
; -13.603 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.032     ; 14.607     ;
; -13.603 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.032     ; 14.607     ;
; -13.582 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 14.571     ;
; -13.582 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 14.571     ;
; -13.582 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 14.571     ;
; -13.582 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 14.571     ;
; -13.582 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 14.571     ;
; -13.582 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 14.571     ;
; -13.582 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 14.571     ;
; -13.582 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.047     ; 14.571     ;
; -13.581 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.571     ;
; -13.581 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.571     ;
; -13.581 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.571     ;
; -13.581 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.571     ;
; -13.581 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.571     ;
; -13.581 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.571     ;
; -13.581 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.571     ;
; -13.581 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.046     ; 14.571     ;
; -13.569 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.048     ; 14.557     ;
; -13.569 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.048     ; 14.557     ;
; -13.569 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.048     ; 14.557     ;
; -13.569 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.048     ; 14.557     ;
; -13.569 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.048     ; 14.557     ;
; -13.569 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.048     ; 14.557     ;
; -13.569 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.048     ; 14.557     ;
; -13.569 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.048     ; 14.557     ;
; -13.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.045     ; 14.552     ;
; -13.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.045     ; 14.552     ;
; -13.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.045     ; 14.552     ;
; -13.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.045     ; 14.552     ;
; -13.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.045     ; 14.552     ;
; -13.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.045     ; 14.552     ;
; -13.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.045     ; 14.552     ;
; -13.561 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.045     ; 14.552     ;
; -13.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.488     ;
; -13.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.488     ;
; -13.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.488     ;
; -13.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.488     ;
; -13.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.488     ;
; -13.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.488     ;
; -13.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.488     ;
; -13.529 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.488     ;
; -13.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; 0.062      ; 14.626     ;
; -13.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; 0.062      ; 14.626     ;
; -13.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; 0.062      ; 14.626     ;
; -13.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; 0.062      ; 14.626     ;
; -13.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; 0.062      ; 14.626     ;
; -13.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; 0.062      ; 14.626     ;
; -13.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; 0.062      ; 14.626     ;
; -13.528 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; 0.062      ; 14.626     ;
; -13.526 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.485     ;
; -13.526 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.485     ;
; -13.526 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.485     ;
; -13.526 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.485     ;
; -13.526 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.485     ;
; -13.526 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.485     ;
; -13.526 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.485     ;
; -13.526 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.077     ; 14.485     ;
; -13.524 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[16][31] ; clock        ; clock       ; 1.000        ; -0.035     ; 14.525     ;
; -13.524 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[16][31] ; clock        ; clock       ; 1.000        ; -0.035     ; 14.525     ;
; -13.524 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[16][31] ; clock        ; clock       ; 1.000        ; -0.035     ; 14.525     ;
; -13.524 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[16][31] ; clock        ; clock       ; 1.000        ; -0.035     ; 14.525     ;
+---------+---------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock48MHz'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_RS                     ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_E                      ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_RW_INT                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.782      ;
; 0.523 ; LCD_Display:lcd|state.FUNC_SET             ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.789      ;
; 0.528 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.794      ;
; 0.534 ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; LCD_Display:lcd|state.LINE2                ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.800      ;
; 0.536 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.802      ;
; 0.542 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.809      ;
; 0.567 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.833      ;
; 0.649 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.915      ;
; 0.661 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.928      ;
; 0.664 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.930      ;
; 0.704 ; LCD_Display:lcd|state.RESET3               ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.970      ;
; 0.738 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.004      ;
; 0.739 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.005      ;
; 0.753 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.019      ;
; 0.757 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.023      ;
; 0.788 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.054      ;
; 0.796 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.062      ;
; 0.798 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; LCD_Display:lcd|state.RESET2               ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.066      ;
; 0.806 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_Display:lcd|state.DISPLAY_OFF          ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.080      ;
; 0.821 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.087      ;
; 0.834 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.100      ;
; 0.834 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.101      ;
; 0.837 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.HOLD                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[1]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.107      ;
; 0.845 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.112      ;
; 0.855 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.121      ;
; 0.871 ; LCD_Display:lcd|next_command.RESET2        ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.138      ;
; 0.873 ; LCD_Display:lcd|CHAR_COUNT[0]              ; LCD_Display:lcd|CHAR_COUNT[0]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.139      ;
; 0.887 ; LCD_Display:lcd|state.DISPLAY_ON           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.153      ;
; 0.895 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.161      ;
; 0.902 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.168      ;
; 0.917 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.183      ;
; 0.927 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.193      ;
; 0.929 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.195      ;
; 0.931 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.197      ;
; 0.931 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.197      ;
; 0.965 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.232      ;
; 1.012 ; LCD_Display:lcd|state.RESET1               ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.277      ;
; 1.021 ; LCD_Display:lcd|CHAR_COUNT[2]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.287      ;
; 1.070 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.006      ; 1.342      ;
; 1.070 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.006      ; 1.342      ;
; 1.078 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_400HZ_Enable           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.344      ;
; 1.082 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.349      ;
; 1.082 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.349      ;
; 1.083 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.350      ;
; 1.084 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.351      ;
; 1.087 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.354      ;
; 1.119 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.385      ;
; 1.125 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.392      ;
; 1.126 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.393      ;
; 1.179 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.445      ;
; 1.181 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.447      ;
; 1.184 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.450      ;
; 1.189 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.455      ;
; 1.191 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.457      ;
; 1.193 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.462      ;
; 1.196 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.462      ;
; 1.207 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.473      ;
; 1.218 ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.484      ;
; 1.220 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.486      ;
; 1.220 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.486      ;
; 1.220 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.486      ;
; 1.221 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.487      ;
; 1.224 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.490      ;
; 1.231 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.497      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                        ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.204 ; Ifetch:IFT|PC[7]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.470      ;
; 1.339 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.605      ;
; 1.474 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.740      ;
; 1.515 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.781      ;
; 1.731 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.997      ;
; 1.855 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.121      ;
; 1.868 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.134      ;
; 1.930 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.196      ;
; 1.999 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.265      ;
; 2.043 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.309      ;
; 2.080 ; Ifetch:IFT|PC[7]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.244      ; 2.558      ;
; 2.081 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.347      ;
; 2.112 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.378      ;
; 2.150 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.416      ;
; 2.156 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.422      ;
; 2.194 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.460      ;
; 2.204 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.244      ; 2.682      ;
; 2.346 ; Ifetch:IFT|PC[7]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.237      ; 2.817      ;
; 2.381 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.244      ; 2.859      ;
; 2.480 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.237      ; 2.951      ;
; 2.496 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.237      ; 2.967      ;
; 2.497 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.390      ; 3.153      ;
; 2.622 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.093      ;
; 2.629 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.107      ;
; 2.667 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.145      ;
; 2.685 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.156      ;
; 2.714 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.390      ; 3.370      ;
; 2.731 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.209      ;
; 2.734 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.212      ;
; 2.780 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.258      ;
; 2.791 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.269      ;
; 2.831 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.390      ; 3.487      ;
; 2.875 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.353      ;
; 2.885 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.390      ; 3.541      ;
; 2.899 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.377      ;
; 2.904 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.382      ;
; 2.905 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.376      ;
; 2.927 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.390      ; 3.583      ;
; 2.942 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.420      ;
; 2.943 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.414      ;
; 2.954 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.390      ; 3.610      ;
; 2.988 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.466      ;
; 2.996 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.390      ; 3.652      ;
; 2.997 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.468      ;
; 3.026 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.504      ;
; 3.038 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.509      ;
; 3.040 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.390      ; 3.696      ;
; 3.048 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.390      ; 3.704      ;
; 3.078 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.549      ;
; 3.141 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.612      ;
; 3.142 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.634      ; 4.010      ;
; 3.186 ; Idecode:IDEC|reg_bank[15][5]  ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; -0.074     ; 3.378      ;
; 3.191 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.662      ;
; 3.229 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.700      ;
; 3.254 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.725      ;
; 3.261 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.390      ; 3.917      ;
; 3.292 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.763      ;
; 3.330 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.390      ; 3.986      ;
; 3.340 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.811      ;
; 3.355 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.833      ;
; 3.374 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.390      ; 4.030      ;
; 3.426 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.627      ; 4.287      ;
; 3.434 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.634      ; 4.302      ;
; 3.453 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.924      ;
; 3.468 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.946      ;
; 3.475 ; Idecode:IDEC|reg_bank[31][21] ; Idecode:IDEC|reg_bank[15][21]                                                                     ; clock        ; clock       ; 0.000        ; 0.045      ; 3.786      ;
; 3.491 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.237      ; 3.962      ;
; 3.506 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.244      ; 3.984      ;
; 3.507 ; Idecode:IDEC|reg_bank[6][14]  ; Idecode:IDEC|reg_bank[24][14]                                                                     ; clock        ; clock       ; 0.000        ; -0.024     ; 3.749      ;
; 3.513 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.634      ; 4.381      ;
; 3.580 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.634      ; 4.448      ;
; 3.605 ; Idecode:IDEC|reg_bank[15][5]  ; Idecode:IDEC|reg_bank[28][7]                                                                      ; clock        ; clock       ; 0.000        ; -0.074     ; 3.797      ;
; 3.623 ; Idecode:IDEC|reg_bank[13][5]  ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; -0.073     ; 3.816      ;
; 3.628 ; Idecode:IDEC|reg_bank[30][5]  ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; 0.034      ; 3.928      ;
; 3.654 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.627      ; 4.515      ;
; 3.667 ; Idecode:IDEC|reg_bank[7][14]  ; Idecode:IDEC|reg_bank[24][14]                                                                     ; clock        ; clock       ; 0.000        ; -0.024     ; 3.909      ;
; 3.697 ; Idecode:IDEC|reg_bank[27][5]  ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; 0.087      ; 4.050      ;
; 3.702 ; Idecode:IDEC|reg_bank[10][5]  ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; 0.076      ; 4.044      ;
; 3.709 ; Idecode:IDEC|reg_bank[15][5]  ; Idecode:IDEC|reg_bank[24][5]                                                                      ; clock        ; clock       ; 0.000        ; -0.056     ; 3.919      ;
; 3.725 ; Idecode:IDEC|reg_bank[21][6]  ; Idecode:IDEC|reg_bank[25][6]                                                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 3.990      ;
; 3.747 ; Idecode:IDEC|reg_bank[3][1]   ; Idecode:IDEC|reg_bank[25][1]                                                                      ; clock        ; clock       ; 0.000        ; -0.102     ; 3.911      ;
; 3.754 ; Idecode:IDEC|reg_bank[31][5]  ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; 0.046      ; 4.066      ;
; 3.782 ; Idecode:IDEC|reg_bank[29][14] ; Idecode:IDEC|reg_bank[24][14]                                                                     ; clock        ; clock       ; 0.000        ; -0.050     ; 3.998      ;
; 3.788 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.634      ; 4.656      ;
; 3.788 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.634      ; 4.656      ;
; 3.789 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.627      ; 4.650      ;
; 3.800 ; Idecode:IDEC|reg_bank[11][13] ; Idecode:IDEC|reg_bank[24][14]                                                                     ; clock        ; clock       ; 0.000        ; -0.044     ; 4.022      ;
; 3.802 ; Idecode:IDEC|reg_bank[13][7]  ; Idecode:IDEC|reg_bank[28][7]                                                                      ; clock        ; clock       ; 0.000        ; -0.073     ; 3.995      ;
; 3.807 ; Idecode:IDEC|reg_bank[21][6]  ; Idecode:IDEC|reg_bank[28][7]                                                                      ; clock        ; clock       ; 0.000        ; 0.105      ; 4.178      ;
; 3.812 ; Idecode:IDEC|reg_bank[15][14] ; Idecode:IDEC|reg_bank[24][14]                                                                     ; clock        ; clock       ; 0.000        ; -0.020     ; 4.058      ;
; 3.822 ; Idecode:IDEC|reg_bank[23][28] ; Idecode:IDEC|reg_bank[5][28]                                                                      ; clock        ; clock       ; 0.000        ; -0.002     ; 4.086      ;
; 3.829 ; Idecode:IDEC|reg_bank[3][5]   ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; 0.004      ; 4.099      ;
; 3.830 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.634      ; 4.698      ;
; 3.835 ; Idecode:IDEC|reg_bank[15][5]  ; Idecode:IDEC|reg_bank[25][6]                                                                      ; clock        ; clock       ; 0.000        ; -0.180     ; 3.921      ;
; 3.840 ; Idecode:IDEC|reg_bank[6][16]  ; Idecode:IDEC|reg_bank[28][16]                                                                     ; clock        ; clock       ; 0.000        ; 0.019      ; 4.125      ;
; 3.847 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.634      ; 4.715      ;
; 3.872 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.634      ; 4.740      ;
; 3.874 ; Idecode:IDEC|reg_bank[31][7]  ; Idecode:IDEC|reg_bank[28][7]                                                                      ; clock        ; clock       ; 0.000        ; 0.046      ; 4.186      ;
; 3.879 ; Idecode:IDEC|reg_bank[31][21] ; Idecode:IDEC|reg_bank[13][21]                                                                     ; clock        ; clock       ; 0.000        ; 0.044      ; 4.189      ;
; 3.884 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.627      ; 4.745      ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clock ; Rise       ; clock                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][10]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][10]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][11]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][11]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][12]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][12]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][13]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][13]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][14]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][14]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][15]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][15]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][16]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][16]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][17]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][17]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][18]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][18]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][19]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][19]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][20]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][20]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][21]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][21]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][22]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][22]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][23]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][23]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][24]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][24]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][25]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][25]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][26]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][26]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][27]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][27]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][28]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][28]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][29]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][29]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][2]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][2]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][30]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][30]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][31]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][31]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][3]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][3]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][4]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][4]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][5]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][5]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][6]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][6]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][7]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][7]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][8]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][8]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][9]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][9]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[11][0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[11][0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[11][10]                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock48MHz'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock48MHz ; Rise       ; clock48MHz                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_ON           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 3.205 ; 3.205 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 2.268 ; 2.268 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 1.014 ; 1.014 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.329 ; 0.329 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 9.349 ; 9.349 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.444 ; 8.444 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.677 ; 8.677 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.237 ; 8.237 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.133 ; 9.133 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 8.691 ; 8.691 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.520 ; 7.520 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 9.349 ; 9.349 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.257 ; 8.257 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 7.676 ; 7.676 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 8.626 ; 8.626 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 9.878 ; 9.878 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.520 ; 7.520 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.444 ; 8.444 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.677 ; 8.677 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.237 ; 8.237 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.133 ; 9.133 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 8.691 ; 8.691 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.520 ; 7.520 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 9.349 ; 9.349 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.257 ; 8.257 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 7.676 ; 7.676 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 8.626 ; 8.626 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 9.878 ; 9.878 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 9.355 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 9.840 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 9.840 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 9.375 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.375 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 9.355 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 9.365 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 9.375 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 9.880 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 9.355 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 9.840 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 9.840 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 9.375 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.375 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 9.355 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 9.365 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 9.375 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 9.880 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 9.355     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 9.840     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 9.840     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 9.375     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.375     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 9.355     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 9.365     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 9.375     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 9.880     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 9.355     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 9.840     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 9.840     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 9.375     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.375     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 9.355     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 9.365     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 9.375     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 9.880     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------+
; Fast Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clock48MHz ; -7.494 ; -80.085       ;
; clock      ; -6.292 ; -5539.882     ;
+------------+--------+---------------+


+------------------------------------+
; Fast Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clock48MHz ; 0.215 ; 0.000         ;
; clock      ; 0.532 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock      ; -1.423 ; -1046.758        ;
; clock48MHz ; -1.380 ; -61.380          ;
+------------+--------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock48MHz'                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -7.494 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.454      ;
; -7.494 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.454      ;
; -7.494 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.454      ;
; -7.494 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.454      ;
; -7.494 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.454      ;
; -7.494 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.454      ;
; -7.494 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.454      ;
; -7.494 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.454      ;
; -7.439 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 8.398      ;
; -7.439 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 8.398      ;
; -7.439 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 8.398      ;
; -7.439 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 8.398      ;
; -7.439 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 8.398      ;
; -7.439 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 8.398      ;
; -7.439 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 8.398      ;
; -7.439 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 8.398      ;
; -7.416 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.377      ;
; -7.416 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.377      ;
; -7.416 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.377      ;
; -7.416 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.377      ;
; -7.416 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.377      ;
; -7.416 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.377      ;
; -7.416 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.377      ;
; -7.416 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.377      ;
; -7.275 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.236      ;
; -7.275 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.236      ;
; -7.275 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.236      ;
; -7.275 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.236      ;
; -7.275 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.236      ;
; -7.275 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.236      ;
; -7.275 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.236      ;
; -7.275 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.236      ;
; -7.250 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.208      ;
; -7.250 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.208      ;
; -7.250 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.208      ;
; -7.250 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.208      ;
; -7.250 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.208      ;
; -7.250 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.208      ;
; -7.250 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.208      ;
; -7.250 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.208      ;
; -7.249 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.207      ;
; -7.249 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.207      ;
; -7.249 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.207      ;
; -7.249 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.207      ;
; -7.249 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.207      ;
; -7.249 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.207      ;
; -7.249 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.207      ;
; -7.249 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 8.207      ;
; -7.186 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.147      ;
; -7.186 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.147      ;
; -7.186 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.147      ;
; -7.186 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.147      ;
; -7.186 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.147      ;
; -7.186 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.147      ;
; -7.186 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.147      ;
; -7.186 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.071     ; 8.147      ;
; -5.517 ; Idecode:IDEC|reg_bank[13][2]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.051     ; 6.498      ;
; -5.496 ; Idecode:IDEC|reg_bank[8][0]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.015     ; 6.513      ;
; -5.462 ; Idecode:IDEC|reg_bank[13][2]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.052     ; 6.442      ;
; -5.441 ; Idecode:IDEC|reg_bank[8][0]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.016     ; 6.457      ;
; -5.439 ; Idecode:IDEC|reg_bank[13][2]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.050     ; 6.421      ;
; -5.437 ; Idecode:IDEC|reg_bank[14][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.066     ; 6.403      ;
; -5.432 ; Idecode:IDEC|reg_bank[4][5]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.010     ; 6.454      ;
; -5.418 ; Idecode:IDEC|reg_bank[8][0]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.014     ; 6.436      ;
; -5.397 ; Idecode:IDEC|reg_bank[12][13]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.058     ; 6.371      ;
; -5.382 ; Idecode:IDEC|reg_bank[14][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.067     ; 6.347      ;
; -5.377 ; Idecode:IDEC|reg_bank[4][5]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.011     ; 6.398      ;
; -5.368 ; Idecode:IDEC|reg_bank[18][10]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.043     ; 6.357      ;
; -5.361 ; Idecode:IDEC|reg_bank[14][9]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.066     ; 6.327      ;
; -5.359 ; Idecode:IDEC|reg_bank[14][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.065     ; 6.326      ;
; -5.354 ; Idecode:IDEC|reg_bank[4][5]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.009     ; 6.377      ;
; -5.342 ; Idecode:IDEC|reg_bank[12][13]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.059     ; 6.315      ;
; -5.333 ; Idecode:IDEC|reg_bank[9][13]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.069     ; 6.296      ;
; -5.331 ; Idecode:IDEC|reg_bank[18][0]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; 0.002      ; 6.365      ;
; -5.319 ; Idecode:IDEC|reg_bank[12][13]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.057     ; 6.294      ;
; -5.313 ; Idecode:IDEC|reg_bank[18][10]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.044     ; 6.301      ;
; -5.312 ; Idecode:IDEC|reg_bank[27][0]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.035     ; 6.309      ;
; -5.306 ; Idecode:IDEC|reg_bank[14][9]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.067     ; 6.271      ;
; -5.301 ; Idecode:IDEC|reg_bank[6][3]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.030     ; 6.303      ;
; -5.300 ; Idecode:IDEC|reg_bank[21][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; 0.031      ; 6.363      ;
; -5.298 ; Idecode:IDEC|reg_bank[13][2]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.050     ; 6.280      ;
; -5.295 ; Idecode:IDEC|reg_bank[4][1]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.010     ; 6.317      ;
; -5.290 ; Idecode:IDEC|reg_bank[22][0]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; 0.032      ; 6.354      ;
; -5.290 ; Idecode:IDEC|reg_bank[18][10]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.042     ; 6.280      ;
; -5.283 ; Idecode:IDEC|reg_bank[14][9]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.065     ; 6.250      ;
; -5.278 ; Idecode:IDEC|reg_bank[9][13]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.070     ; 6.240      ;
; -5.277 ; Idecode:IDEC|reg_bank[8][0]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.014     ; 6.295      ;
; -5.276 ; Idecode:IDEC|reg_bank[18][0]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; 0.001      ; 6.309      ;
; -5.273 ; Idecode:IDEC|reg_bank[13][2]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 6.252      ;
; -5.272 ; Idecode:IDEC|reg_bank[13][2]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.053     ; 6.251      ;
; -5.269 ; Idecode:IDEC|reg_bank[18][22]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.054     ; 6.247      ;
; -5.261 ; Idecode:IDEC|reg_bank[14][13]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.066     ; 6.227      ;
; -5.257 ; Idecode:IDEC|reg_bank[27][0]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.036     ; 6.253      ;
; -5.257 ; Idecode:IDEC|reg_bank[7][3]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.030     ; 6.259      ;
; -5.255 ; Idecode:IDEC|reg_bank[9][13]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.068     ; 6.219      ;
; -5.253 ; Idecode:IDEC|reg_bank[18][0]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; 0.003      ; 6.288      ;
; -5.252 ; Idecode:IDEC|reg_bank[8][0]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.017     ; 6.267      ;
; -5.251 ; Idecode:IDEC|reg_bank[8][0]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.017     ; 6.266      ;
; -5.246 ; Idecode:IDEC|reg_bank[6][3]                                                                       ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.031     ; 6.247      ;
; -5.245 ; Idecode:IDEC|reg_bank[21][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; 0.030      ; 6.307      ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -6.292 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.274      ;
; -6.292 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.274      ;
; -6.292 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.274      ;
; -6.292 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.274      ;
; -6.292 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.274      ;
; -6.292 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.274      ;
; -6.292 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.274      ;
; -6.292 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[30][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.274      ;
; -6.289 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.271      ;
; -6.289 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.271      ;
; -6.289 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.271      ;
; -6.289 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.271      ;
; -6.289 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.271      ;
; -6.289 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.271      ;
; -6.289 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.271      ;
; -6.289 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[22][29] ; clock        ; clock       ; 1.000        ; -0.050     ; 7.271      ;
; -6.271 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.059     ; 7.244      ;
; -6.271 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.059     ; 7.244      ;
; -6.271 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.059     ; 7.244      ;
; -6.271 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.059     ; 7.244      ;
; -6.271 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.059     ; 7.244      ;
; -6.271 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.059     ; 7.244      ;
; -6.271 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.059     ; 7.244      ;
; -6.271 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[9][27]  ; clock        ; clock       ; 1.000        ; -0.059     ; 7.244      ;
; -6.269 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.058     ; 7.243      ;
; -6.269 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.058     ; 7.243      ;
; -6.269 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.058     ; 7.243      ;
; -6.269 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.058     ; 7.243      ;
; -6.269 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.058     ; 7.243      ;
; -6.269 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.058     ; 7.243      ;
; -6.269 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.058     ; 7.243      ;
; -6.269 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[8][27]  ; clock        ; clock       ; 1.000        ; -0.058     ; 7.243      ;
; -6.258 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.258 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.258 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.258 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.258 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.258 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.258 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.258 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[6][31]  ; clock        ; clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.257 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.097     ; 7.192      ;
; -6.257 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.097     ; 7.192      ;
; -6.257 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.097     ; 7.192      ;
; -6.257 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.097     ; 7.192      ;
; -6.257 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.097     ; 7.192      ;
; -6.257 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.097     ; 7.192      ;
; -6.257 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.097     ; 7.192      ;
; -6.257 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[19][30] ; clock        ; clock       ; 1.000        ; -0.097     ; 7.192      ;
; -6.255 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.098     ; 7.189      ;
; -6.255 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.098     ; 7.189      ;
; -6.255 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.098     ; 7.189      ;
; -6.255 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.098     ; 7.189      ;
; -6.255 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.098     ; 7.189      ;
; -6.255 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.098     ; 7.189      ;
; -6.255 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.098     ; 7.189      ;
; -6.255 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[27][30] ; clock        ; clock       ; 1.000        ; -0.098     ; 7.189      ;
; -6.254 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.069     ; 7.217      ;
; -6.254 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.069     ; 7.217      ;
; -6.254 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.069     ; 7.217      ;
; -6.254 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.069     ; 7.217      ;
; -6.254 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.069     ; 7.217      ;
; -6.254 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.069     ; 7.217      ;
; -6.254 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.069     ; 7.217      ;
; -6.254 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[4][31]  ; clock        ; clock       ; 1.000        ; -0.069     ; 7.217      ;
; -6.253 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.068     ; 7.217      ;
; -6.253 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.068     ; 7.217      ;
; -6.253 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.068     ; 7.217      ;
; -6.253 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.068     ; 7.217      ;
; -6.253 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.068     ; 7.217      ;
; -6.253 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.068     ; 7.217      ;
; -6.253 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.068     ; 7.217      ;
; -6.253 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[23][29] ; clock        ; clock       ; 1.000        ; -0.068     ; 7.217      ;
; -6.252 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.217      ;
; -6.252 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.217      ;
; -6.252 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.217      ;
; -6.252 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.217      ;
; -6.252 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.217      ;
; -6.252 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.217      ;
; -6.252 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.217      ;
; -6.252 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[19][29] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.217      ;
; -6.240 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.205      ;
; -6.240 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.205      ;
; -6.240 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.205      ;
; -6.240 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.205      ;
; -6.240 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.205      ;
; -6.240 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.205      ;
; -6.240 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.205      ;
; -6.240 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[19][31] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.205      ;
; -6.237 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.256      ;
; -6.237 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.256      ;
; -6.237 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.256      ;
; -6.237 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.256      ;
; -6.237 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.256      ;
; -6.237 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.256      ;
; -6.237 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.256      ;
; -6.237 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; Idecode:IDEC|reg_bank[6][29]  ; clock        ; clock       ; 1.000        ; -0.013     ; 7.256      ;
; -6.232 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ; Idecode:IDEC|reg_bank[16][31] ; clock        ; clock       ; 1.000        ; -0.066     ; 7.198      ;
; -6.232 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; Idecode:IDEC|reg_bank[16][31] ; clock        ; clock       ; 1.000        ; -0.066     ; 7.198      ;
; -6.232 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; Idecode:IDEC|reg_bank[16][31] ; clock        ; clock       ; 1.000        ; -0.066     ; 7.198      ;
; -6.232 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; Idecode:IDEC|reg_bank[16][31] ; clock        ; clock       ; 1.000        ; -0.066     ; 7.198      ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock48MHz'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_RS                     ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_E                      ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_RW_INT                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.389      ;
; 0.241 ; LCD_Display:lcd|state.FUNC_SET             ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.393      ;
; 0.244 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.396      ;
; 0.247 ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; LCD_Display:lcd|state.LINE2                ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.407      ;
; 0.264 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.416      ;
; 0.313 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.465      ;
; 0.322 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; LCD_Display:lcd|state.RESET3               ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.475      ;
; 0.337 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.489      ;
; 0.348 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.500      ;
; 0.354 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.506      ;
; 0.357 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; LCD_Display:lcd|state.RESET2               ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; LCD_Display:lcd|state.DISPLAY_OFF          ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[1]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.533      ;
; 0.384 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.HOLD                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.536      ;
; 0.389 ; LCD_Display:lcd|CHAR_COUNT[0]              ; LCD_Display:lcd|CHAR_COUNT[0]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; LCD_Display:lcd|next_command.RESET2        ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 0.542      ;
; 0.404 ; LCD_Display:lcd|state.DISPLAY_ON           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.556      ;
; 0.421 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.573      ;
; 0.425 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.577      ;
; 0.427 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.579      ;
; 0.429 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.581      ;
; 0.429 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.581      ;
; 0.433 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.585      ;
; 0.433 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.585      ;
; 0.437 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.588      ;
; 0.454 ; LCD_Display:lcd|state.RESET1               ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.606      ;
; 0.459 ; LCD_Display:lcd|CHAR_COUNT[2]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.611      ;
; 0.473 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_400HZ_Enable           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.625      ;
; 0.488 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.639      ;
; 0.489 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.640      ;
; 0.491 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.006      ; 0.649      ;
; 0.491 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.006      ; 0.649      ;
; 0.492 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.643      ;
; 0.492 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.643      ;
; 0.493 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.644      ;
; 0.495 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.650      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.504 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.002      ; 0.658      ;
; 0.504 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.002      ; 0.658      ;
; 0.504 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.002     ; 0.654      ;
; 0.505 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.658      ;
; 0.511 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.666      ;
; 0.517 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.670      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                        ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.532 ; Ifetch:IFT|PC[7]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.684      ;
; 0.610 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.762      ;
; 0.648 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.664 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.768 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.785 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.937      ;
; 0.793 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.945      ;
; 0.822 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.974      ;
; 0.856 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.008      ;
; 0.874 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.026      ;
; 0.898 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.050      ;
; 0.900 ; Ifetch:IFT|PC[7]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.180      ;
; 0.908 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.060      ;
; 0.923 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.075      ;
; 0.932 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.084      ;
; 0.947 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.099      ;
; 0.967 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.247      ;
; 1.018 ; Ifetch:IFT|PC[7]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.293      ;
; 1.026 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.306      ;
; 1.091 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.366      ;
; 1.098 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.215      ; 1.465      ;
; 1.104 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.379      ;
; 1.122 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.402      ;
; 1.138 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.413      ;
; 1.146 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.426      ;
; 1.153 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.433      ;
; 1.155 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.435      ;
; 1.165 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.440      ;
; 1.178 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.215      ; 1.545      ;
; 1.190 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.470      ;
; 1.224 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.504      ;
; 1.229 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.509      ;
; 1.242 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.522      ;
; 1.244 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.215      ; 1.611      ;
; 1.246 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.521      ;
; 1.255 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.215      ; 1.622      ;
; 1.259 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.539      ;
; 1.266 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.546      ;
; 1.270 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.545      ;
; 1.271 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.546      ;
; 1.276 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.556      ;
; 1.283 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.215      ; 1.650      ;
; 1.289 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.215      ; 1.656      ;
; 1.294 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.569      ;
; 1.300 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.580      ;
; 1.312 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.587      ;
; 1.317 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.215      ; 1.684      ;
; 1.324 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.215      ; 1.691      ;
; 1.332 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.215      ; 1.699      ;
; 1.342 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.617      ;
; 1.364 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.639      ;
; 1.377 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.357      ; 1.872      ;
; 1.388 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.663      ;
; 1.394 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.669      ;
; 1.418 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.693      ;
; 1.425 ; Idecode:IDEC|reg_bank[15][5]  ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; -0.032     ; 1.545      ;
; 1.429 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.215      ; 1.796      ;
; 1.433 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.708      ;
; 1.433 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.713      ;
; 1.463 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.215      ; 1.830      ;
; 1.478 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.215      ; 1.845      ;
; 1.485 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.760      ;
; 1.485 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.765      ;
; 1.505 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.352      ; 1.995      ;
; 1.509 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.137      ; 1.784      ;
; 1.509 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.142      ; 1.789      ;
; 1.517 ; Idecode:IDEC|reg_bank[6][14]  ; Idecode:IDEC|reg_bank[24][14]                                                                     ; clock        ; clock       ; 0.000        ; -0.019     ; 1.650      ;
; 1.520 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.357      ; 2.015      ;
; 1.531 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.357      ; 2.026      ;
; 1.540 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.357      ; 2.035      ;
; 1.543 ; Idecode:IDEC|reg_bank[31][21] ; Idecode:IDEC|reg_bank[15][21]                                                                     ; clock        ; clock       ; 0.000        ; 0.015      ; 1.710      ;
; 1.580 ; Idecode:IDEC|reg_bank[13][5]  ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; -0.033     ; 1.699      ;
; 1.584 ; Idecode:IDEC|reg_bank[7][14]  ; Idecode:IDEC|reg_bank[24][14]                                                                     ; clock        ; clock       ; 0.000        ; -0.019     ; 1.717      ;
; 1.592 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.352      ; 2.082      ;
; 1.593 ; Idecode:IDEC|reg_bank[15][5]  ; Idecode:IDEC|reg_bank[28][7]                                                                      ; clock        ; clock       ; 0.000        ; -0.032     ; 1.713      ;
; 1.626 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.357      ; 2.121      ;
; 1.626 ; Idecode:IDEC|reg_bank[10][5]  ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; 0.044      ; 1.822      ;
; 1.627 ; Idecode:IDEC|reg_bank[30][5]  ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; 0.021      ; 1.800      ;
; 1.642 ; Idecode:IDEC|reg_bank[27][5]  ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; 0.056      ; 1.850      ;
; 1.644 ; Idecode:IDEC|reg_bank[3][1]   ; Idecode:IDEC|reg_bank[25][1]                                                                      ; clock        ; clock       ; 0.000        ; -0.056     ; 1.740      ;
; 1.651 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.357      ; 2.146      ;
; 1.651 ; Idecode:IDEC|reg_bank[11][13] ; Idecode:IDEC|reg_bank[24][14]                                                                     ; clock        ; clock       ; 0.000        ; -0.028     ; 1.775      ;
; 1.655 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.352      ; 2.145      ;
; 1.657 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.357      ; 2.152      ;
; 1.666 ; Idecode:IDEC|reg_bank[21][6]  ; Idecode:IDEC|reg_bank[25][6]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.818      ;
; 1.670 ; Idecode:IDEC|reg_bank[31][5]  ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; 0.026      ; 1.848      ;
; 1.671 ; Idecode:IDEC|reg_bank[15][5]  ; Idecode:IDEC|reg_bank[24][5]                                                                      ; clock        ; clock       ; 0.000        ; -0.026     ; 1.797      ;
; 1.671 ; Idecode:IDEC|reg_bank[21][6]  ; Idecode:IDEC|reg_bank[28][7]                                                                      ; clock        ; clock       ; 0.000        ; 0.066      ; 1.889      ;
; 1.676 ; Idecode:IDEC|reg_bank[6][16]  ; Idecode:IDEC|reg_bank[28][16]                                                                     ; clock        ; clock       ; 0.000        ; 0.015      ; 1.843      ;
; 1.677 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.357      ; 2.172      ;
; 1.678 ; Idecode:IDEC|reg_bank[3][5]   ; Idecode:IDEC|reg_bank[28][5]                                                                      ; clock        ; clock       ; 0.000        ; 0.010      ; 1.840      ;
; 1.679 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.352      ; 2.169      ;
; 1.685 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.357      ; 2.180      ;
; 1.686 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.357      ; 2.181      ;
; 1.691 ; Idecode:IDEC|reg_bank[29][14] ; Idecode:IDEC|reg_bank[24][14]                                                                     ; clock        ; clock       ; 0.000        ; -0.035     ; 1.808      ;
; 1.691 ; Idecode:IDEC|reg_bank[15][5]  ; Idecode:IDEC|reg_bank[25][6]                                                                      ; clock        ; clock       ; 0.000        ; -0.098     ; 1.745      ;
; 1.694 ; Idecode:IDEC|reg_bank[23][28] ; Idecode:IDEC|reg_bank[5][28]                                                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 1.847      ;
; 1.697 ; Idecode:IDEC|reg_bank[15][14] ; Idecode:IDEC|reg_bank[24][14]                                                                     ; clock        ; clock       ; 0.000        ; -0.020     ; 1.829      ;
; 1.699 ; Idecode:IDEC|reg_bank[21][30] ; Idecode:IDEC|reg_bank[26][30]                                                                     ; clock        ; clock       ; 0.000        ; 0.026      ; 1.877      ;
; 1.702 ; Idecode:IDEC|reg_bank[27][21] ; Idecode:IDEC|reg_bank[15][21]                                                                     ; clock        ; clock       ; 0.000        ; 0.015      ; 1.869      ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a11~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a13~porta_address_reg7 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clock ; Rise       ; clock                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][10]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][10]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][11]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][11]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][12]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][12]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][13]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][13]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][14]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][14]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][15]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][15]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][16]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][16]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][17]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][17]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][18]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][18]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][19]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][19]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][20]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][20]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][21]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][21]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][22]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][22]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][23]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][23]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][24]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][24]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][25]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][25]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][26]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][26]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][27]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][27]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][28]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][28]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][29]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][29]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][2]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][2]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][30]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][30]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][31]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][31]                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][3]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][3]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][4]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][4]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][5]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][5]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][6]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][6]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][7]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][7]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][8]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][8]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][9]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[10][9]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[11][0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Idecode:IDEC|reg_bank[11][0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Idecode:IDEC|reg_bank[11][10]                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock48MHz'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock48MHz ; Rise       ; clock48MHz                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_ON           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 1.449 ; 1.449 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.833 ; 0.833 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.620 ; 0.620 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.429 ; 0.429 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 5.043 ; 5.043 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.593 ; 4.593 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.680 ; 4.680 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.506 ; 4.506 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 5.026 ; 5.026 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.822 ; 4.822 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.198 ; 4.198 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 5.043 ; 5.043 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.512 ; 4.512 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.256 ; 4.256 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 4.623 ; 4.623 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 5.383 ; 5.383 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.198 ; 4.198 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.593 ; 4.593 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.680 ; 4.680 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.506 ; 4.506 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 5.026 ; 5.026 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.822 ; 4.822 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.198 ; 4.198 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 5.043 ; 5.043 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.512 ; 4.512 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.256 ; 4.256 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 4.623 ; 4.623 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 5.383 ; 5.383 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 5.123 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 5.340 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 5.340 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 5.143 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 5.143 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 5.123 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 5.133 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 5.143 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 5.367 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 5.123 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 5.340 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 5.340 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 5.143 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 5.143 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 5.123 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 5.133 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 5.143 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 5.367 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 5.123     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 5.340     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 5.340     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 5.143     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 5.143     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 5.123     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 5.133     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 5.143     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 5.367     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 5.123     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 5.340     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 5.340     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 5.143     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 5.143     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 5.123     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 5.133     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 5.143     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 5.367     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -17.211    ; 0.215 ; N/A      ; N/A     ; -1.423              ;
;  clock           ; -13.656    ; 0.532 ; N/A      ; N/A     ; -1.423              ;
;  clock48MHz      ; -17.211    ; 0.215 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -12363.165 ; 0.0   ; 0.0      ; 0.0     ; -1108.138           ;
;  clock           ; -12126.441 ; 0.000 ; N/A      ; N/A     ; -1046.758           ;
;  clock48MHz      ; -236.724   ; 0.000 ; N/A      ; N/A     ; -61.380             ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 3.205 ; 3.205 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 2.268 ; 2.268 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 1.014 ; 1.014 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.429 ; 0.429 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 9.349 ; 9.349 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 8.444 ; 8.444 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 8.677 ; 8.677 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 8.237 ; 8.237 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 9.133 ; 9.133 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 8.691 ; 8.691 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.520 ; 7.520 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 9.349 ; 9.349 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 8.257 ; 8.257 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 7.676 ; 7.676 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 8.626 ; 8.626 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 9.878 ; 9.878 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.198 ; 4.198 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.593 ; 4.593 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 4.680 ; 4.680 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.506 ; 4.506 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 5.026 ; 5.026 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.822 ; 4.822 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.198 ; 4.198 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 5.043 ; 5.043 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.512 ; 4.512 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.256 ; 4.256 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 4.623 ; 4.623 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 5.383 ; 5.383 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock      ; clock      ; 9815948  ; 0        ; 0        ; 0        ;
; clock      ; clock48MHz ; 3217526  ; 0        ; 0        ; 0        ;
; clock48MHz ; clock48MHz ; 2263     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock      ; clock      ; 9815948  ; 0        ; 0        ; 0        ;
; clock      ; clock48MHz ; 3217526  ; 0        ; 0        ; 0        ;
; clock48MHz ; clock48MHz ; 2263     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1076  ; 1076 ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Tue Apr 11 20:37:58 2017
Info: Command: quartus_sta Exp02 -c Exp02
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Exp02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock48MHz clock48MHz
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.211
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.211      -236.724 clock48MHz 
    Info (332119):   -13.656    -12126.441 clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock48MHz 
    Info (332119):     1.204         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423     -1046.758 clock 
    Info (332119):    -1.380       -61.380 clock48MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.494
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.494       -80.085 clock48MHz 
    Info (332119):    -6.292     -5539.882 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock48MHz 
    Info (332119):     0.532         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423     -1046.758 clock 
    Info (332119):    -1.380       -61.380 clock48MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 360 megabytes
    Info: Processing ended: Tue Apr 11 20:38:03 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


