{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "FLAGM",
      "FLAGM2"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256",
      "RPRES",
      "AFP"
    ]
  },
  "Instructions": {
    "popcnt ax, bx": {
      "ExpectedInstructionCount": 15,
      "Comment": "0xf3 0x0f 0xb8",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "uxth w21, w20",
        "fmov s0, w21",
        "cnt v0.8b, v0.8b",
        "addp v0.8b, v0.8b, v0.8b",
        "umov w20, v0.b[0]",
        "mov x21, x4",
        "mov x22, x21",
        "bfxil x22, x20, #0, #16",
        "mov x4, x22",
        "tst w20, w20",
        "mov w20, #0x1",
        "mov x26, x20",
        "mov w20, #0x0",
        "mov x27, x20"
      ]
    },
    "popcnt eax, ebx": {
      "ExpectedInstructionCount": 11,
      "Comment": "0xf3 0x0f 0xb8",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "fmov s0, w20",
        "cnt v0.8b, v0.8b",
        "addv b0, v0.8b",
        "umov w21, v0.b[0]",
        "mov x4, x21",
        "tst w21, w21",
        "mov w20, #0x1",
        "mov x26, x20",
        "mov w20, #0x0",
        "mov x27, x20"
      ]
    },
    "popcnt rax, rbx": {
      "ExpectedInstructionCount": 11,
      "Comment": "0xf3 0x0f 0xb8",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "fmov d0, x20",
        "cnt v0.8b, v0.8b",
        "addv b0, v0.8b",
        "umov w21, v0.b[0]",
        "mov x4, x21",
        "tst w21, w21",
        "mov w20, #0x1",
        "mov x26, x20",
        "mov w20, #0x0",
        "mov x27, x20"
      ]
    },
    "tzcnt ax, bx": {
      "ExpectedInstructionCount": 10,
      "Comment": "0xf3 0x0f 0xbc",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "rbit w21, w20",
        "orr w21, w21, #0x8000",
        "clz w21, w21",
        "mov x20, x4",
        "mov x22, x20",
        "bfxil x22, x21, #0, #16",
        "mov x4, x22",
        "cmn wzr, w21, lsl #16",
        "rmif x21, #3, #nzCv"
      ]
    },
    "tzcnt eax, ebx": {
      "ExpectedInstructionCount": 6,
      "Comment": "0xf3 0x0f 0xbc",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "rbit w21, w20",
        "clz w21, w21",
        "mov x4, x21",
        "tst w21, w21",
        "rmif x21, #4, #nzCv"
      ]
    },
    "tzcnt rax, rbx": {
      "ExpectedInstructionCount": 6,
      "Comment": "0xf3 0x0f 0xbc",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "rbit x21, x20",
        "clz x21, x21",
        "mov x4, x21",
        "tst x21, x21",
        "rmif x21, #5, #nzCv"
      ]
    },
    "lzcnt ax, bx": {
      "ExpectedInstructionCount": 10,
      "Comment": "0xf3 0x0f 0xbd",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "lsl w21, w20, #16",
        "orr w21, w21, #0x8000",
        "clz w21, w21",
        "mov x20, x4",
        "mov x22, x20",
        "bfxil x22, x21, #0, #16",
        "mov x4, x22",
        "cmn wzr, w21, lsl #16",
        "rmif x21, #3, #nzCv"
      ]
    },
    "lzcnt eax, ebx": {
      "ExpectedInstructionCount": 5,
      "Comment": "0xf3 0x0f 0xbd",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "clz w21, w20",
        "mov x4, x21",
        "tst w21, w21",
        "rmif x21, #4, #nzCv"
      ]
    },
    "lzcnt rax, rbx": {
      "ExpectedInstructionCount": 5,
      "Comment": "0xf3 0x0f 0xbd",
      "ExpectedArm64ASM": [
        "mov x20, x7",
        "clz x21, x20",
        "mov x4, x21",
        "tst x21, x21",
        "rmif x21, #5, #nzCv"
      ]
    }
  }
}
