Classic Timing Analyzer report for Gcpu
Sun Dec 17 10:18:30 2023
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                             ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 9.078 ns                         ; input[7]                                                                                                         ; reg_group:inst1|R1[7]                                                                                           ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.445 ns                        ; ir:inst10|x[2]                                                                                                   ; output[6]                                                                                                       ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 14.314 ns                        ; input[4]                                                                                                         ; output[4]                                                                                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.744 ns                        ; input[1]                                                                                                         ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 54.98 MHz ( period = 18.190 ns ) ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R1[7]                                                                                           ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                  ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 10     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                             ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 54.98 MHz ( period = 18.190 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.770 ns                ;
; N/A                                     ; 54.98 MHz ( period = 18.190 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.770 ns                ;
; N/A                                     ; 54.98 MHz ( period = 18.190 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.770 ns                ;
; N/A                                     ; 54.98 MHz ( period = 18.190 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.770 ns                ;
; N/A                                     ; 54.98 MHz ( period = 18.190 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.770 ns                ;
; N/A                                     ; 54.98 MHz ( period = 18.190 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.770 ns                ;
; N/A                                     ; 54.98 MHz ( period = 18.190 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.770 ns                ;
; N/A                                     ; 54.98 MHz ( period = 18.190 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.770 ns                ;
; N/A                                     ; 54.98 MHz ( period = 18.190 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.770 ns                ;
; N/A                                     ; 56.02 MHz ( period = 17.852 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 56.02 MHz ( period = 17.852 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 56.02 MHz ( period = 17.852 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 56.02 MHz ( period = 17.852 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 56.02 MHz ( period = 17.852 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 56.02 MHz ( period = 17.852 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 56.02 MHz ( period = 17.852 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 56.02 MHz ( period = 17.852 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 56.02 MHz ( period = 17.852 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 56.15 MHz ( period = 17.808 ns )                    ; ir:inst10|x[2]                                                                                                   ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 8.656 ns                ;
; N/A                                     ; 57.21 MHz ( period = 17.478 ns )                    ; ir:inst10|x[2]                                                                                                   ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 8.491 ns                ;
; N/A                                     ; 58.03 MHz ( period = 17.232 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.290 ns                ;
; N/A                                     ; 58.03 MHz ( period = 17.232 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.290 ns                ;
; N/A                                     ; 58.03 MHz ( period = 17.232 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.290 ns                ;
; N/A                                     ; 58.03 MHz ( period = 17.232 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.290 ns                ;
; N/A                                     ; 58.03 MHz ( period = 17.232 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.290 ns                ;
; N/A                                     ; 58.03 MHz ( period = 17.232 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.290 ns                ;
; N/A                                     ; 58.03 MHz ( period = 17.232 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.290 ns                ;
; N/A                                     ; 58.03 MHz ( period = 17.232 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.290 ns                ;
; N/A                                     ; 58.03 MHz ( period = 17.232 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.290 ns                ;
; N/A                                     ; 58.09 MHz ( period = 17.216 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 58.09 MHz ( period = 17.216 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 58.09 MHz ( period = 17.216 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 58.09 MHz ( period = 17.216 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 58.09 MHz ( period = 17.216 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 58.09 MHz ( period = 17.216 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 58.09 MHz ( period = 17.216 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 58.09 MHz ( period = 17.216 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 58.09 MHz ( period = 17.216 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 58.22 MHz ( period = 17.176 ns )                    ; ir:inst10|x[2]                                                                                                   ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 8.340 ns                ;
; N/A                                     ; 59.07 MHz ( period = 16.928 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 59.07 MHz ( period = 16.928 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 59.07 MHz ( period = 16.928 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 59.07 MHz ( period = 16.928 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 59.07 MHz ( period = 16.928 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 59.07 MHz ( period = 16.928 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 59.07 MHz ( period = 16.928 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 59.07 MHz ( period = 16.928 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 59.07 MHz ( period = 16.928 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.926 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.926 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.926 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.926 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.926 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.926 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.926 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.926 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.926 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.137 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R0[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R0[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R0[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R0[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R0[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R0[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R0[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R0[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.894 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R0[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R3[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R3[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R3[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R3[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R3[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R3[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R3[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R3[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R3[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 59.56 MHz ( period = 16.790 ns )                    ; ir:inst10|x[2]                                                                                                   ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 8.147 ns                ;
; N/A                                     ; 59.66 MHz ( period = 16.762 ns )                    ; ir:inst10|x[2]                                                                                                   ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 8.133 ns                ;
; N/A                                     ; 60.53 MHz ( period = 16.520 ns )                    ; ir:inst10|x[2]                                                                                                   ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 8.012 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R3[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R3[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R3[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R3[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R3[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R3[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R3[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R3[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 60.73 MHz ( period = 16.466 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R3[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.908 ns                ;
; N/A                                     ; 60.74 MHz ( period = 16.464 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 60.74 MHz ( period = 16.464 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 60.74 MHz ( period = 16.464 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 60.74 MHz ( period = 16.464 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 60.74 MHz ( period = 16.464 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 60.74 MHz ( period = 16.464 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 60.74 MHz ( period = 16.464 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 60.74 MHz ( period = 16.464 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 60.74 MHz ( period = 16.464 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.907 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.462 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R1[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.906 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.462 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R1[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.906 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.462 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R1[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.906 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.462 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R1[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.906 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.462 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R1[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.906 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.462 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R1[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.906 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.462 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R1[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.906 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.462 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R1[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.906 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.462 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R1[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.906 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.460 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.460 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.460 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.460 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.460 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.460 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.460 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.460 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.460 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 60.77 MHz ( period = 16.456 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R2[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 60.77 MHz ( period = 16.456 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R2[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 60.77 MHz ( period = 16.456 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R2[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 60.77 MHz ( period = 16.456 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R2[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 60.77 MHz ( period = 16.456 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R2[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 60.77 MHz ( period = 16.456 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R2[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 60.77 MHz ( period = 16.456 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R2[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 60.77 MHz ( period = 16.456 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R2[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 60.77 MHz ( period = 16.456 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R2[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 60.78 MHz ( period = 16.452 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R0[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 60.78 MHz ( period = 16.452 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R0[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 60.78 MHz ( period = 16.452 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R0[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 60.78 MHz ( period = 16.452 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R0[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 60.78 MHz ( period = 16.452 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R0[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 60.78 MHz ( period = 16.452 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R0[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 60.78 MHz ( period = 16.452 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R0[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 60.78 MHz ( period = 16.452 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R0[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 60.78 MHz ( period = 16.452 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R0[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 61.03 MHz ( period = 16.386 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R0[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 61.03 MHz ( period = 16.386 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R0[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 61.03 MHz ( period = 16.386 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R0[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 61.03 MHz ( period = 16.386 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R0[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 61.03 MHz ( period = 16.386 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R0[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 61.03 MHz ( period = 16.386 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R0[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 61.03 MHz ( period = 16.386 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R0[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 61.03 MHz ( period = 16.386 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R0[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 61.03 MHz ( period = 16.386 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R0[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.867 ns                ;
; N/A                                     ; 61.05 MHz ( period = 16.380 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R2[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 61.05 MHz ( period = 16.380 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R2[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 61.05 MHz ( period = 16.380 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R2[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 61.05 MHz ( period = 16.380 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R2[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 61.05 MHz ( period = 16.380 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R2[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 61.05 MHz ( period = 16.380 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R2[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 61.05 MHz ( period = 16.380 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R2[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 61.05 MHz ( period = 16.380 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R2[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 61.05 MHz ( period = 16.380 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R2[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 61.09 MHz ( period = 16.368 ns )                    ; reg_group:inst1|R0[0]                                                                                            ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 7.935 ns                ;
; N/A                                     ; 61.53 MHz ( period = 16.252 ns )                    ; ir:inst10|x[3]                                                                                                   ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 62.29 MHz ( period = 16.054 ns )                    ; reg_group:inst1|R0[2]                                                                                            ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 7.787 ns                ;
; N/A                                     ; 62.35 MHz ( period = 16.038 ns )                    ; reg_group:inst1|R0[0]                                                                                            ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 7.770 ns                ;
; N/A                                     ; 62.54 MHz ( period = 15.990 ns )                    ; reg_group:inst1|R2[0]                                                                                            ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 7.746 ns                ;
; N/A                                     ; 62.75 MHz ( period = 15.936 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R0[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 62.75 MHz ( period = 15.936 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R0[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 62.75 MHz ( period = 15.936 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R0[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 62.75 MHz ( period = 15.936 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R0[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 62.75 MHz ( period = 15.936 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R0[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 62.75 MHz ( period = 15.936 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R0[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 62.75 MHz ( period = 15.936 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R0[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 62.75 MHz ( period = 15.936 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R0[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 62.75 MHz ( period = 15.936 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R0[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 62.76 MHz ( period = 15.934 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 62.77 MHz ( period = 15.930 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R2[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 62.77 MHz ( period = 15.930 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R2[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 62.77 MHz ( period = 15.930 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R2[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 62.77 MHz ( period = 15.930 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R2[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 62.77 MHz ( period = 15.930 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R2[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 62.77 MHz ( period = 15.930 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R2[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 62.77 MHz ( period = 15.930 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R2[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 62.77 MHz ( period = 15.930 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R2[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 62.77 MHz ( period = 15.930 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R2[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 62.81 MHz ( period = 15.922 ns )                    ; ir:inst10|x[3]                                                                                                   ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 7.713 ns                ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R3[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R3[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R3[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R3[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R3[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R3[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R3[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R3[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst1|R3[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst1|R0[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst1|R0[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst1|R0[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst1|R0[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst1|R0[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst1|R0[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst1|R0[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst1|R0[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 7.617 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                  ;                                                                                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                       ;
+-------+--------------+------------+----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 9.078 ns   ; input[7] ; reg_group:inst1|R1[7]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.909 ns   ; input[7] ; reg_group:inst1|R2[7]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.869 ns   ; input[4] ; reg_group:inst1|R3[4]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.867 ns   ; input[4] ; reg_group:inst1|R1[4]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.864 ns   ; input[4] ; reg_group:inst1|R2[4]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.862 ns   ; input[4] ; reg_group:inst1|R0[4]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.679 ns   ; input[5] ; reg_group:inst1|R0[5]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.676 ns   ; input[5] ; reg_group:inst1|R2[5]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.550 ns   ; input[6] ; reg_group:inst1|R2[6]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.549 ns   ; input[6] ; reg_group:inst1|R0[6]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.430 ns   ; input[7] ; reg_group:inst1|R0[7]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.428 ns   ; input[7] ; reg_group:inst1|R3[7]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.367 ns   ; input[5] ; reg_group:inst1|R3[5]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.364 ns   ; input[5] ; reg_group:inst1|R1[5]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.318 ns   ; input[6] ; reg_group:inst1|R1[6]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.316 ns   ; input[6] ; reg_group:inst1|R3[6]                                                                                           ; CLK      ;
; N/A   ; None         ; 7.797 ns   ; input[4] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK      ;
; N/A   ; None         ; 7.721 ns   ; input[0] ; reg_group:inst1|R3[0]                                                                                           ; CLK      ;
; N/A   ; None         ; 7.709 ns   ; input[0] ; reg_group:inst1|R1[0]                                                                                           ; CLK      ;
; N/A   ; None         ; 7.603 ns   ; input[4] ; ir:inst10|x[4]                                                                                                  ; CLK      ;
; N/A   ; None         ; 7.551 ns   ; input[5] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK      ;
; N/A   ; None         ; 7.548 ns   ; input[6] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK      ;
; N/A   ; None         ; 7.347 ns   ; input[0] ; reg_group:inst1|R0[0]                                                                                           ; CLK      ;
; N/A   ; None         ; 7.296 ns   ; input[7] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK      ;
; N/A   ; None         ; 7.276 ns   ; input[6] ; ir:inst10|x[6]                                                                                                  ; CLK      ;
; N/A   ; None         ; 7.080 ns   ; input[5] ; ir:inst10|x[5]                                                                                                  ; CLK      ;
; N/A   ; None         ; 6.954 ns   ; input[0] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK      ;
; N/A   ; None         ; 6.845 ns   ; input[7] ; ir:inst10|x[7]                                                                                                  ; CLK      ;
; N/A   ; None         ; 6.304 ns   ; input[0] ; reg_group:inst1|R2[0]                                                                                           ; CLK      ;
; N/A   ; None         ; 4.629 ns   ; input[2] ; reg_group:inst1|R2[2]                                                                                           ; CLK      ;
; N/A   ; None         ; 4.621 ns   ; input[2] ; reg_group:inst1|R1[2]                                                                                           ; CLK      ;
; N/A   ; None         ; 4.373 ns   ; input[1] ; reg_group:inst1|R2[1]                                                                                           ; CLK      ;
; N/A   ; None         ; 4.371 ns   ; input[1] ; reg_group:inst1|R1[1]                                                                                           ; CLK      ;
; N/A   ; None         ; 4.121 ns   ; input[3] ; reg_group:inst1|R0[3]                                                                                           ; CLK      ;
; N/A   ; None         ; 4.118 ns   ; input[3] ; reg_group:inst1|R2[3]                                                                                           ; CLK      ;
; N/A   ; None         ; 4.017 ns   ; input[1] ; reg_group:inst1|R0[1]                                                                                           ; CLK      ;
; N/A   ; None         ; 3.980 ns   ; input[2] ; reg_group:inst1|R3[2]                                                                                           ; CLK      ;
; N/A   ; None         ; 3.961 ns   ; input[2] ; reg_group:inst1|R0[2]                                                                                           ; CLK      ;
; N/A   ; None         ; 3.774 ns   ; input[3] ; reg_group:inst1|R1[3]                                                                                           ; CLK      ;
; N/A   ; None         ; 3.751 ns   ; input[3] ; reg_group:inst1|R3[3]                                                                                           ; CLK      ;
; N/A   ; None         ; 3.746 ns   ; input[2] ; ir:inst10|x[2]                                                                                                  ; CLK      ;
; N/A   ; None         ; 3.537 ns   ; input[1] ; reg_group:inst1|R3[1]                                                                                           ; CLK      ;
; N/A   ; None         ; 3.380 ns   ; input[3] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK      ;
; N/A   ; None         ; 3.226 ns   ; input[2] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK      ;
; N/A   ; None         ; 3.101 ns   ; input[3] ; ir:inst10|x[3]                                                                                                  ; CLK      ;
; N/A   ; None         ; 3.057 ns   ; input[1] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK      ;
+-------+--------------+------------+----------+-----------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                             ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 15.445 ns  ; ir:inst10|x[2]                                                                                                   ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.394 ns  ; ir:inst10|x[2]                                                                                                   ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.368 ns  ; ir:inst10|x[2]                                                                                                   ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 15.300 ns  ; ir:inst10|x[2]                                                                                                   ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.269 ns  ; ir:inst10|x[2]                                                                                                   ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.148 ns  ; ir:inst10|x[2]                                                                                                   ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.138 ns  ; ir:inst10|x[2]                                                                                                   ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.030 ns  ; ir:inst10|x[2]                                                                                                   ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.020 ns  ; ir:inst10|x[2]                                                                                                   ; ram_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.988 ns  ; ir:inst10|x[2]                                                                                                   ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 14.937 ns  ; ir:inst10|x[2]                                                                                                   ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.917 ns  ; ir:inst10|x[2]                                                                                                   ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.725 ns  ; reg_group:inst1|R0[0]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 14.674 ns  ; reg_group:inst1|R0[0]                                                                                            ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.667 ns  ; ir:inst10|x[3]                                                                                                   ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 14.648 ns  ; reg_group:inst1|R0[0]                                                                                            ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.634 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.634 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.634 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.634 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.634 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.634 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.634 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.634 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.634 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.617 ns  ; ir:inst10|x[6]                                                                                                   ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 14.616 ns  ; ir:inst10|x[3]                                                                                                   ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.607 ns  ; ir:inst10|x[6]                                                                                                   ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 14.603 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.603 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.603 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.603 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.603 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.603 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.603 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.603 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.603 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.590 ns  ; ir:inst10|x[3]                                                                                                   ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.580 ns  ; reg_group:inst1|R0[0]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.568 ns  ; reg_group:inst1|R0[2]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 14.553 ns  ; ir:inst10|x[2]                                                                                                   ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.553 ns  ; ir:inst10|x[2]                                                                                                   ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 14.549 ns  ; reg_group:inst1|R0[0]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.536 ns  ; reg_group:inst1|R2[0]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 14.522 ns  ; ir:inst10|x[3]                                                                                                   ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.517 ns  ; reg_group:inst1|R0[2]                                                                                            ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.492 ns  ; ir:inst10|x[6]                                                                                                   ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.491 ns  ; ir:inst10|x[3]                                                                                                   ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.485 ns  ; reg_group:inst1|R2[0]                                                                                            ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.462 ns  ; reg_group:inst1|R1[3]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 14.459 ns  ; reg_group:inst1|R2[0]                                                                                            ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.456 ns  ; ir:inst10|x[7]                                                                                                   ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.428 ns  ; reg_group:inst1|R0[0]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 14.423 ns  ; reg_group:inst1|R0[2]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.418 ns  ; reg_group:inst1|R0[0]                                                                                            ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.411 ns  ; reg_group:inst1|R1[3]                                                                                            ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.392 ns  ; reg_group:inst1|R0[2]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.391 ns  ; reg_group:inst1|R2[0]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.370 ns  ; ir:inst10|x[3]                                                                                                   ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 14.360 ns  ; reg_group:inst1|R2[0]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.360 ns  ; ir:inst10|x[3]                                                                                                   ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.314 ns  ; ir:inst10|x[6]                                                                                                   ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 14.310 ns  ; reg_group:inst1|R0[0]                                                                                            ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 14.306 ns  ; ir:inst10|x[4]                                                                                                   ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.300 ns  ; reg_group:inst1|R0[0]                                                                                            ; ram_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.294 ns  ; ir:inst10|x[6]                                                                                                   ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 14.275 ns  ; ir:inst10|x[4]                                                                                                   ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 14.271 ns  ; reg_group:inst1|R0[2]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 14.268 ns  ; reg_group:inst1|R0[0]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 14.265 ns  ; ir:inst10|x[4]                                                                                                   ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 14.261 ns  ; reg_group:inst1|R0[2]                                                                                            ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.252 ns  ; ir:inst10|x[3]                                                                                                   ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 14.242 ns  ; ir:inst10|x[3]                                                                                                   ; ram_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.239 ns  ; reg_group:inst1|R2[0]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 14.232 ns  ; ir:inst10|x[7]                                                                                                   ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 14.229 ns  ; reg_group:inst1|R2[0]                                                                                            ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.222 ns  ; ir:inst10|x[7]                                                                                                   ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 14.217 ns  ; reg_group:inst1|R0[0]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.210 ns  ; ir:inst10|x[3]                                                                                                   ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 14.197 ns  ; reg_group:inst1|R0[0]                                                                                            ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.188 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.188 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.188 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.188 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.188 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.188 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.188 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.188 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.188 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.165 ns  ; reg_group:inst1|R1[3]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 14.159 ns  ; ir:inst10|x[3]                                                                                                   ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.155 ns  ; reg_group:inst1|R1[3]                                                                                            ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.153 ns  ; reg_group:inst1|R0[2]                                                                                            ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 14.148 ns  ; ir:inst10|x[5]                                                                                                   ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 14.143 ns  ; reg_group:inst1|R0[2]                                                                                            ; ram_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.139 ns  ; ir:inst10|x[3]                                                                                                   ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.121 ns  ; reg_group:inst1|R2[0]                                                                                            ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 14.111 ns  ; reg_group:inst1|R2[0]                                                                                            ; ram_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.111 ns  ; reg_group:inst1|R0[2]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 14.079 ns  ; reg_group:inst1|R2[0]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 14.060 ns  ; reg_group:inst1|R0[2]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.047 ns  ; reg_group:inst1|R1[3]                                                                                            ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 14.041 ns  ; ir:inst10|x[6]                                                                                                   ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.037 ns  ; reg_group:inst1|R1[3]                                                                                            ; ram_out[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.028 ns  ; reg_group:inst1|R2[0]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.018 ns  ; reg_group:inst1|R0[1]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 14.008 ns  ; reg_group:inst1|R2[0]                                                                                            ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.005 ns  ; ir:inst10|x[7]                                                                                                   ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.005 ns  ; reg_group:inst1|R1[3]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.997 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.972 ns  ; ir:inst10|x[4]                                                                                                   ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 13.967 ns  ; reg_group:inst1|R0[1]                                                                                            ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.955 ns  ; ir:inst10|x[6]                                                                                                   ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.954 ns  ; reg_group:inst1|R1[3]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.952 ns  ; ir:inst10|x[4]                                                                                                   ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.950 ns  ; ir:inst10|x[7]                                                                                                   ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 13.926 ns  ; reg_group:inst1|R1[3]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 13.919 ns  ; ir:inst10|x[7]                                                                                                   ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.909 ns  ; ir:inst10|x[7]                                                                                                   ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.896 ns  ; ir:inst10|x[6]                                                                                                   ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 13.895 ns  ; reg_group:inst1|R1[3]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.887 ns  ; reg_group:inst1|R3[0]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 13.881 ns  ; ir:inst10|x[5]                                                                                                   ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 13.873 ns  ; reg_group:inst1|R0[1]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 13.871 ns  ; ir:inst10|x[5]                                                                                                   ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 13.855 ns  ; ir:inst10|x[4]                                                                                                   ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.842 ns  ; reg_group:inst1|R0[1]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.836 ns  ; reg_group:inst1|R3[0]                                                                                            ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.833 ns  ; reg_group:inst1|R0[0]                                                                                            ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.833 ns  ; reg_group:inst1|R0[0]                                                                                            ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 13.810 ns  ; reg_group:inst1|R3[0]                                                                                            ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 13.775 ns  ; ir:inst10|x[3]                                                                                                   ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.775 ns  ; ir:inst10|x[3]                                                                                                   ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 13.769 ns  ; ir:inst10|x[4]                                                                                                   ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.755 ns  ; reg_group:inst1|R3[2]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 13.742 ns  ; reg_group:inst1|R3[0]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 13.737 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.737 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.737 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.737 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.737 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.737 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.737 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.737 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.737 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.733 ns  ; reg_group:inst1|R0[4]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 13.721 ns  ; reg_group:inst1|R0[1]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 13.711 ns  ; reg_group:inst1|R3[0]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.711 ns  ; reg_group:inst1|R0[1]                                                                                            ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.705 ns  ; ir:inst10|x[2]                                                                                                   ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.705 ns  ; ir:inst10|x[2]                                                                                                   ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.704 ns  ; reg_group:inst1|R3[2]                                                                                            ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.697 ns  ; ir:inst10|x[5]                                                                                                   ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.686 ns  ; ir:inst10|x[6]                                                                                                   ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.682 ns  ; reg_group:inst1|R0[4]                                                                                            ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.681 ns  ; ir:inst10|x[7]                                                                                                   ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.678 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.678 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.678 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.678 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.678 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.678 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.678 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.678 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.678 ns  ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; output[4]  ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                  ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+------------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To         ;
+-------+-------------------+-----------------+----------+------------+
; N/A   ; None              ; 14.314 ns       ; input[4] ; output[4]  ;
; N/A   ; None              ; 14.263 ns       ; input[4] ; ram_out[4] ;
; N/A   ; None              ; 13.766 ns       ; input[0] ; ram_out[0] ;
; N/A   ; None              ; 13.766 ns       ; input[0] ; output[0]  ;
; N/A   ; None              ; 13.755 ns       ; input[5] ; output[5]  ;
; N/A   ; None              ; 13.745 ns       ; input[5] ; ram_out[5] ;
; N/A   ; None              ; 13.654 ns       ; input[7] ; output[7]  ;
; N/A   ; None              ; 13.644 ns       ; input[7] ; ram_out[7] ;
; N/A   ; None              ; 13.294 ns       ; input[6] ; output[6]  ;
; N/A   ; None              ; 13.243 ns       ; input[6] ; ram_out[6] ;
; N/A   ; None              ; 10.787 ns       ; input[3] ; output[3]  ;
; N/A   ; None              ; 10.756 ns       ; input[3] ; ram_out[3] ;
; N/A   ; None              ; 10.627 ns       ; input[1] ; output[1]  ;
; N/A   ; None              ; 10.284 ns       ; input[2] ; ram_out[2] ;
; N/A   ; None              ; 10.284 ns       ; input[2] ; output[2]  ;
; N/A   ; None              ; 10.176 ns       ; input[1] ; ram_out[1] ;
+-------+-------------------+-----------------+----------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                              ;
+---------------+-------------+-----------+----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                              ; To Clock ;
+---------------+-------------+-----------+----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.744 ns ; input[1] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK      ;
; N/A           ; None        ; -2.835 ns ; input[3] ; ir:inst10|x[3]                                                                                                  ; CLK      ;
; N/A           ; None        ; -2.913 ns ; input[2] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK      ;
; N/A           ; None        ; -3.067 ns ; input[3] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK      ;
; N/A           ; None        ; -3.271 ns ; input[1] ; reg_group:inst1|R3[1]                                                                                           ; CLK      ;
; N/A           ; None        ; -3.480 ns ; input[2] ; ir:inst10|x[2]                                                                                                  ; CLK      ;
; N/A           ; None        ; -3.485 ns ; input[3] ; reg_group:inst1|R3[3]                                                                                           ; CLK      ;
; N/A           ; None        ; -3.508 ns ; input[3] ; reg_group:inst1|R1[3]                                                                                           ; CLK      ;
; N/A           ; None        ; -3.695 ns ; input[2] ; reg_group:inst1|R0[2]                                                                                           ; CLK      ;
; N/A           ; None        ; -3.714 ns ; input[2] ; reg_group:inst1|R3[2]                                                                                           ; CLK      ;
; N/A           ; None        ; -3.751 ns ; input[1] ; reg_group:inst1|R0[1]                                                                                           ; CLK      ;
; N/A           ; None        ; -3.852 ns ; input[3] ; reg_group:inst1|R2[3]                                                                                           ; CLK      ;
; N/A           ; None        ; -3.855 ns ; input[3] ; reg_group:inst1|R0[3]                                                                                           ; CLK      ;
; N/A           ; None        ; -4.105 ns ; input[1] ; reg_group:inst1|R1[1]                                                                                           ; CLK      ;
; N/A           ; None        ; -4.107 ns ; input[1] ; reg_group:inst1|R2[1]                                                                                           ; CLK      ;
; N/A           ; None        ; -4.355 ns ; input[2] ; reg_group:inst1|R1[2]                                                                                           ; CLK      ;
; N/A           ; None        ; -4.363 ns ; input[2] ; reg_group:inst1|R2[2]                                                                                           ; CLK      ;
; N/A           ; None        ; -6.038 ns ; input[0] ; reg_group:inst1|R2[0]                                                                                           ; CLK      ;
; N/A           ; None        ; -6.579 ns ; input[7] ; ir:inst10|x[7]                                                                                                  ; CLK      ;
; N/A           ; None        ; -6.641 ns ; input[0] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK      ;
; N/A           ; None        ; -6.814 ns ; input[5] ; ir:inst10|x[5]                                                                                                  ; CLK      ;
; N/A           ; None        ; -6.983 ns ; input[7] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK      ;
; N/A           ; None        ; -7.010 ns ; input[6] ; ir:inst10|x[6]                                                                                                  ; CLK      ;
; N/A           ; None        ; -7.081 ns ; input[0] ; reg_group:inst1|R0[0]                                                                                           ; CLK      ;
; N/A           ; None        ; -7.235 ns ; input[6] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK      ;
; N/A           ; None        ; -7.238 ns ; input[5] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK      ;
; N/A           ; None        ; -7.337 ns ; input[4] ; ir:inst10|x[4]                                                                                                  ; CLK      ;
; N/A           ; None        ; -7.443 ns ; input[0] ; reg_group:inst1|R1[0]                                                                                           ; CLK      ;
; N/A           ; None        ; -7.455 ns ; input[0] ; reg_group:inst1|R3[0]                                                                                           ; CLK      ;
; N/A           ; None        ; -7.484 ns ; input[4] ; lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK      ;
; N/A           ; None        ; -8.050 ns ; input[6] ; reg_group:inst1|R3[6]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.052 ns ; input[6] ; reg_group:inst1|R1[6]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.098 ns ; input[5] ; reg_group:inst1|R1[5]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.101 ns ; input[5] ; reg_group:inst1|R3[5]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.162 ns ; input[7] ; reg_group:inst1|R3[7]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.164 ns ; input[7] ; reg_group:inst1|R0[7]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.283 ns ; input[6] ; reg_group:inst1|R0[6]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.284 ns ; input[6] ; reg_group:inst1|R2[6]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.410 ns ; input[5] ; reg_group:inst1|R2[5]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.413 ns ; input[5] ; reg_group:inst1|R0[5]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.596 ns ; input[4] ; reg_group:inst1|R0[4]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.598 ns ; input[4] ; reg_group:inst1|R2[4]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.601 ns ; input[4] ; reg_group:inst1|R1[4]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.603 ns ; input[4] ; reg_group:inst1|R3[4]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.643 ns ; input[7] ; reg_group:inst1|R2[7]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.812 ns ; input[7] ; reg_group:inst1|R1[7]                                                                                           ; CLK      ;
+---------------+-------------+-----------+----------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 17 10:18:29 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Gcpu -c Gcpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "au:inst5|gf" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 54.98 MHz between source memory "lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg" and destination register "reg_group:inst1|R1[7]" (period= 18.19 ns)
    Info: + Longest memory to register delay is 8.770 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y7; Fanout = 8; MEM Node = 'lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[7]'
        Info: 3: + IC(0.654 ns) + CELL(0.370 ns) = 4.785 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 2; COMB Node = 'inst12[7]~10'
        Info: 4: + IC(0.671 ns) + CELL(0.206 ns) = 5.662 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 3; COMB Node = 'inst12[7]~27'
        Info: 5: + IC(1.385 ns) + CELL(0.206 ns) = 7.253 ns; Loc. = LCCOMB_X15_Y7_N4; Fanout = 4; COMB Node = 'mux2_1:inst7|y[7]~8'
        Info: 6: + IC(1.057 ns) + CELL(0.460 ns) = 8.770 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 1; REG Node = 'reg_group:inst1|R1[7]'
        Info: Total cell delay = 5.003 ns ( 57.05 % )
        Info: Total interconnect delay = 3.767 ns ( 42.95 % )
    Info: - Smallest clock skew is -0.105 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.729 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 1; REG Node = 'reg_group:inst1|R1[7]'
            Info: Total cell delay = 1.766 ns ( 64.71 % )
            Info: Total interconnect delay = 0.963 ns ( 35.29 % )
        Info: - Longest clock path from clock "CLK" to source memory is 2.834 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.756 ns) + CELL(0.835 ns) = 2.834 ns; Loc. = M4K_X23_Y7; Fanout = 8; MEM Node = 'lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg'
            Info: Total cell delay = 1.935 ns ( 68.28 % )
            Info: Total interconnect delay = 0.899 ns ( 31.72 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "reg_group:inst1|R1[7]" (data pin = "input[7]", clock pin = "CLK") is 9.078 ns
    Info: + Longest pin to register delay is 11.847 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'input[7]'
        Info: 2: + IC(6.266 ns) + CELL(0.651 ns) = 7.862 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 2; COMB Node = 'inst12[7]~10'
        Info: 3: + IC(0.671 ns) + CELL(0.206 ns) = 8.739 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 3; COMB Node = 'inst12[7]~27'
        Info: 4: + IC(1.385 ns) + CELL(0.206 ns) = 10.330 ns; Loc. = LCCOMB_X15_Y7_N4; Fanout = 4; COMB Node = 'mux2_1:inst7|y[7]~8'
        Info: 5: + IC(1.057 ns) + CELL(0.460 ns) = 11.847 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 1; REG Node = 'reg_group:inst1|R1[7]'
        Info: Total cell delay = 2.468 ns ( 20.83 % )
        Info: Total interconnect delay = 9.379 ns ( 79.17 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.729 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.729 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 1; REG Node = 'reg_group:inst1|R1[7]'
        Info: Total cell delay = 1.766 ns ( 64.71 % )
        Info: Total interconnect delay = 0.963 ns ( 35.29 % )
Info: tco from clock "CLK" to destination pin "output[6]" through register "ir:inst10|x[2]" is 15.445 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.731 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X19_Y7_N19; Fanout = 16; REG Node = 'ir:inst10|x[2]'
        Info: Total cell delay = 1.766 ns ( 64.66 % )
        Info: Total interconnect delay = 0.965 ns ( 35.34 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.410 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N19; Fanout = 16; REG Node = 'ir:inst10|x[2]'
        Info: 2: + IC(1.132 ns) + CELL(0.615 ns) = 1.747 ns; Loc. = LCCOMB_X20_Y7_N0; Fanout = 1; COMB Node = 'reg_group:inst1|Mux7~0'
        Info: 3: + IC(1.025 ns) + CELL(0.206 ns) = 2.978 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 3; COMB Node = 'reg_group:inst1|Mux7~1'
        Info: 4: + IC(0.670 ns) + CELL(0.206 ns) = 3.854 ns; Loc. = LCCOMB_X20_Y7_N10; Fanout = 2; COMB Node = 'au:inst5|Add1~2'
        Info: 5: + IC(0.396 ns) + CELL(0.621 ns) = 4.871 ns; Loc. = LCCOMB_X20_Y7_N12; Fanout = 2; COMB Node = 'au:inst5|Add1~4'
        Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 5.061 ns; Loc. = LCCOMB_X20_Y7_N14; Fanout = 2; COMB Node = 'au:inst5|Add1~6'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.147 ns; Loc. = LCCOMB_X20_Y7_N16; Fanout = 2; COMB Node = 'au:inst5|Add1~8'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.233 ns; Loc. = LCCOMB_X20_Y7_N18; Fanout = 2; COMB Node = 'au:inst5|Add1~10'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.319 ns; Loc. = LCCOMB_X20_Y7_N20; Fanout = 2; COMB Node = 'au:inst5|Add1~12'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.405 ns; Loc. = LCCOMB_X20_Y7_N22; Fanout = 2; COMB Node = 'au:inst5|Add1~14'
        Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 5.911 ns; Loc. = LCCOMB_X20_Y7_N24; Fanout = 2; COMB Node = 'au:inst5|Add1~15'
        Info: 12: + IC(1.079 ns) + CELL(0.615 ns) = 7.605 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'inst12[6]~14'
        Info: 13: + IC(1.759 ns) + CELL(3.046 ns) = 12.410 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'output[6]'
        Info: Total cell delay = 6.349 ns ( 51.16 % )
        Info: Total interconnect delay = 6.061 ns ( 48.84 % )
Info: Longest tpd from source pin "input[4]" to destination pin "output[4]" is 14.314 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'input[4]'
    Info: 2: + IC(6.761 ns) + CELL(0.647 ns) = 8.353 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 2; COMB Node = 'inst12[4]~17'
    Info: 3: + IC(0.376 ns) + CELL(0.623 ns) = 9.352 ns; Loc. = LCCOMB_X22_Y7_N12; Fanout = 2; COMB Node = 'inst12[4]~18'
    Info: 4: + IC(1.726 ns) + CELL(3.236 ns) = 14.314 ns; Loc. = PIN_115; Fanout = 0; PIN Node = 'output[4]'
    Info: Total cell delay = 5.451 ns ( 38.08 % )
    Info: Total interconnect delay = 8.863 ns ( 61.92 % )
Info: th for memory "lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1" (data pin = "input[1]", clock pin = "CLK") is -2.744 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 2.833 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.756 ns) + CELL(0.834 ns) = 2.833 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 1.934 ns ( 68.27 % )
        Info: Total interconnect delay = 0.899 ns ( 31.73 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 5.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'input[1]'
        Info: 2: + IC(2.396 ns) + CELL(0.651 ns) = 4.147 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 2; COMB Node = 'inst12[1]~23'
        Info: 3: + IC(0.378 ns) + CELL(0.366 ns) = 4.891 ns; Loc. = LCCOMB_X22_Y7_N4; Fanout = 2; COMB Node = 'inst12[1]~33'
        Info: 4: + IC(0.825 ns) + CELL(0.128 ns) = 5.844 ns; Loc. = M4K_X23_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst9|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 2.245 ns ( 38.42 % )
        Info: Total interconnect delay = 3.599 ns ( 61.58 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Sun Dec 17 10:18:30 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


