Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 22:09:53 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file kernel_seidel_2d_control_sets_placed.rpt
| Design       : kernel_seidel_2d
| Device       : xc7k160t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            3 |
|     10 |            2 |
|    16+ |           25 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8368 |         1070 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             850 |          106 |
| Yes          | No                    | No                     |            1162 |          153 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                             Enable Signal                             |                                                                                                    Set/Reset Signal                                                                                                    | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      |                                                                       | kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/Q[0]                                                                                                   |                1 |              2 |
|  ap_clk      |                                                                       | kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[51] |                3 |              8 |
|  ap_clk      |                                                                       | kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[52]                                      |                1 |              8 |
|  ap_clk      |                                                                       | kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                        |                1 |              8 |
|  ap_clk      | ap_NS_fsm10_out                                                       | t_reg_117                                                                                                                                                                                                              |                1 |             10 |
|  ap_clk      | ap_CS_fsm_state2                                                      |                                                                                                                                                                                                                        |                2 |             10 |
|  ap_clk      |                                                                       | kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[1]                                                                                        |                3 |             18 |
|  ap_clk      | ap_NS_fsm[8]                                                          |                                                                                                                                                                                                                        |                3 |             20 |
|  ap_clk      | ap_NS_fsm1                                                            | i_reg_1280                                                                                                                                                                                                             |                4 |             20 |
|  ap_clk      | ap_CS_fsm_state22                                                     |                                                                                                                                                                                                                        |                3 |             20 |
|  ap_clk      | ap_CS_fsm_state186                                                    | ap_CS_fsm_state7                                                                                                                                                                                                       |                2 |             20 |
|  ap_clk      | kernel_seidel_2d_dEe_U3/kernel_seidel_2d_dEe_DSP48_0_U/p_reg_reg_0[0] |                                                                                                                                                                                                                        |                2 |             20 |
|  ap_clk      |                                                                       | kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                    |                5 |             32 |
|  ap_clk      |                                                                       | kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/norm_dist_skew[1]                                                                 |                9 |             32 |
|  ap_clk      |                                                                       | kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[40]                                                      |                3 |             32 |
|  ap_clk      |                                                                       | kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[54]                                                  |                3 |             32 |
|  ap_clk      | ap_CS_fsm_state37                                                     |                                                                                                                                                                                                                        |                5 |             40 |
|  ap_clk      | ap_CS_fsm_state52                                                     |                                                                                                                                                                                                                        |               12 |             40 |
|  ap_clk      | ap_CS_fsm_state23                                                     |                                                                                                                                                                                                                        |                7 |             60 |
|  ap_clk      |                                                                       | kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[5]                                                                                        |               15 |            102 |
|  ap_clk      |                                                                       | kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[5]                                                            |                8 |            102 |
|  ap_clk      |                                                                       | kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[24]                          |               17 |            104 |
|  ap_clk      | ap_CS_fsm_state7                                                      |                                                                                                                                                                                                                        |               17 |            120 |
|  ap_clk      | ap_CS_fsm_state9                                                      |                                                                                                                                                                                                                        |               11 |            120 |
|  ap_clk      | ap_CS_fsm_state13                                                     |                                                                                                                                                                                                                        |               15 |            128 |
|  ap_clk      | ap_CS_fsm_state184                                                    |                                                                                                                                                                                                                        |               22 |            128 |
|  ap_clk      | reg_1680                                                              |                                                                                                                                                                                                                        |               10 |            128 |
|  ap_clk      | reg_161[63]_i_1_n_2                                                   |                                                                                                                                                                                                                        |               19 |            128 |
|  ap_clk      | ap_CS_fsm_state51                                                     |                                                                                                                                                                                                                        |               25 |            200 |
|  ap_clk      |                                                                       | ap_rst                                                                                                                                                                                                                 |               37 |            370 |
|  ap_clk      |                                                                       |                                                                                                                                                                                                                        |             1109 |           8668 |
+--------------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


