#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002420e3cb9f0 .scope module, "tb_axi_lite" "tb_axi_lite" 2 1;
 .timescale 0 0;
v000002420e3c2f00_0 .var "araddr", 31 0;
v000002420e3c3400_0 .net "arready", 0 0, v000002420e3928d0_0;  1 drivers
v000002420e3c2e60_0 .var "arvalid", 0 0;
v000002420e3c3cc0_0 .var "awaddr", 31 0;
v000002420e3c2fa0_0 .net "awready", 0 0, v000002420e3cbdb0_0;  1 drivers
v000002420e3c30e0_0 .var "awvalid", 0 0;
v000002420e3c35e0_0 .var "bready", 0 0;
v000002420e3c32c0_0 .net "bvalid", 0 0, v000002420e4201a0_0;  1 drivers
v000002420e3c3ae0_0 .var "clk", 0 0;
v000002420e3c3360_0 .net "rdata", 31 0, v000002420e4202e0_0;  1 drivers
v000002420e3c3040_0 .var "rready", 0 0;
v000002420e3c3180_0 .var "rst", 0 0;
v000002420e3c3220_0 .net "rvalid", 0 0, v000002420e420560_0;  1 drivers
v000002420e3c3720_0 .var "wdata", 31 0;
v000002420e3c34a0_0 .net "wready", 0 0, v000002420e420ab0_0;  1 drivers
v000002420e3c3680_0 .var "wvalid", 0 0;
S_000002420e3cbb80 .scope module, "dut" "axi_lite_slave" 2 26, 3 1 0, S_000002420e3cb9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "awvalid";
    .port_info 3 /INPUT 32 "awaddr";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 1 "wvalid";
    .port_info 6 /INPUT 32 "wdata";
    .port_info 7 /OUTPUT 1 "wready";
    .port_info 8 /OUTPUT 1 "bvalid";
    .port_info 9 /INPUT 1 "bready";
    .port_info 10 /INPUT 1 "arvalid";
    .port_info 11 /INPUT 32 "araddr";
    .port_info 12 /OUTPUT 1 "arready";
    .port_info 13 /OUTPUT 1 "rvalid";
    .port_info 14 /OUTPUT 32 "rdata";
    .port_info 15 /INPUT 1 "rready";
v000002420e392b50_0 .net "araddr", 31 0, v000002420e3c2f00_0;  1 drivers
v000002420e3928d0_0 .var "arready", 0 0;
v000002420e2acd50_0 .net "arvalid", 0 0, v000002420e3c2e60_0;  1 drivers
v000002420e3cbd10_0 .net "awaddr", 31 0, v000002420e3c3cc0_0;  1 drivers
v000002420e3cbdb0_0 .var "awready", 0 0;
v000002420e420060_0 .net "awvalid", 0 0, v000002420e3c30e0_0;  1 drivers
v000002420e420100_0 .net "bready", 0 0, v000002420e3c35e0_0;  1 drivers
v000002420e4201a0_0 .var "bvalid", 0 0;
v000002420e420240_0 .net "clk", 0 0, v000002420e3c3ae0_0;  1 drivers
v000002420e4202e0_0 .var "rdata", 31 0;
v000002420e420380_0 .var "reg0", 31 0;
v000002420e420420_0 .net "rready", 0 0, v000002420e3c3040_0;  1 drivers
v000002420e4204c0_0 .net "rst", 0 0, v000002420e3c3180_0;  1 drivers
v000002420e420560_0 .var "rvalid", 0 0;
v000002420e420600_0 .net "wdata", 31 0, v000002420e3c3720_0;  1 drivers
v000002420e420ab0_0 .var "wready", 0 0;
v000002420e3c39a0_0 .net "wvalid", 0 0, v000002420e3c3680_0;  1 drivers
E_000002420e3bb3a0 .event posedge, v000002420e420240_0;
    .scope S_000002420e3cbb80;
T_0 ;
    %wait E_000002420e3bb3a0;
    %load/vec4 v000002420e4204c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420e3cbdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420e420ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420e4201a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420e3928d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420e420560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002420e420380_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002420e420060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000002420e3cbdb0_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002420e3cbdb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420e3cbdb0_0, 0;
T_0.3 ;
    %load/vec4 v000002420e3c39a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v000002420e420ab0_0;
    %nor/r;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002420e420ab0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420e420ab0_0, 0;
T_0.6 ;
    %load/vec4 v000002420e420060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v000002420e3c39a0_0;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v000002420e420600_0;
    %assign/vec4 v000002420e420380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002420e4201a0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000002420e420100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420e4201a0_0, 0;
T_0.11 ;
T_0.9 ;
    %load/vec4 v000002420e2acd50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.15, 9;
    %load/vec4 v000002420e3928d0_0;
    %nor/r;
    %and;
T_0.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002420e3928d0_0, 0;
    %load/vec4 v000002420e420380_0;
    %assign/vec4 v000002420e4202e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002420e420560_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v000002420e420420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420e420560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420e3928d0_0, 0;
T_0.16 ;
T_0.14 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002420e3cb9f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002420e3c3ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002420e3c3180_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000002420e3cb9f0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000002420e3c3ae0_0;
    %inv;
    %store/vec4 v000002420e3c3ae0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002420e3cb9f0;
T_3 ;
    %vpi_call 2 36 "$dumpfile", "waveforms/axi.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002420e3cb9f0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002420e3c3180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002420e3c3cc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002420e3c30e0_0, 0, 1;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000002420e3c3720_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002420e3c3680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002420e3c35e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002420e3c30e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002420e3c3680_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002420e3c2f00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002420e3c2e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002420e3c3040_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/tb_axi_lite.v";
    "rtl/axi_lite_slave.v";
