<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>DUP (general)</h2> 
  <p>Duplicate general-purpose register to vector. This instruction duplicates the contents of the source general-purpose register into a scalar or each element in a vector, and writes the result to the SIMD&amp;FP destination register.</p> 
  <p>Depending on the settings in the <em>CPACR_EL1</em>, <em>CPTR_EL2</em>, and <em>CPTR_EL3</em> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>0</td> 
      <td>Q</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td colspan="5">imm5</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td colspan="5">Rn</td> 
      <td colspan="5">Rd</td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="DUP_asimdins_DR_r"></a> 
   <p>DUP <a title="SIMD&amp;FP destination register (field &quot;Rd&quot;)" class="document-topic">&lt;Vd&gt;</a>.<a title="Arrangement specifier (field &quot;imm5:Q&quot;) [2D,2S,4H,4S,8B,8H,16B]" class="document-topic">&lt;T&gt;</a>, <a title="Width specifier for general-purpose source register (field &quot;imm5&quot;) [W,X]" class="document-topic">&lt;R&gt;</a><a title="General-purpose source register number [0-30] or ZR (31) (field &quot;Rn&quot;)" class="document-topic">&lt;n&gt;</a></p> 
  </div> 
  <pre>integer d = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rd);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);

integer size = <a title="function: integer LowestSetBit(bits(N) x)" class="document-topic">LowestSetBit</a>(imm5);
if size &gt; 3 then UNDEFINED;

// imm5&lt;4:size+1&gt; is IGNORED

if size == 3 &amp;&amp; Q == '0' then UNDEFINED;
integer esize = 8 &lt;&lt; size;
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vd&gt;</td> 
      <td><a id="sa_vd"></a> <p>Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;T&gt;</td> 
      <td><a id="sa_t"></a> <p>Is an arrangement specifier, encoded in <q>imm5:Q</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>imm5</th> 
          <th>Q</th> 
          <th>&lt;T&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>x0000</td> 
          <td>x</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>xxxx1</td> 
          <td>0</td> 
          <td>8B</td> 
         </tr> 
         <tr> 
          <td>xxxx1</td> 
          <td>1</td> 
          <td>16B</td> 
         </tr> 
         <tr> 
          <td>xxx10</td> 
          <td>0</td> 
          <td>4H</td> 
         </tr> 
         <tr> 
          <td>xxx10</td> 
          <td>1</td> 
          <td>8H</td> 
         </tr> 
         <tr> 
          <td>xx100</td> 
          <td>0</td> 
          <td>2S</td> 
         </tr> 
         <tr> 
          <td>xx100</td> 
          <td>1</td> 
          <td>4S</td> 
         </tr> 
         <tr> 
          <td>x1000</td> 
          <td>0</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>x1000</td> 
          <td>1</td> 
          <td>2D</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;R&gt;</td> 
      <td><a id="sa_r"></a> <p>Is the width specifier for the general-purpose source register, encoded in <q>imm5</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>imm5</th> 
          <th>&lt;R&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>x0000</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>xxxx1</td> 
          <td>W</td> 
         </tr> 
         <tr> 
          <td>xxx10</td> 
          <td>W</td> 
         </tr> 
         <tr> 
          <td>xx100</td> 
          <td>W</td> 
         </tr> 
         <tr> 
          <td>x1000</td> 
          <td>X</td> 
         </tr> 
        </tbody> 
       </table> Unspecified bits in "imm5" are ignored but should be set to zero by an assembler. </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;n&gt;</td> 
      <td><a id="sa_n"></a> <p>Is the number [0-30] of the general-purpose source register or ZR (31), encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre><a title="function: CheckFPAdvSIMDEnabled64()" class="document-topic">CheckFPAdvSIMDEnabled64</a>();
bits(esize) element = <a title="accessor: bits(width) X[integer n, integer width]" class="document-topic">X</a>[n, esize];
bits(datasize) result;

for e = 0 to elements-1
    <a title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value" class="document-topic">Elem</a>[result, e, esize] = element;
<a title="accessor: V[integer n, integer width] = bits(width) value" class="document-topic">V</a>[d, datasize] = result;</pre> 
  </div> 
  <h3>Operational information</h3> 
  <p>If PSTATE.DIT is 1:</p> 
  <ul> 
   <li>The execution time of this instruction is independent of: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
   <li>The response of this instruction to asynchronous exceptions does not vary based on: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
  </ul>  
 </body>
</html>