
ALL_PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd10  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000034c8  0800def8  0800def8  0000eef8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080113c0  080113c0  000131dc  2**0
                  CONTENTS
  4 .ARM          00000008  080113c0  080113c0  000123c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080113c8  080113c8  000131dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080113c8  080113c8  000123c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080113cc  080113cc  000123cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080113d0  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000404  200001dc  080115ac  000131dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005e0  080115ac  000135e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000131dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013dad  00000000  00000000  00013205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031ed  00000000  00000000  00026fb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  0002a1a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f03  00000000  00000000  0002b4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ca8c  00000000  00000000  0002c3c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019033  00000000  00000000  00048e4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a11c4  00000000  00000000  00061e82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00103046  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006650  00000000  00000000  0010308c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  001096dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001dc 	.word	0x200001dc
 8000204:	00000000 	.word	0x00000000
 8000208:	0800dee0 	.word	0x0800dee0

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e0 	.word	0x200001e0
 8000224:	0800dee0 	.word	0x0800dee0

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_fmul>:
 8000238:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800023c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000240:	bf1e      	ittt	ne
 8000242:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000246:	ea92 0f0c 	teqne	r2, ip
 800024a:	ea93 0f0c 	teqne	r3, ip
 800024e:	d06f      	beq.n	8000330 <__aeabi_fmul+0xf8>
 8000250:	441a      	add	r2, r3
 8000252:	ea80 0c01 	eor.w	ip, r0, r1
 8000256:	0240      	lsls	r0, r0, #9
 8000258:	bf18      	it	ne
 800025a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800025e:	d01e      	beq.n	800029e <__aeabi_fmul+0x66>
 8000260:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000264:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000268:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800026c:	fba0 3101 	umull	r3, r1, r0, r1
 8000270:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000274:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000278:	bf3e      	ittt	cc
 800027a:	0049      	lslcc	r1, r1, #1
 800027c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000280:	005b      	lslcc	r3, r3, #1
 8000282:	ea40 0001 	orr.w	r0, r0, r1
 8000286:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800028a:	2afd      	cmp	r2, #253	@ 0xfd
 800028c:	d81d      	bhi.n	80002ca <__aeabi_fmul+0x92>
 800028e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000292:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000296:	bf08      	it	eq
 8000298:	f020 0001 	biceq.w	r0, r0, #1
 800029c:	4770      	bx	lr
 800029e:	f090 0f00 	teq	r0, #0
 80002a2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80002a6:	bf08      	it	eq
 80002a8:	0249      	lsleq	r1, r1, #9
 80002aa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80002ae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80002b2:	3a7f      	subs	r2, #127	@ 0x7f
 80002b4:	bfc2      	ittt	gt
 80002b6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80002ba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002be:	4770      	bxgt	lr
 80002c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002c4:	f04f 0300 	mov.w	r3, #0
 80002c8:	3a01      	subs	r2, #1
 80002ca:	dc5d      	bgt.n	8000388 <__aeabi_fmul+0x150>
 80002cc:	f112 0f19 	cmn.w	r2, #25
 80002d0:	bfdc      	itt	le
 80002d2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80002d6:	4770      	bxle	lr
 80002d8:	f1c2 0200 	rsb	r2, r2, #0
 80002dc:	0041      	lsls	r1, r0, #1
 80002de:	fa21 f102 	lsr.w	r1, r1, r2
 80002e2:	f1c2 0220 	rsb	r2, r2, #32
 80002e6:	fa00 fc02 	lsl.w	ip, r0, r2
 80002ea:	ea5f 0031 	movs.w	r0, r1, rrx
 80002ee:	f140 0000 	adc.w	r0, r0, #0
 80002f2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002f6:	bf08      	it	eq
 80002f8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002fc:	4770      	bx	lr
 80002fe:	f092 0f00 	teq	r2, #0
 8000302:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000306:	bf02      	ittt	eq
 8000308:	0040      	lsleq	r0, r0, #1
 800030a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800030e:	3a01      	subeq	r2, #1
 8000310:	d0f9      	beq.n	8000306 <__aeabi_fmul+0xce>
 8000312:	ea40 000c 	orr.w	r0, r0, ip
 8000316:	f093 0f00 	teq	r3, #0
 800031a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800031e:	bf02      	ittt	eq
 8000320:	0049      	lsleq	r1, r1, #1
 8000322:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000326:	3b01      	subeq	r3, #1
 8000328:	d0f9      	beq.n	800031e <__aeabi_fmul+0xe6>
 800032a:	ea41 010c 	orr.w	r1, r1, ip
 800032e:	e78f      	b.n	8000250 <__aeabi_fmul+0x18>
 8000330:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000334:	ea92 0f0c 	teq	r2, ip
 8000338:	bf18      	it	ne
 800033a:	ea93 0f0c 	teqne	r3, ip
 800033e:	d00a      	beq.n	8000356 <__aeabi_fmul+0x11e>
 8000340:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000344:	bf18      	it	ne
 8000346:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800034a:	d1d8      	bne.n	80002fe <__aeabi_fmul+0xc6>
 800034c:	ea80 0001 	eor.w	r0, r0, r1
 8000350:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f090 0f00 	teq	r0, #0
 800035a:	bf17      	itett	ne
 800035c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000360:	4608      	moveq	r0, r1
 8000362:	f091 0f00 	teqne	r1, #0
 8000366:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800036a:	d014      	beq.n	8000396 <__aeabi_fmul+0x15e>
 800036c:	ea92 0f0c 	teq	r2, ip
 8000370:	d101      	bne.n	8000376 <__aeabi_fmul+0x13e>
 8000372:	0242      	lsls	r2, r0, #9
 8000374:	d10f      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000376:	ea93 0f0c 	teq	r3, ip
 800037a:	d103      	bne.n	8000384 <__aeabi_fmul+0x14c>
 800037c:	024b      	lsls	r3, r1, #9
 800037e:	bf18      	it	ne
 8000380:	4608      	movne	r0, r1
 8000382:	d108      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000384:	ea80 0001 	eor.w	r0, r0, r1
 8000388:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800038c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000390:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000394:	4770      	bx	lr
 8000396:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800039a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	@ 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_dmul>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8de 	bleq	80008f4 <__aeabi_dmul+0x1dc>
 8000738:	442c      	add	r4, r5
 800073a:	ea81 0603 	eor.w	r6, r1, r3
 800073e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000742:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000746:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800074a:	bf18      	it	ne
 800074c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000750:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000754:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000758:	d038      	beq.n	80007cc <__aeabi_dmul+0xb4>
 800075a:	fba0 ce02 	umull	ip, lr, r0, r2
 800075e:	f04f 0500 	mov.w	r5, #0
 8000762:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000766:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800076a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800076e:	f04f 0600 	mov.w	r6, #0
 8000772:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000776:	f09c 0f00 	teq	ip, #0
 800077a:	bf18      	it	ne
 800077c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000780:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000784:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000788:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800078c:	d204      	bcs.n	8000798 <__aeabi_dmul+0x80>
 800078e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000792:	416d      	adcs	r5, r5
 8000794:	eb46 0606 	adc.w	r6, r6, r6
 8000798:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800079c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80007a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80007a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80007b0:	bf88      	it	hi
 80007b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80007b6:	d81e      	bhi.n	80007f6 <__aeabi_dmul+0xde>
 80007b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80007bc:	bf08      	it	eq
 80007be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007c2:	f150 0000 	adcs.w	r0, r0, #0
 80007c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007d0:	ea46 0101 	orr.w	r1, r6, r1
 80007d4:	ea40 0002 	orr.w	r0, r0, r2
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007e0:	bfc2      	ittt	gt
 80007e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ea:	bd70      	popgt	{r4, r5, r6, pc}
 80007ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007f0:	f04f 0e00 	mov.w	lr, #0
 80007f4:	3c01      	subs	r4, #1
 80007f6:	f300 80ab 	bgt.w	8000950 <__aeabi_dmul+0x238>
 80007fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007fe:	bfde      	ittt	le
 8000800:	2000      	movle	r0, #0
 8000802:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000806:	bd70      	pople	{r4, r5, r6, pc}
 8000808:	f1c4 0400 	rsb	r4, r4, #0
 800080c:	3c20      	subs	r4, #32
 800080e:	da35      	bge.n	800087c <__aeabi_dmul+0x164>
 8000810:	340c      	adds	r4, #12
 8000812:	dc1b      	bgt.n	800084c <__aeabi_dmul+0x134>
 8000814:	f104 0414 	add.w	r4, r4, #20
 8000818:	f1c4 0520 	rsb	r5, r4, #32
 800081c:	fa00 f305 	lsl.w	r3, r0, r5
 8000820:	fa20 f004 	lsr.w	r0, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea40 0002 	orr.w	r0, r0, r2
 800082c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000830:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000838:	fa21 f604 	lsr.w	r6, r1, r4
 800083c:	eb42 0106 	adc.w	r1, r2, r6
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f1c4 040c 	rsb	r4, r4, #12
 8000850:	f1c4 0520 	rsb	r5, r4, #32
 8000854:	fa00 f304 	lsl.w	r3, r0, r4
 8000858:	fa20 f005 	lsr.w	r0, r0, r5
 800085c:	fa01 f204 	lsl.w	r2, r1, r4
 8000860:	ea40 0002 	orr.w	r0, r0, r2
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800086c:	f141 0100 	adc.w	r1, r1, #0
 8000870:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000874:	bf08      	it	eq
 8000876:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f1c4 0520 	rsb	r5, r4, #32
 8000880:	fa00 f205 	lsl.w	r2, r0, r5
 8000884:	ea4e 0e02 	orr.w	lr, lr, r2
 8000888:	fa20 f304 	lsr.w	r3, r0, r4
 800088c:	fa01 f205 	lsl.w	r2, r1, r5
 8000890:	ea43 0302 	orr.w	r3, r3, r2
 8000894:	fa21 f004 	lsr.w	r0, r1, r4
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800089c:	fa21 f204 	lsr.w	r2, r1, r4
 80008a0:	ea20 0002 	bic.w	r0, r0, r2
 80008a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008ac:	bf08      	it	eq
 80008ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f094 0f00 	teq	r4, #0
 80008b8:	d10f      	bne.n	80008da <__aeabi_dmul+0x1c2>
 80008ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80008be:	0040      	lsls	r0, r0, #1
 80008c0:	eb41 0101 	adc.w	r1, r1, r1
 80008c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3c01      	subeq	r4, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1a6>
 80008ce:	ea41 0106 	orr.w	r1, r1, r6
 80008d2:	f095 0f00 	teq	r5, #0
 80008d6:	bf18      	it	ne
 80008d8:	4770      	bxne	lr
 80008da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008de:	0052      	lsls	r2, r2, #1
 80008e0:	eb43 0303 	adc.w	r3, r3, r3
 80008e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008e8:	bf08      	it	eq
 80008ea:	3d01      	subeq	r5, #1
 80008ec:	d0f7      	beq.n	80008de <__aeabi_dmul+0x1c6>
 80008ee:	ea43 0306 	orr.w	r3, r3, r6
 80008f2:	4770      	bx	lr
 80008f4:	ea94 0f0c 	teq	r4, ip
 80008f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fc:	bf18      	it	ne
 80008fe:	ea95 0f0c 	teqne	r5, ip
 8000902:	d00c      	beq.n	800091e <__aeabi_dmul+0x206>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	d1d1      	bne.n	80008b4 <__aeabi_dmul+0x19c>
 8000910:	ea81 0103 	eor.w	r1, r1, r3
 8000914:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000918:	f04f 0000 	mov.w	r0, #0
 800091c:	bd70      	pop	{r4, r5, r6, pc}
 800091e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000922:	bf06      	itte	eq
 8000924:	4610      	moveq	r0, r2
 8000926:	4619      	moveq	r1, r3
 8000928:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092c:	d019      	beq.n	8000962 <__aeabi_dmul+0x24a>
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	d102      	bne.n	800093a <__aeabi_dmul+0x222>
 8000934:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000938:	d113      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	d105      	bne.n	800094c <__aeabi_dmul+0x234>
 8000940:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000944:	bf1c      	itt	ne
 8000946:	4610      	movne	r0, r2
 8000948:	4619      	movne	r1, r3
 800094a:	d10a      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800094c:	ea81 0103 	eor.w	r1, r1, r3
 8000950:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000954:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000958:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800095c:	f04f 0000 	mov.w	r0, #0
 8000960:	bd70      	pop	{r4, r5, r6, pc}
 8000962:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000966:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800096a:	bd70      	pop	{r4, r5, r6, pc}

0800096c <__aeabi_ddiv>:
 800096c:	b570      	push	{r4, r5, r6, lr}
 800096e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000972:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000976:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800097a:	bf1d      	ittte	ne
 800097c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000980:	ea94 0f0c 	teqne	r4, ip
 8000984:	ea95 0f0c 	teqne	r5, ip
 8000988:	f000 f8a7 	bleq	8000ada <__aeabi_ddiv+0x16e>
 800098c:	eba4 0405 	sub.w	r4, r4, r5
 8000990:	ea81 0e03 	eor.w	lr, r1, r3
 8000994:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000998:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800099c:	f000 8088 	beq.w	8000ab0 <__aeabi_ddiv+0x144>
 80009a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80009a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80009a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009c4:	429d      	cmp	r5, r3
 80009c6:	bf08      	it	eq
 80009c8:	4296      	cmpeq	r6, r2
 80009ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009d2:	d202      	bcs.n	80009da <__aeabi_ddiv+0x6e>
 80009d4:	085b      	lsrs	r3, r3, #1
 80009d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009da:	1ab6      	subs	r6, r6, r2
 80009dc:	eb65 0503 	sbc.w	r5, r5, r3
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009f6:	bf22      	ittt	cs
 80009f8:	1ab6      	subcs	r6, r6, r2
 80009fa:	4675      	movcs	r5, lr
 80009fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a00:	085b      	lsrs	r3, r3, #1
 8000a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0e:	bf22      	ittt	cs
 8000a10:	1ab6      	subcs	r6, r6, r2
 8000a12:	4675      	movcs	r5, lr
 8000a14:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a18:	085b      	lsrs	r3, r3, #1
 8000a1a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a1e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a22:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a26:	bf22      	ittt	cs
 8000a28:	1ab6      	subcs	r6, r6, r2
 8000a2a:	4675      	movcs	r5, lr
 8000a2c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a30:	085b      	lsrs	r3, r3, #1
 8000a32:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a36:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a3a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a3e:	bf22      	ittt	cs
 8000a40:	1ab6      	subcs	r6, r6, r2
 8000a42:	4675      	movcs	r5, lr
 8000a44:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a48:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a4c:	d018      	beq.n	8000a80 <__aeabi_ddiv+0x114>
 8000a4e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a52:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a56:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a5e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a66:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a6a:	d1c0      	bne.n	80009ee <__aeabi_ddiv+0x82>
 8000a6c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a70:	d10b      	bne.n	8000a8a <__aeabi_ddiv+0x11e>
 8000a72:	ea41 0100 	orr.w	r1, r1, r0
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a7e:	e7b6      	b.n	80009ee <__aeabi_ddiv+0x82>
 8000a80:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a84:	bf04      	itt	eq
 8000a86:	4301      	orreq	r1, r0
 8000a88:	2000      	moveq	r0, #0
 8000a8a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a8e:	bf88      	it	hi
 8000a90:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a94:	f63f aeaf 	bhi.w	80007f6 <__aeabi_dmul+0xde>
 8000a98:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a9c:	bf04      	itt	eq
 8000a9e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000aa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000aa6:	f150 0000 	adcs.w	r0, r0, #0
 8000aaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000aae:	bd70      	pop	{r4, r5, r6, pc}
 8000ab0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000ab4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000ab8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000abc:	bfc2      	ittt	gt
 8000abe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ac2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ac6:	bd70      	popgt	{r4, r5, r6, pc}
 8000ac8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000acc:	f04f 0e00 	mov.w	lr, #0
 8000ad0:	3c01      	subs	r4, #1
 8000ad2:	e690      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ad4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ad8:	e68d      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ada:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ade:	ea94 0f0c 	teq	r4, ip
 8000ae2:	bf08      	it	eq
 8000ae4:	ea95 0f0c 	teqeq	r5, ip
 8000ae8:	f43f af3b 	beq.w	8000962 <__aeabi_dmul+0x24a>
 8000aec:	ea94 0f0c 	teq	r4, ip
 8000af0:	d10a      	bne.n	8000b08 <__aeabi_ddiv+0x19c>
 8000af2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000af6:	f47f af34 	bne.w	8000962 <__aeabi_dmul+0x24a>
 8000afa:	ea95 0f0c 	teq	r5, ip
 8000afe:	f47f af25 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b02:	4610      	mov	r0, r2
 8000b04:	4619      	mov	r1, r3
 8000b06:	e72c      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b08:	ea95 0f0c 	teq	r5, ip
 8000b0c:	d106      	bne.n	8000b1c <__aeabi_ddiv+0x1b0>
 8000b0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b12:	f43f aefd 	beq.w	8000910 <__aeabi_dmul+0x1f8>
 8000b16:	4610      	mov	r0, r2
 8000b18:	4619      	mov	r1, r3
 8000b1a:	e722      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b26:	f47f aec5 	bne.w	80008b4 <__aeabi_dmul+0x19c>
 8000b2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b2e:	f47f af0d 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b36:	f47f aeeb 	bne.w	8000910 <__aeabi_dmul+0x1f8>
 8000b3a:	e712      	b.n	8000962 <__aeabi_dmul+0x24a>

08000b3c <__gedf2>:
 8000b3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b40:	e006      	b.n	8000b50 <__cmpdf2+0x4>
 8000b42:	bf00      	nop

08000b44 <__ledf2>:
 8000b44:	f04f 0c01 	mov.w	ip, #1
 8000b48:	e002      	b.n	8000b50 <__cmpdf2+0x4>
 8000b4a:	bf00      	nop

08000b4c <__cmpdf2>:
 8000b4c:	f04f 0c01 	mov.w	ip, #1
 8000b50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	bf18      	it	ne
 8000b62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b66:	d01b      	beq.n	8000ba0 <__cmpdf2+0x54>
 8000b68:	b001      	add	sp, #4
 8000b6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b6e:	bf0c      	ite	eq
 8000b70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b74:	ea91 0f03 	teqne	r1, r3
 8000b78:	bf02      	ittt	eq
 8000b7a:	ea90 0f02 	teqeq	r0, r2
 8000b7e:	2000      	moveq	r0, #0
 8000b80:	4770      	bxeq	lr
 8000b82:	f110 0f00 	cmn.w	r0, #0
 8000b86:	ea91 0f03 	teq	r1, r3
 8000b8a:	bf58      	it	pl
 8000b8c:	4299      	cmppl	r1, r3
 8000b8e:	bf08      	it	eq
 8000b90:	4290      	cmpeq	r0, r2
 8000b92:	bf2c      	ite	cs
 8000b94:	17d8      	asrcs	r0, r3, #31
 8000b96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b9a:	f040 0001 	orr.w	r0, r0, #1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba8:	d102      	bne.n	8000bb0 <__cmpdf2+0x64>
 8000baa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bae:	d107      	bne.n	8000bc0 <__cmpdf2+0x74>
 8000bb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb8:	d1d6      	bne.n	8000b68 <__cmpdf2+0x1c>
 8000bba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bbe:	d0d3      	beq.n	8000b68 <__cmpdf2+0x1c>
 8000bc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_cdrcmple>:
 8000bc8:	4684      	mov	ip, r0
 8000bca:	4610      	mov	r0, r2
 8000bcc:	4662      	mov	r2, ip
 8000bce:	468c      	mov	ip, r1
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4663      	mov	r3, ip
 8000bd4:	e000      	b.n	8000bd8 <__aeabi_cdcmpeq>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_cdcmpeq>:
 8000bd8:	b501      	push	{r0, lr}
 8000bda:	f7ff ffb7 	bl	8000b4c <__cmpdf2>
 8000bde:	2800      	cmp	r0, #0
 8000be0:	bf48      	it	mi
 8000be2:	f110 0f00 	cmnmi.w	r0, #0
 8000be6:	bd01      	pop	{r0, pc}

08000be8 <__aeabi_dcmpeq>:
 8000be8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bec:	f7ff fff4 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000bf0:	bf0c      	ite	eq
 8000bf2:	2001      	moveq	r0, #1
 8000bf4:	2000      	movne	r0, #0
 8000bf6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfa:	bf00      	nop

08000bfc <__aeabi_dcmplt>:
 8000bfc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c00:	f7ff ffea 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c04:	bf34      	ite	cc
 8000c06:	2001      	movcc	r0, #1
 8000c08:	2000      	movcs	r0, #0
 8000c0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0e:	bf00      	nop

08000c10 <__aeabi_dcmple>:
 8000c10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c14:	f7ff ffe0 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c18:	bf94      	ite	ls
 8000c1a:	2001      	movls	r0, #1
 8000c1c:	2000      	movhi	r0, #0
 8000c1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c22:	bf00      	nop

08000c24 <__aeabi_dcmpge>:
 8000c24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c28:	f7ff ffce 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c2c:	bf94      	ite	ls
 8000c2e:	2001      	movls	r0, #1
 8000c30:	2000      	movhi	r0, #0
 8000c32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c36:	bf00      	nop

08000c38 <__aeabi_dcmpgt>:
 8000c38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c3c:	f7ff ffc4 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c40:	bf34      	ite	cc
 8000c42:	2001      	movcc	r0, #1
 8000c44:	2000      	movcs	r0, #0
 8000c46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c4a:	bf00      	nop

08000c4c <__aeabi_dcmpun>:
 8000c4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c54:	d102      	bne.n	8000c5c <__aeabi_dcmpun+0x10>
 8000c56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c5a:	d10a      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c64:	d102      	bne.n	8000c6c <__aeabi_dcmpun+0x20>
 8000c66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c6a:	d102      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c6c:	f04f 0000 	mov.w	r0, #0
 8000c70:	4770      	bx	lr
 8000c72:	f04f 0001 	mov.w	r0, #1
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_d2iz>:
 8000c78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c80:	d215      	bcs.n	8000cae <__aeabi_d2iz+0x36>
 8000c82:	d511      	bpl.n	8000ca8 <__aeabi_d2iz+0x30>
 8000c84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c8c:	d912      	bls.n	8000cb4 <__aeabi_d2iz+0x3c>
 8000c8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	4240      	negne	r0, r0
 8000ca6:	4770      	bx	lr
 8000ca8:	f04f 0000 	mov.w	r0, #0
 8000cac:	4770      	bx	lr
 8000cae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cb2:	d105      	bne.n	8000cc0 <__aeabi_d2iz+0x48>
 8000cb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000cb8:	bf08      	it	eq
 8000cba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000cbe:	4770      	bx	lr
 8000cc0:	f04f 0000 	mov.w	r0, #0
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2uiz>:
 8000cc8:	004a      	lsls	r2, r1, #1
 8000cca:	d211      	bcs.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000ccc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000cd0:	d211      	bcs.n	8000cf6 <__aeabi_d2uiz+0x2e>
 8000cd2:	d50d      	bpl.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000cd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000cd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000cdc:	d40e      	bmi.n	8000cfc <__aeabi_d2uiz+0x34>
 8000cde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ce2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ce6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cea:	fa23 f002 	lsr.w	r0, r3, r2
 8000cee:	4770      	bx	lr
 8000cf0:	f04f 0000 	mov.w	r0, #0
 8000cf4:	4770      	bx	lr
 8000cf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cfa:	d102      	bne.n	8000d02 <__aeabi_d2uiz+0x3a>
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000d00:	4770      	bx	lr
 8000d02:	f04f 0000 	mov.w	r0, #0
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2f>:
 8000d08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000d0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000d10:	bf24      	itt	cs
 8000d12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000d16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000d1a:	d90d      	bls.n	8000d38 <__aeabi_d2f+0x30>
 8000d1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000d2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000d3c:	d121      	bne.n	8000d82 <__aeabi_d2f+0x7a>
 8000d3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000d42:	bfbc      	itt	lt
 8000d44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000d48:	4770      	bxlt	lr
 8000d4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000d4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d52:	f1c2 0218 	rsb	r2, r2, #24
 8000d56:	f1c2 0c20 	rsb	ip, r2, #32
 8000d5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d62:	bf18      	it	ne
 8000d64:	f040 0001 	orrne.w	r0, r0, #1
 8000d68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d74:	ea40 000c 	orr.w	r0, r0, ip
 8000d78:	fa23 f302 	lsr.w	r3, r3, r2
 8000d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d80:	e7cc      	b.n	8000d1c <__aeabi_d2f+0x14>
 8000d82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d86:	d107      	bne.n	8000d98 <__aeabi_d2f+0x90>
 8000d88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d96:	4770      	bxne	lr
 8000d98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <__aeabi_frsub>:
 8000da8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000dac:	e002      	b.n	8000db4 <__addsf3>
 8000dae:	bf00      	nop

08000db0 <__aeabi_fsub>:
 8000db0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000db4 <__addsf3>:
 8000db4:	0042      	lsls	r2, r0, #1
 8000db6:	bf1f      	itttt	ne
 8000db8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000dbc:	ea92 0f03 	teqne	r2, r3
 8000dc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000dc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dc8:	d06a      	beq.n	8000ea0 <__addsf3+0xec>
 8000dca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000dce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000dd2:	bfc1      	itttt	gt
 8000dd4:	18d2      	addgt	r2, r2, r3
 8000dd6:	4041      	eorgt	r1, r0
 8000dd8:	4048      	eorgt	r0, r1
 8000dda:	4041      	eorgt	r1, r0
 8000ddc:	bfb8      	it	lt
 8000dde:	425b      	neglt	r3, r3
 8000de0:	2b19      	cmp	r3, #25
 8000de2:	bf88      	it	hi
 8000de4:	4770      	bxhi	lr
 8000de6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000dea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dee:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000df2:	bf18      	it	ne
 8000df4:	4240      	negne	r0, r0
 8000df6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000dfa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000dfe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000e02:	bf18      	it	ne
 8000e04:	4249      	negne	r1, r1
 8000e06:	ea92 0f03 	teq	r2, r3
 8000e0a:	d03f      	beq.n	8000e8c <__addsf3+0xd8>
 8000e0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000e10:	fa41 fc03 	asr.w	ip, r1, r3
 8000e14:	eb10 000c 	adds.w	r0, r0, ip
 8000e18:	f1c3 0320 	rsb	r3, r3, #32
 8000e1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000e20:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e24:	d502      	bpl.n	8000e2c <__addsf3+0x78>
 8000e26:	4249      	negs	r1, r1
 8000e28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000e2c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000e30:	d313      	bcc.n	8000e5a <__addsf3+0xa6>
 8000e32:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000e36:	d306      	bcc.n	8000e46 <__addsf3+0x92>
 8000e38:	0840      	lsrs	r0, r0, #1
 8000e3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000e3e:	f102 0201 	add.w	r2, r2, #1
 8000e42:	2afe      	cmp	r2, #254	@ 0xfe
 8000e44:	d251      	bcs.n	8000eea <__addsf3+0x136>
 8000e46:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000e4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e4e:	bf08      	it	eq
 8000e50:	f020 0001 	biceq.w	r0, r0, #1
 8000e54:	ea40 0003 	orr.w	r0, r0, r3
 8000e58:	4770      	bx	lr
 8000e5a:	0049      	lsls	r1, r1, #1
 8000e5c:	eb40 0000 	adc.w	r0, r0, r0
 8000e60:	3a01      	subs	r2, #1
 8000e62:	bf28      	it	cs
 8000e64:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000e68:	d2ed      	bcs.n	8000e46 <__addsf3+0x92>
 8000e6a:	fab0 fc80 	clz	ip, r0
 8000e6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000e72:	ebb2 020c 	subs.w	r2, r2, ip
 8000e76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000e7a:	bfaa      	itet	ge
 8000e7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000e80:	4252      	neglt	r2, r2
 8000e82:	4318      	orrge	r0, r3
 8000e84:	bfbc      	itt	lt
 8000e86:	40d0      	lsrlt	r0, r2
 8000e88:	4318      	orrlt	r0, r3
 8000e8a:	4770      	bx	lr
 8000e8c:	f092 0f00 	teq	r2, #0
 8000e90:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000e94:	bf06      	itte	eq
 8000e96:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000e9a:	3201      	addeq	r2, #1
 8000e9c:	3b01      	subne	r3, #1
 8000e9e:	e7b5      	b.n	8000e0c <__addsf3+0x58>
 8000ea0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ea4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ea8:	bf18      	it	ne
 8000eaa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000eae:	d021      	beq.n	8000ef4 <__addsf3+0x140>
 8000eb0:	ea92 0f03 	teq	r2, r3
 8000eb4:	d004      	beq.n	8000ec0 <__addsf3+0x10c>
 8000eb6:	f092 0f00 	teq	r2, #0
 8000eba:	bf08      	it	eq
 8000ebc:	4608      	moveq	r0, r1
 8000ebe:	4770      	bx	lr
 8000ec0:	ea90 0f01 	teq	r0, r1
 8000ec4:	bf1c      	itt	ne
 8000ec6:	2000      	movne	r0, #0
 8000ec8:	4770      	bxne	lr
 8000eca:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ece:	d104      	bne.n	8000eda <__addsf3+0x126>
 8000ed0:	0040      	lsls	r0, r0, #1
 8000ed2:	bf28      	it	cs
 8000ed4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ede:	bf3c      	itt	cc
 8000ee0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ee4:	4770      	bxcc	lr
 8000ee6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000eea:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000eee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ef2:	4770      	bx	lr
 8000ef4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ef8:	bf16      	itet	ne
 8000efa:	4608      	movne	r0, r1
 8000efc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000f00:	4601      	movne	r1, r0
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	bf06      	itte	eq
 8000f06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000f0a:	ea90 0f01 	teqeq	r0, r1
 8000f0e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000f12:	4770      	bx	lr

08000f14 <__aeabi_ui2f>:
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	e004      	b.n	8000f24 <__aeabi_i2f+0x8>
 8000f1a:	bf00      	nop

08000f1c <__aeabi_i2f>:
 8000f1c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000f20:	bf48      	it	mi
 8000f22:	4240      	negmi	r0, r0
 8000f24:	ea5f 0c00 	movs.w	ip, r0
 8000f28:	bf08      	it	eq
 8000f2a:	4770      	bxeq	lr
 8000f2c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000f30:	4601      	mov	r1, r0
 8000f32:	f04f 0000 	mov.w	r0, #0
 8000f36:	e01c      	b.n	8000f72 <__aeabi_l2f+0x2a>

08000f38 <__aeabi_ul2f>:
 8000f38:	ea50 0201 	orrs.w	r2, r0, r1
 8000f3c:	bf08      	it	eq
 8000f3e:	4770      	bxeq	lr
 8000f40:	f04f 0300 	mov.w	r3, #0
 8000f44:	e00a      	b.n	8000f5c <__aeabi_l2f+0x14>
 8000f46:	bf00      	nop

08000f48 <__aeabi_l2f>:
 8000f48:	ea50 0201 	orrs.w	r2, r0, r1
 8000f4c:	bf08      	it	eq
 8000f4e:	4770      	bxeq	lr
 8000f50:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000f54:	d502      	bpl.n	8000f5c <__aeabi_l2f+0x14>
 8000f56:	4240      	negs	r0, r0
 8000f58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f5c:	ea5f 0c01 	movs.w	ip, r1
 8000f60:	bf02      	ittt	eq
 8000f62:	4684      	moveq	ip, r0
 8000f64:	4601      	moveq	r1, r0
 8000f66:	2000      	moveq	r0, #0
 8000f68:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000f6c:	bf08      	it	eq
 8000f6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000f72:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000f76:	fabc f28c 	clz	r2, ip
 8000f7a:	3a08      	subs	r2, #8
 8000f7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000f80:	db10      	blt.n	8000fa4 <__aeabi_l2f+0x5c>
 8000f82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f86:	4463      	add	r3, ip
 8000f88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f8c:	f1c2 0220 	rsb	r2, r2, #32
 8000f90:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000f94:	fa20 f202 	lsr.w	r2, r0, r2
 8000f98:	eb43 0002 	adc.w	r0, r3, r2
 8000f9c:	bf08      	it	eq
 8000f9e:	f020 0001 	biceq.w	r0, r0, #1
 8000fa2:	4770      	bx	lr
 8000fa4:	f102 0220 	add.w	r2, r2, #32
 8000fa8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000fac:	f1c2 0220 	rsb	r2, r2, #32
 8000fb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000fb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000fb8:	eb43 0002 	adc.w	r0, r3, r2
 8000fbc:	bf08      	it	eq
 8000fbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000fc2:	4770      	bx	lr

08000fc4 <__gesf2>:
 8000fc4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fc8:	e006      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fca:	bf00      	nop

08000fcc <__lesf2>:
 8000fcc:	f04f 0c01 	mov.w	ip, #1
 8000fd0:	e002      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fd2:	bf00      	nop

08000fd4 <__cmpsf2>:
 8000fd4:	f04f 0c01 	mov.w	ip, #1
 8000fd8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fdc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fe4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fe8:	bf18      	it	ne
 8000fea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fee:	d011      	beq.n	8001014 <__cmpsf2+0x40>
 8000ff0:	b001      	add	sp, #4
 8000ff2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ff6:	bf18      	it	ne
 8000ff8:	ea90 0f01 	teqne	r0, r1
 8000ffc:	bf58      	it	pl
 8000ffe:	ebb2 0003 	subspl.w	r0, r2, r3
 8001002:	bf88      	it	hi
 8001004:	17c8      	asrhi	r0, r1, #31
 8001006:	bf38      	it	cc
 8001008:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800100c:	bf18      	it	ne
 800100e:	f040 0001 	orrne.w	r0, r0, #1
 8001012:	4770      	bx	lr
 8001014:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001018:	d102      	bne.n	8001020 <__cmpsf2+0x4c>
 800101a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800101e:	d105      	bne.n	800102c <__cmpsf2+0x58>
 8001020:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001024:	d1e4      	bne.n	8000ff0 <__cmpsf2+0x1c>
 8001026:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800102a:	d0e1      	beq.n	8000ff0 <__cmpsf2+0x1c>
 800102c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <__aeabi_cfrcmple>:
 8001034:	4684      	mov	ip, r0
 8001036:	4608      	mov	r0, r1
 8001038:	4661      	mov	r1, ip
 800103a:	e7ff      	b.n	800103c <__aeabi_cfcmpeq>

0800103c <__aeabi_cfcmpeq>:
 800103c:	b50f      	push	{r0, r1, r2, r3, lr}
 800103e:	f7ff ffc9 	bl	8000fd4 <__cmpsf2>
 8001042:	2800      	cmp	r0, #0
 8001044:	bf48      	it	mi
 8001046:	f110 0f00 	cmnmi.w	r0, #0
 800104a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800104c <__aeabi_fcmpeq>:
 800104c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001050:	f7ff fff4 	bl	800103c <__aeabi_cfcmpeq>
 8001054:	bf0c      	ite	eq
 8001056:	2001      	moveq	r0, #1
 8001058:	2000      	movne	r0, #0
 800105a:	f85d fb08 	ldr.w	pc, [sp], #8
 800105e:	bf00      	nop

08001060 <__aeabi_fcmplt>:
 8001060:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001064:	f7ff ffea 	bl	800103c <__aeabi_cfcmpeq>
 8001068:	bf34      	ite	cc
 800106a:	2001      	movcc	r0, #1
 800106c:	2000      	movcs	r0, #0
 800106e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001072:	bf00      	nop

08001074 <__aeabi_fcmple>:
 8001074:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001078:	f7ff ffe0 	bl	800103c <__aeabi_cfcmpeq>
 800107c:	bf94      	ite	ls
 800107e:	2001      	movls	r0, #1
 8001080:	2000      	movhi	r0, #0
 8001082:	f85d fb08 	ldr.w	pc, [sp], #8
 8001086:	bf00      	nop

08001088 <__aeabi_fcmpge>:
 8001088:	f84d ed08 	str.w	lr, [sp, #-8]!
 800108c:	f7ff ffd2 	bl	8001034 <__aeabi_cfrcmple>
 8001090:	bf94      	ite	ls
 8001092:	2001      	movls	r0, #1
 8001094:	2000      	movhi	r0, #0
 8001096:	f85d fb08 	ldr.w	pc, [sp], #8
 800109a:	bf00      	nop

0800109c <__aeabi_fcmpgt>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff ffc8 	bl	8001034 <__aeabi_cfrcmple>
 80010a4:	bf34      	ite	cc
 80010a6:	2001      	movcc	r0, #1
 80010a8:	2000      	movcs	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_f2iz>:
 80010b0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010b4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010b8:	d30f      	bcc.n	80010da <__aeabi_f2iz+0x2a>
 80010ba:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010be:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010c2:	d90d      	bls.n	80010e0 <__aeabi_f2iz+0x30>
 80010c4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010c8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010cc:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80010d0:	fa23 f002 	lsr.w	r0, r3, r2
 80010d4:	bf18      	it	ne
 80010d6:	4240      	negne	r0, r0
 80010d8:	4770      	bx	lr
 80010da:	f04f 0000 	mov.w	r0, #0
 80010de:	4770      	bx	lr
 80010e0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010e4:	d101      	bne.n	80010ea <__aeabi_f2iz+0x3a>
 80010e6:	0242      	lsls	r2, r0, #9
 80010e8:	d105      	bne.n	80010f6 <__aeabi_f2iz+0x46>
 80010ea:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80010ee:	bf08      	it	eq
 80010f0:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0000 	mov.w	r0, #0
 80010fa:	4770      	bx	lr

080010fc <__aeabi_f2uiz>:
 80010fc:	0042      	lsls	r2, r0, #1
 80010fe:	d20e      	bcs.n	800111e <__aeabi_f2uiz+0x22>
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001104:	d30b      	bcc.n	800111e <__aeabi_f2uiz+0x22>
 8001106:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d409      	bmi.n	8001124 <__aeabi_f2uiz+0x28>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001118:	fa23 f002 	lsr.w	r0, r3, r2
 800111c:	4770      	bx	lr
 800111e:	f04f 0000 	mov.w	r0, #0
 8001122:	4770      	bx	lr
 8001124:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001128:	d101      	bne.n	800112e <__aeabi_f2uiz+0x32>
 800112a:	0242      	lsls	r2, r0, #9
 800112c:	d102      	bne.n	8001134 <__aeabi_f2uiz+0x38>
 800112e:	f04f 30ff 	mov.w	r0, #4294967295
 8001132:	4770      	bx	lr
 8001134:	f04f 0000 	mov.w	r0, #0
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop

0800113c <__aeabi_d2lz>:
 800113c:	b538      	push	{r3, r4, r5, lr}
 800113e:	2200      	movs	r2, #0
 8001140:	2300      	movs	r3, #0
 8001142:	4604      	mov	r4, r0
 8001144:	460d      	mov	r5, r1
 8001146:	f7ff fd59 	bl	8000bfc <__aeabi_dcmplt>
 800114a:	b928      	cbnz	r0, 8001158 <__aeabi_d2lz+0x1c>
 800114c:	4620      	mov	r0, r4
 800114e:	4629      	mov	r1, r5
 8001150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001154:	f000 b80a 	b.w	800116c <__aeabi_d2ulz>
 8001158:	4620      	mov	r0, r4
 800115a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800115e:	f000 f805 	bl	800116c <__aeabi_d2ulz>
 8001162:	4240      	negs	r0, r0
 8001164:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001168:	bd38      	pop	{r3, r4, r5, pc}
 800116a:	bf00      	nop

0800116c <__aeabi_d2ulz>:
 800116c:	b5d0      	push	{r4, r6, r7, lr}
 800116e:	2200      	movs	r2, #0
 8001170:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <__aeabi_d2ulz+0x34>)
 8001172:	4606      	mov	r6, r0
 8001174:	460f      	mov	r7, r1
 8001176:	f7ff facf 	bl	8000718 <__aeabi_dmul>
 800117a:	f7ff fda5 	bl	8000cc8 <__aeabi_d2uiz>
 800117e:	4604      	mov	r4, r0
 8001180:	f7ff fa50 	bl	8000624 <__aeabi_ui2d>
 8001184:	2200      	movs	r2, #0
 8001186:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <__aeabi_d2ulz+0x38>)
 8001188:	f7ff fac6 	bl	8000718 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4630      	mov	r0, r6
 8001192:	4639      	mov	r1, r7
 8001194:	f7ff f908 	bl	80003a8 <__aeabi_dsub>
 8001198:	f7ff fd96 	bl	8000cc8 <__aeabi_d2uiz>
 800119c:	4621      	mov	r1, r4
 800119e:	bdd0      	pop	{r4, r6, r7, pc}
 80011a0:	3df00000 	.word	0x3df00000
 80011a4:	41f00000 	.word	0x41f00000

080011a8 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08e      	sub	sp, #56	@ 0x38
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80011ae:	f107 031c 	add.w	r3, r7, #28
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]
 80011ba:	60da      	str	r2, [r3, #12]
 80011bc:	611a      	str	r2, [r3, #16]
 80011be:	615a      	str	r2, [r3, #20]
 80011c0:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80011c2:	463b      	mov	r3, r7
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]
 80011d0:	615a      	str	r2, [r3, #20]
 80011d2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80011d4:	4b30      	ldr	r3, [pc, #192]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011d6:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80011da:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80011dc:	4b2e      	ldr	r3, [pc, #184]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011de:	4a2f      	ldr	r2, [pc, #188]	@ (800129c <MX_FSMC_Init+0xf4>)
 80011e0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
 80011e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011e4:	2206      	movs	r2, #6
 80011e6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80011e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80011ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80011f4:	4b28      	ldr	r3, [pc, #160]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011f6:	2210      	movs	r2, #16
 80011f8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80011fa:	4b27      	ldr	r3, [pc, #156]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001200:	4b25      	ldr	r3, [pc, #148]	@ (8001298 <MX_FSMC_Init+0xf0>)
 8001202:	2200      	movs	r2, #0
 8001204:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001206:	4b24      	ldr	r3, [pc, #144]	@ (8001298 <MX_FSMC_Init+0xf0>)
 8001208:	2200      	movs	r2, #0
 800120a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800120c:	4b22      	ldr	r3, [pc, #136]	@ (8001298 <MX_FSMC_Init+0xf0>)
 800120e:	2200      	movs	r2, #0
 8001210:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001212:	4b21      	ldr	r3, [pc, #132]	@ (8001298 <MX_FSMC_Init+0xf0>)
 8001214:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001218:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800121a:	4b1f      	ldr	r3, [pc, #124]	@ (8001298 <MX_FSMC_Init+0xf0>)
 800121c:	2200      	movs	r2, #0
 800121e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001220:	4b1d      	ldr	r3, [pc, #116]	@ (8001298 <MX_FSMC_Init+0xf0>)
 8001222:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001226:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001228:	4b1b      	ldr	r3, [pc, #108]	@ (8001298 <MX_FSMC_Init+0xf0>)
 800122a:	2200      	movs	r2, #0
 800122c:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800122e:	4b1a      	ldr	r3, [pc, #104]	@ (8001298 <MX_FSMC_Init+0xf0>)
 8001230:	2200      	movs	r2, #0
 8001232:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Timing */
  Timing.AddressSetupTime = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001238:	230f      	movs	r3, #15
 800123a:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 1;
 800123c:	2301      	movs	r3, #1
 800123e:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8001244:	2310      	movs	r3, #16
 8001246:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8001248:	2311      	movs	r3, #17
 800124a:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800124c:	2300      	movs	r3, #0
 800124e:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001254:	230f      	movs	r3, #15
 8001256:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 1;
 8001258:	2301      	movs	r3, #1
 800125a:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001260:	2310      	movs	r3, #16
 8001262:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001264:	2311      	movs	r3, #17
 8001266:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001268:	2300      	movs	r3, #0
 800126a:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800126c:	463a      	mov	r2, r7
 800126e:	f107 031c 	add.w	r3, r7, #28
 8001272:	4619      	mov	r1, r3
 8001274:	4808      	ldr	r0, [pc, #32]	@ (8001298 <MX_FSMC_Init+0xf0>)
 8001276:	f006 fae7 	bl	8007848 <HAL_SRAM_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_FSMC_Init+0xdc>
  {
    Error_Handler( );
 8001280:	f001 f842 	bl	8002308 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001284:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <MX_FSMC_Init+0xf8>)
 8001286:	69db      	ldr	r3, [r3, #28]
 8001288:	4a05      	ldr	r2, [pc, #20]	@ (80012a0 <MX_FSMC_Init+0xf8>)
 800128a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800128e:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001290:	bf00      	nop
 8001292:	3738      	adds	r7, #56	@ 0x38
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	200001f8 	.word	0x200001f8
 800129c:	a0000104 	.word	0xa0000104
 80012a0:	40010000 	.word	0x40010000

080012a4 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012aa:	f107 0308 	add.w	r3, r7, #8
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 80012b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001338 <HAL_FSMC_MspInit+0x94>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d136      	bne.n	800132e <HAL_FSMC_MspInit+0x8a>
    return;
  }
  FSMC_Initialized = 1;
 80012c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001338 <HAL_FSMC_MspInit+0x94>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80012c6:	4b1d      	ldr	r3, [pc, #116]	@ (800133c <HAL_FSMC_MspInit+0x98>)
 80012c8:	695b      	ldr	r3, [r3, #20]
 80012ca:	4a1c      	ldr	r2, [pc, #112]	@ (800133c <HAL_FSMC_MspInit+0x98>)
 80012cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012d0:	6153      	str	r3, [r2, #20]
 80012d2:	4b1a      	ldr	r3, [pc, #104]	@ (800133c <HAL_FSMC_MspInit+0x98>)
 80012d4:	695b      	ldr	r3, [r3, #20]
 80012d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012da:	607b      	str	r3, [r7, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_CS_Pin;
 80012de:	f241 0301 	movw	r3, #4097	@ 0x1001
 80012e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e4:	2302      	movs	r3, #2
 80012e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012e8:	2303      	movs	r3, #3
 80012ea:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012ec:	f107 0308 	add.w	r3, r7, #8
 80012f0:	4619      	mov	r1, r3
 80012f2:	4813      	ldr	r0, [pc, #76]	@ (8001340 <HAL_FSMC_MspInit+0x9c>)
 80012f4:	f005 fb78 	bl	80069e8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80012f8:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80012fc:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	2302      	movs	r3, #2
 8001300:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001302:	2303      	movs	r3, #3
 8001304:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001306:	f107 0308 	add.w	r3, r7, #8
 800130a:	4619      	mov	r1, r3
 800130c:	480d      	ldr	r0, [pc, #52]	@ (8001344 <HAL_FSMC_MspInit+0xa0>)
 800130e:	f005 fb6b 	bl	80069e8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001312:	f24c 7333 	movw	r3, #50995	@ 0xc733
 8001316:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|LCD_RD_Pin
                          |LCD_WR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001318:	2302      	movs	r3, #2
 800131a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800131c:	2303      	movs	r3, #3
 800131e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001320:	f107 0308 	add.w	r3, r7, #8
 8001324:	4619      	mov	r1, r3
 8001326:	4808      	ldr	r0, [pc, #32]	@ (8001348 <HAL_FSMC_MspInit+0xa4>)
 8001328:	f005 fb5e 	bl	80069e8 <HAL_GPIO_Init>
 800132c:	e000      	b.n	8001330 <HAL_FSMC_MspInit+0x8c>
    return;
 800132e:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001330:	3718      	adds	r7, #24
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000240 	.word	0x20000240
 800133c:	40021000 	.word	0x40021000
 8001340:	40012000 	.word	0x40012000
 8001344:	40011800 	.word	0x40011800
 8001348:	40011400 	.word	0x40011400

0800134c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001354:	f7ff ffa6 	bl	80012a4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001358:	bf00      	nop
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b08c      	sub	sp, #48	@ 0x30
 8001364:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001366:	f107 0320 	add.w	r3, r7, #32
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001374:	4b69      	ldr	r3, [pc, #420]	@ (800151c <MX_GPIO_Init+0x1bc>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a68      	ldr	r2, [pc, #416]	@ (800151c <MX_GPIO_Init+0x1bc>)
 800137a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b66      	ldr	r3, [pc, #408]	@ (800151c <MX_GPIO_Init+0x1bc>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001388:	61fb      	str	r3, [r7, #28]
 800138a:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800138c:	4b63      	ldr	r3, [pc, #396]	@ (800151c <MX_GPIO_Init+0x1bc>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	4a62      	ldr	r2, [pc, #392]	@ (800151c <MX_GPIO_Init+0x1bc>)
 8001392:	f043 0310 	orr.w	r3, r3, #16
 8001396:	6193      	str	r3, [r2, #24]
 8001398:	4b60      	ldr	r3, [pc, #384]	@ (800151c <MX_GPIO_Init+0x1bc>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f003 0310 	and.w	r3, r3, #16
 80013a0:	61bb      	str	r3, [r7, #24]
 80013a2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013a4:	4b5d      	ldr	r3, [pc, #372]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	4a5c      	ldr	r2, [pc, #368]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013ae:	6193      	str	r3, [r2, #24]
 80013b0:	4b5a      	ldr	r3, [pc, #360]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013b8:	617b      	str	r3, [r7, #20]
 80013ba:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013bc:	4b57      	ldr	r3, [pc, #348]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	4a56      	ldr	r2, [pc, #344]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013c2:	f043 0304 	orr.w	r3, r3, #4
 80013c6:	6193      	str	r3, [r2, #24]
 80013c8:	4b54      	ldr	r3, [pc, #336]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	f003 0304 	and.w	r3, r3, #4
 80013d0:	613b      	str	r3, [r7, #16]
 80013d2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d4:	4b51      	ldr	r3, [pc, #324]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	4a50      	ldr	r2, [pc, #320]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013da:	f043 0308 	orr.w	r3, r3, #8
 80013de:	6193      	str	r3, [r2, #24]
 80013e0:	4b4e      	ldr	r3, [pc, #312]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	f003 0308 	and.w	r3, r3, #8
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013ec:	4b4b      	ldr	r3, [pc, #300]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	4a4a      	ldr	r2, [pc, #296]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013f6:	6193      	str	r3, [r2, #24]
 80013f8:	4b48      	ldr	r3, [pc, #288]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001400:	60bb      	str	r3, [r7, #8]
 8001402:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001404:	4b45      	ldr	r3, [pc, #276]	@ (800151c <MX_GPIO_Init+0x1bc>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	4a44      	ldr	r2, [pc, #272]	@ (800151c <MX_GPIO_Init+0x1bc>)
 800140a:	f043 0320 	orr.w	r3, r3, #32
 800140e:	6193      	str	r3, [r2, #24]
 8001410:	4b42      	ldr	r3, [pc, #264]	@ (800151c <MX_GPIO_Init+0x1bc>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	f003 0320 	and.w	r3, r3, #32
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin, GPIO_PIN_SET);
 800141c:	2201      	movs	r2, #1
 800141e:	2120      	movs	r1, #32
 8001420:	483f      	ldr	r0, [pc, #252]	@ (8001520 <MX_GPIO_Init+0x1c0>)
 8001422:	f005 fc8c 	bl	8006d3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin, GPIO_PIN_RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	2140      	movs	r1, #64	@ 0x40
 800142a:	483d      	ldr	r0, [pc, #244]	@ (8001520 <MX_GPIO_Init+0x1c0>)
 800142c:	f005 fc87 	bl	8006d3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin, GPIO_PIN_SET);
 8001430:	2201      	movs	r2, #1
 8001432:	2102      	movs	r1, #2
 8001434:	483b      	ldr	r0, [pc, #236]	@ (8001524 <MX_GPIO_Init+0x1c4>)
 8001436:	f005 fc82 	bl	8006d3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	2104      	movs	r1, #4
 800143e:	4839      	ldr	r0, [pc, #228]	@ (8001524 <MX_GPIO_Init+0x1c4>)
 8001440:	f005 fc7d 	bl	8006d3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_BL_Pin|LED0_Pin, GPIO_PIN_SET);
 8001444:	2201      	movs	r2, #1
 8001446:	2121      	movs	r1, #33	@ 0x21
 8001448:	4837      	ldr	r0, [pc, #220]	@ (8001528 <MX_GPIO_Init+0x1c8>)
 800144a:	f005 fc78 	bl	8006d3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001454:	4834      	ldr	r0, [pc, #208]	@ (8001528 <MX_GPIO_Init+0x1c8>)
 8001456:	f005 fc72 	bl	8006d3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800145a:	2308      	movs	r3, #8
 800145c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800145e:	2300      	movs	r3, #0
 8001460:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001466:	f107 0320 	add.w	r3, r7, #32
 800146a:	4619      	mov	r1, r3
 800146c:	482c      	ldr	r0, [pc, #176]	@ (8001520 <MX_GPIO_Init+0x1c0>)
 800146e:	f005 fabb 	bl	80069e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY0_Pin;
 8001472:	2310      	movs	r3, #16
 8001474:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001476:	2300      	movs	r3, #0
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800147a:	2301      	movs	r3, #1
 800147c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 800147e:	f107 0320 	add.w	r3, r7, #32
 8001482:	4619      	mov	r1, r3
 8001484:	4826      	ldr	r0, [pc, #152]	@ (8001520 <MX_GPIO_Init+0x1c0>)
 8001486:	f005 faaf 	bl	80069e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = INB1_Pin|INB2_Pin;
 800148a:	2360      	movs	r3, #96	@ 0x60
 800148c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800148e:	2301      	movs	r3, #1
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001492:	2301      	movs	r3, #1
 8001494:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001496:	2303      	movs	r3, #3
 8001498:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800149a:	f107 0320 	add.w	r3, r7, #32
 800149e:	4619      	mov	r1, r3
 80014a0:	481f      	ldr	r0, [pc, #124]	@ (8001520 <MX_GPIO_Init+0x1c0>)
 80014a2:	f005 faa1 	bl	80069e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = INA1_Pin|INA2_Pin;
 80014a6:	2306      	movs	r3, #6
 80014a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014aa:	2301      	movs	r3, #1
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ae:	2301      	movs	r3, #1
 80014b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014b2:	2303      	movs	r3, #3
 80014b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014b6:	f107 0320 	add.w	r3, r7, #32
 80014ba:	4619      	mov	r1, r3
 80014bc:	4819      	ldr	r0, [pc, #100]	@ (8001524 <MX_GPIO_Init+0x1c4>)
 80014be:	f005 fa93 	bl	80069e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WK_UP_Pin;
 80014c2:	2301      	movs	r3, #1
 80014c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014c6:	2300      	movs	r3, #0
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014ca:	2302      	movs	r3, #2
 80014cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 80014ce:	f107 0320 	add.w	r3, r7, #32
 80014d2:	4619      	mov	r1, r3
 80014d4:	4815      	ldr	r0, [pc, #84]	@ (800152c <MX_GPIO_Init+0x1cc>)
 80014d6:	f005 fa87 	bl	80069e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|LED0_Pin;
 80014da:	2321      	movs	r3, #33	@ 0x21
 80014dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014de:	2301      	movs	r3, #1
 80014e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014e2:	2301      	movs	r3, #1
 80014e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014e6:	2303      	movs	r3, #3
 80014e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ea:	f107 0320 	add.w	r3, r7, #32
 80014ee:	4619      	mov	r1, r3
 80014f0:	480d      	ldr	r0, [pc, #52]	@ (8001528 <MX_GPIO_Init+0x1c8>)
 80014f2:	f005 fa79 	bl	80069e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 80014f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fc:	2301      	movs	r3, #1
 80014fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001500:	2302      	movs	r3, #2
 8001502:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001504:	2303      	movs	r3, #3
 8001506:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 8001508:	f107 0320 	add.w	r3, r7, #32
 800150c:	4619      	mov	r1, r3
 800150e:	4806      	ldr	r0, [pc, #24]	@ (8001528 <MX_GPIO_Init+0x1c8>)
 8001510:	f005 fa6a 	bl	80069e8 <HAL_GPIO_Init>

}
 8001514:	bf00      	nop
 8001516:	3730      	adds	r7, #48	@ 0x30
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40021000 	.word	0x40021000
 8001520:	40011800 	.word	0x40011800
 8001524:	40011c00 	.word	0x40011c00
 8001528:	40010c00 	.word	0x40010c00
 800152c:	40010800 	.word	0x40010800

08001530 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001534:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <MX_I2C2_Init+0x50>)
 8001536:	4a13      	ldr	r2, [pc, #76]	@ (8001584 <MX_I2C2_Init+0x54>)
 8001538:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800153a:	4b11      	ldr	r3, [pc, #68]	@ (8001580 <MX_I2C2_Init+0x50>)
 800153c:	4a12      	ldr	r2, [pc, #72]	@ (8001588 <MX_I2C2_Init+0x58>)
 800153e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001540:	4b0f      	ldr	r3, [pc, #60]	@ (8001580 <MX_I2C2_Init+0x50>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001546:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <MX_I2C2_Init+0x50>)
 8001548:	2200      	movs	r2, #0
 800154a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800154c:	4b0c      	ldr	r3, [pc, #48]	@ (8001580 <MX_I2C2_Init+0x50>)
 800154e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001552:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001554:	4b0a      	ldr	r3, [pc, #40]	@ (8001580 <MX_I2C2_Init+0x50>)
 8001556:	2200      	movs	r2, #0
 8001558:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <MX_I2C2_Init+0x50>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001560:	4b07      	ldr	r3, [pc, #28]	@ (8001580 <MX_I2C2_Init+0x50>)
 8001562:	2200      	movs	r2, #0
 8001564:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001566:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <MX_I2C2_Init+0x50>)
 8001568:	2200      	movs	r2, #0
 800156a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800156c:	4804      	ldr	r0, [pc, #16]	@ (8001580 <MX_I2C2_Init+0x50>)
 800156e:	f005 fc17 	bl	8006da0 <HAL_I2C_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001578:	f000 fec6 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20000244 	.word	0x20000244
 8001584:	40005800 	.word	0x40005800
 8001588:	00061a80 	.word	0x00061a80

0800158c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b088      	sub	sp, #32
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001594:	f107 0310 	add.w	r3, r7, #16
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a16      	ldr	r2, [pc, #88]	@ (8001600 <HAL_I2C_MspInit+0x74>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d124      	bne.n	80015f6 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ac:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <HAL_I2C_MspInit+0x78>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	4a14      	ldr	r2, [pc, #80]	@ (8001604 <HAL_I2C_MspInit+0x78>)
 80015b2:	f043 0308 	orr.w	r3, r3, #8
 80015b6:	6193      	str	r3, [r2, #24]
 80015b8:	4b12      	ldr	r3, [pc, #72]	@ (8001604 <HAL_I2C_MspInit+0x78>)
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	f003 0308 	and.w	r3, r3, #8
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015c4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80015c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ca:	2312      	movs	r3, #18
 80015cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ce:	2303      	movs	r3, #3
 80015d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d2:	f107 0310 	add.w	r3, r7, #16
 80015d6:	4619      	mov	r1, r3
 80015d8:	480b      	ldr	r0, [pc, #44]	@ (8001608 <HAL_I2C_MspInit+0x7c>)
 80015da:	f005 fa05 	bl	80069e8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015de:	4b09      	ldr	r3, [pc, #36]	@ (8001604 <HAL_I2C_MspInit+0x78>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	4a08      	ldr	r2, [pc, #32]	@ (8001604 <HAL_I2C_MspInit+0x78>)
 80015e4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015e8:	61d3      	str	r3, [r2, #28]
 80015ea:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <HAL_I2C_MspInit+0x78>)
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80015f6:	bf00      	nop
 80015f8:	3720      	adds	r7, #32
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40005800 	.word	0x40005800
 8001604:	40021000 	.word	0x40021000
 8001608:	40010c00 	.word	0x40010c00
 800160c:	00000000 	.word	0x00000000

08001610 <PID_Loc>:
//  PID->Ek1 = PID->Ek;  return PIDLoc;
//}
#define IntegralLimit 300.0  // ???

float PID_Loc(float SetValue, float ActualValue, PID_LocTypeDef *PID)
{
 8001610:	b5b0      	push	{r4, r5, r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
    float PIDLoc;                                  // PID ???
    static int16_t err_lowout, err_lowout_last;    // ??????
    static float prev_diff = 0.0;                  // ???

    PID->Ek = SetValue - ActualValue;              // ???
 800161c:	68b9      	ldr	r1, [r7, #8]
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	f7ff fbc6 	bl	8000db0 <__aeabi_fsub>
 8001624:	4603      	mov	r3, r0
 8001626:	461a      	mov	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	60da      	str	r2, [r3, #12]

    // ???
    err_lowout = 0.3 * PID->Ek + 0.7 * err_lowout_last;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff f819 	bl	8000668 <__aeabi_f2d>
 8001636:	a35a      	add	r3, pc, #360	@ (adr r3, 80017a0 <PID_Loc+0x190>)
 8001638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163c:	f7ff f86c 	bl	8000718 <__aeabi_dmul>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	4614      	mov	r4, r2
 8001646:	461d      	mov	r5, r3
 8001648:	4b5d      	ldr	r3, [pc, #372]	@ (80017c0 <PID_Loc+0x1b0>)
 800164a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe fff8 	bl	8000644 <__aeabi_i2d>
 8001654:	a354      	add	r3, pc, #336	@ (adr r3, 80017a8 <PID_Loc+0x198>)
 8001656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165a:	f7ff f85d 	bl	8000718 <__aeabi_dmul>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4620      	mov	r0, r4
 8001664:	4629      	mov	r1, r5
 8001666:	f7fe fea1 	bl	80003ac <__adddf3>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	f7ff fb01 	bl	8000c78 <__aeabi_d2iz>
 8001676:	4603      	mov	r3, r0
 8001678:	b21a      	sxth	r2, r3
 800167a:	4b52      	ldr	r3, [pc, #328]	@ (80017c4 <PID_Loc+0x1b4>)
 800167c:	801a      	strh	r2, [r3, #0]
    err_lowout_last = err_lowout;
 800167e:	4b51      	ldr	r3, [pc, #324]	@ (80017c4 <PID_Loc+0x1b4>)
 8001680:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001684:	4b4e      	ldr	r3, [pc, #312]	@ (80017c0 <PID_Loc+0x1b0>)
 8001686:	801a      	strh	r2, [r3, #0]

    // 
    PID->LocSum += err_lowout;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	699c      	ldr	r4, [r3, #24]
 800168c:	4b4d      	ldr	r3, [pc, #308]	@ (80017c4 <PID_Loc+0x1b4>)
 800168e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fc42 	bl	8000f1c <__aeabi_i2f>
 8001698:	4603      	mov	r3, r0
 800169a:	4619      	mov	r1, r3
 800169c:	4620      	mov	r0, r4
 800169e:	f7ff fb89 	bl	8000db4 <__addsf3>
 80016a2:	4603      	mov	r3, r0
 80016a4:	461a      	mov	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	619a      	str	r2, [r3, #24]

    // ???
    if (PID->LocSum > IntegralLimit) {
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	699b      	ldr	r3, [r3, #24]
 80016ae:	4946      	ldr	r1, [pc, #280]	@ (80017c8 <PID_Loc+0x1b8>)
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff fcf3 	bl	800109c <__aeabi_fcmpgt>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d003      	beq.n	80016c4 <PID_Loc+0xb4>
        PID->LocSum = IntegralLimit;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a42      	ldr	r2, [pc, #264]	@ (80017c8 <PID_Loc+0x1b8>)
 80016c0:	619a      	str	r2, [r3, #24]
 80016c2:	e00b      	b.n	80016dc <PID_Loc+0xcc>
    } else if (PID->LocSum < -IntegralLimit) {
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	4940      	ldr	r1, [pc, #256]	@ (80017cc <PID_Loc+0x1bc>)
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fcc8 	bl	8001060 <__aeabi_fcmplt>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d002      	beq.n	80016dc <PID_Loc+0xcc>
        PID->LocSum = -IntegralLimit;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a3c      	ldr	r2, [pc, #240]	@ (80017cc <PID_Loc+0x1bc>)
 80016da:	619a      	str	r2, [r3, #24]
    }


    float diff = PID->Ek - PID->Ek1;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68da      	ldr	r2, [r3, #12]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	691b      	ldr	r3, [r3, #16]
 80016e4:	4619      	mov	r1, r3
 80016e6:	4610      	mov	r0, r2
 80016e8:	f7ff fb62 	bl	8000db0 <__aeabi_fsub>
 80016ec:	4603      	mov	r3, r0
 80016ee:	617b      	str	r3, [r7, #20]
    prev_diff = 0.6 * diff + 0.4 * prev_diff;
 80016f0:	6978      	ldr	r0, [r7, #20]
 80016f2:	f7fe ffb9 	bl	8000668 <__aeabi_f2d>
 80016f6:	a32e      	add	r3, pc, #184	@ (adr r3, 80017b0 <PID_Loc+0x1a0>)
 80016f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fc:	f7ff f80c 	bl	8000718 <__aeabi_dmul>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4614      	mov	r4, r2
 8001706:	461d      	mov	r5, r3
 8001708:	4b31      	ldr	r3, [pc, #196]	@ (80017d0 <PID_Loc+0x1c0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f7fe ffab 	bl	8000668 <__aeabi_f2d>
 8001712:	a329      	add	r3, pc, #164	@ (adr r3, 80017b8 <PID_Loc+0x1a8>)
 8001714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001718:	f7fe fffe 	bl	8000718 <__aeabi_dmul>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	4620      	mov	r0, r4
 8001722:	4629      	mov	r1, r5
 8001724:	f7fe fe42 	bl	80003ac <__adddf3>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	4610      	mov	r0, r2
 800172e:	4619      	mov	r1, r3
 8001730:	f7ff faea 	bl	8000d08 <__aeabi_d2f>
 8001734:	4603      	mov	r3, r0
 8001736:	4a26      	ldr	r2, [pc, #152]	@ (80017d0 <PID_Loc+0x1c0>)
 8001738:	6013      	str	r3, [r2, #0]

    PIDLoc = PID->Kp * PID->Ek + (PID->Ki * PID->LocSum) + PID->Kd * prev_diff;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	68db      	ldr	r3, [r3, #12]
 8001742:	4619      	mov	r1, r3
 8001744:	4610      	mov	r0, r2
 8001746:	f7fe fd77 	bl	8000238 <__aeabi_fmul>
 800174a:	4603      	mov	r3, r0
 800174c:	461c      	mov	r4, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685a      	ldr	r2, [r3, #4]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	699b      	ldr	r3, [r3, #24]
 8001756:	4619      	mov	r1, r3
 8001758:	4610      	mov	r0, r2
 800175a:	f7fe fd6d 	bl	8000238 <__aeabi_fmul>
 800175e:	4603      	mov	r3, r0
 8001760:	4619      	mov	r1, r3
 8001762:	4620      	mov	r0, r4
 8001764:	f7ff fb26 	bl	8000db4 <__addsf3>
 8001768:	4603      	mov	r3, r0
 800176a:	461c      	mov	r4, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	4a17      	ldr	r2, [pc, #92]	@ (80017d0 <PID_Loc+0x1c0>)
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	4611      	mov	r1, r2
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fd5e 	bl	8000238 <__aeabi_fmul>
 800177c:	4603      	mov	r3, r0
 800177e:	4619      	mov	r1, r3
 8001780:	4620      	mov	r0, r4
 8001782:	f7ff fb17 	bl	8000db4 <__addsf3>
 8001786:	4603      	mov	r3, r0
 8001788:	613b      	str	r3, [r7, #16]


    PID->Ek1 = PID->Ek;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68da      	ldr	r2, [r3, #12]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	611a      	str	r2, [r3, #16]

    return PIDLoc;
 8001792:	693b      	ldr	r3, [r7, #16]
}
 8001794:	4618      	mov	r0, r3
 8001796:	3718      	adds	r7, #24
 8001798:	46bd      	mov	sp, r7
 800179a:	bdb0      	pop	{r4, r5, r7, pc}
 800179c:	f3af 8000 	nop.w
 80017a0:	33333333 	.word	0x33333333
 80017a4:	3fd33333 	.word	0x3fd33333
 80017a8:	66666666 	.word	0x66666666
 80017ac:	3fe66666 	.word	0x3fe66666
 80017b0:	33333333 	.word	0x33333333
 80017b4:	3fe33333 	.word	0x3fe33333
 80017b8:	9999999a 	.word	0x9999999a
 80017bc:	3fd99999 	.word	0x3fd99999
 80017c0:	200002a0 	.word	0x200002a0
 80017c4:	200002a2 	.word	0x200002a2
 80017c8:	43960000 	.word	0x43960000
 80017cc:	c3960000 	.word	0xc3960000
 80017d0:	200002a4 	.word	0x200002a4

080017d4 <Right_Motor_Forward>:

void Right_Motor_Forward(){
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	2102      	movs	r1, #2
 80017dc:	4804      	ldr	r0, [pc, #16]	@ (80017f0 <Right_Motor_Forward+0x1c>)
 80017de:	f005 faae 	bl	8006d3e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_RESET);
 80017e2:	2200      	movs	r2, #0
 80017e4:	2104      	movs	r1, #4
 80017e6:	4802      	ldr	r0, [pc, #8]	@ (80017f0 <Right_Motor_Forward+0x1c>)
 80017e8:	f005 faa9 	bl	8006d3e <HAL_GPIO_WritePin>
//            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_SET);
//            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
}
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40011c00 	.word	0x40011c00

080017f4 <Right_Motor_Reverse>:
void Right_Motor_Reverse(){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
 80017f8:	2200      	movs	r2, #0
 80017fa:	2102      	movs	r1, #2
 80017fc:	4804      	ldr	r0, [pc, #16]	@ (8001810 <Right_Motor_Reverse+0x1c>)
 80017fe:	f005 fa9e 	bl	8006d3e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
 8001802:	2201      	movs	r2, #1
 8001804:	2104      	movs	r1, #4
 8001806:	4802      	ldr	r0, [pc, #8]	@ (8001810 <Right_Motor_Reverse+0x1c>)
 8001808:	f005 fa99 	bl	8006d3e <HAL_GPIO_WritePin>
//            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
//            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
}
 800180c:	bf00      	nop
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40011c00 	.word	0x40011c00

08001814 <Left_Motor_Forward>:
void Left_Motor_Forward(){
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0

            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_SET);
 8001818:	2201      	movs	r2, #1
 800181a:	2120      	movs	r1, #32
 800181c:	4804      	ldr	r0, [pc, #16]	@ (8001830 <Left_Motor_Forward+0x1c>)
 800181e:	f005 fa8e 	bl	8006d3e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
 8001822:	2200      	movs	r2, #0
 8001824:	2140      	movs	r1, #64	@ 0x40
 8001826:	4802      	ldr	r0, [pc, #8]	@ (8001830 <Left_Motor_Forward+0x1c>)
 8001828:	f005 fa89 	bl	8006d3e <HAL_GPIO_WritePin>
}
 800182c:	bf00      	nop
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40011800 	.word	0x40011800

08001834 <Left_Motor_Reverse>:
void Left_Motor_Reverse(){
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0

            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
 8001838:	2200      	movs	r2, #0
 800183a:	2120      	movs	r1, #32
 800183c:	4804      	ldr	r0, [pc, #16]	@ (8001850 <Left_Motor_Reverse+0x1c>)
 800183e:	f005 fa7e 	bl	8006d3e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
 8001842:	2201      	movs	r2, #1
 8001844:	2140      	movs	r1, #64	@ 0x40
 8001846:	4802      	ldr	r0, [pc, #8]	@ (8001850 <Left_Motor_Reverse+0x1c>)
 8001848:	f005 fa79 	bl	8006d3e <HAL_GPIO_WritePin>
}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}
 8001850:	40011800 	.word	0x40011800
 8001854:	00000000 	.word	0x00000000

08001858 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800185a:	b0a9      	sub	sp, #164	@ 0xa4
 800185c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
  uint8_t x = 0;
 800185e:	2300      	movs	r3, #0
 8001860:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89
  uint8_t lcd_id[12];
  uint8_t key;
  uint8_t t = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  char *str = 0;
 800186a:	2300      	movs	r3, #0
 800186c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  int16_t left_speed_now;
  int16_t right_speed_now;
  static int16_t speed_left_SetPoint = 0;
  PID_LocTypeDef left_speed_PID = {115,0.0,0.0,0.0,0.0,0.0};
 8001870:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
 8001880:	615a      	str	r2, [r3, #20]
 8001882:	619a      	str	r2, [r3, #24]
 8001884:	4b49      	ldr	r3, [pc, #292]	@ (80019ac <main+0x154>)
 8001886:	64fb      	str	r3, [r7, #76]	@ 0x4c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001888:	f004 ff3e 	bl	8006708 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800188c:	f000 fb36 	bl	8001efc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  delay_init(72);						   /* ??? */
 8001890:	2048      	movs	r0, #72	@ 0x48
 8001892:	f007 ff55 	bl	8009740 <delay_init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001896:	f7ff fd63 	bl	8001360 <MX_GPIO_Init>
  MX_FSMC_Init();
 800189a:	f7ff fc85 	bl	80011a8 <MX_FSMC_Init>
  MX_TIM4_Init();
 800189e:	f000 ffd1 	bl	8002844 <MX_TIM4_Init>
  MX_TIM1_Init();
 80018a2:	f000 fe73 	bl	800258c <MX_TIM1_Init>
  MX_TIM2_Init();
 80018a6:	f000 ff25 	bl	80026f4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80018aa:	f000 ff77 	bl	800279c <MX_TIM3_Init>
  MX_TIM6_Init();
 80018ae:	f001 f845 	bl	800293c <MX_TIM6_Init>
  MX_I2C2_Init();
 80018b2:	f7ff fe3d 	bl	8001530 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80018b6:	f001 f9cd 	bl	8002c54 <MX_USART1_UART_Init>
//  BSP_MPU6050_Init();
//  BSP_MPU6050_UpdateSensors();
  IMU_SensorData_Raw_Structer IMU_SensorData_Raw;


  lcd_init();/* LCD */
 80018ba:	f004 fa81 	bl	8005dc0 <lcd_init>
//  lcd_show_string(30, 70, 200, 16, 16, "REMOTE TEST", RED);
//  lcd_show_string(30, 90, 200, 16, 16, "ATOM@ALIENTEK", RED);
//  lcd_show_string(30, 110, 200, 16, 16, "KEYVAL:", RED);
//  lcd_show_string(30, 130, 200, 16, 16, "KEYCNT:", RED);/* LCD ID */

  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);//???
 80018be:	2100      	movs	r1, #0
 80018c0:	483b      	ldr	r0, [pc, #236]	@ (80019b0 <main+0x158>)
 80018c2:	f006 f915 	bl	8007af0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);//???
 80018c6:	2104      	movs	r1, #4
 80018c8:	4839      	ldr	r0, [pc, #228]	@ (80019b0 <main+0x158>)
 80018ca:	f006 f911 	bl	8007af0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);//???
 80018ce:	2100      	movs	r1, #0
 80018d0:	4838      	ldr	r0, [pc, #224]	@ (80019b4 <main+0x15c>)
 80018d2:	f006 f90d 	bl	8007af0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);//???
 80018d6:	2104      	movs	r1, #4
 80018d8:	4836      	ldr	r0, [pc, #216]	@ (80019b4 <main+0x15c>)
 80018da:	f006 f909 	bl	8007af0 <HAL_TIM_PWM_Start>

    __HAL_TIM_CLEAR_FLAG(&htim6,TIM_FLAG_UPDATE);
 80018de:	4b36      	ldr	r3, [pc, #216]	@ (80019b8 <main+0x160>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f06f 0201 	mvn.w	r2, #1
 80018e6:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(&htim6);
 80018e8:	4833      	ldr	r0, [pc, #204]	@ (80019b8 <main+0x160>)
 80018ea:	f006 f849 	bl	8007980 <HAL_TIM_Base_Start_IT>

  g_point_color = RED;
 80018ee:	4b33      	ldr	r3, [pc, #204]	@ (80019bc <main+0x164>)
 80018f0:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80018f4:	601a      	str	r2, [r3, #0]
//  sprintf((char *)lcd_id, "LCD ID:%04X", lcddev.id);  /* LCD IDlcd_id */
char a="asdsadas";
 80018f6:	4b32      	ldr	r3, [pc, #200]	@ (80019c0 <main+0x168>)
 80018f8:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
//        sprintf(str1, "%d", aq);
//      printf("%s\r\n",str1);
//      printf(132);

//      HAL_UART_Transmit(&huart1, "qwe\r\n", 30, HAL_MAX_DELAY);
      Get_Motor_Speed(&leftSpeed,&rightSpeed);
 80018fc:	4931      	ldr	r1, [pc, #196]	@ (80019c4 <main+0x16c>)
 80018fe:	4832      	ldr	r0, [pc, #200]	@ (80019c8 <main+0x170>)
 8001900:	f000 fbec 	bl	80020dc <Get_Motor_Speed>
//      printf("%d \n",leftSpeed);

//      left_speed_now = Get_Left_Motor_Speed(left_speed_now);
      left_speed_now =Get_Right_Motor_Speed(left_speed_now);
 8001904:	f9b7 308c 	ldrsh.w	r3, [r7, #140]	@ 0x8c
 8001908:	4618      	mov	r0, r3
 800190a:	f000 fb6d 	bl	8001fe8 <Get_Right_Motor_Speed>
 800190e:	4603      	mov	r3, r0
 8001910:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
      right_speed_now=-Get_Left_Motor_Speed(right_speed_now);
 8001914:	f9b7 308a 	ldrsh.w	r3, [r7, #138]	@ 0x8a
 8001918:	4618      	mov	r0, r3
 800191a:	f000 fb91 	bl	8002040 <Get_Left_Motor_Speed>
 800191e:	4603      	mov	r3, r0
 8001920:	b29b      	uxth	r3, r3
 8001922:	425b      	negs	r3, r3
 8001924:	b29b      	uxth	r3, r3
 8001926:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
//                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PID_Loc(abs(speed_left_SetPoint), abs(left_speed_now),&left_speed_PID));
      float left_pid_output = PID_Loc(speed_left_SetPoint,left_speed_now, &left_speed_PID);
 800192a:	4b28      	ldr	r3, [pc, #160]	@ (80019cc <main+0x174>)
 800192c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff faf3 	bl	8000f1c <__aeabi_i2f>
 8001936:	4604      	mov	r4, r0
 8001938:	f9b7 308c 	ldrsh.w	r3, [r7, #140]	@ 0x8c
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff faed 	bl	8000f1c <__aeabi_i2f>
 8001942:	4601      	mov	r1, r0
 8001944:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001948:	461a      	mov	r2, r3
 800194a:	4620      	mov	r0, r4
 800194c:	f7ff fe60 	bl	8001610 <PID_Loc>
 8001950:	67f8      	str	r0, [r7, #124]	@ 0x7c

      if (left_pid_output < 0) {
 8001952:	f04f 0100 	mov.w	r1, #0
 8001956:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8001958:	f7ff fb82 	bl	8001060 <__aeabi_fcmplt>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d002      	beq.n	8001968 <main+0x110>
	   Right_Motor_Reverse();
 8001962:	f7ff ff47 	bl	80017f4 <Right_Motor_Reverse>
 8001966:	e001      	b.n	800196c <main+0x114>

      } else {
	  Right_Motor_Forward();
 8001968:	f7ff ff34 	bl	80017d4 <Right_Motor_Forward>

      }
       float right_pid_output=PID_Loc(speed_left_SetPoint,right_speed_now, &left_speed_PID);
 800196c:	4b17      	ldr	r3, [pc, #92]	@ (80019cc <main+0x174>)
 800196e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001972:	4618      	mov	r0, r3
 8001974:	f7ff fad2 	bl	8000f1c <__aeabi_i2f>
 8001978:	4604      	mov	r4, r0
 800197a:	f9b7 308a 	ldrsh.w	r3, [r7, #138]	@ 0x8a
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff facc 	bl	8000f1c <__aeabi_i2f>
 8001984:	4601      	mov	r1, r0
 8001986:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800198a:	461a      	mov	r2, r3
 800198c:	4620      	mov	r0, r4
 800198e:	f7ff fe3f 	bl	8001610 <PID_Loc>
 8001992:	67b8      	str	r0, [r7, #120]	@ 0x78
       if (right_pid_output > 0) {
 8001994:	f04f 0100 	mov.w	r1, #0
 8001998:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800199a:	f7ff fb7f 	bl	800109c <__aeabi_fcmpgt>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d015      	beq.n	80019d0 <main+0x178>
//		  Left_Motor_Reverse();
      	 Left_Motor_Forward();
 80019a4:	f7ff ff36 	bl	8001814 <Left_Motor_Forward>
 80019a8:	e014      	b.n	80019d4 <main+0x17c>
 80019aa:	bf00      	nop
 80019ac:	42e60000 	.word	0x42e60000
 80019b0:	20000308 	.word	0x20000308
 80019b4:	20000350 	.word	0x20000350
 80019b8:	200003e0 	.word	0x200003e0
 80019bc:	20000004 	.word	0x20000004
 80019c0:	0800def8 	.word	0x0800def8
 80019c4:	2000029c 	.word	0x2000029c
 80019c8:	20000298 	.word	0x20000298
 80019cc:	200002a8 	.word	0x200002a8
//      	Left_Motor_Reverse();
            } else {
      	 Left_Motor_Reverse();
 80019d0:	f7ff ff30 	bl	8001834 <Left_Motor_Reverse>
//      	Left_Motor_Forward();
            }
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, abs(right_pid_output));
 80019d4:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80019d6:	f7ff fb6b 	bl	80010b0 <__aeabi_f2iz>
 80019da:	4603      	mov	r3, r0
 80019dc:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80019e0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80019e4:	4bd8      	ldr	r3, [pc, #864]	@ (8001d48 <main+0x4f0>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, abs(left_pid_output));
 80019ea:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80019ec:	f7ff fb60 	bl	80010b0 <__aeabi_f2iz>
 80019f0:	4603      	mov	r3, r0
 80019f2:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80019f6:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80019fa:	4bd3      	ldr	r3, [pc, #844]	@ (8001d48 <main+0x4f0>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	641a      	str	r2, [r3, #64]	@ 0x40
                lcd_show_num(100, 210,abs(left_pid_output), 10, 16, RED);
 8001a00:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8001a02:	f7ff fb55 	bl	80010b0 <__aeabi_f2iz>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	bfb8      	it	lt
 8001a0c:	425b      	neglt	r3, r3
 8001a0e:	461a      	mov	r2, r3
 8001a10:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a14:	9301      	str	r3, [sp, #4]
 8001a16:	2310      	movs	r3, #16
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	230a      	movs	r3, #10
 8001a1c:	21d2      	movs	r1, #210	@ 0xd2
 8001a1e:	2064      	movs	r0, #100	@ 0x64
 8001a20:	f004 fca8 	bl	8006374 <lcd_show_num>
                lcd_show_string(10, 210, 240, 16, 16, "pidout", RED);
 8001a24:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a28:	9302      	str	r3, [sp, #8]
 8001a2a:	4bc8      	ldr	r3, [pc, #800]	@ (8001d4c <main+0x4f4>)
 8001a2c:	9301      	str	r3, [sp, #4]
 8001a2e:	2310      	movs	r3, #16
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	2310      	movs	r3, #16
 8001a34:	22f0      	movs	r2, #240	@ 0xf0
 8001a36:	21d2      	movs	r1, #210	@ 0xd2
 8001a38:	200a      	movs	r0, #10
 8001a3a:	f004 fd13 	bl	8006464 <lcd_show_string>
                lcd_show_string(10, 230, 240, 16, 16, "Kp", RED);
 8001a3e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a42:	9302      	str	r3, [sp, #8]
 8001a44:	4bc2      	ldr	r3, [pc, #776]	@ (8001d50 <main+0x4f8>)
 8001a46:	9301      	str	r3, [sp, #4]
 8001a48:	2310      	movs	r3, #16
 8001a4a:	9300      	str	r3, [sp, #0]
 8001a4c:	2310      	movs	r3, #16
 8001a4e:	22f0      	movs	r2, #240	@ 0xf0
 8001a50:	21e6      	movs	r1, #230	@ 0xe6
 8001a52:	200a      	movs	r0, #10
 8001a54:	f004 fd06 	bl	8006464 <lcd_show_string>
                lcd_show_num(100, 230,left_speed_PID.Kp, 10, 16, RED);
 8001a58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff fb4e 	bl	80010fc <__aeabi_f2uiz>
 8001a60:	4602      	mov	r2, r0
 8001a62:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a66:	9301      	str	r3, [sp, #4]
 8001a68:	2310      	movs	r3, #16
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	230a      	movs	r3, #10
 8001a6e:	21e6      	movs	r1, #230	@ 0xe6
 8001a70:	2064      	movs	r0, #100	@ 0x64
 8001a72:	f004 fc7f 	bl	8006374 <lcd_show_num>
                lcd_show_string(10, 250, 240, 16, 16, "Ki", RED);
 8001a76:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a7a:	9302      	str	r3, [sp, #8]
 8001a7c:	4bb5      	ldr	r3, [pc, #724]	@ (8001d54 <main+0x4fc>)
 8001a7e:	9301      	str	r3, [sp, #4]
 8001a80:	2310      	movs	r3, #16
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	2310      	movs	r3, #16
 8001a86:	22f0      	movs	r2, #240	@ 0xf0
 8001a88:	21fa      	movs	r1, #250	@ 0xfa
 8001a8a:	200a      	movs	r0, #10
 8001a8c:	f004 fcea 	bl	8006464 <lcd_show_string>
                lcd_show_num(100, 250,left_speed_PID.Ki, 10, 16, RED);
 8001a90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff fb32 	bl	80010fc <__aeabi_f2uiz>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a9e:	9301      	str	r3, [sp, #4]
 8001aa0:	2310      	movs	r3, #16
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	230a      	movs	r3, #10
 8001aa6:	21fa      	movs	r1, #250	@ 0xfa
 8001aa8:	2064      	movs	r0, #100	@ 0x64
 8001aaa:	f004 fc63 	bl	8006374 <lcd_show_num>

//                printf("%d,%d",&left_speed_now, &pid_output);
//                printf("%lf,%lf,%lf\r\n",left_speed_PID.Kp,left_speed_PID.Ki,left_speed_PID.Kd);
                sprintf(str1, "%d", left_speed_now);
 8001aae:	f9b7 208c 	ldrsh.w	r2, [r7, #140]	@ 0x8c
 8001ab2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ab6:	49a8      	ldr	r1, [pc, #672]	@ (8001d58 <main+0x500>)
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f008 fde1 	bl	800a680 <siprintf>
                sprintf(str2, "%d", speed_left_SetPoint);
 8001abe:	4ba7      	ldr	r3, [pc, #668]	@ (8001d5c <main+0x504>)
 8001ac0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	f107 0314 	add.w	r3, r7, #20
 8001aca:	49a3      	ldr	r1, [pc, #652]	@ (8001d58 <main+0x500>)
 8001acc:	4618      	mov	r0, r3
 8001ace:	f008 fdd7 	bl	800a680 <siprintf>
                sprintf(str3, "%d", right_speed_now);
 8001ad2:	f9b7 208a 	ldrsh.w	r2, [r7, #138]	@ 0x8a
 8001ad6:	463b      	mov	r3, r7
 8001ad8:	499f      	ldr	r1, [pc, #636]	@ (8001d58 <main+0x500>)
 8001ada:	4618      	mov	r0, r3
 8001adc:	f008 fdd0 	bl	800a680 <siprintf>
                 printf("%s,%s,%s,%lf,%lf \r\n",str1,str3,str2,left_speed_PID.Kp,left_speed_PID.Ki);
 8001ae0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fdc0 	bl	8000668 <__aeabi_f2d>
 8001ae8:	4604      	mov	r4, r0
 8001aea:	460d      	mov	r5, r1
 8001aec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7fe fdba 	bl	8000668 <__aeabi_f2d>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	f107 0614 	add.w	r6, r7, #20
 8001afc:	4638      	mov	r0, r7
 8001afe:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001b02:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001b06:	e9cd 4500 	strd	r4, r5, [sp]
 8001b0a:	4633      	mov	r3, r6
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	4894      	ldr	r0, [pc, #592]	@ (8001d60 <main+0x508>)
 8001b10:	f008 fda4 	bl	800a65c <iprintf>
//     lcd_show_num(15, 190, IMU_SensorData_Raw.ACC_Z, 10, 16,  BLUE);
//     lcd_show_num(20, 170, IMU_SensorData_Raw.GYR_X, 10, 16,  BLUE);
//     lcd_show_num(25, 150, IMU_SensorData_Raw.GYR_Y, 10, 16,  BLUE);
//     lcd_show_num(30, 130, IMU_SensorData_Raw.GYR_Z, 10, 16,  BLUE);
//lcd_show_num(10, 250, key, 3, 16, BLUE);
      key = remote_scan();
 8001b14:	f004 fdae 	bl	8006674 <remote_scan>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
           if (key)
 8001b1e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	f000 81af 	beq.w	8001e86 <main+0x62e>
           {
           lcd_show_num(10, 270, key, 3, 16, BLUE);
 8001b28:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 8001b2c:	231f      	movs	r3, #31
 8001b2e:	9301      	str	r3, [sp, #4]
 8001b30:	2310      	movs	r3, #16
 8001b32:	9300      	str	r3, [sp, #0]
 8001b34:	2303      	movs	r3, #3
 8001b36:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8001b3a:	200a      	movs	r0, #10
 8001b3c:	f004 fc1a 	bl	8006374 <lcd_show_num>
           lcd_show_num(10, 290, g_remote_cnt, 3, 16, BLUE);
 8001b40:	4b88      	ldr	r3, [pc, #544]	@ (8001d64 <main+0x50c>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	461a      	mov	r2, r3
 8001b46:	231f      	movs	r3, #31
 8001b48:	9301      	str	r3, [sp, #4]
 8001b4a:	2310      	movs	r3, #16
 8001b4c:	9300      	str	r3, [sp, #0]
 8001b4e:	2303      	movs	r3, #3
 8001b50:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8001b54:	200a      	movs	r0, #10
 8001b56:	f004 fc0d 	bl	8006374 <lcd_show_num>
           switch (key)
 8001b5a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001b5e:	2b5e      	cmp	r3, #94	@ 0x5e
 8001b60:	f200 8194 	bhi.w	8001e8c <main+0x634>
 8001b64:	a201      	add	r2, pc, #4	@ (adr r2, 8001b6c <main+0x314>)
 8001b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b6a:	bf00      	nop
 8001b6c:	08001ce9 	.word	0x08001ce9
 8001b70:	08001e8d 	.word	0x08001e8d
 8001b74:	08001e8d 	.word	0x08001e8d
 8001b78:	08001e8d 	.word	0x08001e8d
 8001b7c:	08001e8d 	.word	0x08001e8d
 8001b80:	08001e8d 	.word	0x08001e8d
 8001b84:	08001e8d 	.word	0x08001e8d
 8001b88:	08001d8d 	.word	0x08001d8d
 8001b8c:	08001e01 	.word	0x08001e01
 8001b90:	08001da3 	.word	0x08001da3
 8001b94:	08001e8d 	.word	0x08001e8d
 8001b98:	08001e8d 	.word	0x08001e8d
 8001b9c:	08001dc1 	.word	0x08001dc1
 8001ba0:	08001dbb 	.word	0x08001dbb
 8001ba4:	08001e8d 	.word	0x08001e8d
 8001ba8:	08001e8d 	.word	0x08001e8d
 8001bac:	08001e8d 	.word	0x08001e8d
 8001bb0:	08001e8d 	.word	0x08001e8d
 8001bb4:	08001e8d 	.word	0x08001e8d
 8001bb8:	08001e8d 	.word	0x08001e8d
 8001bbc:	08001e8d 	.word	0x08001e8d
 8001bc0:	08001d9b 	.word	0x08001d9b
 8001bc4:	08001dab 	.word	0x08001dab
 8001bc8:	08001e8d 	.word	0x08001e8d
 8001bcc:	08001dd1 	.word	0x08001dd1
 8001bd0:	08001db3 	.word	0x08001db3
 8001bd4:	08001e8d 	.word	0x08001e8d
 8001bd8:	08001e8d 	.word	0x08001e8d
 8001bdc:	08001e0f 	.word	0x08001e0f
 8001be0:	08001e8d 	.word	0x08001e8d
 8001be4:	08001e8d 	.word	0x08001e8d
 8001be8:	08001e8d 	.word	0x08001e8d
 8001bec:	08001e8d 	.word	0x08001e8d
 8001bf0:	08001e8d 	.word	0x08001e8d
 8001bf4:	08001e8d 	.word	0x08001e8d
 8001bf8:	08001e8d 	.word	0x08001e8d
 8001bfc:	08001e8d 	.word	0x08001e8d
 8001c00:	08001e8d 	.word	0x08001e8d
 8001c04:	08001e8d 	.word	0x08001e8d
 8001c08:	08001e8d 	.word	0x08001e8d
 8001c0c:	08001e8d 	.word	0x08001e8d
 8001c10:	08001e8d 	.word	0x08001e8d
 8001c14:	08001e8d 	.word	0x08001e8d
 8001c18:	08001e8d 	.word	0x08001e8d
 8001c1c:	08001e8d 	.word	0x08001e8d
 8001c20:	08001e8d 	.word	0x08001e8d
 8001c24:	08001e8d 	.word	0x08001e8d
 8001c28:	08001e8d 	.word	0x08001e8d
 8001c2c:	08001e8d 	.word	0x08001e8d
 8001c30:	08001e8d 	.word	0x08001e8d
 8001c34:	08001e8d 	.word	0x08001e8d
 8001c38:	08001e8d 	.word	0x08001e8d
 8001c3c:	08001e8d 	.word	0x08001e8d
 8001c40:	08001e8d 	.word	0x08001e8d
 8001c44:	08001e8d 	.word	0x08001e8d
 8001c48:	08001e8d 	.word	0x08001e8d
 8001c4c:	08001e8d 	.word	0x08001e8d
 8001c50:	08001e8d 	.word	0x08001e8d
 8001c54:	08001e8d 	.word	0x08001e8d
 8001c58:	08001e8d 	.word	0x08001e8d
 8001c5c:	08001e8d 	.word	0x08001e8d
 8001c60:	08001e8d 	.word	0x08001e8d
 8001c64:	08001e8d 	.word	0x08001e8d
 8001c68:	08001e8d 	.word	0x08001e8d
 8001c6c:	08001d29 	.word	0x08001d29
 8001c70:	08001e8d 	.word	0x08001e8d
 8001c74:	08001e63 	.word	0x08001e63
 8001c78:	08001d39 	.word	0x08001d39
 8001c7c:	08001d41 	.word	0x08001d41
 8001c80:	08001cf1 	.word	0x08001cf1
 8001c84:	08001d21 	.word	0x08001d21
 8001c88:	08001d31 	.word	0x08001d31
 8001c8c:	08001e8d 	.word	0x08001e8d
 8001c90:	08001e8d 	.word	0x08001e8d
 8001c94:	08001e71 	.word	0x08001e71
 8001c98:	08001e8d 	.word	0x08001e8d
 8001c9c:	08001e8d 	.word	0x08001e8d
 8001ca0:	08001e8d 	.word	0x08001e8d
 8001ca4:	08001e8d 	.word	0x08001e8d
 8001ca8:	08001e8d 	.word	0x08001e8d
 8001cac:	08001e8d 	.word	0x08001e8d
 8001cb0:	08001e8d 	.word	0x08001e8d
 8001cb4:	08001e8d 	.word	0x08001e8d
 8001cb8:	08001e8d 	.word	0x08001e8d
 8001cbc:	08001e8d 	.word	0x08001e8d
 8001cc0:	08001e8d 	.word	0x08001e8d
 8001cc4:	08001e8d 	.word	0x08001e8d
 8001cc8:	08001e8d 	.word	0x08001e8d
 8001ccc:	08001e8d 	.word	0x08001e8d
 8001cd0:	08001e8d 	.word	0x08001e8d
 8001cd4:	08001e39 	.word	0x08001e39
 8001cd8:	08001e8d 	.word	0x08001e8d
 8001cdc:	08001e8d 	.word	0x08001e8d
 8001ce0:	08001e8d 	.word	0x08001e8d
 8001ce4:	08001de9 	.word	0x08001de9
           {
           case 0:
           str = "ERROR";
 8001ce8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d68 <main+0x510>)
 8001cea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           break;
 8001cee:	e0cd      	b.n	8001e8c <main+0x634>
           case 69:
           str = "POWER";
 8001cf0:	4b1e      	ldr	r3, [pc, #120]	@ (8001d6c <main+0x514>)
 8001cf2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2102      	movs	r1, #2
 8001cfa:	481d      	ldr	r0, [pc, #116]	@ (8001d70 <main+0x518>)
 8001cfc:	f005 f81f 	bl	8006d3e <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_RESET);
 8001d00:	2200      	movs	r2, #0
 8001d02:	2104      	movs	r1, #4
 8001d04:	481a      	ldr	r0, [pc, #104]	@ (8001d70 <main+0x518>)
 8001d06:	f005 f81a 	bl	8006d3e <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2120      	movs	r1, #32
 8001d0e:	4819      	ldr	r0, [pc, #100]	@ (8001d74 <main+0x51c>)
 8001d10:	f005 f815 	bl	8006d3e <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
 8001d14:	2200      	movs	r2, #0
 8001d16:	2140      	movs	r1, #64	@ 0x40
 8001d18:	4816      	ldr	r0, [pc, #88]	@ (8001d74 <main+0x51c>)
 8001d1a:	f005 f810 	bl	8006d3e <HAL_GPIO_WritePin>
           break;
 8001d1e:	e0b5      	b.n	8001e8c <main+0x634>
           case 70:
           str = "UP";
 8001d20:	4b15      	ldr	r3, [pc, #84]	@ (8001d78 <main+0x520>)
 8001d22:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           break;
 8001d26:	e0b1      	b.n	8001e8c <main+0x634>
           case 64:
           str = "PLAY";
 8001d28:	4b14      	ldr	r3, [pc, #80]	@ (8001d7c <main+0x524>)
 8001d2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           break;
 8001d2e:	e0ad      	b.n	8001e8c <main+0x634>
           case 71:
           str = "ALIENTEK";
 8001d30:	4b13      	ldr	r3, [pc, #76]	@ (8001d80 <main+0x528>)
 8001d32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           break;
 8001d36:	e0a9      	b.n	8001e8c <main+0x634>
           case 67:
           str = "RIGHT";
 8001d38:	4b12      	ldr	r3, [pc, #72]	@ (8001d84 <main+0x52c>)
 8001d3a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           break;
 8001d3e:	e0a5      	b.n	8001e8c <main+0x634>
           case 68:
           str = "LEFT";
 8001d40:	4b11      	ldr	r3, [pc, #68]	@ (8001d88 <main+0x530>)
 8001d42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           break;
 8001d46:	e0a1      	b.n	8001e8c <main+0x634>
 8001d48:	200002c0 	.word	0x200002c0
 8001d4c:	0800df04 	.word	0x0800df04
 8001d50:	0800df0c 	.word	0x0800df0c
 8001d54:	0800df10 	.word	0x0800df10
 8001d58:	0800df14 	.word	0x0800df14
 8001d5c:	200002a8 	.word	0x200002a8
 8001d60:	0800df18 	.word	0x0800df18
 8001d64:	20000488 	.word	0x20000488
 8001d68:	0800df2c 	.word	0x0800df2c
 8001d6c:	0800df34 	.word	0x0800df34
 8001d70:	40011c00 	.word	0x40011c00
 8001d74:	40011800 	.word	0x40011800
 8001d78:	0800df3c 	.word	0x0800df3c
 8001d7c:	0800df40 	.word	0x0800df40
 8001d80:	0800df48 	.word	0x0800df48
 8001d84:	0800df54 	.word	0x0800df54
 8001d88:	0800df5c 	.word	0x0800df5c
           case 7:
           str = "VOL-";
 8001d8c:	4b4a      	ldr	r3, [pc, #296]	@ (8001eb8 <main+0x660>)
 8001d8e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           speed_left_SetPoint=0;
 8001d92:	4b4a      	ldr	r3, [pc, #296]	@ (8001ebc <main+0x664>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	801a      	strh	r2, [r3, #0]
           break;
 8001d98:	e078      	b.n	8001e8c <main+0x634>
           case 21:
           str = "DOWN";
 8001d9a:	4b49      	ldr	r3, [pc, #292]	@ (8001ec0 <main+0x668>)
 8001d9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           break;
 8001da0:	e074      	b.n	8001e8c <main+0x634>
           case 9:
           str = "VOL+";
 8001da2:	4b48      	ldr	r3, [pc, #288]	@ (8001ec4 <main+0x66c>)
 8001da4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           break;
 8001da8:	e070      	b.n	8001e8c <main+0x634>
           case 22:
           str = "1";
 8001daa:	4b47      	ldr	r3, [pc, #284]	@ (8001ec8 <main+0x670>)
 8001dac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
//           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
//           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
           break;
 8001db0:	e06c      	b.n	8001e8c <main+0x634>
           case 25:
           str = "2";
 8001db2:	4b46      	ldr	r3, [pc, #280]	@ (8001ecc <main+0x674>)
 8001db4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
//           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
//           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
           break;
 8001db8:	e068      	b.n	8001e8c <main+0x634>
           case 13:
           str = "3";
 8001dba:	4b45      	ldr	r3, [pc, #276]	@ (8001ed0 <main+0x678>)
 8001dbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           case 12:
           str = "4";
 8001dc0:	4b44      	ldr	r3, [pc, #272]	@ (8001ed4 <main+0x67c>)
 8001dc2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           speed_left_SetPoint=-20;
 8001dc6:	4b3d      	ldr	r3, [pc, #244]	@ (8001ebc <main+0x664>)
 8001dc8:	f64f 72ec 	movw	r2, #65516	@ 0xffec
 8001dcc:	801a      	strh	r2, [r3, #0]
//           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_SET);
//           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_SET);
//           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
           break;
 8001dce:	e05d      	b.n	8001e8c <main+0x634>
           case 24:
           str = "5";
 8001dd0:	4b41      	ldr	r3, [pc, #260]	@ (8001ed8 <main+0x680>)
 8001dd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           left_speed_PID.Kp+=0.5;
 8001dd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001dd8:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7fe ffe9 	bl	8000db4 <__addsf3>
 8001de2:	4603      	mov	r3, r0
 8001de4:	64fb      	str	r3, [r7, #76]	@ 0x4c
           break;
 8001de6:	e051      	b.n	8001e8c <main+0x634>
           case 94:
           str = "6";
 8001de8:	4b3c      	ldr	r3, [pc, #240]	@ (8001edc <main+0x684>)
 8001dea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           left_speed_PID.Kp-=0.5;
 8001dee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001df0:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7fe ffdb 	bl	8000db0 <__aeabi_fsub>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
//           int left_speed_now;
//           left_speed_now = Get_Left_Motor_Speed(left_speed_now);
//                     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PID_Loc(abs(speed_left_SetPoint), abs(left_speed_now),&left_speed_PID));
//                     lcd_show_num(100, 210, PID_Loc(abs(speed_left_SetPoint), abs(left_speed_now),&left_speed_PID), 10, 16, RED);
           break;
 8001dfe:	e045      	b.n	8001e8c <main+0x634>
           case 8:
           str = "7";
 8001e00:	4b37      	ldr	r3, [pc, #220]	@ (8001ee0 <main+0x688>)
 8001e02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           speed_left_SetPoint=20;
 8001e06:	4b2d      	ldr	r3, [pc, #180]	@ (8001ebc <main+0x664>)
 8001e08:	2214      	movs	r2, #20
 8001e0a:	801a      	strh	r2, [r3, #0]
           break;
 8001e0c:	e03e      	b.n	8001e8c <main+0x634>
           case 28:
           str = "8";
 8001e0e:	4b35      	ldr	r3, [pc, #212]	@ (8001ee4 <main+0x68c>)
 8001e10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           left_speed_PID.Ki+=0.1;
 8001e14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7fe fc26 	bl	8000668 <__aeabi_f2d>
 8001e1c:	a324      	add	r3, pc, #144	@ (adr r3, 8001eb0 <main+0x658>)
 8001e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e22:	f7fe fac3 	bl	80003ac <__adddf3>
 8001e26:	4602      	mov	r2, r0
 8001e28:	460b      	mov	r3, r1
 8001e2a:	4610      	mov	r0, r2
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	f7fe ff6b 	bl	8000d08 <__aeabi_d2f>
 8001e32:	4603      	mov	r3, r0
 8001e34:	653b      	str	r3, [r7, #80]	@ 0x50
           break;
 8001e36:	e029      	b.n	8001e8c <main+0x634>
           case 90:
           str = "9";
 8001e38:	4b2b      	ldr	r3, [pc, #172]	@ (8001ee8 <main+0x690>)
 8001e3a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           left_speed_PID.Ki-=0.1;
 8001e3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fc11 	bl	8000668 <__aeabi_f2d>
 8001e46:	a31a      	add	r3, pc, #104	@ (adr r3, 8001eb0 <main+0x658>)
 8001e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4c:	f7fe faac 	bl	80003a8 <__aeabi_dsub>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4610      	mov	r0, r2
 8001e56:	4619      	mov	r1, r3
 8001e58:	f7fe ff56 	bl	8000d08 <__aeabi_d2f>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	653b      	str	r3, [r7, #80]	@ 0x50
           break;
 8001e60:	e014      	b.n	8001e8c <main+0x634>
           case 66:
           str = "0";
 8001e62:	4b22      	ldr	r3, [pc, #136]	@ (8001eec <main+0x694>)
 8001e64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           speed_left_SetPoint=50;
 8001e68:	4b14      	ldr	r3, [pc, #80]	@ (8001ebc <main+0x664>)
 8001e6a:	2232      	movs	r2, #50	@ 0x32
 8001e6c:	801a      	strh	r2, [r3, #0]
           break;
 8001e6e:	e00d      	b.n	8001e8c <main+0x634>
           case 74:
           str = "DELETE";
 8001e70:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef0 <main+0x698>)
 8001e72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
           left_speed_PID.Ki+=5;
 8001e76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e78:	491e      	ldr	r1, [pc, #120]	@ (8001ef4 <main+0x69c>)
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7fe ff9a 	bl	8000db4 <__addsf3>
 8001e80:	4603      	mov	r3, r0
 8001e82:	653b      	str	r3, [r7, #80]	@ 0x50
           break;
 8001e84:	e002      	b.n	8001e8c <main+0x634>
//           lcd_fill(86, 150, 116 + 8 * 8, 170 + 16, WHITE);
//           lcd_show_string(86, 150, 200, 16, 16, str, BLUE);
           }
           else
           {
           delay_ms(10);
 8001e86:	200a      	movs	r0, #10
 8001e88:	f007 fca8 	bl	80097dc <delay_ms>
           } t ++;
 8001e8c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8001e90:	3301      	adds	r3, #1
 8001e92:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
           if (t == 20)
 8001e96:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8001e9a:	2b14      	cmp	r3, #20
 8001e9c:	f47f ad2e 	bne.w	80018fc <main+0xa4>
             {
             t = 0;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
             LED0_TOGGLE(); /* LED0  */
 8001ea6:	2120      	movs	r1, #32
 8001ea8:	4813      	ldr	r0, [pc, #76]	@ (8001ef8 <main+0x6a0>)
 8001eaa:	f004 ff60 	bl	8006d6e <HAL_GPIO_TogglePin>
  {
 8001eae:	e525      	b.n	80018fc <main+0xa4>
 8001eb0:	9999999a 	.word	0x9999999a
 8001eb4:	3fb99999 	.word	0x3fb99999
 8001eb8:	0800df64 	.word	0x0800df64
 8001ebc:	200002a8 	.word	0x200002a8
 8001ec0:	0800df6c 	.word	0x0800df6c
 8001ec4:	0800df74 	.word	0x0800df74
 8001ec8:	0800df7c 	.word	0x0800df7c
 8001ecc:	0800df80 	.word	0x0800df80
 8001ed0:	0800df84 	.word	0x0800df84
 8001ed4:	0800df88 	.word	0x0800df88
 8001ed8:	0800df8c 	.word	0x0800df8c
 8001edc:	0800df90 	.word	0x0800df90
 8001ee0:	0800df94 	.word	0x0800df94
 8001ee4:	0800df98 	.word	0x0800df98
 8001ee8:	0800df9c 	.word	0x0800df9c
 8001eec:	0800dfa0 	.word	0x0800dfa0
 8001ef0:	0800dfa4 	.word	0x0800dfa4
 8001ef4:	40a00000 	.word	0x40a00000
 8001ef8:	40010c00 	.word	0x40010c00

08001efc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b090      	sub	sp, #64	@ 0x40
 8001f00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f02:	f107 0318 	add.w	r3, r7, #24
 8001f06:	2228      	movs	r2, #40	@ 0x28
 8001f08:	2100      	movs	r1, #0
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f008 fc1b 	bl	800a746 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f10:	1d3b      	adds	r3, r7, #4
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	605a      	str	r2, [r3, #4]
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	60da      	str	r2, [r3, #12]
 8001f1c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f22:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f26:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f30:	2302      	movs	r3, #2
 8001f32:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f38:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001f3a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f40:	f107 0318 	add.w	r3, r7, #24
 8001f44:	4618      	mov	r0, r3
 8001f46:	f005 f86f 	bl	8007028 <HAL_RCC_OscConfig>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001f50:	f000 f9da 	bl	8002308 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f54:	230f      	movs	r3, #15
 8001f56:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f66:	2300      	movs	r3, #0
 8001f68:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	2102      	movs	r1, #2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f005 fadc 	bl	800752c <HAL_RCC_ClockConfig>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001f7a:	f000 f9c5 	bl	8002308 <Error_Handler>
  }
}
 8001f7e:	bf00      	nop
 8001f80:	3740      	adds	r7, #64	@ 0x40
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
	...

08001f88 <getTIMx_DetaCnt>:

/* USER CODE BEGIN 4 */
int getTIMx_DetaCnt(TIM_HandleTypeDef *htim)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b088      	sub	sp, #32
 8001f8c:	af04      	add	r7, sp, #16
 8001f8e:	6078      	str	r0, [r7, #4]
    int cnt;
    cnt = htim->Instance->CNT - 0x7FFF;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f96:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 8001f9a:	3b7f      	subs	r3, #127	@ 0x7f
 8001f9c:	60fb      	str	r3, [r7, #12]
    htim->Instance->CNT = 0x7FFF;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001fa6:	625a      	str	r2, [r3, #36]	@ 0x24
    lcd_show_string(10, 50, 240, 16, 16, "CNT", RED);
 8001fa8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001fac:	9302      	str	r3, [sp, #8]
 8001fae:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe4 <getTIMx_DetaCnt+0x5c>)
 8001fb0:	9301      	str	r3, [sp, #4]
 8001fb2:	2310      	movs	r3, #16
 8001fb4:	9300      	str	r3, [sp, #0]
 8001fb6:	2310      	movs	r3, #16
 8001fb8:	22f0      	movs	r2, #240	@ 0xf0
 8001fba:	2132      	movs	r1, #50	@ 0x32
 8001fbc:	200a      	movs	r0, #10
 8001fbe:	f004 fa51 	bl	8006464 <lcd_show_string>
    lcd_show_num(10, 70, cnt, 10, 16, RED);
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001fc8:	9301      	str	r3, [sp, #4]
 8001fca:	2310      	movs	r3, #16
 8001fcc:	9300      	str	r3, [sp, #0]
 8001fce:	230a      	movs	r3, #10
 8001fd0:	2146      	movs	r1, #70	@ 0x46
 8001fd2:	200a      	movs	r0, #10
 8001fd4:	f004 f9ce 	bl	8006374 <lcd_show_num>
    return cnt;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	0800dfac 	.word	0x0800dfac

08001fe8 <Get_Right_Motor_Speed>:

int16_t Get_Right_Motor_Speed(int16_t leftSpeed)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	80fb      	strh	r3, [r7, #6]
			static int leftWheelEncoderNow    = 0;
			static int leftWheelEncoderLast   = 0;

			//???
			leftWheelEncoderNow +=  getTIMx_DetaCnt(&htim3);;
 8001ff2:	480f      	ldr	r0, [pc, #60]	@ (8002030 <Get_Right_Motor_Speed+0x48>)
 8001ff4:	f7ff ffc8 	bl	8001f88 <getTIMx_DetaCnt>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8002034 <Get_Right_Motor_Speed+0x4c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4413      	add	r3, r2
 8002000:	4a0c      	ldr	r2, [pc, #48]	@ (8002034 <Get_Right_Motor_Speed+0x4c>)
 8002002:	6013      	str	r3, [r2, #0]

			//5ms
			leftSpeed   =  20 * (leftWheelEncoderNow - leftWheelEncoderLast)*10 / 1000;  //cm/s
 8002004:	4b0b      	ldr	r3, [pc, #44]	@ (8002034 <Get_Right_Motor_Speed+0x4c>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	4b0b      	ldr	r3, [pc, #44]	@ (8002038 <Get_Right_Motor_Speed+0x50>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	4a0b      	ldr	r2, [pc, #44]	@ (800203c <Get_Right_Motor_Speed+0x54>)
 8002010:	fb82 1203 	smull	r1, r2, r2, r3
 8002014:	1052      	asrs	r2, r2, #1
 8002016:	17db      	asrs	r3, r3, #31
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	80fb      	strh	r3, [r7, #6]
			//???
			leftWheelEncoderLast  = leftWheelEncoderNow;
 800201c:	4b05      	ldr	r3, [pc, #20]	@ (8002034 <Get_Right_Motor_Speed+0x4c>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a05      	ldr	r2, [pc, #20]	@ (8002038 <Get_Right_Motor_Speed+0x50>)
 8002022:	6013      	str	r3, [r2, #0]
      return leftSpeed;
 8002024:	f9b7 3006 	ldrsh.w	r3, [r7, #6]

}
 8002028:	4618      	mov	r0, r3
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	20000350 	.word	0x20000350
 8002034:	200002ac 	.word	0x200002ac
 8002038:	200002b0 	.word	0x200002b0
 800203c:	66666667 	.word	0x66666667

08002040 <Get_Left_Motor_Speed>:
int16_t Get_Left_Motor_Speed(int16_t rightSpeed)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	4603      	mov	r3, r0
 8002048:	80fb      	strh	r3, [r7, #6]
			static int rightWheelEncoderNow   = 0;
			static int rightWheelEncoderLast  = 0;

			//
			rightWheelEncoderNow+= getTIMx_DetaCnt(&htim2);
 800204a:	481f      	ldr	r0, [pc, #124]	@ (80020c8 <Get_Left_Motor_Speed+0x88>)
 800204c:	f7ff ff9c 	bl	8001f88 <getTIMx_DetaCnt>
 8002050:	4602      	mov	r2, r0
 8002052:	4b1e      	ldr	r3, [pc, #120]	@ (80020cc <Get_Left_Motor_Speed+0x8c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4413      	add	r3, r2
 8002058:	4a1c      	ldr	r2, [pc, #112]	@ (80020cc <Get_Left_Motor_Speed+0x8c>)
 800205a:	6013      	str	r3, [r2, #0]


			rightSpeed  =  20.7 * (rightWheelEncoderNow - rightWheelEncoderLast)*10/ 1000;
 800205c:	4b1b      	ldr	r3, [pc, #108]	@ (80020cc <Get_Left_Motor_Speed+0x8c>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	4b1b      	ldr	r3, [pc, #108]	@ (80020d0 <Get_Left_Motor_Speed+0x90>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe faec 	bl	8000644 <__aeabi_i2d>
 800206c:	a314      	add	r3, pc, #80	@ (adr r3, 80020c0 <Get_Left_Motor_Speed+0x80>)
 800206e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002072:	f7fe fb51 	bl	8000718 <__aeabi_dmul>
 8002076:	4602      	mov	r2, r0
 8002078:	460b      	mov	r3, r1
 800207a:	4610      	mov	r0, r2
 800207c:	4619      	mov	r1, r3
 800207e:	f04f 0200 	mov.w	r2, #0
 8002082:	4b14      	ldr	r3, [pc, #80]	@ (80020d4 <Get_Left_Motor_Speed+0x94>)
 8002084:	f7fe fb48 	bl	8000718 <__aeabi_dmul>
 8002088:	4602      	mov	r2, r0
 800208a:	460b      	mov	r3, r1
 800208c:	4610      	mov	r0, r2
 800208e:	4619      	mov	r1, r3
 8002090:	f04f 0200 	mov.w	r2, #0
 8002094:	4b10      	ldr	r3, [pc, #64]	@ (80020d8 <Get_Left_Motor_Speed+0x98>)
 8002096:	f7fe fc69 	bl	800096c <__aeabi_ddiv>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	4610      	mov	r0, r2
 80020a0:	4619      	mov	r1, r3
 80020a2:	f7fe fde9 	bl	8000c78 <__aeabi_d2iz>
 80020a6:	4603      	mov	r3, r0
 80020a8:	80fb      	strh	r3, [r7, #6]

			//???
			rightWheelEncoderLast = rightWheelEncoderNow;
 80020aa:	4b08      	ldr	r3, [pc, #32]	@ (80020cc <Get_Left_Motor_Speed+0x8c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a08      	ldr	r2, [pc, #32]	@ (80020d0 <Get_Left_Motor_Speed+0x90>)
 80020b0:	6013      	str	r3, [r2, #0]
      return rightSpeed;
 80020b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	33333333 	.word	0x33333333
 80020c4:	4034b333 	.word	0x4034b333
 80020c8:	20000308 	.word	0x20000308
 80020cc:	200002b4 	.word	0x200002b4
 80020d0:	200002b8 	.word	0x200002b8
 80020d4:	40240000 	.word	0x40240000
 80020d8:	408f4000 	.word	0x408f4000

080020dc <Get_Motor_Speed>:


void Get_Motor_Speed(int *leftSpeed, int *rightSpeed)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	f5ad 6d80 	sub.w	sp, sp, #1024	@ 0x400
 80020e2:	af04      	add	r7, sp, #16
 80020e4:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80020e8:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 80020ec:	6018      	str	r0, [r3, #0]
 80020ee:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80020f2:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 80020f6:	6019      	str	r1, [r3, #0]
  char str[1000];
//  lcd_show_num(10, 250,6666, 4, 16, BLUE);
//  printf("\r\n6666\r\n");
//  lcd_clear(BLACK);
  lcd_show_string(10, 20, 240, 16, 16, "rightSpeed", RED);
 80020f8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80020fc:	9302      	str	r3, [sp, #8]
 80020fe:	4b58      	ldr	r3, [pc, #352]	@ (8002260 <Get_Motor_Speed+0x184>)
 8002100:	9301      	str	r3, [sp, #4]
 8002102:	2310      	movs	r3, #16
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	2310      	movs	r3, #16
 8002108:	22f0      	movs	r2, #240	@ 0xf0
 800210a:	2114      	movs	r1, #20
 800210c:	200a      	movs	r0, #10
 800210e:	f004 f9a9 	bl	8006464 <lcd_show_string>
  lcd_show_string(100, 20, 240, 16, 16, "lefttSpeed", BLUE);
 8002112:	231f      	movs	r3, #31
 8002114:	9302      	str	r3, [sp, #8]
 8002116:	4b53      	ldr	r3, [pc, #332]	@ (8002264 <Get_Motor_Speed+0x188>)
 8002118:	9301      	str	r3, [sp, #4]
 800211a:	2310      	movs	r3, #16
 800211c:	9300      	str	r3, [sp, #0]
 800211e:	2310      	movs	r3, #16
 8002120:	22f0      	movs	r2, #240	@ 0xf0
 8002122:	2114      	movs	r1, #20
 8002124:	2064      	movs	r0, #100	@ 0x64
 8002126:	f004 f99d 	bl	8006464 <lcd_show_string>

//  *rightSpeed = getTIMx_DetaCnt(&htim3); *leftSpeed = getTIMx_DetaCnt(&htim2);
  *rightSpeed =Get_Right_Motor_Speed(rightSpeed);
 800212a:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 800212e:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	b21b      	sxth	r3, r3
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff ff56 	bl	8001fe8 <Get_Right_Motor_Speed>
 800213c:	4603      	mov	r3, r0
 800213e:	461a      	mov	r2, r3
 8002140:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8002144:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	601a      	str	r2, [r3, #0]
  *leftSpeed = Get_Left_Motor_Speed(leftSpeed);
 800214c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8002150:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	b21b      	sxth	r3, r3
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff ff71 	bl	8002040 <Get_Left_Motor_Speed>
 800215e:	4603      	mov	r3, r0
 8002160:	461a      	mov	r2, r3
 8002162:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8002166:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	601a      	str	r2, [r3, #0]
    lcd_show_string(10, 90, 240, 16, 16, "+turn", RED);
 800216e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002172:	9302      	str	r3, [sp, #8]
 8002174:	4b3c      	ldr	r3, [pc, #240]	@ (8002268 <Get_Motor_Speed+0x18c>)
 8002176:	9301      	str	r3, [sp, #4]
 8002178:	2310      	movs	r3, #16
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	2310      	movs	r3, #16
 800217e:	22f0      	movs	r2, #240	@ 0xf0
 8002180:	215a      	movs	r1, #90	@ 0x5a
 8002182:	200a      	movs	r0, #10
 8002184:	f004 f96e 	bl	8006464 <lcd_show_string>
    lcd_show_string(10, 130, 240, 16, 16, "-turn", RED);
 8002188:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800218c:	9302      	str	r3, [sp, #8]
 800218e:	4b37      	ldr	r3, [pc, #220]	@ (800226c <Get_Motor_Speed+0x190>)
 8002190:	9301      	str	r3, [sp, #4]
 8002192:	2310      	movs	r3, #16
 8002194:	9300      	str	r3, [sp, #0]
 8002196:	2310      	movs	r3, #16
 8002198:	22f0      	movs	r2, #240	@ 0xf0
 800219a:	2182      	movs	r1, #130	@ 0x82
 800219c:	200a      	movs	r0, #10
 800219e:	f004 f961 	bl	8006464 <lcd_show_string>
    if( *rightSpeed<0  )
 80021a2:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80021a6:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	da14      	bge.n	80021dc <Get_Motor_Speed+0x100>
      {

//	 intToString(*rightSpeed, str);
//	 lcd_show_string(10, 150, 240, 16, 16, str, RED);
//	lcd_show_num(10, 150,abs(*rightSpeed/4) , 10, 16, RED);
	lcd_show_num(10, 150,abs(*rightSpeed) , 10, 16, RED);
 80021b2:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80021b6:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	bfb8      	it	lt
 80021c2:	425b      	neglt	r3, r3
 80021c4:	461a      	mov	r2, r3
 80021c6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80021ca:	9301      	str	r3, [sp, #4]
 80021cc:	2310      	movs	r3, #16
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	230a      	movs	r3, #10
 80021d2:	2196      	movs	r1, #150	@ 0x96
 80021d4:	200a      	movs	r0, #10
 80021d6:	f004 f8cd 	bl	8006374 <lcd_show_num>
 80021da:	e010      	b.n	80021fe <Get_Motor_Speed+0x122>

      }
    else  {
//lcd_show_num(10, 110, *rightSpeed/4, 10, 16, RED);
lcd_show_num(10, 110, *rightSpeed, 10, 16, RED);
 80021dc:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80021e0:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	461a      	mov	r2, r3
 80021ea:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80021ee:	9301      	str	r3, [sp, #4]
 80021f0:	2310      	movs	r3, #16
 80021f2:	9300      	str	r3, [sp, #0]
 80021f4:	230a      	movs	r3, #10
 80021f6:	216e      	movs	r1, #110	@ 0x6e
 80021f8:	200a      	movs	r0, #10
 80021fa:	f004 f8bb 	bl	8006374 <lcd_show_num>

    }

if (*leftSpeed>=0){
 80021fe:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8002202:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2b00      	cmp	r3, #0
 800220c:	db10      	blt.n	8002230 <Get_Motor_Speed+0x154>
//    intToString(*leftSpeed*2, str);
//  lcd_show_string(90, 150, 240, 16, 16, str, BLUE);}
//     lcd_show_num(92, 150, *leftSpeed/4, 10, 16,  BLUE);}
lcd_show_num(92, 150, *leftSpeed, 10, 16,  BLUE);}
 800220e:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8002212:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	461a      	mov	r2, r3
 800221c:	231f      	movs	r3, #31
 800221e:	9301      	str	r3, [sp, #4]
 8002220:	2310      	movs	r3, #16
 8002222:	9300      	str	r3, [sp, #0]
 8002224:	230a      	movs	r3, #10
 8002226:	2196      	movs	r1, #150	@ 0x96
 8002228:	205c      	movs	r0, #92	@ 0x5c
 800222a:	f004 f8a3 	bl	8006374 <lcd_show_num>
//              }
//          }



}
 800222e:	e012      	b.n	8002256 <Get_Motor_Speed+0x17a>
  lcd_show_num(90, 110,abs(*leftSpeed) , 10, 16, BLUE);
 8002230:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8002234:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	bfb8      	it	lt
 8002240:	425b      	neglt	r3, r3
 8002242:	461a      	mov	r2, r3
 8002244:	231f      	movs	r3, #31
 8002246:	9301      	str	r3, [sp, #4]
 8002248:	2310      	movs	r3, #16
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	230a      	movs	r3, #10
 800224e:	216e      	movs	r1, #110	@ 0x6e
 8002250:	205a      	movs	r0, #90	@ 0x5a
 8002252:	f004 f88f 	bl	8006374 <lcd_show_num>
}
 8002256:	bf00      	nop
 8002258:	f507 777c 	add.w	r7, r7, #1008	@ 0x3f0
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	0800dfb0 	.word	0x0800dfb0
 8002264:	0800dfbc 	.word	0x0800dfbc
 8002268:	0800dfc8 	.word	0x0800dfc8
 800226c:	0800dfd0 	.word	0x0800dfd0

08002270 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]


    if (htim == &htim4){
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a20      	ldr	r2, [pc, #128]	@ (80022fc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d138      	bne.n	80022f2 <HAL_TIM_PeriodElapsedCallback+0x82>
      if (htim->Instance == REMOTE_IN_TIMX)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a1e      	ldr	r2, [pc, #120]	@ (8002300 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d133      	bne.n	80022f2 <HAL_TIM_PeriodElapsedCallback+0x82>
      {
          if (g_remote_sta & 0x80)      /*  */
 800228a:	4b1e      	ldr	r3, [pc, #120]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	b25b      	sxtb	r3, r3
 8002290:	2b00      	cmp	r3, #0
 8002292:	da2e      	bge.n	80022f2 <HAL_TIM_PeriodElapsedCallback+0x82>
          {
              g_remote_sta &= ~0X10;    /* ??? */
 8002294:	4b1b      	ldr	r3, [pc, #108]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	f023 0310 	bic.w	r3, r3, #16
 800229c:	b2da      	uxtb	r2, r3
 800229e:	4b19      	ldr	r3, [pc, #100]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022a0:	701a      	strb	r2, [r3, #0]

              if ((g_remote_sta & 0X0F) == 0X00)
 80022a2:	4b18      	ldr	r3, [pc, #96]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	f003 030f 	and.w	r3, r3, #15
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d106      	bne.n	80022bc <HAL_TIM_PeriodElapsedCallback+0x4c>
              {
                  g_remote_sta |= 1 << 6; /* ???? */
 80022ae:	4b15      	ldr	r3, [pc, #84]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022b6:	b2da      	uxtb	r2, r3
 80022b8:	4b12      	ldr	r3, [pc, #72]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022ba:	701a      	strb	r2, [r3, #0]
              }

              if ((g_remote_sta & 0X0F) < 14)
 80022bc:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	f003 030f 	and.w	r3, r3, #15
 80022c4:	2b0d      	cmp	r3, #13
 80022c6:	dc06      	bgt.n	80022d6 <HAL_TIM_PeriodElapsedCallback+0x66>
              {
                  g_remote_sta++;
 80022c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	3301      	adds	r3, #1
 80022ce:	b2da      	uxtb	r2, r3
 80022d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022d2:	701a      	strb	r2, [r3, #0]
//        Get_Motor_Speed(&leftSpeed,&rightSpeed);
//
//    }


}
 80022d4:	e00d      	b.n	80022f2 <HAL_TIM_PeriodElapsedCallback+0x82>
                  g_remote_sta &= ~(1 << 7);    /* ??? */
 80022d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022de:	b2da      	uxtb	r2, r3
 80022e0:	4b08      	ldr	r3, [pc, #32]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022e2:	701a      	strb	r2, [r3, #0]
                  g_remote_sta &= 0XF0;         /*  */
 80022e4:	4b07      	ldr	r3, [pc, #28]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	f023 030f 	bic.w	r3, r3, #15
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	4b05      	ldr	r3, [pc, #20]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022f0:	701a      	strb	r2, [r3, #0]
}
 80022f2:	bf00      	nop
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr
 80022fc:	20000398 	.word	0x20000398
 8002300:	40000800 	.word	0x40000800
 8002304:	20000482 	.word	0x20000482

08002308 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800230c:	b672      	cpsid	i
}
 800230e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002310:	bf00      	nop
 8002312:	e7fd      	b.n	8002310 <Error_Handler+0x8>

08002314 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800231a:	4b16      	ldr	r3, [pc, #88]	@ (8002374 <HAL_MspInit+0x60>)
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	4a15      	ldr	r2, [pc, #84]	@ (8002374 <HAL_MspInit+0x60>)
 8002320:	f043 0301 	orr.w	r3, r3, #1
 8002324:	6193      	str	r3, [r2, #24]
 8002326:	4b13      	ldr	r3, [pc, #76]	@ (8002374 <HAL_MspInit+0x60>)
 8002328:	699b      	ldr	r3, [r3, #24]
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	60bb      	str	r3, [r7, #8]
 8002330:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002332:	4b10      	ldr	r3, [pc, #64]	@ (8002374 <HAL_MspInit+0x60>)
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	4a0f      	ldr	r2, [pc, #60]	@ (8002374 <HAL_MspInit+0x60>)
 8002338:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800233c:	61d3      	str	r3, [r2, #28]
 800233e:	4b0d      	ldr	r3, [pc, #52]	@ (8002374 <HAL_MspInit+0x60>)
 8002340:	69db      	ldr	r3, [r3, #28]
 8002342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002346:	607b      	str	r3, [r7, #4]
 8002348:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800234a:	2005      	movs	r0, #5
 800234c:	f004 fb0a 	bl	8006964 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002350:	4b09      	ldr	r3, [pc, #36]	@ (8002378 <HAL_MspInit+0x64>)
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	60fb      	str	r3, [r7, #12]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002364:	60fb      	str	r3, [r7, #12]
 8002366:	4a04      	ldr	r2, [pc, #16]	@ (8002378 <HAL_MspInit+0x64>)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800236c:	bf00      	nop
 800236e:	3710      	adds	r7, #16
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40021000 	.word	0x40021000
 8002378:	40010000 	.word	0x40010000

0800237c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002380:	bf00      	nop
 8002382:	e7fd      	b.n	8002380 <NMI_Handler+0x4>

08002384 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002388:	bf00      	nop
 800238a:	e7fd      	b.n	8002388 <HardFault_Handler+0x4>

0800238c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002390:	bf00      	nop
 8002392:	e7fd      	b.n	8002390 <MemManage_Handler+0x4>

08002394 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002398:	bf00      	nop
 800239a:	e7fd      	b.n	8002398 <BusFault_Handler+0x4>

0800239c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023a0:	bf00      	nop
 80023a2:	e7fd      	b.n	80023a0 <UsageFault_Handler+0x4>

080023a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023a8:	bf00      	nop
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr

080023b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023b4:	bf00      	nop
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr

080023bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr

080023c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023cc:	f004 f9e2 	bl	8006794 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023d0:	bf00      	nop
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80023d8:	4802      	ldr	r0, [pc, #8]	@ (80023e4 <TIM4_IRQHandler+0x10>)
 80023da:	f005 fe57 	bl	800808c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20000398 	.word	0x20000398

080023e8 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80023ec:	4802      	ldr	r0, [pc, #8]	@ (80023f8 <TIM6_IRQHandler+0x10>)
 80023ee:	f005 fe4d 	bl	800808c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	200003e0 	.word	0x200003e0

080023fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  return 1;
 8002400:	2301      	movs	r3, #1
}
 8002402:	4618      	mov	r0, r3
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr

0800240a <_kill>:

int _kill(int pid, int sig)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b082      	sub	sp, #8
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
 8002412:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002414:	f008 f9ea 	bl	800a7ec <__errno>
 8002418:	4603      	mov	r3, r0
 800241a:	2216      	movs	r2, #22
 800241c:	601a      	str	r2, [r3, #0]
  return -1;
 800241e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002422:	4618      	mov	r0, r3
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <_exit>:

void _exit (int status)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002432:	f04f 31ff 	mov.w	r1, #4294967295
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff ffe7 	bl	800240a <_kill>
  while (1) {}    /* Make sure we hang here */
 800243c:	bf00      	nop
 800243e:	e7fd      	b.n	800243c <_exit+0x12>

08002440 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]
 8002450:	e00a      	b.n	8002468 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002452:	f3af 8000 	nop.w
 8002456:	4601      	mov	r1, r0
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	1c5a      	adds	r2, r3, #1
 800245c:	60ba      	str	r2, [r7, #8]
 800245e:	b2ca      	uxtb	r2, r1
 8002460:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	3301      	adds	r3, #1
 8002466:	617b      	str	r3, [r7, #20]
 8002468:	697a      	ldr	r2, [r7, #20]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	429a      	cmp	r2, r3
 800246e:	dbf0      	blt.n	8002452 <_read+0x12>
  }

  return len;
 8002470:	687b      	ldr	r3, [r7, #4]
}
 8002472:	4618      	mov	r0, r3
 8002474:	3718      	adds	r7, #24
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b086      	sub	sp, #24
 800247e:	af00      	add	r7, sp, #0
 8002480:	60f8      	str	r0, [r7, #12]
 8002482:	60b9      	str	r1, [r7, #8]
 8002484:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002486:	2300      	movs	r3, #0
 8002488:	617b      	str	r3, [r7, #20]
 800248a:	e009      	b.n	80024a0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	1c5a      	adds	r2, r3, #1
 8002490:	60ba      	str	r2, [r7, #8]
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	4618      	mov	r0, r3
 8002496:	f000 fbcb 	bl	8002c30 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	3301      	adds	r3, #1
 800249e:	617b      	str	r3, [r7, #20]
 80024a0:	697a      	ldr	r2, [r7, #20]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	dbf1      	blt.n	800248c <_write+0x12>
  }
  return len;
 80024a8:	687b      	ldr	r3, [r7, #4]
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3718      	adds	r7, #24
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <_close>:

int _close(int file)
{
 80024b2:	b480      	push	{r7}
 80024b4:	b083      	sub	sp, #12
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024be:	4618      	mov	r0, r3
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr

080024c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024d8:	605a      	str	r2, [r3, #4]
  return 0;
 80024da:	2300      	movs	r3, #0
}
 80024dc:	4618      	mov	r0, r3
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bc80      	pop	{r7}
 80024e4:	4770      	bx	lr

080024e6 <_isatty>:

int _isatty(int file)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024ee:	2301      	movs	r3, #1
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr

080024fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024fa:	b480      	push	{r7}
 80024fc:	b085      	sub	sp, #20
 80024fe:	af00      	add	r7, sp, #0
 8002500:	60f8      	str	r0, [r7, #12]
 8002502:	60b9      	str	r1, [r7, #8]
 8002504:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	3714      	adds	r7, #20
 800250c:	46bd      	mov	sp, r7
 800250e:	bc80      	pop	{r7}
 8002510:	4770      	bx	lr
	...

08002514 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800251c:	4a14      	ldr	r2, [pc, #80]	@ (8002570 <_sbrk+0x5c>)
 800251e:	4b15      	ldr	r3, [pc, #84]	@ (8002574 <_sbrk+0x60>)
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002528:	4b13      	ldr	r3, [pc, #76]	@ (8002578 <_sbrk+0x64>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d102      	bne.n	8002536 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002530:	4b11      	ldr	r3, [pc, #68]	@ (8002578 <_sbrk+0x64>)
 8002532:	4a12      	ldr	r2, [pc, #72]	@ (800257c <_sbrk+0x68>)
 8002534:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002536:	4b10      	ldr	r3, [pc, #64]	@ (8002578 <_sbrk+0x64>)
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4413      	add	r3, r2
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	429a      	cmp	r2, r3
 8002542:	d207      	bcs.n	8002554 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002544:	f008 f952 	bl	800a7ec <__errno>
 8002548:	4603      	mov	r3, r0
 800254a:	220c      	movs	r2, #12
 800254c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800254e:	f04f 33ff 	mov.w	r3, #4294967295
 8002552:	e009      	b.n	8002568 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002554:	4b08      	ldr	r3, [pc, #32]	@ (8002578 <_sbrk+0x64>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800255a:	4b07      	ldr	r3, [pc, #28]	@ (8002578 <_sbrk+0x64>)
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4413      	add	r3, r2
 8002562:	4a05      	ldr	r2, [pc, #20]	@ (8002578 <_sbrk+0x64>)
 8002564:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002566:	68fb      	ldr	r3, [r7, #12]
}
 8002568:	4618      	mov	r0, r3
 800256a:	3718      	adds	r7, #24
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	20010000 	.word	0x20010000
 8002574:	00000400 	.word	0x00000400
 8002578:	200002bc 	.word	0x200002bc
 800257c:	200005e0 	.word	0x200005e0

08002580 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002584:	bf00      	nop
 8002586:	46bd      	mov	sp, r7
 8002588:	bc80      	pop	{r7}
 800258a:	4770      	bx	lr

0800258c <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b096      	sub	sp, #88	@ 0x58
 8002590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002592:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002596:	2200      	movs	r2, #0
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	605a      	str	r2, [r3, #4]
 800259c:	609a      	str	r2, [r3, #8]
 800259e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025a0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80025a4:	2200      	movs	r2, #0
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025ae:	2200      	movs	r2, #0
 80025b0:	601a      	str	r2, [r3, #0]
 80025b2:	605a      	str	r2, [r3, #4]
 80025b4:	609a      	str	r2, [r3, #8]
 80025b6:	60da      	str	r2, [r3, #12]
 80025b8:	611a      	str	r2, [r3, #16]
 80025ba:	615a      	str	r2, [r3, #20]
 80025bc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80025be:	1d3b      	adds	r3, r7, #4
 80025c0:	2220      	movs	r2, #32
 80025c2:	2100      	movs	r1, #0
 80025c4:	4618      	mov	r0, r3
 80025c6:	f008 f8be 	bl	800a746 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80025ca:	4b48      	ldr	r3, [pc, #288]	@ (80026ec <MX_TIM1_Init+0x160>)
 80025cc:	4a48      	ldr	r2, [pc, #288]	@ (80026f0 <MX_TIM1_Init+0x164>)
 80025ce:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80025d0:	4b46      	ldr	r3, [pc, #280]	@ (80026ec <MX_TIM1_Init+0x160>)
 80025d2:	2247      	movs	r2, #71	@ 0x47
 80025d4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d6:	4b45      	ldr	r3, [pc, #276]	@ (80026ec <MX_TIM1_Init+0x160>)
 80025d8:	2200      	movs	r2, #0
 80025da:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500-1;
 80025dc:	4b43      	ldr	r3, [pc, #268]	@ (80026ec <MX_TIM1_Init+0x160>)
 80025de:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80025e2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e4:	4b41      	ldr	r3, [pc, #260]	@ (80026ec <MX_TIM1_Init+0x160>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80025ea:	4b40      	ldr	r3, [pc, #256]	@ (80026ec <MX_TIM1_Init+0x160>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025f0:	4b3e      	ldr	r3, [pc, #248]	@ (80026ec <MX_TIM1_Init+0x160>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80025f6:	483d      	ldr	r0, [pc, #244]	@ (80026ec <MX_TIM1_Init+0x160>)
 80025f8:	f005 f973 	bl	80078e2 <HAL_TIM_Base_Init>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002602:	f7ff fe81 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002606:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800260a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800260c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002610:	4619      	mov	r1, r3
 8002612:	4836      	ldr	r0, [pc, #216]	@ (80026ec <MX_TIM1_Init+0x160>)
 8002614:	f005 ffa0 	bl	8008558 <HAL_TIM_ConfigClockSource>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800261e:	f7ff fe73 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002622:	4832      	ldr	r0, [pc, #200]	@ (80026ec <MX_TIM1_Init+0x160>)
 8002624:	f005 fa0c 	bl	8007a40 <HAL_TIM_PWM_Init>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800262e:	f7ff fe6b 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002632:	2300      	movs	r3, #0
 8002634:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002636:	2300      	movs	r3, #0
 8002638:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800263a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800263e:	4619      	mov	r1, r3
 8002640:	482a      	ldr	r0, [pc, #168]	@ (80026ec <MX_TIM1_Init+0x160>)
 8002642:	f006 fcab 	bl	8008f9c <HAL_TIMEx_MasterConfigSynchronization>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800264c:	f7ff fe5c 	bl	8002308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002650:	2360      	movs	r3, #96	@ 0x60
 8002652:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 250;
 8002654:	23fa      	movs	r3, #250	@ 0xfa
 8002656:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002658:	2300      	movs	r3, #0
 800265a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800265c:	2300      	movs	r3, #0
 800265e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002660:	2300      	movs	r3, #0
 8002662:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002664:	2300      	movs	r3, #0
 8002666:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002668:	2300      	movs	r3, #0
 800266a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800266c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002670:	2200      	movs	r2, #0
 8002672:	4619      	mov	r1, r3
 8002674:	481d      	ldr	r0, [pc, #116]	@ (80026ec <MX_TIM1_Init+0x160>)
 8002676:	f005 fead 	bl	80083d4 <HAL_TIM_PWM_ConfigChannel>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002680:	f7ff fe42 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002684:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002688:	220c      	movs	r2, #12
 800268a:	4619      	mov	r1, r3
 800268c:	4817      	ldr	r0, [pc, #92]	@ (80026ec <MX_TIM1_Init+0x160>)
 800268e:	f005 fea1 	bl	80083d4 <HAL_TIM_PWM_ConfigChannel>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002698:	f7ff fe36 	bl	8002308 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800269c:	2300      	movs	r3, #0
 800269e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80026a0:	2300      	movs	r3, #0
 80026a2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80026a4:	2300      	movs	r3, #0
 80026a6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80026a8:	2300      	movs	r3, #0
 80026aa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80026ac:	2300      	movs	r3, #0
 80026ae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80026b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026b4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80026b6:	2300      	movs	r3, #0
 80026b8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80026ba:	1d3b      	adds	r3, r7, #4
 80026bc:	4619      	mov	r1, r3
 80026be:	480b      	ldr	r0, [pc, #44]	@ (80026ec <MX_TIM1_Init+0x160>)
 80026c0:	f006 fcd8 	bl	8009074 <HAL_TIMEx_ConfigBreakDeadTime>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80026ca:	f7ff fe1d 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
//  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80026ce:	210c      	movs	r1, #12
 80026d0:	4806      	ldr	r0, [pc, #24]	@ (80026ec <MX_TIM1_Init+0x160>)
 80026d2:	f005 fa0d 	bl	8007af0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80026d6:	2100      	movs	r1, #0
 80026d8:	4804      	ldr	r0, [pc, #16]	@ (80026ec <MX_TIM1_Init+0x160>)
 80026da:	f005 fa09 	bl	8007af0 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80026de:	4803      	ldr	r0, [pc, #12]	@ (80026ec <MX_TIM1_Init+0x160>)
 80026e0:	f000 fa72 	bl	8002bc8 <HAL_TIM_MspPostInit>

}
 80026e4:	bf00      	nop
 80026e6:	3758      	adds	r7, #88	@ 0x58
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	200002c0 	.word	0x200002c0
 80026f0:	40012c00 	.word	0x40012c00

080026f4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b08c      	sub	sp, #48	@ 0x30
 80026f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80026fa:	f107 030c 	add.w	r3, r7, #12
 80026fe:	2224      	movs	r2, #36	@ 0x24
 8002700:	2100      	movs	r1, #0
 8002702:	4618      	mov	r0, r3
 8002704:	f008 f81f 	bl	800a746 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002708:	1d3b      	adds	r3, r7, #4
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002710:	4b21      	ldr	r3, [pc, #132]	@ (8002798 <MX_TIM2_Init+0xa4>)
 8002712:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002716:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002718:	4b1f      	ldr	r3, [pc, #124]	@ (8002798 <MX_TIM2_Init+0xa4>)
 800271a:	2200      	movs	r2, #0
 800271c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800271e:	4b1e      	ldr	r3, [pc, #120]	@ (8002798 <MX_TIM2_Init+0xa4>)
 8002720:	2200      	movs	r2, #0
 8002722:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002724:	4b1c      	ldr	r3, [pc, #112]	@ (8002798 <MX_TIM2_Init+0xa4>)
 8002726:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800272a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800272c:	4b1a      	ldr	r3, [pc, #104]	@ (8002798 <MX_TIM2_Init+0xa4>)
 800272e:	2200      	movs	r2, #0
 8002730:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002732:	4b19      	ldr	r3, [pc, #100]	@ (8002798 <MX_TIM2_Init+0xa4>)
 8002734:	2200      	movs	r2, #0
 8002736:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002738:	2303      	movs	r3, #3
 800273a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800273c:	2300      	movs	r3, #0
 800273e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002740:	2301      	movs	r3, #1
 8002742:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002744:	2300      	movs	r3, #0
 8002746:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002748:	2300      	movs	r3, #0
 800274a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800274c:	2300      	movs	r3, #0
 800274e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002750:	2301      	movs	r3, #1
 8002752:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002754:	2300      	movs	r3, #0
 8002756:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800275c:	f107 030c 	add.w	r3, r7, #12
 8002760:	4619      	mov	r1, r3
 8002762:	480d      	ldr	r0, [pc, #52]	@ (8002798 <MX_TIM2_Init+0xa4>)
 8002764:	f005 fbf0 	bl	8007f48 <HAL_TIM_Encoder_Init>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800276e:	f7ff fdcb 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002772:	2300      	movs	r3, #0
 8002774:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002776:	2300      	movs	r3, #0
 8002778:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800277a:	1d3b      	adds	r3, r7, #4
 800277c:	4619      	mov	r1, r3
 800277e:	4806      	ldr	r0, [pc, #24]	@ (8002798 <MX_TIM2_Init+0xa4>)
 8002780:	f006 fc0c 	bl	8008f9c <HAL_TIMEx_MasterConfigSynchronization>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800278a:	f7ff fdbd 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800278e:	bf00      	nop
 8002790:	3730      	adds	r7, #48	@ 0x30
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20000308 	.word	0x20000308

0800279c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08c      	sub	sp, #48	@ 0x30
 80027a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80027a2:	f107 030c 	add.w	r3, r7, #12
 80027a6:	2224      	movs	r2, #36	@ 0x24
 80027a8:	2100      	movs	r1, #0
 80027aa:	4618      	mov	r0, r3
 80027ac:	f007 ffcb 	bl	800a746 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027b0:	1d3b      	adds	r3, r7, #4
 80027b2:	2200      	movs	r2, #0
 80027b4:	601a      	str	r2, [r3, #0]
 80027b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80027b8:	4b20      	ldr	r3, [pc, #128]	@ (800283c <MX_TIM3_Init+0xa0>)
 80027ba:	4a21      	ldr	r2, [pc, #132]	@ (8002840 <MX_TIM3_Init+0xa4>)
 80027bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80027be:	4b1f      	ldr	r3, [pc, #124]	@ (800283c <MX_TIM3_Init+0xa0>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027c4:	4b1d      	ldr	r3, [pc, #116]	@ (800283c <MX_TIM3_Init+0xa0>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80027ca:	4b1c      	ldr	r3, [pc, #112]	@ (800283c <MX_TIM3_Init+0xa0>)
 80027cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027d2:	4b1a      	ldr	r3, [pc, #104]	@ (800283c <MX_TIM3_Init+0xa0>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027d8:	4b18      	ldr	r3, [pc, #96]	@ (800283c <MX_TIM3_Init+0xa0>)
 80027da:	2200      	movs	r2, #0
 80027dc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80027de:	2303      	movs	r3, #3
 80027e0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80027e2:	2300      	movs	r3, #0
 80027e4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80027e6:	2301      	movs	r3, #1
 80027e8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80027ea:	2300      	movs	r3, #0
 80027ec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80027ee:	2300      	movs	r3, #0
 80027f0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80027f2:	2300      	movs	r3, #0
 80027f4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80027f6:	2301      	movs	r3, #1
 80027f8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80027fa:	2300      	movs	r3, #0
 80027fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80027fe:	2300      	movs	r3, #0
 8002800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002802:	f107 030c 	add.w	r3, r7, #12
 8002806:	4619      	mov	r1, r3
 8002808:	480c      	ldr	r0, [pc, #48]	@ (800283c <MX_TIM3_Init+0xa0>)
 800280a:	f005 fb9d 	bl	8007f48 <HAL_TIM_Encoder_Init>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002814:	f7ff fd78 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002818:	2300      	movs	r3, #0
 800281a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800281c:	2300      	movs	r3, #0
 800281e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002820:	1d3b      	adds	r3, r7, #4
 8002822:	4619      	mov	r1, r3
 8002824:	4805      	ldr	r0, [pc, #20]	@ (800283c <MX_TIM3_Init+0xa0>)
 8002826:	f006 fbb9 	bl	8008f9c <HAL_TIMEx_MasterConfigSynchronization>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002830:	f7ff fd6a 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002834:	bf00      	nop
 8002836:	3730      	adds	r7, #48	@ 0x30
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	20000350 	.word	0x20000350
 8002840:	40000400 	.word	0x40000400

08002844 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b08a      	sub	sp, #40	@ 0x28
 8002848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800284a:	f107 0318 	add.w	r3, r7, #24
 800284e:	2200      	movs	r2, #0
 8002850:	601a      	str	r2, [r3, #0]
 8002852:	605a      	str	r2, [r3, #4]
 8002854:	609a      	str	r2, [r3, #8]
 8002856:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002858:	f107 0310 	add.w	r3, r7, #16
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002862:	463b      	mov	r3, r7
 8002864:	2200      	movs	r2, #0
 8002866:	601a      	str	r2, [r3, #0]
 8002868:	605a      	str	r2, [r3, #4]
 800286a:	609a      	str	r2, [r3, #8]
 800286c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800286e:	4b31      	ldr	r3, [pc, #196]	@ (8002934 <MX_TIM4_Init+0xf0>)
 8002870:	4a31      	ldr	r2, [pc, #196]	@ (8002938 <MX_TIM4_Init+0xf4>)
 8002872:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8002874:	4b2f      	ldr	r3, [pc, #188]	@ (8002934 <MX_TIM4_Init+0xf0>)
 8002876:	2247      	movs	r2, #71	@ 0x47
 8002878:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800287a:	4b2e      	ldr	r3, [pc, #184]	@ (8002934 <MX_TIM4_Init+0xf0>)
 800287c:	2200      	movs	r2, #0
 800287e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8002880:	4b2c      	ldr	r3, [pc, #176]	@ (8002934 <MX_TIM4_Init+0xf0>)
 8002882:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002886:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002888:	4b2a      	ldr	r3, [pc, #168]	@ (8002934 <MX_TIM4_Init+0xf0>)
 800288a:	2200      	movs	r2, #0
 800288c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800288e:	4b29      	ldr	r3, [pc, #164]	@ (8002934 <MX_TIM4_Init+0xf0>)
 8002890:	2200      	movs	r2, #0
 8002892:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002894:	4827      	ldr	r0, [pc, #156]	@ (8002934 <MX_TIM4_Init+0xf0>)
 8002896:	f005 f824 	bl	80078e2 <HAL_TIM_Base_Init>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 80028a0:	f7ff fd32 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028a8:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80028aa:	f107 0318 	add.w	r3, r7, #24
 80028ae:	4619      	mov	r1, r3
 80028b0:	4820      	ldr	r0, [pc, #128]	@ (8002934 <MX_TIM4_Init+0xf0>)
 80028b2:	f005 fe51 	bl	8008558 <HAL_TIM_ConfigClockSource>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80028bc:	f7ff fd24 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80028c0:	481c      	ldr	r0, [pc, #112]	@ (8002934 <MX_TIM4_Init+0xf0>)
 80028c2:	f005 f9cf 	bl	8007c64 <HAL_TIM_IC_Init>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80028cc:	f7ff fd1c 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028d0:	2300      	movs	r3, #0
 80028d2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028d4:	2300      	movs	r3, #0
 80028d6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80028d8:	f107 0310 	add.w	r3, r7, #16
 80028dc:	4619      	mov	r1, r3
 80028de:	4815      	ldr	r0, [pc, #84]	@ (8002934 <MX_TIM4_Init+0xf0>)
 80028e0:	f006 fb5c 	bl	8008f9c <HAL_TIMEx_MasterConfigSynchronization>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 80028ea:	f7ff fd0d 	bl	8002308 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80028ee:	2300      	movs	r3, #0
 80028f0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80028f2:	2301      	movs	r3, #1
 80028f4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80028f6:	2300      	movs	r3, #0
 80028f8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80028fa:	2300      	movs	r3, #0
 80028fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80028fe:	463b      	mov	r3, r7
 8002900:	220c      	movs	r2, #12
 8002902:	4619      	mov	r1, r3
 8002904:	480b      	ldr	r0, [pc, #44]	@ (8002934 <MX_TIM4_Init+0xf0>)
 8002906:	f005 fcc9 	bl	800829c <HAL_TIM_IC_ConfigChannel>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8002910:	f7ff fcfa 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_4);
 8002914:	210c      	movs	r1, #12
 8002916:	4807      	ldr	r0, [pc, #28]	@ (8002934 <MX_TIM4_Init+0xf0>)
 8002918:	f005 f9fc 	bl	8007d14 <HAL_TIM_IC_Start_IT>
  __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 800291c:	4b05      	ldr	r3, [pc, #20]	@ (8002934 <MX_TIM4_Init+0xf0>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68da      	ldr	r2, [r3, #12]
 8002922:	4b04      	ldr	r3, [pc, #16]	@ (8002934 <MX_TIM4_Init+0xf0>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 0201 	orr.w	r2, r2, #1
 800292a:	60da      	str	r2, [r3, #12]
  /* USER CODE END TIM4_Init 2 */

}
 800292c:	bf00      	nop
 800292e:	3728      	adds	r7, #40	@ 0x28
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	20000398 	.word	0x20000398
 8002938:	40000800 	.word	0x40000800

0800293c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002942:	463b      	mov	r3, r7
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]
 8002948:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800294a:	4b15      	ldr	r3, [pc, #84]	@ (80029a0 <MX_TIM6_Init+0x64>)
 800294c:	4a15      	ldr	r2, [pc, #84]	@ (80029a4 <MX_TIM6_Init+0x68>)
 800294e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8002950:	4b13      	ldr	r3, [pc, #76]	@ (80029a0 <MX_TIM6_Init+0x64>)
 8002952:	2200      	movs	r2, #0
 8002954:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002956:	4b12      	ldr	r3, [pc, #72]	@ (80029a0 <MX_TIM6_Init+0x64>)
 8002958:	2200      	movs	r2, #0
 800295a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800295c:	4b10      	ldr	r3, [pc, #64]	@ (80029a0 <MX_TIM6_Init+0x64>)
 800295e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002962:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002964:	4b0e      	ldr	r3, [pc, #56]	@ (80029a0 <MX_TIM6_Init+0x64>)
 8002966:	2200      	movs	r2, #0
 8002968:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800296a:	480d      	ldr	r0, [pc, #52]	@ (80029a0 <MX_TIM6_Init+0x64>)
 800296c:	f004 ffb9 	bl	80078e2 <HAL_TIM_Base_Init>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002976:	f7ff fcc7 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800297a:	2300      	movs	r3, #0
 800297c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800297e:	2300      	movs	r3, #0
 8002980:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002982:	463b      	mov	r3, r7
 8002984:	4619      	mov	r1, r3
 8002986:	4806      	ldr	r0, [pc, #24]	@ (80029a0 <MX_TIM6_Init+0x64>)
 8002988:	f006 fb08 	bl	8008f9c <HAL_TIMEx_MasterConfigSynchronization>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002992:	f7ff fcb9 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002996:	bf00      	nop
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	200003e0 	.word	0x200003e0
 80029a4:	40001000 	.word	0x40001000

080029a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b08a      	sub	sp, #40	@ 0x28
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b0:	f107 0318 	add.w	r3, r7, #24
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	605a      	str	r2, [r3, #4]
 80029ba:	609a      	str	r2, [r3, #8]
 80029bc:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a30      	ldr	r2, [pc, #192]	@ (8002a84 <HAL_TIM_Base_MspInit+0xdc>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d10c      	bne.n	80029e2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80029c8:	4b2f      	ldr	r3, [pc, #188]	@ (8002a88 <HAL_TIM_Base_MspInit+0xe0>)
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	4a2e      	ldr	r2, [pc, #184]	@ (8002a88 <HAL_TIM_Base_MspInit+0xe0>)
 80029ce:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029d2:	6193      	str	r3, [r2, #24]
 80029d4:	4b2c      	ldr	r3, [pc, #176]	@ (8002a88 <HAL_TIM_Base_MspInit+0xe0>)
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029dc:	617b      	str	r3, [r7, #20]
 80029de:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80029e0:	e04b      	b.n	8002a7a <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM4)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a29      	ldr	r2, [pc, #164]	@ (8002a8c <HAL_TIM_Base_MspInit+0xe4>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d12d      	bne.n	8002a48 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80029ec:	4b26      	ldr	r3, [pc, #152]	@ (8002a88 <HAL_TIM_Base_MspInit+0xe0>)
 80029ee:	69db      	ldr	r3, [r3, #28]
 80029f0:	4a25      	ldr	r2, [pc, #148]	@ (8002a88 <HAL_TIM_Base_MspInit+0xe0>)
 80029f2:	f043 0304 	orr.w	r3, r3, #4
 80029f6:	61d3      	str	r3, [r2, #28]
 80029f8:	4b23      	ldr	r3, [pc, #140]	@ (8002a88 <HAL_TIM_Base_MspInit+0xe0>)
 80029fa:	69db      	ldr	r3, [r3, #28]
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	613b      	str	r3, [r7, #16]
 8002a02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a04:	4b20      	ldr	r3, [pc, #128]	@ (8002a88 <HAL_TIM_Base_MspInit+0xe0>)
 8002a06:	699b      	ldr	r3, [r3, #24]
 8002a08:	4a1f      	ldr	r2, [pc, #124]	@ (8002a88 <HAL_TIM_Base_MspInit+0xe0>)
 8002a0a:	f043 0308 	orr.w	r3, r3, #8
 8002a0e:	6193      	str	r3, [r2, #24]
 8002a10:	4b1d      	ldr	r3, [pc, #116]	@ (8002a88 <HAL_TIM_Base_MspInit+0xe0>)
 8002a12:	699b      	ldr	r3, [r3, #24]
 8002a14:	f003 0308 	and.w	r3, r3, #8
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = REMOTE_IN_Pin;
 8002a1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a22:	2300      	movs	r3, #0
 8002a24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a26:	2301      	movs	r3, #1
 8002a28:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(REMOTE_IN_GPIO_Port, &GPIO_InitStruct);
 8002a2a:	f107 0318 	add.w	r3, r7, #24
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4817      	ldr	r0, [pc, #92]	@ (8002a90 <HAL_TIM_Base_MspInit+0xe8>)
 8002a32:	f003 ffd9 	bl	80069e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002a36:	2200      	movs	r2, #0
 8002a38:	2100      	movs	r1, #0
 8002a3a:	201e      	movs	r0, #30
 8002a3c:	f003 ff9d 	bl	800697a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002a40:	201e      	movs	r0, #30
 8002a42:	f003 ffb6 	bl	80069b2 <HAL_NVIC_EnableIRQ>
}
 8002a46:	e018      	b.n	8002a7a <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM6)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a11      	ldr	r2, [pc, #68]	@ (8002a94 <HAL_TIM_Base_MspInit+0xec>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d113      	bne.n	8002a7a <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002a52:	4b0d      	ldr	r3, [pc, #52]	@ (8002a88 <HAL_TIM_Base_MspInit+0xe0>)
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	4a0c      	ldr	r2, [pc, #48]	@ (8002a88 <HAL_TIM_Base_MspInit+0xe0>)
 8002a58:	f043 0310 	orr.w	r3, r3, #16
 8002a5c:	61d3      	str	r3, [r2, #28]
 8002a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a88 <HAL_TIM_Base_MspInit+0xe0>)
 8002a60:	69db      	ldr	r3, [r3, #28]
 8002a62:	f003 0310 	and.w	r3, r3, #16
 8002a66:	60bb      	str	r3, [r7, #8]
 8002a68:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	2036      	movs	r0, #54	@ 0x36
 8002a70:	f003 ff83 	bl	800697a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002a74:	2036      	movs	r0, #54	@ 0x36
 8002a76:	f003 ff9c 	bl	80069b2 <HAL_NVIC_EnableIRQ>
}
 8002a7a:	bf00      	nop
 8002a7c:	3728      	adds	r7, #40	@ 0x28
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40012c00 	.word	0x40012c00
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	40000800 	.word	0x40000800
 8002a90:	40010c00 	.word	0x40010c00
 8002a94:	40001000 	.word	0x40001000

08002a98 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b08c      	sub	sp, #48	@ 0x30
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa0:	f107 031c 	add.w	r3, r7, #28
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]
 8002aa8:	605a      	str	r2, [r3, #4]
 8002aaa:	609a      	str	r2, [r3, #8]
 8002aac:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ab6:	d14f      	bne.n	8002b58 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ab8:	4b3e      	ldr	r3, [pc, #248]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002aba:	69db      	ldr	r3, [r3, #28]
 8002abc:	4a3d      	ldr	r2, [pc, #244]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002abe:	f043 0301 	orr.w	r3, r3, #1
 8002ac2:	61d3      	str	r3, [r2, #28]
 8002ac4:	4b3b      	ldr	r3, [pc, #236]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002ac6:	69db      	ldr	r3, [r3, #28]
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	61bb      	str	r3, [r7, #24]
 8002ace:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ad0:	4b38      	ldr	r3, [pc, #224]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002ad2:	699b      	ldr	r3, [r3, #24]
 8002ad4:	4a37      	ldr	r2, [pc, #220]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002ad6:	f043 0304 	orr.w	r3, r3, #4
 8002ada:	6193      	str	r3, [r2, #24]
 8002adc:	4b35      	ldr	r3, [pc, #212]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	f003 0304 	and.w	r3, r3, #4
 8002ae4:	617b      	str	r3, [r7, #20]
 8002ae6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ae8:	4b32      	ldr	r3, [pc, #200]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	4a31      	ldr	r2, [pc, #196]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002aee:	f043 0308 	orr.w	r3, r3, #8
 8002af2:	6193      	str	r3, [r2, #24]
 8002af4:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	f003 0308 	and.w	r3, r3, #8
 8002afc:	613b      	str	r3, [r7, #16]
 8002afe:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002b00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b06:	2300      	movs	r3, #0
 8002b08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b0e:	f107 031c 	add.w	r3, r7, #28
 8002b12:	4619      	mov	r1, r3
 8002b14:	4828      	ldr	r0, [pc, #160]	@ (8002bb8 <HAL_TIM_Encoder_MspInit+0x120>)
 8002b16:	f003 ff67 	bl	80069e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b1a:	2308      	movs	r3, #8
 8002b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b26:	f107 031c 	add.w	r3, r7, #28
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	4823      	ldr	r0, [pc, #140]	@ (8002bbc <HAL_TIM_Encoder_MspInit+0x124>)
 8002b2e:	f003 ff5b 	bl	80069e8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002b32:	4b23      	ldr	r3, [pc, #140]	@ (8002bc0 <HAL_TIM_Encoder_MspInit+0x128>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b42:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b50:	4a1b      	ldr	r2, [pc, #108]	@ (8002bc0 <HAL_TIM_Encoder_MspInit+0x128>)
 8002b52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b54:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002b56:	e028      	b.n	8002baa <HAL_TIM_Encoder_MspInit+0x112>
  else if(tim_encoderHandle->Instance==TIM3)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a19      	ldr	r2, [pc, #100]	@ (8002bc4 <HAL_TIM_Encoder_MspInit+0x12c>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d123      	bne.n	8002baa <HAL_TIM_Encoder_MspInit+0x112>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b62:	4b14      	ldr	r3, [pc, #80]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b64:	69db      	ldr	r3, [r3, #28]
 8002b66:	4a13      	ldr	r2, [pc, #76]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b68:	f043 0302 	orr.w	r3, r3, #2
 8002b6c:	61d3      	str	r3, [r2, #28]
 8002b6e:	4b11      	ldr	r3, [pc, #68]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	60fb      	str	r3, [r7, #12]
 8002b78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b80:	f043 0304 	orr.w	r3, r3, #4
 8002b84:	6193      	str	r3, [r2, #24]
 8002b86:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb4 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	f003 0304 	and.w	r3, r3, #4
 8002b8e:	60bb      	str	r3, [r7, #8]
 8002b90:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b92:	23c0      	movs	r3, #192	@ 0xc0
 8002b94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b96:	2300      	movs	r3, #0
 8002b98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b9e:	f107 031c 	add.w	r3, r7, #28
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4804      	ldr	r0, [pc, #16]	@ (8002bb8 <HAL_TIM_Encoder_MspInit+0x120>)
 8002ba6:	f003 ff1f 	bl	80069e8 <HAL_GPIO_Init>
}
 8002baa:	bf00      	nop
 8002bac:	3730      	adds	r7, #48	@ 0x30
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	40010800 	.word	0x40010800
 8002bbc:	40010c00 	.word	0x40010c00
 8002bc0:	40010000 	.word	0x40010000
 8002bc4:	40000400 	.word	0x40000400

08002bc8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b088      	sub	sp, #32
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd0:	f107 0310 	add.w	r3, r7, #16
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	605a      	str	r2, [r3, #4]
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a10      	ldr	r2, [pc, #64]	@ (8002c24 <HAL_TIM_MspPostInit+0x5c>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d118      	bne.n	8002c1a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be8:	4b0f      	ldr	r3, [pc, #60]	@ (8002c28 <HAL_TIM_MspPostInit+0x60>)
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	4a0e      	ldr	r2, [pc, #56]	@ (8002c28 <HAL_TIM_MspPostInit+0x60>)
 8002bee:	f043 0304 	orr.w	r3, r3, #4
 8002bf2:	6193      	str	r3, [r2, #24]
 8002bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c28 <HAL_TIM_MspPostInit+0x60>)
 8002bf6:	699b      	ldr	r3, [r3, #24]
 8002bf8:	f003 0304 	and.w	r3, r3, #4
 8002bfc:	60fb      	str	r3, [r7, #12]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8002c00:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8002c04:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c06:	2302      	movs	r3, #2
 8002c08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0a:	2302      	movs	r3, #2
 8002c0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c0e:	f107 0310 	add.w	r3, r7, #16
 8002c12:	4619      	mov	r1, r3
 8002c14:	4805      	ldr	r0, [pc, #20]	@ (8002c2c <HAL_TIM_MspPostInit+0x64>)
 8002c16:	f003 fee7 	bl	80069e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c1a:	bf00      	nop
 8002c1c:	3720      	adds	r7, #32
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	40012c00 	.word	0x40012c00
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	40010800 	.word	0x40010800

08002c30 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8002c38:	1d39      	adds	r1, r7, #4
 8002c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c3e:	2201      	movs	r2, #1
 8002c40:	4803      	ldr	r0, [pc, #12]	@ (8002c50 <__io_putchar+0x20>)
 8002c42:	f006 faca 	bl	80091da <HAL_UART_Transmit>
	return ch;
 8002c46:	687b      	ldr	r3, [r7, #4]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3708      	adds	r7, #8
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	2000042c 	.word	0x2000042c

08002c54 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c58:	4b13      	ldr	r3, [pc, #76]	@ (8002ca8 <MX_USART1_UART_Init+0x54>)
 8002c5a:	4a14      	ldr	r2, [pc, #80]	@ (8002cac <MX_USART1_UART_Init+0x58>)
 8002c5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c5e:	4b12      	ldr	r3, [pc, #72]	@ (8002ca8 <MX_USART1_UART_Init+0x54>)
 8002c60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c66:	4b10      	ldr	r3, [pc, #64]	@ (8002ca8 <MX_USART1_UART_Init+0x54>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c6c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ca8 <MX_USART1_UART_Init+0x54>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c72:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca8 <MX_USART1_UART_Init+0x54>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c78:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca8 <MX_USART1_UART_Init+0x54>)
 8002c7a:	220c      	movs	r2, #12
 8002c7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca8 <MX_USART1_UART_Init+0x54>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c84:	4b08      	ldr	r3, [pc, #32]	@ (8002ca8 <MX_USART1_UART_Init+0x54>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c8a:	4807      	ldr	r0, [pc, #28]	@ (8002ca8 <MX_USART1_UART_Init+0x54>)
 8002c8c:	f006 fa55 	bl	800913a <HAL_UART_Init>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d001      	beq.n	8002c9a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c96:	f7ff fb37 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* UART_IT_RXNE */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	4904      	ldr	r1, [pc, #16]	@ (8002cb0 <MX_USART1_UART_Init+0x5c>)
 8002c9e:	4802      	ldr	r0, [pc, #8]	@ (8002ca8 <MX_USART1_UART_Init+0x54>)
 8002ca0:	f006 fb1e 	bl	80092e0 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 8002ca4:	bf00      	nop
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	2000042c 	.word	0x2000042c
 8002cac:	40013800 	.word	0x40013800
 8002cb0:	20000428 	.word	0x20000428

08002cb4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b088      	sub	sp, #32
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cbc:	f107 0310 	add.w	r3, r7, #16
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	601a      	str	r2, [r3, #0]
 8002cc4:	605a      	str	r2, [r3, #4]
 8002cc6:	609a      	str	r2, [r3, #8]
 8002cc8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a1c      	ldr	r2, [pc, #112]	@ (8002d40 <HAL_UART_MspInit+0x8c>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d131      	bne.n	8002d38 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cd4:	4b1b      	ldr	r3, [pc, #108]	@ (8002d44 <HAL_UART_MspInit+0x90>)
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	4a1a      	ldr	r2, [pc, #104]	@ (8002d44 <HAL_UART_MspInit+0x90>)
 8002cda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cde:	6193      	str	r3, [r2, #24]
 8002ce0:	4b18      	ldr	r3, [pc, #96]	@ (8002d44 <HAL_UART_MspInit+0x90>)
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cec:	4b15      	ldr	r3, [pc, #84]	@ (8002d44 <HAL_UART_MspInit+0x90>)
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	4a14      	ldr	r2, [pc, #80]	@ (8002d44 <HAL_UART_MspInit+0x90>)
 8002cf2:	f043 0304 	orr.w	r3, r3, #4
 8002cf6:	6193      	str	r3, [r2, #24]
 8002cf8:	4b12      	ldr	r3, [pc, #72]	@ (8002d44 <HAL_UART_MspInit+0x90>)
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	60bb      	str	r3, [r7, #8]
 8002d02:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d08:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d12:	f107 0310 	add.w	r3, r7, #16
 8002d16:	4619      	mov	r1, r3
 8002d18:	480b      	ldr	r0, [pc, #44]	@ (8002d48 <HAL_UART_MspInit+0x94>)
 8002d1a:	f003 fe65 	bl	80069e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002d1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d24:	2300      	movs	r3, #0
 8002d26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d2c:	f107 0310 	add.w	r3, r7, #16
 8002d30:	4619      	mov	r1, r3
 8002d32:	4805      	ldr	r0, [pc, #20]	@ (8002d48 <HAL_UART_MspInit+0x94>)
 8002d34:	f003 fe58 	bl	80069e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002d38:	bf00      	nop
 8002d3a:	3720      	adds	r7, #32
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40013800 	.word	0x40013800
 8002d44:	40021000 	.word	0x40021000
 8002d48:	40010800 	.word	0x40010800

08002d4c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/

 8002d4c:	f7ff fc18 	bl	8002580 <SystemInit>
    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
 8002d50:	480b      	ldr	r0, [pc, #44]	@ (8002d80 <LoopFillZerobss+0xe>)
  ldr r0, =_sdata
 8002d52:	490c      	ldr	r1, [pc, #48]	@ (8002d84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d54:	4a0c      	ldr	r2, [pc, #48]	@ (8002d88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d56:	2300      	movs	r3, #0
  movs r3, #0
 8002d58:	e002      	b.n	8002d60 <LoopCopyDataInit>

08002d5a <CopyDataInit>:
  b LoopCopyDataInit

CopyDataInit:
 8002d5a:	58d4      	ldr	r4, [r2, r3]
  ldr r4, [r2, r3]
 8002d5c:	50c4      	str	r4, [r0, r3]
  str r4, [r0, r3]
 8002d5e:	3304      	adds	r3, #4

08002d60 <LoopCopyDataInit>:
  adds r3, r3, #4

LoopCopyDataInit:
 8002d60:	18c4      	adds	r4, r0, r3
  adds r4, r0, r3
 8002d62:	428c      	cmp	r4, r1
  cmp r4, r1
 8002d64:	d3f9      	bcc.n	8002d5a <CopyDataInit>
  bcc CopyDataInit
  
/* Zero fill the bss segment. */
 8002d66:	4a09      	ldr	r2, [pc, #36]	@ (8002d8c <LoopFillZerobss+0x1a>)
  ldr r2, =_sbss
 8002d68:	4c09      	ldr	r4, [pc, #36]	@ (8002d90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d6a:	2300      	movs	r3, #0
  movs r3, #0
 8002d6c:	e001      	b.n	8002d72 <LoopFillZerobss>

08002d6e <FillZerobss>:
  b LoopFillZerobss

FillZerobss:
 8002d6e:	6013      	str	r3, [r2, #0]
  str  r3, [r2]
 8002d70:	3204      	adds	r2, #4

08002d72 <LoopFillZerobss>:
  adds r2, r2, #4

LoopFillZerobss:
 8002d72:	42a2      	cmp	r2, r4
  cmp r2, r4
 8002d74:	d3fb      	bcc.n	8002d6e <FillZerobss>
  bcc FillZerobss

/* Call static constructors */
 8002d76:	f007 fd3f 	bl	800a7f8 <__libc_init_array>
    bl __libc_init_array
/* Call the application's entry point.*/
 8002d7a:	f7fe fd6d 	bl	8001858 <main>
  bl main
 8002d7e:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */
 8002d80:	20000000 	.word	0x20000000
  ldr r0, =_sdata
 8002d84:	200001dc 	.word	0x200001dc
  ldr r1, =_edata
 8002d88:	080113d0 	.word	0x080113d0
/* Zero fill the bss segment. */
 8002d8c:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8002d90:	200005e0 	.word	0x200005e0

08002d94 <ADC1_2_IRQHandler>:
 * @param  None
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
 8002d94:	e7fe      	b.n	8002d94 <ADC1_2_IRQHandler>

08002d96 <lcd_ex_st7789_reginit>:
 * @brief       ST7789 
 * @param       
 * @retval      
 */
void lcd_ex_st7789_reginit(void)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 8002d9a:	2011      	movs	r0, #17
 8002d9c:	f002 fc38 	bl	8005610 <lcd_wr_regno>

     delay_ms(120);
 8002da0:	2078      	movs	r0, #120	@ 0x78
 8002da2:	f006 fd1b 	bl	80097dc <delay_ms>

    lcd_wr_regno(0x36);
 8002da6:	2036      	movs	r0, #54	@ 0x36
 8002da8:	f002 fc32 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002dac:	2000      	movs	r0, #0
 8002dae:	f002 fc1b 	bl	80055e8 <lcd_wr_data>


    lcd_wr_regno(0x3A);
 8002db2:	203a      	movs	r0, #58	@ 0x3a
 8002db4:	f002 fc2c 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0X05);
 8002db8:	2005      	movs	r0, #5
 8002dba:	f002 fc15 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8002dbe:	20b2      	movs	r0, #178	@ 0xb2
 8002dc0:	f002 fc26 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8002dc4:	200c      	movs	r0, #12
 8002dc6:	f002 fc0f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8002dca:	200c      	movs	r0, #12
 8002dcc:	f002 fc0c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002dd0:	2000      	movs	r0, #0
 8002dd2:	f002 fc09 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x33);
 8002dd6:	2033      	movs	r0, #51	@ 0x33
 8002dd8:	f002 fc06 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x33);
 8002ddc:	2033      	movs	r0, #51	@ 0x33
 8002dde:	f002 fc03 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8002de2:	20b7      	movs	r0, #183	@ 0xb7
 8002de4:	f002 fc14 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x35);
 8002de8:	2035      	movs	r0, #53	@ 0x35
 8002dea:	f002 fbfd 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xBB); /* vcom */
 8002dee:	20bb      	movs	r0, #187	@ 0xbb
 8002df0:	f002 fc0e 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x32);  /* 30 */
 8002df4:	2032      	movs	r0, #50	@ 0x32
 8002df6:	f002 fbf7 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 8002dfa:	20c0      	movs	r0, #192	@ 0xc0
 8002dfc:	f002 fc08 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8002e00:	200c      	movs	r0, #12
 8002e02:	f002 fbf1 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8002e06:	20c2      	movs	r0, #194	@ 0xc2
 8002e08:	f002 fc02 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8002e0c:	2001      	movs	r0, #1
 8002e0e:	f002 fbeb 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC3); /* vrh */
 8002e12:	20c3      	movs	r0, #195	@ 0xc3
 8002e14:	f002 fbfc 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x10);  /* 17 0D */
 8002e18:	2010      	movs	r0, #16
 8002e1a:	f002 fbe5 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC4); /* vdv */
 8002e1e:	20c4      	movs	r0, #196	@ 0xc4
 8002e20:	f002 fbf6 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 20 */
 8002e24:	2020      	movs	r0, #32
 8002e26:	f002 fbdf 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8002e2a:	20c6      	movs	r0, #198	@ 0xc6
 8002e2c:	f002 fbf0 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x0f);
 8002e30:	200f      	movs	r0, #15
 8002e32:	f002 fbd9 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xD0);
 8002e36:	20d0      	movs	r0, #208	@ 0xd0
 8002e38:	f002 fbea 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xA4);
 8002e3c:	20a4      	movs	r0, #164	@ 0xa4
 8002e3e:	f002 fbd3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA1);
 8002e42:	20a1      	movs	r0, #161	@ 0xa1
 8002e44:	f002 fbd0 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Set Gamma  */
 8002e48:	20e0      	movs	r0, #224	@ 0xe0
 8002e4a:	f002 fbe1 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 8002e4e:	20d0      	movs	r0, #208	@ 0xd0
 8002e50:	f002 fbca 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002e54:	2000      	movs	r0, #0
 8002e56:	f002 fbc7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8002e5a:	2002      	movs	r0, #2
 8002e5c:	f002 fbc4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x07);
 8002e60:	2007      	movs	r0, #7
 8002e62:	f002 fbc1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0a);
 8002e66:	200a      	movs	r0, #10
 8002e68:	f002 fbbe 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x28);
 8002e6c:	2028      	movs	r0, #40	@ 0x28
 8002e6e:	f002 fbbb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x32);
 8002e72:	2032      	movs	r0, #50	@ 0x32
 8002e74:	f002 fbb8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0X44);
 8002e78:	2044      	movs	r0, #68	@ 0x44
 8002e7a:	f002 fbb5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x42);
 8002e7e:	2042      	movs	r0, #66	@ 0x42
 8002e80:	f002 fbb2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x06);
 8002e84:	2006      	movs	r0, #6
 8002e86:	f002 fbaf 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0e);
 8002e8a:	200e      	movs	r0, #14
 8002e8c:	f002 fbac 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x12);
 8002e90:	2012      	movs	r0, #18
 8002e92:	f002 fba9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x14);
 8002e96:	2014      	movs	r0, #20
 8002e98:	f002 fba6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x17);
 8002e9c:	2017      	movs	r0, #23
 8002e9e:	f002 fba3 	bl	80055e8 <lcd_wr_data>


    lcd_wr_regno(0XE1);  /* Set Gamma */
 8002ea2:	20e1      	movs	r0, #225	@ 0xe1
 8002ea4:	f002 fbb4 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 8002ea8:	20d0      	movs	r0, #208	@ 0xd0
 8002eaa:	f002 fb9d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002eae:	2000      	movs	r0, #0
 8002eb0:	f002 fb9a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8002eb4:	2002      	movs	r0, #2
 8002eb6:	f002 fb97 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x07);
 8002eba:	2007      	movs	r0, #7
 8002ebc:	f002 fb94 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0a);
 8002ec0:	200a      	movs	r0, #10
 8002ec2:	f002 fb91 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x28);
 8002ec6:	2028      	movs	r0, #40	@ 0x28
 8002ec8:	f002 fb8e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x31);
 8002ecc:	2031      	movs	r0, #49	@ 0x31
 8002ece:	f002 fb8b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x54);
 8002ed2:	2054      	movs	r0, #84	@ 0x54
 8002ed4:	f002 fb88 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x47);
 8002ed8:	2047      	movs	r0, #71	@ 0x47
 8002eda:	f002 fb85 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0e);
 8002ede:	200e      	movs	r0, #14
 8002ee0:	f002 fb82 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x1c);
 8002ee4:	201c      	movs	r0, #28
 8002ee6:	f002 fb7f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x17);
 8002eea:	2017      	movs	r0, #23
 8002eec:	f002 fb7c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x1b);
 8002ef0:	201b      	movs	r0, #27
 8002ef2:	f002 fb79 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x1e);
 8002ef6:	201e      	movs	r0, #30
 8002ef8:	f002 fb76 	bl	80055e8 <lcd_wr_data>


    lcd_wr_regno(0x2A);
 8002efc:	202a      	movs	r0, #42	@ 0x2a
 8002efe:	f002 fb87 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002f02:	2000      	movs	r0, #0
 8002f04:	f002 fb70 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f08:	2000      	movs	r0, #0
 8002f0a:	f002 fb6d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f0e:	2000      	movs	r0, #0
 8002f10:	f002 fb6a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xef);
 8002f14:	20ef      	movs	r0, #239	@ 0xef
 8002f16:	f002 fb67 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x2B);
 8002f1a:	202b      	movs	r0, #43	@ 0x2b
 8002f1c:	f002 fb78 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002f20:	2000      	movs	r0, #0
 8002f22:	f002 fb61 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f26:	2000      	movs	r0, #0
 8002f28:	f002 fb5e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8002f2c:	2001      	movs	r0, #1
 8002f2e:	f002 fb5b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x3f);
 8002f32:	203f      	movs	r0, #63	@ 0x3f
 8002f34:	f002 fb58 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x29); /* display on */
 8002f38:	2029      	movs	r0, #41	@ 0x29
 8002f3a:	f002 fb69 	bl	8005610 <lcd_wr_regno>
}
 8002f3e:	bf00      	nop
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <lcd_ex_ili9341_reginit>:
 * @brief       ILI9341
 * @param       
 * @retval      
 */
void lcd_ex_ili9341_reginit(void)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xCF);
 8002f46:	20cf      	movs	r0, #207	@ 0xcf
 8002f48:	f002 fb62 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002f4c:	2000      	movs	r0, #0
 8002f4e:	f002 fb4b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xC1);
 8002f52:	20c1      	movs	r0, #193	@ 0xc1
 8002f54:	f002 fb48 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0X30);
 8002f58:	2030      	movs	r0, #48	@ 0x30
 8002f5a:	f002 fb45 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xED);
 8002f5e:	20ed      	movs	r0, #237	@ 0xed
 8002f60:	f002 fb56 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x64);
 8002f64:	2064      	movs	r0, #100	@ 0x64
 8002f66:	f002 fb3f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x03);
 8002f6a:	2003      	movs	r0, #3
 8002f6c:	f002 fb3c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0X12);
 8002f70:	2012      	movs	r0, #18
 8002f72:	f002 fb39 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0X81);
 8002f76:	2081      	movs	r0, #129	@ 0x81
 8002f78:	f002 fb36 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xE8);
 8002f7c:	20e8      	movs	r0, #232	@ 0xe8
 8002f7e:	f002 fb47 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x85);
 8002f82:	2085      	movs	r0, #133	@ 0x85
 8002f84:	f002 fb30 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x10);
 8002f88:	2010      	movs	r0, #16
 8002f8a:	f002 fb2d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x7A);
 8002f8e:	207a      	movs	r0, #122	@ 0x7a
 8002f90:	f002 fb2a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xCB);
 8002f94:	20cb      	movs	r0, #203	@ 0xcb
 8002f96:	f002 fb3b 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x39);
 8002f9a:	2039      	movs	r0, #57	@ 0x39
 8002f9c:	f002 fb24 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8002fa0:	202c      	movs	r0, #44	@ 0x2c
 8002fa2:	f002 fb21 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	f002 fb1e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x34);
 8002fac:	2034      	movs	r0, #52	@ 0x34
 8002fae:	f002 fb1b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8002fb2:	2002      	movs	r0, #2
 8002fb4:	f002 fb18 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xF7);
 8002fb8:	20f7      	movs	r0, #247	@ 0xf7
 8002fba:	f002 fb29 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x20);
 8002fbe:	2020      	movs	r0, #32
 8002fc0:	f002 fb12 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xEA);
 8002fc4:	20ea      	movs	r0, #234	@ 0xea
 8002fc6:	f002 fb23 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002fca:	2000      	movs	r0, #0
 8002fcc:	f002 fb0c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fd0:	2000      	movs	r0, #0
 8002fd2:	f002 fb09 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xC0); /* Power control */
 8002fd6:	20c0      	movs	r0, #192	@ 0xc0
 8002fd8:	f002 fb1a 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x1B);  /* VRH[5:0] */
 8002fdc:	201b      	movs	r0, #27
 8002fde:	f002 fb03 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xC1); /* Power control */
 8002fe2:	20c1      	movs	r0, #193	@ 0xc1
 8002fe4:	f002 fb14 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x01);  /* SAP[2:0];BT[3:0] */
 8002fe8:	2001      	movs	r0, #1
 8002fea:	f002 fafd 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xC5); /* VCM control */
 8002fee:	20c5      	movs	r0, #197	@ 0xc5
 8002ff0:	f002 fb0e 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x30);  /* 3F */
 8002ff4:	2030      	movs	r0, #48	@ 0x30
 8002ff6:	f002 faf7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x30);  /* 3C */
 8002ffa:	2030      	movs	r0, #48	@ 0x30
 8002ffc:	f002 faf4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xC7); /* VCM control2 */
 8003000:	20c7      	movs	r0, #199	@ 0xc7
 8003002:	f002 fb05 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0XB7);
 8003006:	20b7      	movs	r0, #183	@ 0xb7
 8003008:	f002 faee 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0x36); /*  Memory Access Control */
 800300c:	2036      	movs	r0, #54	@ 0x36
 800300e:	f002 faff 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x48);
 8003012:	2048      	movs	r0, #72	@ 0x48
 8003014:	f002 fae8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0x3A);
 8003018:	203a      	movs	r0, #58	@ 0x3a
 800301a:	f002 faf9 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x55);
 800301e:	2055      	movs	r0, #85	@ 0x55
 8003020:	f002 fae2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xB1);
 8003024:	20b1      	movs	r0, #177	@ 0xb1
 8003026:	f002 faf3 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800302a:	2000      	movs	r0, #0
 800302c:	f002 fadc 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x1A);
 8003030:	201a      	movs	r0, #26
 8003032:	f002 fad9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xB6); /*  Display Function Control */
 8003036:	20b6      	movs	r0, #182	@ 0xb6
 8003038:	f002 faea 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 800303c:	200a      	movs	r0, #10
 800303e:	f002 fad3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003042:	20a2      	movs	r0, #162	@ 0xa2
 8003044:	f002 fad0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xF2); /*  3Gamma Function Disable */
 8003048:	20f2      	movs	r0, #242	@ 0xf2
 800304a:	f002 fae1 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800304e:	2000      	movs	r0, #0
 8003050:	f002 faca 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0x26); /* Gamma curve selected */
 8003054:	2026      	movs	r0, #38	@ 0x26
 8003056:	f002 fadb 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x01);
 800305a:	2001      	movs	r0, #1
 800305c:	f002 fac4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xE0); /* Set Gamma */
 8003060:	20e0      	movs	r0, #224	@ 0xe0
 8003062:	f002 fad5 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x0F);
 8003066:	200f      	movs	r0, #15
 8003068:	f002 fabe 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x2A);
 800306c:	202a      	movs	r0, #42	@ 0x2a
 800306e:	f002 fabb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x28);
 8003072:	2028      	movs	r0, #40	@ 0x28
 8003074:	f002 fab8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x08);
 8003078:	2008      	movs	r0, #8
 800307a:	f002 fab5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0E);
 800307e:	200e      	movs	r0, #14
 8003080:	f002 fab2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x08);
 8003084:	2008      	movs	r0, #8
 8003086:	f002 faaf 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x54);
 800308a:	2054      	movs	r0, #84	@ 0x54
 800308c:	f002 faac 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0XA9);
 8003090:	20a9      	movs	r0, #169	@ 0xa9
 8003092:	f002 faa9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x43);
 8003096:	2043      	movs	r0, #67	@ 0x43
 8003098:	f002 faa6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0A);
 800309c:	200a      	movs	r0, #10
 800309e:	f002 faa3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 80030a2:	200f      	movs	r0, #15
 80030a4:	f002 faa0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030a8:	2000      	movs	r0, #0
 80030aa:	f002 fa9d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030ae:	2000      	movs	r0, #0
 80030b0:	f002 fa9a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030b4:	2000      	movs	r0, #0
 80030b6:	f002 fa97 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030ba:	2000      	movs	r0, #0
 80030bc:	f002 fa94 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0XE1);    /* Set Gamma */
 80030c0:	20e1      	movs	r0, #225	@ 0xe1
 80030c2:	f002 faa5 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80030c6:	2000      	movs	r0, #0
 80030c8:	f002 fa8e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x15);
 80030cc:	2015      	movs	r0, #21
 80030ce:	f002 fa8b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x17);
 80030d2:	2017      	movs	r0, #23
 80030d4:	f002 fa88 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x07);
 80030d8:	2007      	movs	r0, #7
 80030da:	f002 fa85 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x11);
 80030de:	2011      	movs	r0, #17
 80030e0:	f002 fa82 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x06);
 80030e4:	2006      	movs	r0, #6
 80030e6:	f002 fa7f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x2B);
 80030ea:	202b      	movs	r0, #43	@ 0x2b
 80030ec:	f002 fa7c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x56);
 80030f0:	2056      	movs	r0, #86	@ 0x56
 80030f2:	f002 fa79 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 80030f6:	203c      	movs	r0, #60	@ 0x3c
 80030f8:	f002 fa76 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x05);
 80030fc:	2005      	movs	r0, #5
 80030fe:	f002 fa73 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x10);
 8003102:	2010      	movs	r0, #16
 8003104:	f002 fa70 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8003108:	200f      	movs	r0, #15
 800310a:	f002 fa6d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x3F);
 800310e:	203f      	movs	r0, #63	@ 0x3f
 8003110:	f002 fa6a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x3F);
 8003114:	203f      	movs	r0, #63	@ 0x3f
 8003116:	f002 fa67 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 800311a:	200f      	movs	r0, #15
 800311c:	f002 fa64 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0x2B);
 8003120:	202b      	movs	r0, #43	@ 0x2b
 8003122:	f002 fa75 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003126:	2000      	movs	r0, #0
 8003128:	f002 fa5e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800312c:	2000      	movs	r0, #0
 800312e:	f002 fa5b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8003132:	2001      	movs	r0, #1
 8003134:	f002 fa58 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x3f);
 8003138:	203f      	movs	r0, #63	@ 0x3f
 800313a:	f002 fa55 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0x2A);
 800313e:	202a      	movs	r0, #42	@ 0x2a
 8003140:	f002 fa66 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003144:	2000      	movs	r0, #0
 8003146:	f002 fa4f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800314a:	2000      	movs	r0, #0
 800314c:	f002 fa4c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003150:	2000      	movs	r0, #0
 8003152:	f002 fa49 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xef);
 8003156:	20ef      	movs	r0, #239	@ 0xef
 8003158:	f002 fa46 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0x11); /* Exit Sleep */
 800315c:	2011      	movs	r0, #17
 800315e:	f002 fa57 	bl	8005610 <lcd_wr_regno>
    delay_ms(120);
 8003162:	2078      	movs	r0, #120	@ 0x78
 8003164:	f006 fb3a 	bl	80097dc <delay_ms>
    lcd_wr_regno(0x29); /* display on */
 8003168:	2029      	movs	r0, #41	@ 0x29
 800316a:	f002 fa51 	bl	8005610 <lcd_wr_regno>
 }
 800316e:	bf00      	nop
 8003170:	bd80      	pop	{r7, pc}

08003172 <lcd_ex_nt35310_reginit>:
 * @brief       NT35310
 * @param       
 * @retval      
 */
void lcd_ex_nt35310_reginit(void)
{
 8003172:	b580      	push	{r7, lr}
 8003174:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xED);
 8003176:	20ed      	movs	r0, #237	@ 0xed
 8003178:	f002 fa4a 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x01);
 800317c:	2001      	movs	r0, #1
 800317e:	f002 fa33 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xFE);
 8003182:	20fe      	movs	r0, #254	@ 0xfe
 8003184:	f002 fa30 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xEE);
 8003188:	20ee      	movs	r0, #238	@ 0xee
 800318a:	f002 fa41 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xDE);
 800318e:	20de      	movs	r0, #222	@ 0xde
 8003190:	f002 fa2a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x21);
 8003194:	2021      	movs	r0, #33	@ 0x21
 8003196:	f002 fa27 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xF1);
 800319a:	20f1      	movs	r0, #241	@ 0xf1
 800319c:	f002 fa38 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x01);
 80031a0:	2001      	movs	r0, #1
 80031a2:	f002 fa21 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xDF);
 80031a6:	20df      	movs	r0, #223	@ 0xdf
 80031a8:	f002 fa32 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x10);
 80031ac:	2010      	movs	r0, #16
 80031ae:	f002 fa1b 	bl	80055e8 <lcd_wr_data>

    /* VCOMvoltage */
    lcd_wr_regno(0xC4);
 80031b2:	20c4      	movs	r0, #196	@ 0xc4
 80031b4:	f002 fa2c 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x8F);  /* 5f */
 80031b8:	208f      	movs	r0, #143	@ 0x8f
 80031ba:	f002 fa15 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 80031be:	20c6      	movs	r0, #198	@ 0xc6
 80031c0:	f002 fa26 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80031c4:	2000      	movs	r0, #0
 80031c6:	f002 fa0f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xE2);
 80031ca:	20e2      	movs	r0, #226	@ 0xe2
 80031cc:	f002 fa0c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xE2);
 80031d0:	20e2      	movs	r0, #226	@ 0xe2
 80031d2:	f002 fa09 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xE2);
 80031d6:	20e2      	movs	r0, #226	@ 0xe2
 80031d8:	f002 fa06 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xBF);
 80031dc:	20bf      	movs	r0, #191	@ 0xbf
 80031de:	f002 fa17 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 80031e2:	20aa      	movs	r0, #170	@ 0xaa
 80031e4:	f002 fa00 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB0);
 80031e8:	20b0      	movs	r0, #176	@ 0xb0
 80031ea:	f002 fa11 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x0D);
 80031ee:	200d      	movs	r0, #13
 80031f0:	f002 f9fa 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031f4:	2000      	movs	r0, #0
 80031f6:	f002 f9f7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0D);
 80031fa:	200d      	movs	r0, #13
 80031fc:	f002 f9f4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003200:	2000      	movs	r0, #0
 8003202:	f002 f9f1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x11);
 8003206:	2011      	movs	r0, #17
 8003208:	f002 f9ee 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800320c:	2000      	movs	r0, #0
 800320e:	f002 f9eb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x19);
 8003212:	2019      	movs	r0, #25
 8003214:	f002 f9e8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003218:	2000      	movs	r0, #0
 800321a:	f002 f9e5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x21);
 800321e:	2021      	movs	r0, #33	@ 0x21
 8003220:	f002 f9e2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003224:	2000      	movs	r0, #0
 8003226:	f002 f9df 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x2D);
 800322a:	202d      	movs	r0, #45	@ 0x2d
 800322c:	f002 f9dc 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003230:	2000      	movs	r0, #0
 8003232:	f002 f9d9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x3D);
 8003236:	203d      	movs	r0, #61	@ 0x3d
 8003238:	f002 f9d6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800323c:	2000      	movs	r0, #0
 800323e:	f002 f9d3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003242:	205d      	movs	r0, #93	@ 0x5d
 8003244:	f002 f9d0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003248:	2000      	movs	r0, #0
 800324a:	f002 f9cd 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x5D);
 800324e:	205d      	movs	r0, #93	@ 0x5d
 8003250:	f002 f9ca 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003254:	2000      	movs	r0, #0
 8003256:	f002 f9c7 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB1);
 800325a:	20b1      	movs	r0, #177	@ 0xb1
 800325c:	f002 f9d8 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x80);
 8003260:	2080      	movs	r0, #128	@ 0x80
 8003262:	f002 f9c1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003266:	2000      	movs	r0, #0
 8003268:	f002 f9be 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x8B);
 800326c:	208b      	movs	r0, #139	@ 0x8b
 800326e:	f002 f9bb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003272:	2000      	movs	r0, #0
 8003274:	f002 f9b8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x96);
 8003278:	2096      	movs	r0, #150	@ 0x96
 800327a:	f002 f9b5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800327e:	2000      	movs	r0, #0
 8003280:	f002 f9b2 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8003284:	20b2      	movs	r0, #178	@ 0xb2
 8003286:	f002 f9c3 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800328a:	2000      	movs	r0, #0
 800328c:	f002 f9ac 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003290:	2000      	movs	r0, #0
 8003292:	f002 f9a9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003296:	2002      	movs	r0, #2
 8003298:	f002 f9a6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800329c:	2000      	movs	r0, #0
 800329e:	f002 f9a3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x03);
 80032a2:	2003      	movs	r0, #3
 80032a4:	f002 f9a0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032a8:	2000      	movs	r0, #0
 80032aa:	f002 f99d 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB3);
 80032ae:	20b3      	movs	r0, #179	@ 0xb3
 80032b0:	f002 f9ae 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80032b4:	2000      	movs	r0, #0
 80032b6:	f002 f997 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032ba:	2000      	movs	r0, #0
 80032bc:	f002 f994 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032c0:	2000      	movs	r0, #0
 80032c2:	f002 f991 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032c6:	2000      	movs	r0, #0
 80032c8:	f002 f98e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032cc:	2000      	movs	r0, #0
 80032ce:	f002 f98b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032d2:	2000      	movs	r0, #0
 80032d4:	f002 f988 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032d8:	2000      	movs	r0, #0
 80032da:	f002 f985 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032de:	2000      	movs	r0, #0
 80032e0:	f002 f982 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032e4:	2000      	movs	r0, #0
 80032e6:	f002 f97f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032ea:	2000      	movs	r0, #0
 80032ec:	f002 f97c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032f0:	2000      	movs	r0, #0
 80032f2:	f002 f979 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032f6:	2000      	movs	r0, #0
 80032f8:	f002 f976 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032fc:	2000      	movs	r0, #0
 80032fe:	f002 f973 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003302:	2000      	movs	r0, #0
 8003304:	f002 f970 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003308:	2000      	movs	r0, #0
 800330a:	f002 f96d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800330e:	2000      	movs	r0, #0
 8003310:	f002 f96a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003314:	2000      	movs	r0, #0
 8003316:	f002 f967 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800331a:	2000      	movs	r0, #0
 800331c:	f002 f964 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003320:	2000      	movs	r0, #0
 8003322:	f002 f961 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003326:	2000      	movs	r0, #0
 8003328:	f002 f95e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800332c:	2000      	movs	r0, #0
 800332e:	f002 f95b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003332:	2000      	movs	r0, #0
 8003334:	f002 f958 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003338:	2000      	movs	r0, #0
 800333a:	f002 f955 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800333e:	2000      	movs	r0, #0
 8003340:	f002 f952 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 8003344:	20b4      	movs	r0, #180	@ 0xb4
 8003346:	f002 f963 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x8B);
 800334a:	208b      	movs	r0, #139	@ 0x8b
 800334c:	f002 f94c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003350:	2000      	movs	r0, #0
 8003352:	f002 f949 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x96);
 8003356:	2096      	movs	r0, #150	@ 0x96
 8003358:	f002 f946 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800335c:	2000      	movs	r0, #0
 800335e:	f002 f943 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA1);
 8003362:	20a1      	movs	r0, #161	@ 0xa1
 8003364:	f002 f940 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003368:	2000      	movs	r0, #0
 800336a:	f002 f93d 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB5);
 800336e:	20b5      	movs	r0, #181	@ 0xb5
 8003370:	f002 f94e 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x02);
 8003374:	2002      	movs	r0, #2
 8003376:	f002 f937 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800337a:	2000      	movs	r0, #0
 800337c:	f002 f934 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x03);
 8003380:	2003      	movs	r0, #3
 8003382:	f002 f931 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003386:	2000      	movs	r0, #0
 8003388:	f002 f92e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x04);
 800338c:	2004      	movs	r0, #4
 800338e:	f002 f92b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003392:	2000      	movs	r0, #0
 8003394:	f002 f928 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB6);
 8003398:	20b6      	movs	r0, #182	@ 0xb6
 800339a:	f002 f939 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800339e:	2000      	movs	r0, #0
 80033a0:	f002 f922 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033a4:	2000      	movs	r0, #0
 80033a6:	f002 f91f 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 80033aa:	20b7      	movs	r0, #183	@ 0xb7
 80033ac:	f002 f930 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80033b0:	2000      	movs	r0, #0
 80033b2:	f002 f919 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033b6:	2000      	movs	r0, #0
 80033b8:	f002 f916 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x3F);
 80033bc:	203f      	movs	r0, #63	@ 0x3f
 80033be:	f002 f913 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033c2:	2000      	movs	r0, #0
 80033c4:	f002 f910 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x5E);
 80033c8:	205e      	movs	r0, #94	@ 0x5e
 80033ca:	f002 f90d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033ce:	2000      	movs	r0, #0
 80033d0:	f002 f90a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x64);
 80033d4:	2064      	movs	r0, #100	@ 0x64
 80033d6:	f002 f907 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033da:	2000      	movs	r0, #0
 80033dc:	f002 f904 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x8C);
 80033e0:	208c      	movs	r0, #140	@ 0x8c
 80033e2:	f002 f901 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033e6:	2000      	movs	r0, #0
 80033e8:	f002 f8fe 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xAC);
 80033ec:	20ac      	movs	r0, #172	@ 0xac
 80033ee:	f002 f8fb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033f2:	2000      	movs	r0, #0
 80033f4:	f002 f8f8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xDC);
 80033f8:	20dc      	movs	r0, #220	@ 0xdc
 80033fa:	f002 f8f5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033fe:	2000      	movs	r0, #0
 8003400:	f002 f8f2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x70);
 8003404:	2070      	movs	r0, #112	@ 0x70
 8003406:	f002 f8ef 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800340a:	2000      	movs	r0, #0
 800340c:	f002 f8ec 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x90);
 8003410:	2090      	movs	r0, #144	@ 0x90
 8003412:	f002 f8e9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003416:	2000      	movs	r0, #0
 8003418:	f002 f8e6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xEB);
 800341c:	20eb      	movs	r0, #235	@ 0xeb
 800341e:	f002 f8e3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003422:	2000      	movs	r0, #0
 8003424:	f002 f8e0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8003428:	20dc      	movs	r0, #220	@ 0xdc
 800342a:	f002 f8dd 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800342e:	2000      	movs	r0, #0
 8003430:	f002 f8da 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB8);
 8003434:	20b8      	movs	r0, #184	@ 0xb8
 8003436:	f002 f8eb 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800343a:	2000      	movs	r0, #0
 800343c:	f002 f8d4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003440:	2000      	movs	r0, #0
 8003442:	f002 f8d1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003446:	2000      	movs	r0, #0
 8003448:	f002 f8ce 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800344c:	2000      	movs	r0, #0
 800344e:	f002 f8cb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003452:	2000      	movs	r0, #0
 8003454:	f002 f8c8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003458:	2000      	movs	r0, #0
 800345a:	f002 f8c5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800345e:	2000      	movs	r0, #0
 8003460:	f002 f8c2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003464:	2000      	movs	r0, #0
 8003466:	f002 f8bf 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xBA);
 800346a:	20ba      	movs	r0, #186	@ 0xba
 800346c:	f002 f8d0 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x24);
 8003470:	2024      	movs	r0, #36	@ 0x24
 8003472:	f002 f8b9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003476:	2000      	movs	r0, #0
 8003478:	f002 f8b6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800347c:	2000      	movs	r0, #0
 800347e:	f002 f8b3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003482:	2000      	movs	r0, #0
 8003484:	f002 f8b0 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 8003488:	20c1      	movs	r0, #193	@ 0xc1
 800348a:	f002 f8c1 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x20);
 800348e:	2020      	movs	r0, #32
 8003490:	f002 f8aa 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003494:	2000      	movs	r0, #0
 8003496:	f002 f8a7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x54);
 800349a:	2054      	movs	r0, #84	@ 0x54
 800349c:	f002 f8a4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034a0:	2000      	movs	r0, #0
 80034a2:	f002 f8a1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80034a6:	20ff      	movs	r0, #255	@ 0xff
 80034a8:	f002 f89e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034ac:	2000      	movs	r0, #0
 80034ae:	f002 f89b 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 80034b2:	20c2      	movs	r0, #194	@ 0xc2
 80034b4:	f002 f8ac 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 80034b8:	200a      	movs	r0, #10
 80034ba:	f002 f895 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034be:	2000      	movs	r0, #0
 80034c0:	f002 f892 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x04);
 80034c4:	2004      	movs	r0, #4
 80034c6:	f002 f88f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034ca:	2000      	movs	r0, #0
 80034cc:	f002 f88c 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC3);
 80034d0:	20c3      	movs	r0, #195	@ 0xc3
 80034d2:	f002 f89d 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x3C);
 80034d6:	203c      	movs	r0, #60	@ 0x3c
 80034d8:	f002 f886 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034dc:	2000      	movs	r0, #0
 80034de:	f002 f883 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x3A);
 80034e2:	203a      	movs	r0, #58	@ 0x3a
 80034e4:	f002 f880 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034e8:	2000      	movs	r0, #0
 80034ea:	f002 f87d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x39);
 80034ee:	2039      	movs	r0, #57	@ 0x39
 80034f0:	f002 f87a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034f4:	2000      	movs	r0, #0
 80034f6:	f002 f877 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x37);
 80034fa:	2037      	movs	r0, #55	@ 0x37
 80034fc:	f002 f874 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003500:	2000      	movs	r0, #0
 8003502:	f002 f871 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003506:	203c      	movs	r0, #60	@ 0x3c
 8003508:	f002 f86e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800350c:	2000      	movs	r0, #0
 800350e:	f002 f86b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x36);
 8003512:	2036      	movs	r0, #54	@ 0x36
 8003514:	f002 f868 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003518:	2000      	movs	r0, #0
 800351a:	f002 f865 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x32);
 800351e:	2032      	movs	r0, #50	@ 0x32
 8003520:	f002 f862 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003524:	2000      	movs	r0, #0
 8003526:	f002 f85f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x2F);
 800352a:	202f      	movs	r0, #47	@ 0x2f
 800352c:	f002 f85c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003530:	2000      	movs	r0, #0
 8003532:	f002 f859 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8003536:	202c      	movs	r0, #44	@ 0x2c
 8003538:	f002 f856 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800353c:	2000      	movs	r0, #0
 800353e:	f002 f853 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003542:	2029      	movs	r0, #41	@ 0x29
 8003544:	f002 f850 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003548:	2000      	movs	r0, #0
 800354a:	f002 f84d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x26);
 800354e:	2026      	movs	r0, #38	@ 0x26
 8003550:	f002 f84a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003554:	2000      	movs	r0, #0
 8003556:	f002 f847 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x24);
 800355a:	2024      	movs	r0, #36	@ 0x24
 800355c:	f002 f844 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003560:	2000      	movs	r0, #0
 8003562:	f002 f841 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x24);
 8003566:	2024      	movs	r0, #36	@ 0x24
 8003568:	f002 f83e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800356c:	2000      	movs	r0, #0
 800356e:	f002 f83b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x23);
 8003572:	2023      	movs	r0, #35	@ 0x23
 8003574:	f002 f838 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003578:	2000      	movs	r0, #0
 800357a:	f002 f835 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 800357e:	203c      	movs	r0, #60	@ 0x3c
 8003580:	f002 f832 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003584:	2000      	movs	r0, #0
 8003586:	f002 f82f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x36);
 800358a:	2036      	movs	r0, #54	@ 0x36
 800358c:	f002 f82c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003590:	2000      	movs	r0, #0
 8003592:	f002 f829 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x32);
 8003596:	2032      	movs	r0, #50	@ 0x32
 8003598:	f002 f826 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800359c:	2000      	movs	r0, #0
 800359e:	f002 f823 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x2F);
 80035a2:	202f      	movs	r0, #47	@ 0x2f
 80035a4:	f002 f820 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035a8:	2000      	movs	r0, #0
 80035aa:	f002 f81d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x2C);
 80035ae:	202c      	movs	r0, #44	@ 0x2c
 80035b0:	f002 f81a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035b4:	2000      	movs	r0, #0
 80035b6:	f002 f817 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x29);
 80035ba:	2029      	movs	r0, #41	@ 0x29
 80035bc:	f002 f814 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035c0:	2000      	movs	r0, #0
 80035c2:	f002 f811 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x26);
 80035c6:	2026      	movs	r0, #38	@ 0x26
 80035c8:	f002 f80e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035cc:	2000      	movs	r0, #0
 80035ce:	f002 f80b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x24);
 80035d2:	2024      	movs	r0, #36	@ 0x24
 80035d4:	f002 f808 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035d8:	2000      	movs	r0, #0
 80035da:	f002 f805 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x24);
 80035de:	2024      	movs	r0, #36	@ 0x24
 80035e0:	f002 f802 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035e4:	2000      	movs	r0, #0
 80035e6:	f001 ffff 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x23);
 80035ea:	2023      	movs	r0, #35	@ 0x23
 80035ec:	f001 fffc 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035f0:	2000      	movs	r0, #0
 80035f2:	f001 fff9 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC4);
 80035f6:	20c4      	movs	r0, #196	@ 0xc4
 80035f8:	f002 f80a 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x62);
 80035fc:	2062      	movs	r0, #98	@ 0x62
 80035fe:	f001 fff3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003602:	2000      	movs	r0, #0
 8003604:	f001 fff0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x05);
 8003608:	2005      	movs	r0, #5
 800360a:	f001 ffed 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800360e:	2000      	movs	r0, #0
 8003610:	f001 ffea 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003614:	2084      	movs	r0, #132	@ 0x84
 8003616:	f001 ffe7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800361a:	2000      	movs	r0, #0
 800361c:	f001 ffe4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xF0);
 8003620:	20f0      	movs	r0, #240	@ 0xf0
 8003622:	f001 ffe1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003626:	2000      	movs	r0, #0
 8003628:	f001 ffde 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x18);
 800362c:	2018      	movs	r0, #24
 800362e:	f001 ffdb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003632:	2000      	movs	r0, #0
 8003634:	f001 ffd8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA4);
 8003638:	20a4      	movs	r0, #164	@ 0xa4
 800363a:	f001 ffd5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800363e:	2000      	movs	r0, #0
 8003640:	f001 ffd2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x18);
 8003644:	2018      	movs	r0, #24
 8003646:	f001 ffcf 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800364a:	2000      	movs	r0, #0
 800364c:	f001 ffcc 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003650:	2050      	movs	r0, #80	@ 0x50
 8003652:	f001 ffc9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003656:	2000      	movs	r0, #0
 8003658:	f001 ffc6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0C);
 800365c:	200c      	movs	r0, #12
 800365e:	f001 ffc3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003662:	2000      	movs	r0, #0
 8003664:	f001 ffc0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x17);
 8003668:	2017      	movs	r0, #23
 800366a:	f001 ffbd 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800366e:	2000      	movs	r0, #0
 8003670:	f001 ffba 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x95);
 8003674:	2095      	movs	r0, #149	@ 0x95
 8003676:	f001 ffb7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800367a:	2000      	movs	r0, #0
 800367c:	f001 ffb4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003680:	20f3      	movs	r0, #243	@ 0xf3
 8003682:	f001 ffb1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003686:	2000      	movs	r0, #0
 8003688:	f001 ffae 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xE6);
 800368c:	20e6      	movs	r0, #230	@ 0xe6
 800368e:	f001 ffab 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003692:	2000      	movs	r0, #0
 8003694:	f001 ffa8 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 8003698:	20c5      	movs	r0, #197	@ 0xc5
 800369a:	f001 ffb9 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x32);
 800369e:	2032      	movs	r0, #50	@ 0x32
 80036a0:	f001 ffa2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036a4:	2000      	movs	r0, #0
 80036a6:	f001 ff9f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x44);
 80036aa:	2044      	movs	r0, #68	@ 0x44
 80036ac:	f001 ff9c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036b0:	2000      	movs	r0, #0
 80036b2:	f001 ff99 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x65);
 80036b6:	2065      	movs	r0, #101	@ 0x65
 80036b8:	f001 ff96 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036bc:	2000      	movs	r0, #0
 80036be:	f001 ff93 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x76);
 80036c2:	2076      	movs	r0, #118	@ 0x76
 80036c4:	f001 ff90 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036c8:	2000      	movs	r0, #0
 80036ca:	f001 ff8d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x88);
 80036ce:	2088      	movs	r0, #136	@ 0x88
 80036d0:	f001 ff8a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036d4:	2000      	movs	r0, #0
 80036d6:	f001 ff87 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 80036da:	20c6      	movs	r0, #198	@ 0xc6
 80036dc:	f001 ff98 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x20);
 80036e0:	2020      	movs	r0, #32
 80036e2:	f001 ff81 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036e6:	2000      	movs	r0, #0
 80036e8:	f001 ff7e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x17);
 80036ec:	2017      	movs	r0, #23
 80036ee:	f001 ff7b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036f2:	2000      	movs	r0, #0
 80036f4:	f001 ff78 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);
 80036f8:	2001      	movs	r0, #1
 80036fa:	f001 ff75 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036fe:	2000      	movs	r0, #0
 8003700:	f001 ff72 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC7);
 8003704:	20c7      	movs	r0, #199	@ 0xc7
 8003706:	f001 ff83 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800370a:	2000      	movs	r0, #0
 800370c:	f001 ff6c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003710:	2000      	movs	r0, #0
 8003712:	f001 ff69 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003716:	2000      	movs	r0, #0
 8003718:	f001 ff66 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800371c:	2000      	movs	r0, #0
 800371e:	f001 ff63 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC8);
 8003722:	20c8      	movs	r0, #200	@ 0xc8
 8003724:	f001 ff74 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003728:	2000      	movs	r0, #0
 800372a:	f001 ff5d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800372e:	2000      	movs	r0, #0
 8003730:	f001 ff5a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003734:	2000      	movs	r0, #0
 8003736:	f001 ff57 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800373a:	2000      	movs	r0, #0
 800373c:	f001 ff54 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC9);
 8003740:	20c9      	movs	r0, #201	@ 0xc9
 8003742:	f001 ff65 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003746:	2000      	movs	r0, #0
 8003748:	f001 ff4e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800374c:	2000      	movs	r0, #0
 800374e:	f001 ff4b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003752:	2000      	movs	r0, #0
 8003754:	f001 ff48 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003758:	2000      	movs	r0, #0
 800375a:	f001 ff45 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800375e:	2000      	movs	r0, #0
 8003760:	f001 ff42 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003764:	2000      	movs	r0, #0
 8003766:	f001 ff3f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800376a:	2000      	movs	r0, #0
 800376c:	f001 ff3c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003770:	2000      	movs	r0, #0
 8003772:	f001 ff39 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003776:	2000      	movs	r0, #0
 8003778:	f001 ff36 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800377c:	2000      	movs	r0, #0
 800377e:	f001 ff33 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003782:	2000      	movs	r0, #0
 8003784:	f001 ff30 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003788:	2000      	movs	r0, #0
 800378a:	f001 ff2d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800378e:	2000      	movs	r0, #0
 8003790:	f001 ff2a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003794:	2000      	movs	r0, #0
 8003796:	f001 ff27 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800379a:	2000      	movs	r0, #0
 800379c:	f001 ff24 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037a0:	2000      	movs	r0, #0
 80037a2:	f001 ff21 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 80037a6:	20e0      	movs	r0, #224	@ 0xe0
 80037a8:	f001 ff32 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x16);
 80037ac:	2016      	movs	r0, #22
 80037ae:	f001 ff1b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037b2:	2000      	movs	r0, #0
 80037b4:	f001 ff18 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x1C);
 80037b8:	201c      	movs	r0, #28
 80037ba:	f001 ff15 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037be:	2000      	movs	r0, #0
 80037c0:	f001 ff12 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x21);
 80037c4:	2021      	movs	r0, #33	@ 0x21
 80037c6:	f001 ff0f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037ca:	2000      	movs	r0, #0
 80037cc:	f001 ff0c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x36);
 80037d0:	2036      	movs	r0, #54	@ 0x36
 80037d2:	f001 ff09 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037d6:	2000      	movs	r0, #0
 80037d8:	f001 ff06 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x46);
 80037dc:	2046      	movs	r0, #70	@ 0x46
 80037de:	f001 ff03 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037e2:	2000      	movs	r0, #0
 80037e4:	f001 ff00 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x52);
 80037e8:	2052      	movs	r0, #82	@ 0x52
 80037ea:	f001 fefd 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037ee:	2000      	movs	r0, #0
 80037f0:	f001 fefa 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x64);
 80037f4:	2064      	movs	r0, #100	@ 0x64
 80037f6:	f001 fef7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037fa:	2000      	movs	r0, #0
 80037fc:	f001 fef4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x7A);
 8003800:	207a      	movs	r0, #122	@ 0x7a
 8003802:	f001 fef1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003806:	2000      	movs	r0, #0
 8003808:	f001 feee 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x8B);
 800380c:	208b      	movs	r0, #139	@ 0x8b
 800380e:	f001 feeb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003812:	2000      	movs	r0, #0
 8003814:	f001 fee8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003818:	2099      	movs	r0, #153	@ 0x99
 800381a:	f001 fee5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800381e:	2000      	movs	r0, #0
 8003820:	f001 fee2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA8);
 8003824:	20a8      	movs	r0, #168	@ 0xa8
 8003826:	f001 fedf 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800382a:	2000      	movs	r0, #0
 800382c:	f001 fedc 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xB9);
 8003830:	20b9      	movs	r0, #185	@ 0xb9
 8003832:	f001 fed9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003836:	2000      	movs	r0, #0
 8003838:	f001 fed6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xC4);
 800383c:	20c4      	movs	r0, #196	@ 0xc4
 800383e:	f001 fed3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003842:	2000      	movs	r0, #0
 8003844:	f001 fed0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xCA);
 8003848:	20ca      	movs	r0, #202	@ 0xca
 800384a:	f001 fecd 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800384e:	2000      	movs	r0, #0
 8003850:	f001 feca 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xD2);
 8003854:	20d2      	movs	r0, #210	@ 0xd2
 8003856:	f001 fec7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800385a:	2000      	movs	r0, #0
 800385c:	f001 fec4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xD9);
 8003860:	20d9      	movs	r0, #217	@ 0xd9
 8003862:	f001 fec1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003866:	2000      	movs	r0, #0
 8003868:	f001 febe 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xE0);
 800386c:	20e0      	movs	r0, #224	@ 0xe0
 800386e:	f001 febb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003872:	2000      	movs	r0, #0
 8003874:	f001 feb8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003878:	20f3      	movs	r0, #243	@ 0xf3
 800387a:	f001 feb5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800387e:	2000      	movs	r0, #0
 8003880:	f001 feb2 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 8003884:	20e1      	movs	r0, #225	@ 0xe1
 8003886:	f001 fec3 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x16);
 800388a:	2016      	movs	r0, #22
 800388c:	f001 feac 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003890:	2000      	movs	r0, #0
 8003892:	f001 fea9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003896:	201c      	movs	r0, #28
 8003898:	f001 fea6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800389c:	2000      	movs	r0, #0
 800389e:	f001 fea3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x22);
 80038a2:	2022      	movs	r0, #34	@ 0x22
 80038a4:	f001 fea0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038a8:	2000      	movs	r0, #0
 80038aa:	f001 fe9d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x36);
 80038ae:	2036      	movs	r0, #54	@ 0x36
 80038b0:	f001 fe9a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038b4:	2000      	movs	r0, #0
 80038b6:	f001 fe97 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x45);
 80038ba:	2045      	movs	r0, #69	@ 0x45
 80038bc:	f001 fe94 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038c0:	2000      	movs	r0, #0
 80038c2:	f001 fe91 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x52);
 80038c6:	2052      	movs	r0, #82	@ 0x52
 80038c8:	f001 fe8e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038cc:	2000      	movs	r0, #0
 80038ce:	f001 fe8b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x64);
 80038d2:	2064      	movs	r0, #100	@ 0x64
 80038d4:	f001 fe88 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038d8:	2000      	movs	r0, #0
 80038da:	f001 fe85 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x7A);
 80038de:	207a      	movs	r0, #122	@ 0x7a
 80038e0:	f001 fe82 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038e4:	2000      	movs	r0, #0
 80038e6:	f001 fe7f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x8B);
 80038ea:	208b      	movs	r0, #139	@ 0x8b
 80038ec:	f001 fe7c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038f0:	2000      	movs	r0, #0
 80038f2:	f001 fe79 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x99);
 80038f6:	2099      	movs	r0, #153	@ 0x99
 80038f8:	f001 fe76 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038fc:	2000      	movs	r0, #0
 80038fe:	f001 fe73 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA8);
 8003902:	20a8      	movs	r0, #168	@ 0xa8
 8003904:	f001 fe70 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003908:	2000      	movs	r0, #0
 800390a:	f001 fe6d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xB9);
 800390e:	20b9      	movs	r0, #185	@ 0xb9
 8003910:	f001 fe6a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003914:	2000      	movs	r0, #0
 8003916:	f001 fe67 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xC4);
 800391a:	20c4      	movs	r0, #196	@ 0xc4
 800391c:	f001 fe64 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003920:	2000      	movs	r0, #0
 8003922:	f001 fe61 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xCA);
 8003926:	20ca      	movs	r0, #202	@ 0xca
 8003928:	f001 fe5e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800392c:	2000      	movs	r0, #0
 800392e:	f001 fe5b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xD2);
 8003932:	20d2      	movs	r0, #210	@ 0xd2
 8003934:	f001 fe58 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003938:	2000      	movs	r0, #0
 800393a:	f001 fe55 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xD8);
 800393e:	20d8      	movs	r0, #216	@ 0xd8
 8003940:	f001 fe52 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003944:	2000      	movs	r0, #0
 8003946:	f001 fe4f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xE0);
 800394a:	20e0      	movs	r0, #224	@ 0xe0
 800394c:	f001 fe4c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003950:	2000      	movs	r0, #0
 8003952:	f001 fe49 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003956:	20f3      	movs	r0, #243	@ 0xf3
 8003958:	f001 fe46 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800395c:	2000      	movs	r0, #0
 800395e:	f001 fe43 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE2);
 8003962:	20e2      	movs	r0, #226	@ 0xe2
 8003964:	f001 fe54 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003968:	2005      	movs	r0, #5
 800396a:	f001 fe3d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800396e:	2000      	movs	r0, #0
 8003970:	f001 fe3a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8003974:	200b      	movs	r0, #11
 8003976:	f001 fe37 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800397a:	2000      	movs	r0, #0
 800397c:	f001 fe34 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x1B);
 8003980:	201b      	movs	r0, #27
 8003982:	f001 fe31 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003986:	2000      	movs	r0, #0
 8003988:	f001 fe2e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x34);
 800398c:	2034      	movs	r0, #52	@ 0x34
 800398e:	f001 fe2b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003992:	2000      	movs	r0, #0
 8003994:	f001 fe28 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003998:	2044      	movs	r0, #68	@ 0x44
 800399a:	f001 fe25 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800399e:	2000      	movs	r0, #0
 80039a0:	f001 fe22 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x4F);
 80039a4:	204f      	movs	r0, #79	@ 0x4f
 80039a6:	f001 fe1f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039aa:	2000      	movs	r0, #0
 80039ac:	f001 fe1c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x61);
 80039b0:	2061      	movs	r0, #97	@ 0x61
 80039b2:	f001 fe19 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039b6:	2000      	movs	r0, #0
 80039b8:	f001 fe16 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x79);
 80039bc:	2079      	movs	r0, #121	@ 0x79
 80039be:	f001 fe13 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039c2:	2000      	movs	r0, #0
 80039c4:	f001 fe10 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x88);
 80039c8:	2088      	movs	r0, #136	@ 0x88
 80039ca:	f001 fe0d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039ce:	2000      	movs	r0, #0
 80039d0:	f001 fe0a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x97);
 80039d4:	2097      	movs	r0, #151	@ 0x97
 80039d6:	f001 fe07 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039da:	2000      	movs	r0, #0
 80039dc:	f001 fe04 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA6);
 80039e0:	20a6      	movs	r0, #166	@ 0xa6
 80039e2:	f001 fe01 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039e6:	2000      	movs	r0, #0
 80039e8:	f001 fdfe 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xB7);
 80039ec:	20b7      	movs	r0, #183	@ 0xb7
 80039ee:	f001 fdfb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039f2:	2000      	movs	r0, #0
 80039f4:	f001 fdf8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xC2);
 80039f8:	20c2      	movs	r0, #194	@ 0xc2
 80039fa:	f001 fdf5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039fe:	2000      	movs	r0, #0
 8003a00:	f001 fdf2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8003a04:	20c7      	movs	r0, #199	@ 0xc7
 8003a06:	f001 fdef 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a0a:	2000      	movs	r0, #0
 8003a0c:	f001 fdec 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xD1);
 8003a10:	20d1      	movs	r0, #209	@ 0xd1
 8003a12:	f001 fde9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a16:	2000      	movs	r0, #0
 8003a18:	f001 fde6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xD6);
 8003a1c:	20d6      	movs	r0, #214	@ 0xd6
 8003a1e:	f001 fde3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a22:	2000      	movs	r0, #0
 8003a24:	f001 fde0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003a28:	20dd      	movs	r0, #221	@ 0xdd
 8003a2a:	f001 fddd 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a2e:	2000      	movs	r0, #0
 8003a30:	f001 fdda 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003a34:	20f3      	movs	r0, #243	@ 0xf3
 8003a36:	f001 fdd7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	f001 fdd4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xE3);
 8003a40:	20e3      	movs	r0, #227	@ 0xe3
 8003a42:	f001 fde5 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003a46:	2005      	movs	r0, #5
 8003a48:	f001 fdce 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a4c:	2000      	movs	r0, #0
 8003a4e:	f001 fdcb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA);
 8003a52:	200a      	movs	r0, #10
 8003a54:	f001 fdc8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a58:	2000      	movs	r0, #0
 8003a5a:	f001 fdc5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003a5e:	201c      	movs	r0, #28
 8003a60:	f001 fdc2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a64:	2000      	movs	r0, #0
 8003a66:	f001 fdbf 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x33);
 8003a6a:	2033      	movs	r0, #51	@ 0x33
 8003a6c:	f001 fdbc 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a70:	2000      	movs	r0, #0
 8003a72:	f001 fdb9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003a76:	2044      	movs	r0, #68	@ 0x44
 8003a78:	f001 fdb6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a7c:	2000      	movs	r0, #0
 8003a7e:	f001 fdb3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003a82:	2050      	movs	r0, #80	@ 0x50
 8003a84:	f001 fdb0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a88:	2000      	movs	r0, #0
 8003a8a:	f001 fdad 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x62);
 8003a8e:	2062      	movs	r0, #98	@ 0x62
 8003a90:	f001 fdaa 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a94:	2000      	movs	r0, #0
 8003a96:	f001 fda7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x78);
 8003a9a:	2078      	movs	r0, #120	@ 0x78
 8003a9c:	f001 fda4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aa0:	2000      	movs	r0, #0
 8003aa2:	f001 fda1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003aa6:	2088      	movs	r0, #136	@ 0x88
 8003aa8:	f001 fd9e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aac:	2000      	movs	r0, #0
 8003aae:	f001 fd9b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x97);
 8003ab2:	2097      	movs	r0, #151	@ 0x97
 8003ab4:	f001 fd98 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ab8:	2000      	movs	r0, #0
 8003aba:	f001 fd95 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA6);
 8003abe:	20a6      	movs	r0, #166	@ 0xa6
 8003ac0:	f001 fd92 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ac4:	2000      	movs	r0, #0
 8003ac6:	f001 fd8f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xB7);
 8003aca:	20b7      	movs	r0, #183	@ 0xb7
 8003acc:	f001 fd8c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ad0:	2000      	movs	r0, #0
 8003ad2:	f001 fd89 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xC2);
 8003ad6:	20c2      	movs	r0, #194	@ 0xc2
 8003ad8:	f001 fd86 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003adc:	2000      	movs	r0, #0
 8003ade:	f001 fd83 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8003ae2:	20c7      	movs	r0, #199	@ 0xc7
 8003ae4:	f001 fd80 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ae8:	2000      	movs	r0, #0
 8003aea:	f001 fd7d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xD1);
 8003aee:	20d1      	movs	r0, #209	@ 0xd1
 8003af0:	f001 fd7a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003af4:	2000      	movs	r0, #0
 8003af6:	f001 fd77 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xD5);
 8003afa:	20d5      	movs	r0, #213	@ 0xd5
 8003afc:	f001 fd74 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b00:	2000      	movs	r0, #0
 8003b02:	f001 fd71 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003b06:	20dd      	movs	r0, #221	@ 0xdd
 8003b08:	f001 fd6e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b0c:	2000      	movs	r0, #0
 8003b0e:	f001 fd6b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003b12:	20f3      	movs	r0, #243	@ 0xf3
 8003b14:	f001 fd68 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b18:	2000      	movs	r0, #0
 8003b1a:	f001 fd65 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE4);
 8003b1e:	20e4      	movs	r0, #228	@ 0xe4
 8003b20:	f001 fd76 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003b24:	2001      	movs	r0, #1
 8003b26:	f001 fd5f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b2a:	2000      	movs	r0, #0
 8003b2c:	f001 fd5c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8003b30:	2001      	movs	r0, #1
 8003b32:	f001 fd59 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b36:	2000      	movs	r0, #0
 8003b38:	f001 fd56 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003b3c:	2002      	movs	r0, #2
 8003b3e:	f001 fd53 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b42:	2000      	movs	r0, #0
 8003b44:	f001 fd50 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x2A);
 8003b48:	202a      	movs	r0, #42	@ 0x2a
 8003b4a:	f001 fd4d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b4e:	2000      	movs	r0, #0
 8003b50:	f001 fd4a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003b54:	203c      	movs	r0, #60	@ 0x3c
 8003b56:	f001 fd47 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b5a:	2000      	movs	r0, #0
 8003b5c:	f001 fd44 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8003b60:	204b      	movs	r0, #75	@ 0x4b
 8003b62:	f001 fd41 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b66:	2000      	movs	r0, #0
 8003b68:	f001 fd3e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003b6c:	205d      	movs	r0, #93	@ 0x5d
 8003b6e:	f001 fd3b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b72:	2000      	movs	r0, #0
 8003b74:	f001 fd38 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x74);
 8003b78:	2074      	movs	r0, #116	@ 0x74
 8003b7a:	f001 fd35 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b7e:	2000      	movs	r0, #0
 8003b80:	f001 fd32 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003b84:	2084      	movs	r0, #132	@ 0x84
 8003b86:	f001 fd2f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b8a:	2000      	movs	r0, #0
 8003b8c:	f001 fd2c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x93);
 8003b90:	2093      	movs	r0, #147	@ 0x93
 8003b92:	f001 fd29 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b96:	2000      	movs	r0, #0
 8003b98:	f001 fd26 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003b9c:	20a2      	movs	r0, #162	@ 0xa2
 8003b9e:	f001 fd23 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ba2:	2000      	movs	r0, #0
 8003ba4:	f001 fd20 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8003ba8:	20b3      	movs	r0, #179	@ 0xb3
 8003baa:	f001 fd1d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bae:	2000      	movs	r0, #0
 8003bb0:	f001 fd1a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8003bb4:	20be      	movs	r0, #190	@ 0xbe
 8003bb6:	f001 fd17 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bba:	2000      	movs	r0, #0
 8003bbc:	f001 fd14 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003bc0:	20c4      	movs	r0, #196	@ 0xc4
 8003bc2:	f001 fd11 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bc6:	2000      	movs	r0, #0
 8003bc8:	f001 fd0e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xCD);
 8003bcc:	20cd      	movs	r0, #205	@ 0xcd
 8003bce:	f001 fd0b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bd2:	2000      	movs	r0, #0
 8003bd4:	f001 fd08 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8003bd8:	20d3      	movs	r0, #211	@ 0xd3
 8003bda:	f001 fd05 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bde:	2000      	movs	r0, #0
 8003be0:	f001 fd02 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003be4:	20dd      	movs	r0, #221	@ 0xdd
 8003be6:	f001 fcff 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bea:	2000      	movs	r0, #0
 8003bec:	f001 fcfc 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003bf0:	20f3      	movs	r0, #243	@ 0xf3
 8003bf2:	f001 fcf9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bf6:	2000      	movs	r0, #0
 8003bf8:	f001 fcf6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xE5);
 8003bfc:	20e5      	movs	r0, #229	@ 0xe5
 8003bfe:	f001 fd07 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003c02:	2000      	movs	r0, #0
 8003c04:	f001 fcf0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c08:	2000      	movs	r0, #0
 8003c0a:	f001 fced 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c0e:	2000      	movs	r0, #0
 8003c10:	f001 fcea 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c14:	2000      	movs	r0, #0
 8003c16:	f001 fce7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003c1a:	2002      	movs	r0, #2
 8003c1c:	f001 fce4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c20:	2000      	movs	r0, #0
 8003c22:	f001 fce1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003c26:	2029      	movs	r0, #41	@ 0x29
 8003c28:	f001 fcde 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c2c:	2000      	movs	r0, #0
 8003c2e:	f001 fcdb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003c32:	203c      	movs	r0, #60	@ 0x3c
 8003c34:	f001 fcd8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c38:	2000      	movs	r0, #0
 8003c3a:	f001 fcd5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8003c3e:	204b      	movs	r0, #75	@ 0x4b
 8003c40:	f001 fcd2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c44:	2000      	movs	r0, #0
 8003c46:	f001 fccf 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003c4a:	205d      	movs	r0, #93	@ 0x5d
 8003c4c:	f001 fccc 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c50:	2000      	movs	r0, #0
 8003c52:	f001 fcc9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x74);
 8003c56:	2074      	movs	r0, #116	@ 0x74
 8003c58:	f001 fcc6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	f001 fcc3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003c62:	2084      	movs	r0, #132	@ 0x84
 8003c64:	f001 fcc0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c68:	2000      	movs	r0, #0
 8003c6a:	f001 fcbd 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x93);
 8003c6e:	2093      	movs	r0, #147	@ 0x93
 8003c70:	f001 fcba 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c74:	2000      	movs	r0, #0
 8003c76:	f001 fcb7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003c7a:	20a2      	movs	r0, #162	@ 0xa2
 8003c7c:	f001 fcb4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c80:	2000      	movs	r0, #0
 8003c82:	f001 fcb1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8003c86:	20b3      	movs	r0, #179	@ 0xb3
 8003c88:	f001 fcae 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c8c:	2000      	movs	r0, #0
 8003c8e:	f001 fcab 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8003c92:	20be      	movs	r0, #190	@ 0xbe
 8003c94:	f001 fca8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c98:	2000      	movs	r0, #0
 8003c9a:	f001 fca5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003c9e:	20c4      	movs	r0, #196	@ 0xc4
 8003ca0:	f001 fca2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ca4:	2000      	movs	r0, #0
 8003ca6:	f001 fc9f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xCD);
 8003caa:	20cd      	movs	r0, #205	@ 0xcd
 8003cac:	f001 fc9c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cb0:	2000      	movs	r0, #0
 8003cb2:	f001 fc99 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8003cb6:	20d3      	movs	r0, #211	@ 0xd3
 8003cb8:	f001 fc96 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cbc:	2000      	movs	r0, #0
 8003cbe:	f001 fc93 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8003cc2:	20dc      	movs	r0, #220	@ 0xdc
 8003cc4:	f001 fc90 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cc8:	2000      	movs	r0, #0
 8003cca:	f001 fc8d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003cce:	20f3      	movs	r0, #243	@ 0xf3
 8003cd0:	f001 fc8a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cd4:	2000      	movs	r0, #0
 8003cd6:	f001 fc87 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE6);
 8003cda:	20e6      	movs	r0, #230	@ 0xe6
 8003cdc:	f001 fc98 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x11);
 8003ce0:	2011      	movs	r0, #17
 8003ce2:	f001 fc81 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ce6:	2000      	movs	r0, #0
 8003ce8:	f001 fc7e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x34);
 8003cec:	2034      	movs	r0, #52	@ 0x34
 8003cee:	f001 fc7b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cf2:	2000      	movs	r0, #0
 8003cf4:	f001 fc78 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x56);
 8003cf8:	2056      	movs	r0, #86	@ 0x56
 8003cfa:	f001 fc75 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cfe:	2000      	movs	r0, #0
 8003d00:	f001 fc72 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003d04:	2076      	movs	r0, #118	@ 0x76
 8003d06:	f001 fc6f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	f001 fc6c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x77);
 8003d10:	2077      	movs	r0, #119	@ 0x77
 8003d12:	f001 fc69 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d16:	2000      	movs	r0, #0
 8003d18:	f001 fc66 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003d1c:	2066      	movs	r0, #102	@ 0x66
 8003d1e:	f001 fc63 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d22:	2000      	movs	r0, #0
 8003d24:	f001 fc60 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003d28:	2088      	movs	r0, #136	@ 0x88
 8003d2a:	f001 fc5d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d2e:	2000      	movs	r0, #0
 8003d30:	f001 fc5a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003d34:	2099      	movs	r0, #153	@ 0x99
 8003d36:	f001 fc57 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d3a:	2000      	movs	r0, #0
 8003d3c:	f001 fc54 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003d40:	20bb      	movs	r0, #187	@ 0xbb
 8003d42:	f001 fc51 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d46:	2000      	movs	r0, #0
 8003d48:	f001 fc4e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003d4c:	2099      	movs	r0, #153	@ 0x99
 8003d4e:	f001 fc4b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d52:	2000      	movs	r0, #0
 8003d54:	f001 fc48 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003d58:	2066      	movs	r0, #102	@ 0x66
 8003d5a:	f001 fc45 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d5e:	2000      	movs	r0, #0
 8003d60:	f001 fc42 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003d64:	2055      	movs	r0, #85	@ 0x55
 8003d66:	f001 fc3f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d6a:	2000      	movs	r0, #0
 8003d6c:	f001 fc3c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003d70:	2055      	movs	r0, #85	@ 0x55
 8003d72:	f001 fc39 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d76:	2000      	movs	r0, #0
 8003d78:	f001 fc36 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x45);
 8003d7c:	2045      	movs	r0, #69	@ 0x45
 8003d7e:	f001 fc33 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d82:	2000      	movs	r0, #0
 8003d84:	f001 fc30 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x43);
 8003d88:	2043      	movs	r0, #67	@ 0x43
 8003d8a:	f001 fc2d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d8e:	2000      	movs	r0, #0
 8003d90:	f001 fc2a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003d94:	2044      	movs	r0, #68	@ 0x44
 8003d96:	f001 fc27 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d9a:	2000      	movs	r0, #0
 8003d9c:	f001 fc24 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE7);
 8003da0:	20e7      	movs	r0, #231	@ 0xe7
 8003da2:	f001 fc35 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x32);
 8003da6:	2032      	movs	r0, #50	@ 0x32
 8003da8:	f001 fc1e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dac:	2000      	movs	r0, #0
 8003dae:	f001 fc1b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003db2:	2055      	movs	r0, #85	@ 0x55
 8003db4:	f001 fc18 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003db8:	2000      	movs	r0, #0
 8003dba:	f001 fc15 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003dbe:	2076      	movs	r0, #118	@ 0x76
 8003dc0:	f001 fc12 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dc4:	2000      	movs	r0, #0
 8003dc6:	f001 fc0f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003dca:	2066      	movs	r0, #102	@ 0x66
 8003dcc:	f001 fc0c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dd0:	2000      	movs	r0, #0
 8003dd2:	f001 fc09 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x67);
 8003dd6:	2067      	movs	r0, #103	@ 0x67
 8003dd8:	f001 fc06 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ddc:	2000      	movs	r0, #0
 8003dde:	f001 fc03 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x67);
 8003de2:	2067      	movs	r0, #103	@ 0x67
 8003de4:	f001 fc00 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003de8:	2000      	movs	r0, #0
 8003dea:	f001 fbfd 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x87);
 8003dee:	2087      	movs	r0, #135	@ 0x87
 8003df0:	f001 fbfa 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003df4:	2000      	movs	r0, #0
 8003df6:	f001 fbf7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003dfa:	2099      	movs	r0, #153	@ 0x99
 8003dfc:	f001 fbf4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e00:	2000      	movs	r0, #0
 8003e02:	f001 fbf1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003e06:	20bb      	movs	r0, #187	@ 0xbb
 8003e08:	f001 fbee 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e0c:	2000      	movs	r0, #0
 8003e0e:	f001 fbeb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003e12:	2099      	movs	r0, #153	@ 0x99
 8003e14:	f001 fbe8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e18:	2000      	movs	r0, #0
 8003e1a:	f001 fbe5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x77);
 8003e1e:	2077      	movs	r0, #119	@ 0x77
 8003e20:	f001 fbe2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e24:	2000      	movs	r0, #0
 8003e26:	f001 fbdf 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003e2a:	2044      	movs	r0, #68	@ 0x44
 8003e2c:	f001 fbdc 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e30:	2000      	movs	r0, #0
 8003e32:	f001 fbd9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x56);
 8003e36:	2056      	movs	r0, #86	@ 0x56
 8003e38:	f001 fbd6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e3c:	2000      	movs	r0, #0
 8003e3e:	f001 fbd3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x23);
 8003e42:	2023      	movs	r0, #35	@ 0x23
 8003e44:	f001 fbd0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e48:	2000      	movs	r0, #0
 8003e4a:	f001 fbcd 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x33);
 8003e4e:	2033      	movs	r0, #51	@ 0x33
 8003e50:	f001 fbca 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e54:	2000      	movs	r0, #0
 8003e56:	f001 fbc7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x45);
 8003e5a:	2045      	movs	r0, #69	@ 0x45
 8003e5c:	f001 fbc4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e60:	2000      	movs	r0, #0
 8003e62:	f001 fbc1 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 8003e66:	20e8      	movs	r0, #232	@ 0xe8
 8003e68:	f001 fbd2 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003e6c:	2000      	movs	r0, #0
 8003e6e:	f001 fbbb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e72:	2000      	movs	r0, #0
 8003e74:	f001 fbb8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003e78:	2099      	movs	r0, #153	@ 0x99
 8003e7a:	f001 fbb5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e7e:	2000      	movs	r0, #0
 8003e80:	f001 fbb2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x87);
 8003e84:	2087      	movs	r0, #135	@ 0x87
 8003e86:	f001 fbaf 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e8a:	2000      	movs	r0, #0
 8003e8c:	f001 fbac 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003e90:	2088      	movs	r0, #136	@ 0x88
 8003e92:	f001 fba9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e96:	2000      	movs	r0, #0
 8003e98:	f001 fba6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x77);
 8003e9c:	2077      	movs	r0, #119	@ 0x77
 8003e9e:	f001 fba3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ea2:	2000      	movs	r0, #0
 8003ea4:	f001 fba0 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003ea8:	2066      	movs	r0, #102	@ 0x66
 8003eaa:	f001 fb9d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eae:	2000      	movs	r0, #0
 8003eb0:	f001 fb9a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003eb4:	2088      	movs	r0, #136	@ 0x88
 8003eb6:	f001 fb97 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eba:	2000      	movs	r0, #0
 8003ebc:	f001 fb94 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xAA);
 8003ec0:	20aa      	movs	r0, #170	@ 0xaa
 8003ec2:	f001 fb91 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ec6:	2000      	movs	r0, #0
 8003ec8:	f001 fb8e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003ecc:	20bb      	movs	r0, #187	@ 0xbb
 8003ece:	f001 fb8b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ed2:	2000      	movs	r0, #0
 8003ed4:	f001 fb88 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003ed8:	2099      	movs	r0, #153	@ 0x99
 8003eda:	f001 fb85 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ede:	2000      	movs	r0, #0
 8003ee0:	f001 fb82 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003ee4:	2066      	movs	r0, #102	@ 0x66
 8003ee6:	f001 fb7f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eea:	2000      	movs	r0, #0
 8003eec:	f001 fb7c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003ef0:	2055      	movs	r0, #85	@ 0x55
 8003ef2:	f001 fb79 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ef6:	2000      	movs	r0, #0
 8003ef8:	f001 fb76 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003efc:	2055      	movs	r0, #85	@ 0x55
 8003efe:	f001 fb73 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f02:	2000      	movs	r0, #0
 8003f04:	f001 fb70 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003f08:	2044      	movs	r0, #68	@ 0x44
 8003f0a:	f001 fb6d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f0e:	2000      	movs	r0, #0
 8003f10:	f001 fb6a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003f14:	2044      	movs	r0, #68	@ 0x44
 8003f16:	f001 fb67 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f1a:	2000      	movs	r0, #0
 8003f1c:	f001 fb64 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003f20:	2055      	movs	r0, #85	@ 0x55
 8003f22:	f001 fb61 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f26:	2000      	movs	r0, #0
 8003f28:	f001 fb5e 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE9);
 8003f2c:	20e9      	movs	r0, #233	@ 0xe9
 8003f2e:	f001 fb6f 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 8003f32:	20aa      	movs	r0, #170	@ 0xaa
 8003f34:	f001 fb58 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f38:	2000      	movs	r0, #0
 8003f3a:	f001 fb55 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f3e:	2000      	movs	r0, #0
 8003f40:	f001 fb52 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f44:	2000      	movs	r0, #0
 8003f46:	f001 fb4f 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x00);
 8003f4a:	2000      	movs	r0, #0
 8003f4c:	f001 fb60 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 8003f50:	20aa      	movs	r0, #170	@ 0xaa
 8003f52:	f001 fb49 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xCF);
 8003f56:	20cf      	movs	r0, #207	@ 0xcf
 8003f58:	f001 fb5a 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003f5c:	2000      	movs	r0, #0
 8003f5e:	f001 fb43 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f62:	2000      	movs	r0, #0
 8003f64:	f001 fb40 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f68:	2000      	movs	r0, #0
 8003f6a:	f001 fb3d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f6e:	2000      	movs	r0, #0
 8003f70:	f001 fb3a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f74:	2000      	movs	r0, #0
 8003f76:	f001 fb37 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f7a:	2000      	movs	r0, #0
 8003f7c:	f001 fb34 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f80:	2000      	movs	r0, #0
 8003f82:	f001 fb31 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f86:	2000      	movs	r0, #0
 8003f88:	f001 fb2e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f8c:	2000      	movs	r0, #0
 8003f8e:	f001 fb2b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f92:	2000      	movs	r0, #0
 8003f94:	f001 fb28 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f98:	2000      	movs	r0, #0
 8003f9a:	f001 fb25 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f9e:	2000      	movs	r0, #0
 8003fa0:	f001 fb22 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fa4:	2000      	movs	r0, #0
 8003fa6:	f001 fb1f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003faa:	2000      	movs	r0, #0
 8003fac:	f001 fb1c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fb0:	2000      	movs	r0, #0
 8003fb2:	f001 fb19 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fb6:	2000      	movs	r0, #0
 8003fb8:	f001 fb16 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fbc:	2000      	movs	r0, #0
 8003fbe:	f001 fb13 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8003fc2:	20f0      	movs	r0, #240	@ 0xf0
 8003fc4:	f001 fb24 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003fc8:	2000      	movs	r0, #0
 8003fca:	f001 fb0d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003fce:	2050      	movs	r0, #80	@ 0x50
 8003fd0:	f001 fb0a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fd4:	2000      	movs	r0, #0
 8003fd6:	f001 fb07 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fda:	2000      	movs	r0, #0
 8003fdc:	f001 fb04 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fe0:	2000      	movs	r0, #0
 8003fe2:	f001 fb01 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xF3);
 8003fe6:	20f3      	movs	r0, #243	@ 0xf3
 8003fe8:	f001 fb12 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003fec:	2000      	movs	r0, #0
 8003fee:	f001 fafb 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xF9);
 8003ff2:	20f9      	movs	r0, #249	@ 0xf9
 8003ff4:	f001 fb0c 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x06);
 8003ff8:	2006      	movs	r0, #6
 8003ffa:	f001 faf5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x10);
 8003ffe:	2010      	movs	r0, #16
 8004000:	f001 faf2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x29);
 8004004:	2029      	movs	r0, #41	@ 0x29
 8004006:	f001 faef 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800400a:	2000      	movs	r0, #0
 800400c:	f001 faec 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 8004010:	203a      	movs	r0, #58	@ 0x3a
 8004012:	f001 fafd 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x55);  /* 66 */
 8004016:	2055      	movs	r0, #85	@ 0x55
 8004018:	f001 fae6 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x11);
 800401c:	2011      	movs	r0, #17
 800401e:	f001 faf7 	bl	8005610 <lcd_wr_regno>
    delay_ms(100);
 8004022:	2064      	movs	r0, #100	@ 0x64
 8004024:	f005 fbda 	bl	80097dc <delay_ms>
    lcd_wr_regno(0x29);
 8004028:	2029      	movs	r0, #41	@ 0x29
 800402a:	f001 faf1 	bl	8005610 <lcd_wr_regno>
    lcd_wr_regno(0x35);
 800402e:	2035      	movs	r0, #53	@ 0x35
 8004030:	f001 faee 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8004034:	2000      	movs	r0, #0
 8004036:	f001 fad7 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x51);
 800403a:	2051      	movs	r0, #81	@ 0x51
 800403c:	f001 fae8 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xFF);
 8004040:	20ff      	movs	r0, #255	@ 0xff
 8004042:	f001 fad1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0x53);
 8004046:	2053      	movs	r0, #83	@ 0x53
 8004048:	f001 fae2 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x2C);
 800404c:	202c      	movs	r0, #44	@ 0x2c
 800404e:	f001 facb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0x55);
 8004052:	2055      	movs	r0, #85	@ 0x55
 8004054:	f001 fadc 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x82);
 8004058:	2082      	movs	r0, #130	@ 0x82
 800405a:	f001 fac5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0x2c);
 800405e:	202c      	movs	r0, #44	@ 0x2c
 8004060:	f001 fad6 	bl	8005610 <lcd_wr_regno>
}
 8004064:	bf00      	nop
 8004066:	bd80      	pop	{r7, pc}

08004068 <lcd_ex_st7796_reginit>:
 * @brief       ST7796
 * @param       
 * @retval      
 */
void lcd_ex_st7796_reginit(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 800406c:	2011      	movs	r0, #17
 800406e:	f001 facf 	bl	8005610 <lcd_wr_regno>

    delay_ms(120);
 8004072:	2078      	movs	r0, #120	@ 0x78
 8004074:	f005 fbb2 	bl	80097dc <delay_ms>

    lcd_wr_regno(0x36); /* Memory Data Access Control MY,MX~~ */
 8004078:	2036      	movs	r0, #54	@ 0x36
 800407a:	f001 fac9 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x48);
 800407e:	2048      	movs	r0, #72	@ 0x48
 8004080:	f001 fab2 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 8004084:	203a      	movs	r0, #58	@ 0x3a
 8004086:	f001 fac3 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x55);
 800408a:	2055      	movs	r0, #85	@ 0x55
 800408c:	f001 faac 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8004090:	20f0      	movs	r0, #240	@ 0xf0
 8004092:	f001 fabd 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xC3);
 8004096:	20c3      	movs	r0, #195	@ 0xc3
 8004098:	f001 faa6 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 800409c:	20f0      	movs	r0, #240	@ 0xf0
 800409e:	f001 fab7 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x96);
 80040a2:	2096      	movs	r0, #150	@ 0x96
 80040a4:	f001 faa0 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 80040a8:	20b4      	movs	r0, #180	@ 0xb4
 80040aa:	f001 fab1 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x01);
 80040ae:	2001      	movs	r0, #1
 80040b0:	f001 fa9a 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB6); /* Display Function Control */
 80040b4:	20b6      	movs	r0, #182	@ 0xb6
 80040b6:	f001 faab 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 80040ba:	200a      	movs	r0, #10
 80040bc:	f001 fa94 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA2);
 80040c0:	20a2      	movs	r0, #162	@ 0xa2
 80040c2:	f001 fa91 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 80040c6:	20b7      	movs	r0, #183	@ 0xb7
 80040c8:	f001 faa2 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xC6);
 80040cc:	20c6      	movs	r0, #198	@ 0xc6
 80040ce:	f001 fa8b 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB9);
 80040d2:	20b9      	movs	r0, #185	@ 0xb9
 80040d4:	f001 fa9c 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x02);
 80040d8:	2002      	movs	r0, #2
 80040da:	f001 fa85 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xE0);
 80040de:	20e0      	movs	r0, #224	@ 0xe0
 80040e0:	f001 fa82 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 80040e4:	20c0      	movs	r0, #192	@ 0xc0
 80040e6:	f001 fa93 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x80);
 80040ea:	2080      	movs	r0, #128	@ 0x80
 80040ec:	f001 fa7c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x16);
 80040f0:	2016      	movs	r0, #22
 80040f2:	f001 fa79 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 80040f6:	20c1      	movs	r0, #193	@ 0xc1
 80040f8:	f001 fa8a 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x19);
 80040fc:	2019      	movs	r0, #25
 80040fe:	f001 fa73 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8004102:	20c2      	movs	r0, #194	@ 0xc2
 8004104:	f001 fa84 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xA7);
 8004108:	20a7      	movs	r0, #167	@ 0xa7
 800410a:	f001 fa6d 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 800410e:	20c5      	movs	r0, #197	@ 0xc5
 8004110:	f001 fa7e 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x16);
 8004114:	2016      	movs	r0, #22
 8004116:	f001 fa67 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 800411a:	20e8      	movs	r0, #232	@ 0xe8
 800411c:	f001 fa78 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x40);
 8004120:	2040      	movs	r0, #64	@ 0x40
 8004122:	f001 fa61 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x8A);
 8004126:	208a      	movs	r0, #138	@ 0x8a
 8004128:	f001 fa5e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800412c:	2000      	movs	r0, #0
 800412e:	f001 fa5b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004132:	2000      	movs	r0, #0
 8004134:	f001 fa58 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x29);
 8004138:	2029      	movs	r0, #41	@ 0x29
 800413a:	f001 fa55 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x19);
 800413e:	2019      	movs	r0, #25
 8004140:	f001 fa52 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xA5);
 8004144:	20a5      	movs	r0, #165	@ 0xa5
 8004146:	f001 fa4f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x33);
 800414a:	2033      	movs	r0, #51	@ 0x33
 800414c:	f001 fa4c 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 8004150:	20e0      	movs	r0, #224	@ 0xe0
 8004152:	f001 fa5d 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xF0);
 8004156:	20f0      	movs	r0, #240	@ 0xf0
 8004158:	f001 fa46 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x07);
 800415c:	2007      	movs	r0, #7
 800415e:	f001 fa43 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0D);
 8004162:	200d      	movs	r0, #13
 8004164:	f001 fa40 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x04);
 8004168:	2004      	movs	r0, #4
 800416a:	f001 fa3d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x05);
 800416e:	2005      	movs	r0, #5
 8004170:	f001 fa3a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x14);
 8004174:	2014      	movs	r0, #20
 8004176:	f001 fa37 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x36);
 800417a:	2036      	movs	r0, #54	@ 0x36
 800417c:	f001 fa34 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x54);
 8004180:	2054      	movs	r0, #84	@ 0x54
 8004182:	f001 fa31 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x4C);
 8004186:	204c      	movs	r0, #76	@ 0x4c
 8004188:	f001 fa2e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x38);
 800418c:	2038      	movs	r0, #56	@ 0x38
 800418e:	f001 fa2b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x13);
 8004192:	2013      	movs	r0, #19
 8004194:	f001 fa28 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x14);
 8004198:	2014      	movs	r0, #20
 800419a:	f001 fa25 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x2E);
 800419e:	202e      	movs	r0, #46	@ 0x2e
 80041a0:	f001 fa22 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x34);
 80041a4:	2034      	movs	r0, #52	@ 0x34
 80041a6:	f001 fa1f 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 80041aa:	20e1      	movs	r0, #225	@ 0xe1
 80041ac:	f001 fa30 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xF0);
 80041b0:	20f0      	movs	r0, #240	@ 0xf0
 80041b2:	f001 fa19 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x10);
 80041b6:	2010      	movs	r0, #16
 80041b8:	f001 fa16 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x14);
 80041bc:	2014      	movs	r0, #20
 80041be:	f001 fa13 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0E);
 80041c2:	200e      	movs	r0, #14
 80041c4:	f001 fa10 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0C);
 80041c8:	200c      	movs	r0, #12
 80041ca:	f001 fa0d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x08);
 80041ce:	2008      	movs	r0, #8
 80041d0:	f001 fa0a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x35);
 80041d4:	2035      	movs	r0, #53	@ 0x35
 80041d6:	f001 fa07 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x44);
 80041da:	2044      	movs	r0, #68	@ 0x44
 80041dc:	f001 fa04 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x4C);
 80041e0:	204c      	movs	r0, #76	@ 0x4c
 80041e2:	f001 fa01 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x26);
 80041e6:	2026      	movs	r0, #38	@ 0x26
 80041e8:	f001 f9fe 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x10);
 80041ec:	2010      	movs	r0, #16
 80041ee:	f001 f9fb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x12);
 80041f2:	2012      	movs	r0, #18
 80041f4:	f001 f9f8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x2C);
 80041f8:	202c      	movs	r0, #44	@ 0x2c
 80041fa:	f001 f9f5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x32);
 80041fe:	2032      	movs	r0, #50	@ 0x32
 8004200:	f001 f9f2 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8004204:	20f0      	movs	r0, #240	@ 0xf0
 8004206:	f001 fa03 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x3C);
 800420a:	203c      	movs	r0, #60	@ 0x3c
 800420c:	f001 f9ec 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8004210:	20f0      	movs	r0, #240	@ 0xf0
 8004212:	f001 f9fd 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x69);
 8004216:	2069      	movs	r0, #105	@ 0x69
 8004218:	f001 f9e6 	bl	80055e8 <lcd_wr_data>

    delay_ms(120);
 800421c:	2078      	movs	r0, #120	@ 0x78
 800421e:	f005 fadd 	bl	80097dc <delay_ms>

    lcd_wr_regno(0x21);
 8004222:	2021      	movs	r0, #33	@ 0x21
 8004224:	f001 f9f4 	bl	8005610 <lcd_wr_regno>
    lcd_wr_regno(0x29);
 8004228:	2029      	movs	r0, #41	@ 0x29
 800422a:	f001 f9f1 	bl	8005610 <lcd_wr_regno>
}
 800422e:	bf00      	nop
 8004230:	bd80      	pop	{r7, pc}

08004232 <lcd_ex_nt35510_reginit>:
 * @brief       NT35510
 * @param       
 * @retval      
 */
void lcd_ex_nt35510_reginit(void)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	af00      	add	r7, sp, #0
    lcd_write_reg(0xF000, 0x55);
 8004236:	2155      	movs	r1, #85	@ 0x55
 8004238:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 800423c:	f001 f9fc 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 8004240:	21aa      	movs	r1, #170	@ 0xaa
 8004242:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8004246:	f001 f9f7 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 800424a:	2152      	movs	r1, #82	@ 0x52
 800424c:	f24f 0002 	movw	r0, #61442	@ 0xf002
 8004250:	f001 f9f2 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8004254:	2108      	movs	r1, #8
 8004256:	f24f 0003 	movw	r0, #61443	@ 0xf003
 800425a:	f001 f9ed 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x01);
 800425e:	2101      	movs	r1, #1
 8004260:	f24f 0004 	movw	r0, #61444	@ 0xf004
 8004264:	f001 f9e8 	bl	8005638 <lcd_write_reg>
    /* AVDD Set AVDD 5.2V */
    lcd_write_reg(0xB000, 0x0D);
 8004268:	210d      	movs	r1, #13
 800426a:	f44f 4030 	mov.w	r0, #45056	@ 0xb000
 800426e:	f001 f9e3 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB001, 0x0D);
 8004272:	210d      	movs	r1, #13
 8004274:	f24b 0001 	movw	r0, #45057	@ 0xb001
 8004278:	f001 f9de 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB002, 0x0D);
 800427c:	210d      	movs	r1, #13
 800427e:	f24b 0002 	movw	r0, #45058	@ 0xb002
 8004282:	f001 f9d9 	bl	8005638 <lcd_write_reg>
    /* AVDD ratio */
    lcd_write_reg(0xB600, 0x34);
 8004286:	2134      	movs	r1, #52	@ 0x34
 8004288:	f44f 4036 	mov.w	r0, #46592	@ 0xb600
 800428c:	f001 f9d4 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB601, 0x34);
 8004290:	2134      	movs	r1, #52	@ 0x34
 8004292:	f24b 6001 	movw	r0, #46593	@ 0xb601
 8004296:	f001 f9cf 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB602, 0x34);
 800429a:	2134      	movs	r1, #52	@ 0x34
 800429c:	f24b 6002 	movw	r0, #46594	@ 0xb602
 80042a0:	f001 f9ca 	bl	8005638 <lcd_write_reg>
    /* AVEE -5.2V */
    lcd_write_reg(0xB100, 0x0D);
 80042a4:	210d      	movs	r1, #13
 80042a6:	f44f 4031 	mov.w	r0, #45312	@ 0xb100
 80042aa:	f001 f9c5 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x0D);
 80042ae:	210d      	movs	r1, #13
 80042b0:	f24b 1001 	movw	r0, #45313	@ 0xb101
 80042b4:	f001 f9c0 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB102, 0x0D);
 80042b8:	210d      	movs	r1, #13
 80042ba:	f24b 1002 	movw	r0, #45314	@ 0xb102
 80042be:	f001 f9bb 	bl	8005638 <lcd_write_reg>
    /* AVEE ratio */
    lcd_write_reg(0xB700, 0x34);
 80042c2:	2134      	movs	r1, #52	@ 0x34
 80042c4:	f44f 4037 	mov.w	r0, #46848	@ 0xb700
 80042c8:	f001 f9b6 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x34);
 80042cc:	2134      	movs	r1, #52	@ 0x34
 80042ce:	f24b 7001 	movw	r0, #46849	@ 0xb701
 80042d2:	f001 f9b1 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB702, 0x34);
 80042d6:	2134      	movs	r1, #52	@ 0x34
 80042d8:	f24b 7002 	movw	r0, #46850	@ 0xb702
 80042dc:	f001 f9ac 	bl	8005638 <lcd_write_reg>
    /* VCL -2.5V */
    lcd_write_reg(0xB200, 0x00);
 80042e0:	2100      	movs	r1, #0
 80042e2:	f44f 4032 	mov.w	r0, #45568	@ 0xb200
 80042e6:	f001 f9a7 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB201, 0x00);
 80042ea:	2100      	movs	r1, #0
 80042ec:	f24b 2001 	movw	r0, #45569	@ 0xb201
 80042f0:	f001 f9a2 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB202, 0x00);
 80042f4:	2100      	movs	r1, #0
 80042f6:	f24b 2002 	movw	r0, #45570	@ 0xb202
 80042fa:	f001 f99d 	bl	8005638 <lcd_write_reg>
    /* VCL ratio */
    lcd_write_reg(0xB800, 0x24);
 80042fe:	2124      	movs	r1, #36	@ 0x24
 8004300:	f44f 4038 	mov.w	r0, #47104	@ 0xb800
 8004304:	f001 f998 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x24);
 8004308:	2124      	movs	r1, #36	@ 0x24
 800430a:	f64b 0001 	movw	r0, #47105	@ 0xb801
 800430e:	f001 f993 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x24);
 8004312:	2124      	movs	r1, #36	@ 0x24
 8004314:	f64b 0002 	movw	r0, #47106	@ 0xb802
 8004318:	f001 f98e 	bl	8005638 <lcd_write_reg>
    /* VGH 15V (Free pump) */
    lcd_write_reg(0xBF00, 0x01);
 800431c:	2101      	movs	r1, #1
 800431e:	f44f 403f 	mov.w	r0, #48896	@ 0xbf00
 8004322:	f001 f989 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB300, 0x0F);
 8004326:	210f      	movs	r1, #15
 8004328:	f44f 4033 	mov.w	r0, #45824	@ 0xb300
 800432c:	f001 f984 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB301, 0x0F);
 8004330:	210f      	movs	r1, #15
 8004332:	f24b 3001 	movw	r0, #45825	@ 0xb301
 8004336:	f001 f97f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB302, 0x0F);
 800433a:	210f      	movs	r1, #15
 800433c:	f24b 3002 	movw	r0, #45826	@ 0xb302
 8004340:	f001 f97a 	bl	8005638 <lcd_write_reg>
    /* VGH ratio */
    lcd_write_reg(0xB900, 0x34);
 8004344:	2134      	movs	r1, #52	@ 0x34
 8004346:	f44f 4039 	mov.w	r0, #47360	@ 0xb900
 800434a:	f001 f975 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB901, 0x34);
 800434e:	2134      	movs	r1, #52	@ 0x34
 8004350:	f64b 1001 	movw	r0, #47361	@ 0xb901
 8004354:	f001 f970 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB902, 0x34);
 8004358:	2134      	movs	r1, #52	@ 0x34
 800435a:	f64b 1002 	movw	r0, #47362	@ 0xb902
 800435e:	f001 f96b 	bl	8005638 <lcd_write_reg>
    /* VGL_REG -10V */
    lcd_write_reg(0xB500, 0x08);
 8004362:	2108      	movs	r1, #8
 8004364:	f44f 4035 	mov.w	r0, #46336	@ 0xb500
 8004368:	f001 f966 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB501, 0x08);
 800436c:	2108      	movs	r1, #8
 800436e:	f24b 5001 	movw	r0, #46337	@ 0xb501
 8004372:	f001 f961 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB502, 0x08);
 8004376:	2108      	movs	r1, #8
 8004378:	f24b 5002 	movw	r0, #46338	@ 0xb502
 800437c:	f001 f95c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xC200, 0x03);
 8004380:	2103      	movs	r1, #3
 8004382:	f44f 4042 	mov.w	r0, #49664	@ 0xc200
 8004386:	f001 f957 	bl	8005638 <lcd_write_reg>
    /* VGLX ratio */
    lcd_write_reg(0xBA00, 0x24);
 800438a:	2124      	movs	r1, #36	@ 0x24
 800438c:	f44f 403a 	mov.w	r0, #47616	@ 0xba00
 8004390:	f001 f952 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xBA01, 0x24);
 8004394:	2124      	movs	r1, #36	@ 0x24
 8004396:	f64b 2001 	movw	r0, #47617	@ 0xba01
 800439a:	f001 f94d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xBA02, 0x24);
 800439e:	2124      	movs	r1, #36	@ 0x24
 80043a0:	f64b 2002 	movw	r0, #47618	@ 0xba02
 80043a4:	f001 f948 	bl	8005638 <lcd_write_reg>
    /* VGMP/VGSP 4.5V/0V */
    lcd_write_reg(0xBC00, 0x00);
 80043a8:	2100      	movs	r1, #0
 80043aa:	f44f 403c 	mov.w	r0, #48128	@ 0xbc00
 80043ae:	f001 f943 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x78);
 80043b2:	2178      	movs	r1, #120	@ 0x78
 80043b4:	f64b 4001 	movw	r0, #48129	@ 0xbc01
 80043b8:	f001 f93e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 80043bc:	2100      	movs	r1, #0
 80043be:	f64b 4002 	movw	r0, #48130	@ 0xbc02
 80043c2:	f001 f939 	bl	8005638 <lcd_write_reg>
    /* VGMN/VGSN -4.5V/0V */
    lcd_write_reg(0xBD00, 0x00);
 80043c6:	2100      	movs	r1, #0
 80043c8:	f44f 403d 	mov.w	r0, #48384	@ 0xbd00
 80043cc:	f001 f934 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xBD01, 0x78);
 80043d0:	2178      	movs	r1, #120	@ 0x78
 80043d2:	f64b 5001 	movw	r0, #48385	@ 0xbd01
 80043d6:	f001 f92f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xBD02, 0x00);
 80043da:	2100      	movs	r1, #0
 80043dc:	f64b 5002 	movw	r0, #48386	@ 0xbd02
 80043e0:	f001 f92a 	bl	8005638 <lcd_write_reg>
    /* VCOM */
    lcd_write_reg(0xBE00, 0x00);
 80043e4:	2100      	movs	r1, #0
 80043e6:	f44f 403e 	mov.w	r0, #48640	@ 0xbe00
 80043ea:	f001 f925 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xBE01, 0x64);
 80043ee:	2164      	movs	r1, #100	@ 0x64
 80043f0:	f64b 6001 	movw	r0, #48641	@ 0xbe01
 80043f4:	f001 f920 	bl	8005638 <lcd_write_reg>
    /* Gamma Setting */
    lcd_write_reg(0xD100, 0x00);
 80043f8:	2100      	movs	r1, #0
 80043fa:	f44f 4051 	mov.w	r0, #53504	@ 0xd100
 80043fe:	f001 f91b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD101, 0x33);
 8004402:	2133      	movs	r1, #51	@ 0x33
 8004404:	f24d 1001 	movw	r0, #53505	@ 0xd101
 8004408:	f001 f916 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD102, 0x00);
 800440c:	2100      	movs	r1, #0
 800440e:	f24d 1002 	movw	r0, #53506	@ 0xd102
 8004412:	f001 f911 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD103, 0x34);
 8004416:	2134      	movs	r1, #52	@ 0x34
 8004418:	f24d 1003 	movw	r0, #53507	@ 0xd103
 800441c:	f001 f90c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD104, 0x00);
 8004420:	2100      	movs	r1, #0
 8004422:	f24d 1004 	movw	r0, #53508	@ 0xd104
 8004426:	f001 f907 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD105, 0x3A);
 800442a:	213a      	movs	r1, #58	@ 0x3a
 800442c:	f24d 1005 	movw	r0, #53509	@ 0xd105
 8004430:	f001 f902 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD106, 0x00);
 8004434:	2100      	movs	r1, #0
 8004436:	f24d 1006 	movw	r0, #53510	@ 0xd106
 800443a:	f001 f8fd 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD107, 0x4A);
 800443e:	214a      	movs	r1, #74	@ 0x4a
 8004440:	f24d 1007 	movw	r0, #53511	@ 0xd107
 8004444:	f001 f8f8 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD108, 0x00);
 8004448:	2100      	movs	r1, #0
 800444a:	f24d 1008 	movw	r0, #53512	@ 0xd108
 800444e:	f001 f8f3 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD109, 0x5C);
 8004452:	215c      	movs	r1, #92	@ 0x5c
 8004454:	f24d 1009 	movw	r0, #53513	@ 0xd109
 8004458:	f001 f8ee 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD10A, 0x00);
 800445c:	2100      	movs	r1, #0
 800445e:	f24d 100a 	movw	r0, #53514	@ 0xd10a
 8004462:	f001 f8e9 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD10B, 0x81);
 8004466:	2181      	movs	r1, #129	@ 0x81
 8004468:	f24d 100b 	movw	r0, #53515	@ 0xd10b
 800446c:	f001 f8e4 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD10C, 0x00);
 8004470:	2100      	movs	r1, #0
 8004472:	f24d 100c 	movw	r0, #53516	@ 0xd10c
 8004476:	f001 f8df 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD10D, 0xA6);
 800447a:	21a6      	movs	r1, #166	@ 0xa6
 800447c:	f24d 100d 	movw	r0, #53517	@ 0xd10d
 8004480:	f001 f8da 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD10E, 0x00);
 8004484:	2100      	movs	r1, #0
 8004486:	f24d 100e 	movw	r0, #53518	@ 0xd10e
 800448a:	f001 f8d5 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD10F, 0xE5);
 800448e:	21e5      	movs	r1, #229	@ 0xe5
 8004490:	f24d 100f 	movw	r0, #53519	@ 0xd10f
 8004494:	f001 f8d0 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD110, 0x01);
 8004498:	2101      	movs	r1, #1
 800449a:	f24d 1010 	movw	r0, #53520	@ 0xd110
 800449e:	f001 f8cb 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD111, 0x13);
 80044a2:	2113      	movs	r1, #19
 80044a4:	f24d 1011 	movw	r0, #53521	@ 0xd111
 80044a8:	f001 f8c6 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD112, 0x01);
 80044ac:	2101      	movs	r1, #1
 80044ae:	f24d 1012 	movw	r0, #53522	@ 0xd112
 80044b2:	f001 f8c1 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD113, 0x54);
 80044b6:	2154      	movs	r1, #84	@ 0x54
 80044b8:	f24d 1013 	movw	r0, #53523	@ 0xd113
 80044bc:	f001 f8bc 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD114, 0x01);
 80044c0:	2101      	movs	r1, #1
 80044c2:	f24d 1014 	movw	r0, #53524	@ 0xd114
 80044c6:	f001 f8b7 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD115, 0x82);
 80044ca:	2182      	movs	r1, #130	@ 0x82
 80044cc:	f24d 1015 	movw	r0, #53525	@ 0xd115
 80044d0:	f001 f8b2 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD116, 0x01);
 80044d4:	2101      	movs	r1, #1
 80044d6:	f24d 1016 	movw	r0, #53526	@ 0xd116
 80044da:	f001 f8ad 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD117, 0xCA);
 80044de:	21ca      	movs	r1, #202	@ 0xca
 80044e0:	f24d 1017 	movw	r0, #53527	@ 0xd117
 80044e4:	f001 f8a8 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD118, 0x02);
 80044e8:	2102      	movs	r1, #2
 80044ea:	f24d 1018 	movw	r0, #53528	@ 0xd118
 80044ee:	f001 f8a3 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD119, 0x00);
 80044f2:	2100      	movs	r1, #0
 80044f4:	f24d 1019 	movw	r0, #53529	@ 0xd119
 80044f8:	f001 f89e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD11A, 0x02);
 80044fc:	2102      	movs	r1, #2
 80044fe:	f24d 101a 	movw	r0, #53530	@ 0xd11a
 8004502:	f001 f899 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD11B, 0x01);
 8004506:	2101      	movs	r1, #1
 8004508:	f24d 101b 	movw	r0, #53531	@ 0xd11b
 800450c:	f001 f894 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD11C, 0x02);
 8004510:	2102      	movs	r1, #2
 8004512:	f24d 101c 	movw	r0, #53532	@ 0xd11c
 8004516:	f001 f88f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD11D, 0x34);
 800451a:	2134      	movs	r1, #52	@ 0x34
 800451c:	f24d 101d 	movw	r0, #53533	@ 0xd11d
 8004520:	f001 f88a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD11E, 0x02);
 8004524:	2102      	movs	r1, #2
 8004526:	f24d 101e 	movw	r0, #53534	@ 0xd11e
 800452a:	f001 f885 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD11F, 0x67);
 800452e:	2167      	movs	r1, #103	@ 0x67
 8004530:	f24d 101f 	movw	r0, #53535	@ 0xd11f
 8004534:	f001 f880 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD120, 0x02);
 8004538:	2102      	movs	r1, #2
 800453a:	f24d 1020 	movw	r0, #53536	@ 0xd120
 800453e:	f001 f87b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD121, 0x84);
 8004542:	2184      	movs	r1, #132	@ 0x84
 8004544:	f24d 1021 	movw	r0, #53537	@ 0xd121
 8004548:	f001 f876 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD122, 0x02);
 800454c:	2102      	movs	r1, #2
 800454e:	f24d 1022 	movw	r0, #53538	@ 0xd122
 8004552:	f001 f871 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD123, 0xA4);
 8004556:	21a4      	movs	r1, #164	@ 0xa4
 8004558:	f24d 1023 	movw	r0, #53539	@ 0xd123
 800455c:	f001 f86c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD124, 0x02);
 8004560:	2102      	movs	r1, #2
 8004562:	f24d 1024 	movw	r0, #53540	@ 0xd124
 8004566:	f001 f867 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD125, 0xB7);
 800456a:	21b7      	movs	r1, #183	@ 0xb7
 800456c:	f24d 1025 	movw	r0, #53541	@ 0xd125
 8004570:	f001 f862 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD126, 0x02);
 8004574:	2102      	movs	r1, #2
 8004576:	f24d 1026 	movw	r0, #53542	@ 0xd126
 800457a:	f001 f85d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD127, 0xCF);
 800457e:	21cf      	movs	r1, #207	@ 0xcf
 8004580:	f24d 1027 	movw	r0, #53543	@ 0xd127
 8004584:	f001 f858 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD128, 0x02);
 8004588:	2102      	movs	r1, #2
 800458a:	f24d 1028 	movw	r0, #53544	@ 0xd128
 800458e:	f001 f853 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD129, 0xDE);
 8004592:	21de      	movs	r1, #222	@ 0xde
 8004594:	f24d 1029 	movw	r0, #53545	@ 0xd129
 8004598:	f001 f84e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD12A, 0x02);
 800459c:	2102      	movs	r1, #2
 800459e:	f24d 102a 	movw	r0, #53546	@ 0xd12a
 80045a2:	f001 f849 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD12B, 0xF2);
 80045a6:	21f2      	movs	r1, #242	@ 0xf2
 80045a8:	f24d 102b 	movw	r0, #53547	@ 0xd12b
 80045ac:	f001 f844 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD12C, 0x02);
 80045b0:	2102      	movs	r1, #2
 80045b2:	f24d 102c 	movw	r0, #53548	@ 0xd12c
 80045b6:	f001 f83f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD12D, 0xFE);
 80045ba:	21fe      	movs	r1, #254	@ 0xfe
 80045bc:	f24d 102d 	movw	r0, #53549	@ 0xd12d
 80045c0:	f001 f83a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD12E, 0x03);
 80045c4:	2103      	movs	r1, #3
 80045c6:	f24d 102e 	movw	r0, #53550	@ 0xd12e
 80045ca:	f001 f835 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD12F, 0x10);
 80045ce:	2110      	movs	r1, #16
 80045d0:	f24d 102f 	movw	r0, #53551	@ 0xd12f
 80045d4:	f001 f830 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD130, 0x03);
 80045d8:	2103      	movs	r1, #3
 80045da:	f24d 1030 	movw	r0, #53552	@ 0xd130
 80045de:	f001 f82b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD131, 0x33);
 80045e2:	2133      	movs	r1, #51	@ 0x33
 80045e4:	f24d 1031 	movw	r0, #53553	@ 0xd131
 80045e8:	f001 f826 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD132, 0x03);
 80045ec:	2103      	movs	r1, #3
 80045ee:	f24d 1032 	movw	r0, #53554	@ 0xd132
 80045f2:	f001 f821 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD133, 0x6D);
 80045f6:	216d      	movs	r1, #109	@ 0x6d
 80045f8:	f24d 1033 	movw	r0, #53555	@ 0xd133
 80045fc:	f001 f81c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD200, 0x00);
 8004600:	2100      	movs	r1, #0
 8004602:	f44f 4052 	mov.w	r0, #53760	@ 0xd200
 8004606:	f001 f817 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD201, 0x33);
 800460a:	2133      	movs	r1, #51	@ 0x33
 800460c:	f24d 2001 	movw	r0, #53761	@ 0xd201
 8004610:	f001 f812 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD202, 0x00);
 8004614:	2100      	movs	r1, #0
 8004616:	f24d 2002 	movw	r0, #53762	@ 0xd202
 800461a:	f001 f80d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD203, 0x34);
 800461e:	2134      	movs	r1, #52	@ 0x34
 8004620:	f24d 2003 	movw	r0, #53763	@ 0xd203
 8004624:	f001 f808 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD204, 0x00);
 8004628:	2100      	movs	r1, #0
 800462a:	f24d 2004 	movw	r0, #53764	@ 0xd204
 800462e:	f001 f803 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD205, 0x3A);
 8004632:	213a      	movs	r1, #58	@ 0x3a
 8004634:	f24d 2005 	movw	r0, #53765	@ 0xd205
 8004638:	f000 fffe 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD206, 0x00);
 800463c:	2100      	movs	r1, #0
 800463e:	f24d 2006 	movw	r0, #53766	@ 0xd206
 8004642:	f000 fff9 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD207, 0x4A);
 8004646:	214a      	movs	r1, #74	@ 0x4a
 8004648:	f24d 2007 	movw	r0, #53767	@ 0xd207
 800464c:	f000 fff4 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD208, 0x00);
 8004650:	2100      	movs	r1, #0
 8004652:	f24d 2008 	movw	r0, #53768	@ 0xd208
 8004656:	f000 ffef 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD209, 0x5C);
 800465a:	215c      	movs	r1, #92	@ 0x5c
 800465c:	f24d 2009 	movw	r0, #53769	@ 0xd209
 8004660:	f000 ffea 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD20A, 0x00);
 8004664:	2100      	movs	r1, #0
 8004666:	f24d 200a 	movw	r0, #53770	@ 0xd20a
 800466a:	f000 ffe5 	bl	8005638 <lcd_write_reg>

    lcd_write_reg(0xD20B, 0x81);
 800466e:	2181      	movs	r1, #129	@ 0x81
 8004670:	f24d 200b 	movw	r0, #53771	@ 0xd20b
 8004674:	f000 ffe0 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD20C, 0x00);
 8004678:	2100      	movs	r1, #0
 800467a:	f24d 200c 	movw	r0, #53772	@ 0xd20c
 800467e:	f000 ffdb 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD20D, 0xA6);
 8004682:	21a6      	movs	r1, #166	@ 0xa6
 8004684:	f24d 200d 	movw	r0, #53773	@ 0xd20d
 8004688:	f000 ffd6 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD20E, 0x00);
 800468c:	2100      	movs	r1, #0
 800468e:	f24d 200e 	movw	r0, #53774	@ 0xd20e
 8004692:	f000 ffd1 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD20F, 0xE5);
 8004696:	21e5      	movs	r1, #229	@ 0xe5
 8004698:	f24d 200f 	movw	r0, #53775	@ 0xd20f
 800469c:	f000 ffcc 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD210, 0x01);
 80046a0:	2101      	movs	r1, #1
 80046a2:	f24d 2010 	movw	r0, #53776	@ 0xd210
 80046a6:	f000 ffc7 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD211, 0x13);
 80046aa:	2113      	movs	r1, #19
 80046ac:	f24d 2011 	movw	r0, #53777	@ 0xd211
 80046b0:	f000 ffc2 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD212, 0x01);
 80046b4:	2101      	movs	r1, #1
 80046b6:	f24d 2012 	movw	r0, #53778	@ 0xd212
 80046ba:	f000 ffbd 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD213, 0x54);
 80046be:	2154      	movs	r1, #84	@ 0x54
 80046c0:	f24d 2013 	movw	r0, #53779	@ 0xd213
 80046c4:	f000 ffb8 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD214, 0x01);
 80046c8:	2101      	movs	r1, #1
 80046ca:	f24d 2014 	movw	r0, #53780	@ 0xd214
 80046ce:	f000 ffb3 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD215, 0x82);
 80046d2:	2182      	movs	r1, #130	@ 0x82
 80046d4:	f24d 2015 	movw	r0, #53781	@ 0xd215
 80046d8:	f000 ffae 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD216, 0x01);
 80046dc:	2101      	movs	r1, #1
 80046de:	f24d 2016 	movw	r0, #53782	@ 0xd216
 80046e2:	f000 ffa9 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD217, 0xCA);
 80046e6:	21ca      	movs	r1, #202	@ 0xca
 80046e8:	f24d 2017 	movw	r0, #53783	@ 0xd217
 80046ec:	f000 ffa4 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD218, 0x02);
 80046f0:	2102      	movs	r1, #2
 80046f2:	f24d 2018 	movw	r0, #53784	@ 0xd218
 80046f6:	f000 ff9f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD219, 0x00);
 80046fa:	2100      	movs	r1, #0
 80046fc:	f24d 2019 	movw	r0, #53785	@ 0xd219
 8004700:	f000 ff9a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD21A, 0x02);
 8004704:	2102      	movs	r1, #2
 8004706:	f24d 201a 	movw	r0, #53786	@ 0xd21a
 800470a:	f000 ff95 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD21B, 0x01);
 800470e:	2101      	movs	r1, #1
 8004710:	f24d 201b 	movw	r0, #53787	@ 0xd21b
 8004714:	f000 ff90 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD21C, 0x02);
 8004718:	2102      	movs	r1, #2
 800471a:	f24d 201c 	movw	r0, #53788	@ 0xd21c
 800471e:	f000 ff8b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD21D, 0x34);
 8004722:	2134      	movs	r1, #52	@ 0x34
 8004724:	f24d 201d 	movw	r0, #53789	@ 0xd21d
 8004728:	f000 ff86 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD21E, 0x02);
 800472c:	2102      	movs	r1, #2
 800472e:	f24d 201e 	movw	r0, #53790	@ 0xd21e
 8004732:	f000 ff81 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD21F, 0x67);
 8004736:	2167      	movs	r1, #103	@ 0x67
 8004738:	f24d 201f 	movw	r0, #53791	@ 0xd21f
 800473c:	f000 ff7c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD220, 0x02);
 8004740:	2102      	movs	r1, #2
 8004742:	f24d 2020 	movw	r0, #53792	@ 0xd220
 8004746:	f000 ff77 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD221, 0x84);
 800474a:	2184      	movs	r1, #132	@ 0x84
 800474c:	f24d 2021 	movw	r0, #53793	@ 0xd221
 8004750:	f000 ff72 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD222, 0x02);
 8004754:	2102      	movs	r1, #2
 8004756:	f24d 2022 	movw	r0, #53794	@ 0xd222
 800475a:	f000 ff6d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD223, 0xA4);
 800475e:	21a4      	movs	r1, #164	@ 0xa4
 8004760:	f24d 2023 	movw	r0, #53795	@ 0xd223
 8004764:	f000 ff68 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD224, 0x02);
 8004768:	2102      	movs	r1, #2
 800476a:	f24d 2024 	movw	r0, #53796	@ 0xd224
 800476e:	f000 ff63 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD225, 0xB7);
 8004772:	21b7      	movs	r1, #183	@ 0xb7
 8004774:	f24d 2025 	movw	r0, #53797	@ 0xd225
 8004778:	f000 ff5e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD226, 0x02);
 800477c:	2102      	movs	r1, #2
 800477e:	f24d 2026 	movw	r0, #53798	@ 0xd226
 8004782:	f000 ff59 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD227, 0xCF);
 8004786:	21cf      	movs	r1, #207	@ 0xcf
 8004788:	f24d 2027 	movw	r0, #53799	@ 0xd227
 800478c:	f000 ff54 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD228, 0x02);
 8004790:	2102      	movs	r1, #2
 8004792:	f24d 2028 	movw	r0, #53800	@ 0xd228
 8004796:	f000 ff4f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD229, 0xDE);
 800479a:	21de      	movs	r1, #222	@ 0xde
 800479c:	f24d 2029 	movw	r0, #53801	@ 0xd229
 80047a0:	f000 ff4a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD22A, 0x02);
 80047a4:	2102      	movs	r1, #2
 80047a6:	f24d 202a 	movw	r0, #53802	@ 0xd22a
 80047aa:	f000 ff45 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD22B, 0xF2);
 80047ae:	21f2      	movs	r1, #242	@ 0xf2
 80047b0:	f24d 202b 	movw	r0, #53803	@ 0xd22b
 80047b4:	f000 ff40 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD22C, 0x02);
 80047b8:	2102      	movs	r1, #2
 80047ba:	f24d 202c 	movw	r0, #53804	@ 0xd22c
 80047be:	f000 ff3b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD22D, 0xFE);
 80047c2:	21fe      	movs	r1, #254	@ 0xfe
 80047c4:	f24d 202d 	movw	r0, #53805	@ 0xd22d
 80047c8:	f000 ff36 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD22E, 0x03);
 80047cc:	2103      	movs	r1, #3
 80047ce:	f24d 202e 	movw	r0, #53806	@ 0xd22e
 80047d2:	f000 ff31 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD22F, 0x10);
 80047d6:	2110      	movs	r1, #16
 80047d8:	f24d 202f 	movw	r0, #53807	@ 0xd22f
 80047dc:	f000 ff2c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD230, 0x03);
 80047e0:	2103      	movs	r1, #3
 80047e2:	f24d 2030 	movw	r0, #53808	@ 0xd230
 80047e6:	f000 ff27 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD231, 0x33);
 80047ea:	2133      	movs	r1, #51	@ 0x33
 80047ec:	f24d 2031 	movw	r0, #53809	@ 0xd231
 80047f0:	f000 ff22 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD232, 0x03);
 80047f4:	2103      	movs	r1, #3
 80047f6:	f24d 2032 	movw	r0, #53810	@ 0xd232
 80047fa:	f000 ff1d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD233, 0x6D);
 80047fe:	216d      	movs	r1, #109	@ 0x6d
 8004800:	f24d 2033 	movw	r0, #53811	@ 0xd233
 8004804:	f000 ff18 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD300, 0x00);
 8004808:	2100      	movs	r1, #0
 800480a:	f44f 4053 	mov.w	r0, #54016	@ 0xd300
 800480e:	f000 ff13 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD301, 0x33);
 8004812:	2133      	movs	r1, #51	@ 0x33
 8004814:	f24d 3001 	movw	r0, #54017	@ 0xd301
 8004818:	f000 ff0e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD302, 0x00);
 800481c:	2100      	movs	r1, #0
 800481e:	f24d 3002 	movw	r0, #54018	@ 0xd302
 8004822:	f000 ff09 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD303, 0x34);
 8004826:	2134      	movs	r1, #52	@ 0x34
 8004828:	f24d 3003 	movw	r0, #54019	@ 0xd303
 800482c:	f000 ff04 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD304, 0x00);
 8004830:	2100      	movs	r1, #0
 8004832:	f24d 3004 	movw	r0, #54020	@ 0xd304
 8004836:	f000 feff 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD305, 0x3A);
 800483a:	213a      	movs	r1, #58	@ 0x3a
 800483c:	f24d 3005 	movw	r0, #54021	@ 0xd305
 8004840:	f000 fefa 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD306, 0x00);
 8004844:	2100      	movs	r1, #0
 8004846:	f24d 3006 	movw	r0, #54022	@ 0xd306
 800484a:	f000 fef5 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD307, 0x4A);
 800484e:	214a      	movs	r1, #74	@ 0x4a
 8004850:	f24d 3007 	movw	r0, #54023	@ 0xd307
 8004854:	f000 fef0 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD308, 0x00);
 8004858:	2100      	movs	r1, #0
 800485a:	f24d 3008 	movw	r0, #54024	@ 0xd308
 800485e:	f000 feeb 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD309, 0x5C);
 8004862:	215c      	movs	r1, #92	@ 0x5c
 8004864:	f24d 3009 	movw	r0, #54025	@ 0xd309
 8004868:	f000 fee6 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD30A, 0x00);
 800486c:	2100      	movs	r1, #0
 800486e:	f24d 300a 	movw	r0, #54026	@ 0xd30a
 8004872:	f000 fee1 	bl	8005638 <lcd_write_reg>

    lcd_write_reg(0xD30B, 0x81);
 8004876:	2181      	movs	r1, #129	@ 0x81
 8004878:	f24d 300b 	movw	r0, #54027	@ 0xd30b
 800487c:	f000 fedc 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD30C, 0x00);
 8004880:	2100      	movs	r1, #0
 8004882:	f24d 300c 	movw	r0, #54028	@ 0xd30c
 8004886:	f000 fed7 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD30D, 0xA6);
 800488a:	21a6      	movs	r1, #166	@ 0xa6
 800488c:	f24d 300d 	movw	r0, #54029	@ 0xd30d
 8004890:	f000 fed2 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD30E, 0x00);
 8004894:	2100      	movs	r1, #0
 8004896:	f24d 300e 	movw	r0, #54030	@ 0xd30e
 800489a:	f000 fecd 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD30F, 0xE5);
 800489e:	21e5      	movs	r1, #229	@ 0xe5
 80048a0:	f24d 300f 	movw	r0, #54031	@ 0xd30f
 80048a4:	f000 fec8 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD310, 0x01);
 80048a8:	2101      	movs	r1, #1
 80048aa:	f24d 3010 	movw	r0, #54032	@ 0xd310
 80048ae:	f000 fec3 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD311, 0x13);
 80048b2:	2113      	movs	r1, #19
 80048b4:	f24d 3011 	movw	r0, #54033	@ 0xd311
 80048b8:	f000 febe 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD312, 0x01);
 80048bc:	2101      	movs	r1, #1
 80048be:	f24d 3012 	movw	r0, #54034	@ 0xd312
 80048c2:	f000 feb9 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD313, 0x54);
 80048c6:	2154      	movs	r1, #84	@ 0x54
 80048c8:	f24d 3013 	movw	r0, #54035	@ 0xd313
 80048cc:	f000 feb4 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD314, 0x01);
 80048d0:	2101      	movs	r1, #1
 80048d2:	f24d 3014 	movw	r0, #54036	@ 0xd314
 80048d6:	f000 feaf 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD315, 0x82);
 80048da:	2182      	movs	r1, #130	@ 0x82
 80048dc:	f24d 3015 	movw	r0, #54037	@ 0xd315
 80048e0:	f000 feaa 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD316, 0x01);
 80048e4:	2101      	movs	r1, #1
 80048e6:	f24d 3016 	movw	r0, #54038	@ 0xd316
 80048ea:	f000 fea5 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD317, 0xCA);
 80048ee:	21ca      	movs	r1, #202	@ 0xca
 80048f0:	f24d 3017 	movw	r0, #54039	@ 0xd317
 80048f4:	f000 fea0 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD318, 0x02);
 80048f8:	2102      	movs	r1, #2
 80048fa:	f24d 3018 	movw	r0, #54040	@ 0xd318
 80048fe:	f000 fe9b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD319, 0x00);
 8004902:	2100      	movs	r1, #0
 8004904:	f24d 3019 	movw	r0, #54041	@ 0xd319
 8004908:	f000 fe96 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD31A, 0x02);
 800490c:	2102      	movs	r1, #2
 800490e:	f24d 301a 	movw	r0, #54042	@ 0xd31a
 8004912:	f000 fe91 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD31B, 0x01);
 8004916:	2101      	movs	r1, #1
 8004918:	f24d 301b 	movw	r0, #54043	@ 0xd31b
 800491c:	f000 fe8c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD31C, 0x02);
 8004920:	2102      	movs	r1, #2
 8004922:	f24d 301c 	movw	r0, #54044	@ 0xd31c
 8004926:	f000 fe87 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD31D, 0x34);
 800492a:	2134      	movs	r1, #52	@ 0x34
 800492c:	f24d 301d 	movw	r0, #54045	@ 0xd31d
 8004930:	f000 fe82 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD31E, 0x02);
 8004934:	2102      	movs	r1, #2
 8004936:	f24d 301e 	movw	r0, #54046	@ 0xd31e
 800493a:	f000 fe7d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD31F, 0x67);
 800493e:	2167      	movs	r1, #103	@ 0x67
 8004940:	f24d 301f 	movw	r0, #54047	@ 0xd31f
 8004944:	f000 fe78 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD320, 0x02);
 8004948:	2102      	movs	r1, #2
 800494a:	f24d 3020 	movw	r0, #54048	@ 0xd320
 800494e:	f000 fe73 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD321, 0x84);
 8004952:	2184      	movs	r1, #132	@ 0x84
 8004954:	f24d 3021 	movw	r0, #54049	@ 0xd321
 8004958:	f000 fe6e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD322, 0x02);
 800495c:	2102      	movs	r1, #2
 800495e:	f24d 3022 	movw	r0, #54050	@ 0xd322
 8004962:	f000 fe69 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD323, 0xA4);
 8004966:	21a4      	movs	r1, #164	@ 0xa4
 8004968:	f24d 3023 	movw	r0, #54051	@ 0xd323
 800496c:	f000 fe64 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD324, 0x02);
 8004970:	2102      	movs	r1, #2
 8004972:	f24d 3024 	movw	r0, #54052	@ 0xd324
 8004976:	f000 fe5f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD325, 0xB7);
 800497a:	21b7      	movs	r1, #183	@ 0xb7
 800497c:	f24d 3025 	movw	r0, #54053	@ 0xd325
 8004980:	f000 fe5a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD326, 0x02);
 8004984:	2102      	movs	r1, #2
 8004986:	f24d 3026 	movw	r0, #54054	@ 0xd326
 800498a:	f000 fe55 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD327, 0xCF);
 800498e:	21cf      	movs	r1, #207	@ 0xcf
 8004990:	f24d 3027 	movw	r0, #54055	@ 0xd327
 8004994:	f000 fe50 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD328, 0x02);
 8004998:	2102      	movs	r1, #2
 800499a:	f24d 3028 	movw	r0, #54056	@ 0xd328
 800499e:	f000 fe4b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD329, 0xDE);
 80049a2:	21de      	movs	r1, #222	@ 0xde
 80049a4:	f24d 3029 	movw	r0, #54057	@ 0xd329
 80049a8:	f000 fe46 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD32A, 0x02);
 80049ac:	2102      	movs	r1, #2
 80049ae:	f24d 302a 	movw	r0, #54058	@ 0xd32a
 80049b2:	f000 fe41 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD32B, 0xF2);
 80049b6:	21f2      	movs	r1, #242	@ 0xf2
 80049b8:	f24d 302b 	movw	r0, #54059	@ 0xd32b
 80049bc:	f000 fe3c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD32C, 0x02);
 80049c0:	2102      	movs	r1, #2
 80049c2:	f24d 302c 	movw	r0, #54060	@ 0xd32c
 80049c6:	f000 fe37 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD32D, 0xFE);
 80049ca:	21fe      	movs	r1, #254	@ 0xfe
 80049cc:	f24d 302d 	movw	r0, #54061	@ 0xd32d
 80049d0:	f000 fe32 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD32E, 0x03);
 80049d4:	2103      	movs	r1, #3
 80049d6:	f24d 302e 	movw	r0, #54062	@ 0xd32e
 80049da:	f000 fe2d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD32F, 0x10);
 80049de:	2110      	movs	r1, #16
 80049e0:	f24d 302f 	movw	r0, #54063	@ 0xd32f
 80049e4:	f000 fe28 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD330, 0x03);
 80049e8:	2103      	movs	r1, #3
 80049ea:	f24d 3030 	movw	r0, #54064	@ 0xd330
 80049ee:	f000 fe23 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD331, 0x33);
 80049f2:	2133      	movs	r1, #51	@ 0x33
 80049f4:	f24d 3031 	movw	r0, #54065	@ 0xd331
 80049f8:	f000 fe1e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD332, 0x03);
 80049fc:	2103      	movs	r1, #3
 80049fe:	f24d 3032 	movw	r0, #54066	@ 0xd332
 8004a02:	f000 fe19 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD333, 0x6D);
 8004a06:	216d      	movs	r1, #109	@ 0x6d
 8004a08:	f24d 3033 	movw	r0, #54067	@ 0xd333
 8004a0c:	f000 fe14 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD400, 0x00);
 8004a10:	2100      	movs	r1, #0
 8004a12:	f44f 4054 	mov.w	r0, #54272	@ 0xd400
 8004a16:	f000 fe0f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD401, 0x33);
 8004a1a:	2133      	movs	r1, #51	@ 0x33
 8004a1c:	f24d 4001 	movw	r0, #54273	@ 0xd401
 8004a20:	f000 fe0a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD402, 0x00);
 8004a24:	2100      	movs	r1, #0
 8004a26:	f24d 4002 	movw	r0, #54274	@ 0xd402
 8004a2a:	f000 fe05 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD403, 0x34);
 8004a2e:	2134      	movs	r1, #52	@ 0x34
 8004a30:	f24d 4003 	movw	r0, #54275	@ 0xd403
 8004a34:	f000 fe00 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD404, 0x00);
 8004a38:	2100      	movs	r1, #0
 8004a3a:	f24d 4004 	movw	r0, #54276	@ 0xd404
 8004a3e:	f000 fdfb 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD405, 0x3A);
 8004a42:	213a      	movs	r1, #58	@ 0x3a
 8004a44:	f24d 4005 	movw	r0, #54277	@ 0xd405
 8004a48:	f000 fdf6 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD406, 0x00);
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	f24d 4006 	movw	r0, #54278	@ 0xd406
 8004a52:	f000 fdf1 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD407, 0x4A);
 8004a56:	214a      	movs	r1, #74	@ 0x4a
 8004a58:	f24d 4007 	movw	r0, #54279	@ 0xd407
 8004a5c:	f000 fdec 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD408, 0x00);
 8004a60:	2100      	movs	r1, #0
 8004a62:	f24d 4008 	movw	r0, #54280	@ 0xd408
 8004a66:	f000 fde7 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD409, 0x5C);
 8004a6a:	215c      	movs	r1, #92	@ 0x5c
 8004a6c:	f24d 4009 	movw	r0, #54281	@ 0xd409
 8004a70:	f000 fde2 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD40A, 0x00);
 8004a74:	2100      	movs	r1, #0
 8004a76:	f24d 400a 	movw	r0, #54282	@ 0xd40a
 8004a7a:	f000 fddd 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD40B, 0x81);
 8004a7e:	2181      	movs	r1, #129	@ 0x81
 8004a80:	f24d 400b 	movw	r0, #54283	@ 0xd40b
 8004a84:	f000 fdd8 	bl	8005638 <lcd_write_reg>

    lcd_write_reg(0xD40C, 0x00);
 8004a88:	2100      	movs	r1, #0
 8004a8a:	f24d 400c 	movw	r0, #54284	@ 0xd40c
 8004a8e:	f000 fdd3 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD40D, 0xA6);
 8004a92:	21a6      	movs	r1, #166	@ 0xa6
 8004a94:	f24d 400d 	movw	r0, #54285	@ 0xd40d
 8004a98:	f000 fdce 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD40E, 0x00);
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	f24d 400e 	movw	r0, #54286	@ 0xd40e
 8004aa2:	f000 fdc9 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD40F, 0xE5);
 8004aa6:	21e5      	movs	r1, #229	@ 0xe5
 8004aa8:	f24d 400f 	movw	r0, #54287	@ 0xd40f
 8004aac:	f000 fdc4 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD410, 0x01);
 8004ab0:	2101      	movs	r1, #1
 8004ab2:	f24d 4010 	movw	r0, #54288	@ 0xd410
 8004ab6:	f000 fdbf 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD411, 0x13);
 8004aba:	2113      	movs	r1, #19
 8004abc:	f24d 4011 	movw	r0, #54289	@ 0xd411
 8004ac0:	f000 fdba 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD412, 0x01);
 8004ac4:	2101      	movs	r1, #1
 8004ac6:	f24d 4012 	movw	r0, #54290	@ 0xd412
 8004aca:	f000 fdb5 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD413, 0x54);
 8004ace:	2154      	movs	r1, #84	@ 0x54
 8004ad0:	f24d 4013 	movw	r0, #54291	@ 0xd413
 8004ad4:	f000 fdb0 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD414, 0x01);
 8004ad8:	2101      	movs	r1, #1
 8004ada:	f24d 4014 	movw	r0, #54292	@ 0xd414
 8004ade:	f000 fdab 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD415, 0x82);
 8004ae2:	2182      	movs	r1, #130	@ 0x82
 8004ae4:	f24d 4015 	movw	r0, #54293	@ 0xd415
 8004ae8:	f000 fda6 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD416, 0x01);
 8004aec:	2101      	movs	r1, #1
 8004aee:	f24d 4016 	movw	r0, #54294	@ 0xd416
 8004af2:	f000 fda1 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD417, 0xCA);
 8004af6:	21ca      	movs	r1, #202	@ 0xca
 8004af8:	f24d 4017 	movw	r0, #54295	@ 0xd417
 8004afc:	f000 fd9c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD418, 0x02);
 8004b00:	2102      	movs	r1, #2
 8004b02:	f24d 4018 	movw	r0, #54296	@ 0xd418
 8004b06:	f000 fd97 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD419, 0x00);
 8004b0a:	2100      	movs	r1, #0
 8004b0c:	f24d 4019 	movw	r0, #54297	@ 0xd419
 8004b10:	f000 fd92 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD41A, 0x02);
 8004b14:	2102      	movs	r1, #2
 8004b16:	f24d 401a 	movw	r0, #54298	@ 0xd41a
 8004b1a:	f000 fd8d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD41B, 0x01);
 8004b1e:	2101      	movs	r1, #1
 8004b20:	f24d 401b 	movw	r0, #54299	@ 0xd41b
 8004b24:	f000 fd88 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD41C, 0x02);
 8004b28:	2102      	movs	r1, #2
 8004b2a:	f24d 401c 	movw	r0, #54300	@ 0xd41c
 8004b2e:	f000 fd83 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD41D, 0x34);
 8004b32:	2134      	movs	r1, #52	@ 0x34
 8004b34:	f24d 401d 	movw	r0, #54301	@ 0xd41d
 8004b38:	f000 fd7e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD41E, 0x02);
 8004b3c:	2102      	movs	r1, #2
 8004b3e:	f24d 401e 	movw	r0, #54302	@ 0xd41e
 8004b42:	f000 fd79 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD41F, 0x67);
 8004b46:	2167      	movs	r1, #103	@ 0x67
 8004b48:	f24d 401f 	movw	r0, #54303	@ 0xd41f
 8004b4c:	f000 fd74 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD420, 0x02);
 8004b50:	2102      	movs	r1, #2
 8004b52:	f24d 4020 	movw	r0, #54304	@ 0xd420
 8004b56:	f000 fd6f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD421, 0x84);
 8004b5a:	2184      	movs	r1, #132	@ 0x84
 8004b5c:	f24d 4021 	movw	r0, #54305	@ 0xd421
 8004b60:	f000 fd6a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD422, 0x02);
 8004b64:	2102      	movs	r1, #2
 8004b66:	f24d 4022 	movw	r0, #54306	@ 0xd422
 8004b6a:	f000 fd65 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD423, 0xA4);
 8004b6e:	21a4      	movs	r1, #164	@ 0xa4
 8004b70:	f24d 4023 	movw	r0, #54307	@ 0xd423
 8004b74:	f000 fd60 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD424, 0x02);
 8004b78:	2102      	movs	r1, #2
 8004b7a:	f24d 4024 	movw	r0, #54308	@ 0xd424
 8004b7e:	f000 fd5b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD425, 0xB7);
 8004b82:	21b7      	movs	r1, #183	@ 0xb7
 8004b84:	f24d 4025 	movw	r0, #54309	@ 0xd425
 8004b88:	f000 fd56 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD426, 0x02);
 8004b8c:	2102      	movs	r1, #2
 8004b8e:	f24d 4026 	movw	r0, #54310	@ 0xd426
 8004b92:	f000 fd51 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD427, 0xCF);
 8004b96:	21cf      	movs	r1, #207	@ 0xcf
 8004b98:	f24d 4027 	movw	r0, #54311	@ 0xd427
 8004b9c:	f000 fd4c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD428, 0x02);
 8004ba0:	2102      	movs	r1, #2
 8004ba2:	f24d 4028 	movw	r0, #54312	@ 0xd428
 8004ba6:	f000 fd47 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD429, 0xDE);
 8004baa:	21de      	movs	r1, #222	@ 0xde
 8004bac:	f24d 4029 	movw	r0, #54313	@ 0xd429
 8004bb0:	f000 fd42 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD42A, 0x02);
 8004bb4:	2102      	movs	r1, #2
 8004bb6:	f24d 402a 	movw	r0, #54314	@ 0xd42a
 8004bba:	f000 fd3d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD42B, 0xF2);
 8004bbe:	21f2      	movs	r1, #242	@ 0xf2
 8004bc0:	f24d 402b 	movw	r0, #54315	@ 0xd42b
 8004bc4:	f000 fd38 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD42C, 0x02);
 8004bc8:	2102      	movs	r1, #2
 8004bca:	f24d 402c 	movw	r0, #54316	@ 0xd42c
 8004bce:	f000 fd33 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD42D, 0xFE);
 8004bd2:	21fe      	movs	r1, #254	@ 0xfe
 8004bd4:	f24d 402d 	movw	r0, #54317	@ 0xd42d
 8004bd8:	f000 fd2e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD42E, 0x03);
 8004bdc:	2103      	movs	r1, #3
 8004bde:	f24d 402e 	movw	r0, #54318	@ 0xd42e
 8004be2:	f000 fd29 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD42F, 0x10);
 8004be6:	2110      	movs	r1, #16
 8004be8:	f24d 402f 	movw	r0, #54319	@ 0xd42f
 8004bec:	f000 fd24 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD430, 0x03);
 8004bf0:	2103      	movs	r1, #3
 8004bf2:	f24d 4030 	movw	r0, #54320	@ 0xd430
 8004bf6:	f000 fd1f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD431, 0x33);
 8004bfa:	2133      	movs	r1, #51	@ 0x33
 8004bfc:	f24d 4031 	movw	r0, #54321	@ 0xd431
 8004c00:	f000 fd1a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD432, 0x03);
 8004c04:	2103      	movs	r1, #3
 8004c06:	f24d 4032 	movw	r0, #54322	@ 0xd432
 8004c0a:	f000 fd15 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD433, 0x6D);
 8004c0e:	216d      	movs	r1, #109	@ 0x6d
 8004c10:	f24d 4033 	movw	r0, #54323	@ 0xd433
 8004c14:	f000 fd10 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD500, 0x00);
 8004c18:	2100      	movs	r1, #0
 8004c1a:	f44f 4055 	mov.w	r0, #54528	@ 0xd500
 8004c1e:	f000 fd0b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD501, 0x33);
 8004c22:	2133      	movs	r1, #51	@ 0x33
 8004c24:	f24d 5001 	movw	r0, #54529	@ 0xd501
 8004c28:	f000 fd06 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD502, 0x00);
 8004c2c:	2100      	movs	r1, #0
 8004c2e:	f24d 5002 	movw	r0, #54530	@ 0xd502
 8004c32:	f000 fd01 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD503, 0x34);
 8004c36:	2134      	movs	r1, #52	@ 0x34
 8004c38:	f24d 5003 	movw	r0, #54531	@ 0xd503
 8004c3c:	f000 fcfc 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD504, 0x00);
 8004c40:	2100      	movs	r1, #0
 8004c42:	f24d 5004 	movw	r0, #54532	@ 0xd504
 8004c46:	f000 fcf7 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD505, 0x3A);
 8004c4a:	213a      	movs	r1, #58	@ 0x3a
 8004c4c:	f24d 5005 	movw	r0, #54533	@ 0xd505
 8004c50:	f000 fcf2 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD506, 0x00);
 8004c54:	2100      	movs	r1, #0
 8004c56:	f24d 5006 	movw	r0, #54534	@ 0xd506
 8004c5a:	f000 fced 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD507, 0x4A);
 8004c5e:	214a      	movs	r1, #74	@ 0x4a
 8004c60:	f24d 5007 	movw	r0, #54535	@ 0xd507
 8004c64:	f000 fce8 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD508, 0x00);
 8004c68:	2100      	movs	r1, #0
 8004c6a:	f24d 5008 	movw	r0, #54536	@ 0xd508
 8004c6e:	f000 fce3 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD509, 0x5C);
 8004c72:	215c      	movs	r1, #92	@ 0x5c
 8004c74:	f24d 5009 	movw	r0, #54537	@ 0xd509
 8004c78:	f000 fcde 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD50A, 0x00);
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	f24d 500a 	movw	r0, #54538	@ 0xd50a
 8004c82:	f000 fcd9 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD50B, 0x81);
 8004c86:	2181      	movs	r1, #129	@ 0x81
 8004c88:	f24d 500b 	movw	r0, #54539	@ 0xd50b
 8004c8c:	f000 fcd4 	bl	8005638 <lcd_write_reg>

    lcd_write_reg(0xD50C, 0x00);
 8004c90:	2100      	movs	r1, #0
 8004c92:	f24d 500c 	movw	r0, #54540	@ 0xd50c
 8004c96:	f000 fccf 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD50D, 0xA6);
 8004c9a:	21a6      	movs	r1, #166	@ 0xa6
 8004c9c:	f24d 500d 	movw	r0, #54541	@ 0xd50d
 8004ca0:	f000 fcca 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD50E, 0x00);
 8004ca4:	2100      	movs	r1, #0
 8004ca6:	f24d 500e 	movw	r0, #54542	@ 0xd50e
 8004caa:	f000 fcc5 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD50F, 0xE5);
 8004cae:	21e5      	movs	r1, #229	@ 0xe5
 8004cb0:	f24d 500f 	movw	r0, #54543	@ 0xd50f
 8004cb4:	f000 fcc0 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD510, 0x01);
 8004cb8:	2101      	movs	r1, #1
 8004cba:	f24d 5010 	movw	r0, #54544	@ 0xd510
 8004cbe:	f000 fcbb 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD511, 0x13);
 8004cc2:	2113      	movs	r1, #19
 8004cc4:	f24d 5011 	movw	r0, #54545	@ 0xd511
 8004cc8:	f000 fcb6 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD512, 0x01);
 8004ccc:	2101      	movs	r1, #1
 8004cce:	f24d 5012 	movw	r0, #54546	@ 0xd512
 8004cd2:	f000 fcb1 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD513, 0x54);
 8004cd6:	2154      	movs	r1, #84	@ 0x54
 8004cd8:	f24d 5013 	movw	r0, #54547	@ 0xd513
 8004cdc:	f000 fcac 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD514, 0x01);
 8004ce0:	2101      	movs	r1, #1
 8004ce2:	f24d 5014 	movw	r0, #54548	@ 0xd514
 8004ce6:	f000 fca7 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD515, 0x82);
 8004cea:	2182      	movs	r1, #130	@ 0x82
 8004cec:	f24d 5015 	movw	r0, #54549	@ 0xd515
 8004cf0:	f000 fca2 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD516, 0x01);
 8004cf4:	2101      	movs	r1, #1
 8004cf6:	f24d 5016 	movw	r0, #54550	@ 0xd516
 8004cfa:	f000 fc9d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD517, 0xCA);
 8004cfe:	21ca      	movs	r1, #202	@ 0xca
 8004d00:	f24d 5017 	movw	r0, #54551	@ 0xd517
 8004d04:	f000 fc98 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD518, 0x02);
 8004d08:	2102      	movs	r1, #2
 8004d0a:	f24d 5018 	movw	r0, #54552	@ 0xd518
 8004d0e:	f000 fc93 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD519, 0x00);
 8004d12:	2100      	movs	r1, #0
 8004d14:	f24d 5019 	movw	r0, #54553	@ 0xd519
 8004d18:	f000 fc8e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD51A, 0x02);
 8004d1c:	2102      	movs	r1, #2
 8004d1e:	f24d 501a 	movw	r0, #54554	@ 0xd51a
 8004d22:	f000 fc89 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD51B, 0x01);
 8004d26:	2101      	movs	r1, #1
 8004d28:	f24d 501b 	movw	r0, #54555	@ 0xd51b
 8004d2c:	f000 fc84 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD51C, 0x02);
 8004d30:	2102      	movs	r1, #2
 8004d32:	f24d 501c 	movw	r0, #54556	@ 0xd51c
 8004d36:	f000 fc7f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD51D, 0x34);
 8004d3a:	2134      	movs	r1, #52	@ 0x34
 8004d3c:	f24d 501d 	movw	r0, #54557	@ 0xd51d
 8004d40:	f000 fc7a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD51E, 0x02);
 8004d44:	2102      	movs	r1, #2
 8004d46:	f24d 501e 	movw	r0, #54558	@ 0xd51e
 8004d4a:	f000 fc75 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD51F, 0x67);
 8004d4e:	2167      	movs	r1, #103	@ 0x67
 8004d50:	f24d 501f 	movw	r0, #54559	@ 0xd51f
 8004d54:	f000 fc70 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD520, 0x02);
 8004d58:	2102      	movs	r1, #2
 8004d5a:	f24d 5020 	movw	r0, #54560	@ 0xd520
 8004d5e:	f000 fc6b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD521, 0x84);
 8004d62:	2184      	movs	r1, #132	@ 0x84
 8004d64:	f24d 5021 	movw	r0, #54561	@ 0xd521
 8004d68:	f000 fc66 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD522, 0x02);
 8004d6c:	2102      	movs	r1, #2
 8004d6e:	f24d 5022 	movw	r0, #54562	@ 0xd522
 8004d72:	f000 fc61 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD523, 0xA4);
 8004d76:	21a4      	movs	r1, #164	@ 0xa4
 8004d78:	f24d 5023 	movw	r0, #54563	@ 0xd523
 8004d7c:	f000 fc5c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD524, 0x02);
 8004d80:	2102      	movs	r1, #2
 8004d82:	f24d 5024 	movw	r0, #54564	@ 0xd524
 8004d86:	f000 fc57 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD525, 0xB7);
 8004d8a:	21b7      	movs	r1, #183	@ 0xb7
 8004d8c:	f24d 5025 	movw	r0, #54565	@ 0xd525
 8004d90:	f000 fc52 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD526, 0x02);
 8004d94:	2102      	movs	r1, #2
 8004d96:	f24d 5026 	movw	r0, #54566	@ 0xd526
 8004d9a:	f000 fc4d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD527, 0xCF);
 8004d9e:	21cf      	movs	r1, #207	@ 0xcf
 8004da0:	f24d 5027 	movw	r0, #54567	@ 0xd527
 8004da4:	f000 fc48 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD528, 0x02);
 8004da8:	2102      	movs	r1, #2
 8004daa:	f24d 5028 	movw	r0, #54568	@ 0xd528
 8004dae:	f000 fc43 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD529, 0xDE);
 8004db2:	21de      	movs	r1, #222	@ 0xde
 8004db4:	f24d 5029 	movw	r0, #54569	@ 0xd529
 8004db8:	f000 fc3e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD52A, 0x02);
 8004dbc:	2102      	movs	r1, #2
 8004dbe:	f24d 502a 	movw	r0, #54570	@ 0xd52a
 8004dc2:	f000 fc39 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD52B, 0xF2);
 8004dc6:	21f2      	movs	r1, #242	@ 0xf2
 8004dc8:	f24d 502b 	movw	r0, #54571	@ 0xd52b
 8004dcc:	f000 fc34 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD52C, 0x02);
 8004dd0:	2102      	movs	r1, #2
 8004dd2:	f24d 502c 	movw	r0, #54572	@ 0xd52c
 8004dd6:	f000 fc2f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD52D, 0xFE);
 8004dda:	21fe      	movs	r1, #254	@ 0xfe
 8004ddc:	f24d 502d 	movw	r0, #54573	@ 0xd52d
 8004de0:	f000 fc2a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD52E, 0x03);
 8004de4:	2103      	movs	r1, #3
 8004de6:	f24d 502e 	movw	r0, #54574	@ 0xd52e
 8004dea:	f000 fc25 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD52F, 0x10);
 8004dee:	2110      	movs	r1, #16
 8004df0:	f24d 502f 	movw	r0, #54575	@ 0xd52f
 8004df4:	f000 fc20 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD530, 0x03);
 8004df8:	2103      	movs	r1, #3
 8004dfa:	f24d 5030 	movw	r0, #54576	@ 0xd530
 8004dfe:	f000 fc1b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD531, 0x33);
 8004e02:	2133      	movs	r1, #51	@ 0x33
 8004e04:	f24d 5031 	movw	r0, #54577	@ 0xd531
 8004e08:	f000 fc16 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD532, 0x03);
 8004e0c:	2103      	movs	r1, #3
 8004e0e:	f24d 5032 	movw	r0, #54578	@ 0xd532
 8004e12:	f000 fc11 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD533, 0x6D);
 8004e16:	216d      	movs	r1, #109	@ 0x6d
 8004e18:	f24d 5033 	movw	r0, #54579	@ 0xd533
 8004e1c:	f000 fc0c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD600, 0x00);
 8004e20:	2100      	movs	r1, #0
 8004e22:	f44f 4056 	mov.w	r0, #54784	@ 0xd600
 8004e26:	f000 fc07 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD601, 0x33);
 8004e2a:	2133      	movs	r1, #51	@ 0x33
 8004e2c:	f24d 6001 	movw	r0, #54785	@ 0xd601
 8004e30:	f000 fc02 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD602, 0x00);
 8004e34:	2100      	movs	r1, #0
 8004e36:	f24d 6002 	movw	r0, #54786	@ 0xd602
 8004e3a:	f000 fbfd 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD603, 0x34);
 8004e3e:	2134      	movs	r1, #52	@ 0x34
 8004e40:	f24d 6003 	movw	r0, #54787	@ 0xd603
 8004e44:	f000 fbf8 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD604, 0x00);
 8004e48:	2100      	movs	r1, #0
 8004e4a:	f24d 6004 	movw	r0, #54788	@ 0xd604
 8004e4e:	f000 fbf3 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD605, 0x3A);
 8004e52:	213a      	movs	r1, #58	@ 0x3a
 8004e54:	f24d 6005 	movw	r0, #54789	@ 0xd605
 8004e58:	f000 fbee 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD606, 0x00);
 8004e5c:	2100      	movs	r1, #0
 8004e5e:	f24d 6006 	movw	r0, #54790	@ 0xd606
 8004e62:	f000 fbe9 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD607, 0x4A);
 8004e66:	214a      	movs	r1, #74	@ 0x4a
 8004e68:	f24d 6007 	movw	r0, #54791	@ 0xd607
 8004e6c:	f000 fbe4 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD608, 0x00);
 8004e70:	2100      	movs	r1, #0
 8004e72:	f24d 6008 	movw	r0, #54792	@ 0xd608
 8004e76:	f000 fbdf 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD609, 0x5C);
 8004e7a:	215c      	movs	r1, #92	@ 0x5c
 8004e7c:	f24d 6009 	movw	r0, #54793	@ 0xd609
 8004e80:	f000 fbda 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD60A, 0x00);
 8004e84:	2100      	movs	r1, #0
 8004e86:	f24d 600a 	movw	r0, #54794	@ 0xd60a
 8004e8a:	f000 fbd5 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD60B, 0x81);
 8004e8e:	2181      	movs	r1, #129	@ 0x81
 8004e90:	f24d 600b 	movw	r0, #54795	@ 0xd60b
 8004e94:	f000 fbd0 	bl	8005638 <lcd_write_reg>

    lcd_write_reg(0xD60C, 0x00);
 8004e98:	2100      	movs	r1, #0
 8004e9a:	f24d 600c 	movw	r0, #54796	@ 0xd60c
 8004e9e:	f000 fbcb 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD60D, 0xA6);
 8004ea2:	21a6      	movs	r1, #166	@ 0xa6
 8004ea4:	f24d 600d 	movw	r0, #54797	@ 0xd60d
 8004ea8:	f000 fbc6 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD60E, 0x00);
 8004eac:	2100      	movs	r1, #0
 8004eae:	f24d 600e 	movw	r0, #54798	@ 0xd60e
 8004eb2:	f000 fbc1 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD60F, 0xE5);
 8004eb6:	21e5      	movs	r1, #229	@ 0xe5
 8004eb8:	f24d 600f 	movw	r0, #54799	@ 0xd60f
 8004ebc:	f000 fbbc 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD610, 0x01);
 8004ec0:	2101      	movs	r1, #1
 8004ec2:	f24d 6010 	movw	r0, #54800	@ 0xd610
 8004ec6:	f000 fbb7 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD611, 0x13);
 8004eca:	2113      	movs	r1, #19
 8004ecc:	f24d 6011 	movw	r0, #54801	@ 0xd611
 8004ed0:	f000 fbb2 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD612, 0x01);
 8004ed4:	2101      	movs	r1, #1
 8004ed6:	f24d 6012 	movw	r0, #54802	@ 0xd612
 8004eda:	f000 fbad 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD613, 0x54);
 8004ede:	2154      	movs	r1, #84	@ 0x54
 8004ee0:	f24d 6013 	movw	r0, #54803	@ 0xd613
 8004ee4:	f000 fba8 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD614, 0x01);
 8004ee8:	2101      	movs	r1, #1
 8004eea:	f24d 6014 	movw	r0, #54804	@ 0xd614
 8004eee:	f000 fba3 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD615, 0x82);
 8004ef2:	2182      	movs	r1, #130	@ 0x82
 8004ef4:	f24d 6015 	movw	r0, #54805	@ 0xd615
 8004ef8:	f000 fb9e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD616, 0x01);
 8004efc:	2101      	movs	r1, #1
 8004efe:	f24d 6016 	movw	r0, #54806	@ 0xd616
 8004f02:	f000 fb99 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD617, 0xCA);
 8004f06:	21ca      	movs	r1, #202	@ 0xca
 8004f08:	f24d 6017 	movw	r0, #54807	@ 0xd617
 8004f0c:	f000 fb94 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD618, 0x02);
 8004f10:	2102      	movs	r1, #2
 8004f12:	f24d 6018 	movw	r0, #54808	@ 0xd618
 8004f16:	f000 fb8f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD619, 0x00);
 8004f1a:	2100      	movs	r1, #0
 8004f1c:	f24d 6019 	movw	r0, #54809	@ 0xd619
 8004f20:	f000 fb8a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD61A, 0x02);
 8004f24:	2102      	movs	r1, #2
 8004f26:	f24d 601a 	movw	r0, #54810	@ 0xd61a
 8004f2a:	f000 fb85 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD61B, 0x01);
 8004f2e:	2101      	movs	r1, #1
 8004f30:	f24d 601b 	movw	r0, #54811	@ 0xd61b
 8004f34:	f000 fb80 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD61C, 0x02);
 8004f38:	2102      	movs	r1, #2
 8004f3a:	f24d 601c 	movw	r0, #54812	@ 0xd61c
 8004f3e:	f000 fb7b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD61D, 0x34);
 8004f42:	2134      	movs	r1, #52	@ 0x34
 8004f44:	f24d 601d 	movw	r0, #54813	@ 0xd61d
 8004f48:	f000 fb76 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD61E, 0x02);
 8004f4c:	2102      	movs	r1, #2
 8004f4e:	f24d 601e 	movw	r0, #54814	@ 0xd61e
 8004f52:	f000 fb71 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD61F, 0x67);
 8004f56:	2167      	movs	r1, #103	@ 0x67
 8004f58:	f24d 601f 	movw	r0, #54815	@ 0xd61f
 8004f5c:	f000 fb6c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD620, 0x02);
 8004f60:	2102      	movs	r1, #2
 8004f62:	f24d 6020 	movw	r0, #54816	@ 0xd620
 8004f66:	f000 fb67 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD621, 0x84);
 8004f6a:	2184      	movs	r1, #132	@ 0x84
 8004f6c:	f24d 6021 	movw	r0, #54817	@ 0xd621
 8004f70:	f000 fb62 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD622, 0x02);
 8004f74:	2102      	movs	r1, #2
 8004f76:	f24d 6022 	movw	r0, #54818	@ 0xd622
 8004f7a:	f000 fb5d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD623, 0xA4);
 8004f7e:	21a4      	movs	r1, #164	@ 0xa4
 8004f80:	f24d 6023 	movw	r0, #54819	@ 0xd623
 8004f84:	f000 fb58 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD624, 0x02);
 8004f88:	2102      	movs	r1, #2
 8004f8a:	f24d 6024 	movw	r0, #54820	@ 0xd624
 8004f8e:	f000 fb53 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD625, 0xB7);
 8004f92:	21b7      	movs	r1, #183	@ 0xb7
 8004f94:	f24d 6025 	movw	r0, #54821	@ 0xd625
 8004f98:	f000 fb4e 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD626, 0x02);
 8004f9c:	2102      	movs	r1, #2
 8004f9e:	f24d 6026 	movw	r0, #54822	@ 0xd626
 8004fa2:	f000 fb49 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD627, 0xCF);
 8004fa6:	21cf      	movs	r1, #207	@ 0xcf
 8004fa8:	f24d 6027 	movw	r0, #54823	@ 0xd627
 8004fac:	f000 fb44 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD628, 0x02);
 8004fb0:	2102      	movs	r1, #2
 8004fb2:	f24d 6028 	movw	r0, #54824	@ 0xd628
 8004fb6:	f000 fb3f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD629, 0xDE);
 8004fba:	21de      	movs	r1, #222	@ 0xde
 8004fbc:	f24d 6029 	movw	r0, #54825	@ 0xd629
 8004fc0:	f000 fb3a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD62A, 0x02);
 8004fc4:	2102      	movs	r1, #2
 8004fc6:	f24d 602a 	movw	r0, #54826	@ 0xd62a
 8004fca:	f000 fb35 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD62B, 0xF2);
 8004fce:	21f2      	movs	r1, #242	@ 0xf2
 8004fd0:	f24d 602b 	movw	r0, #54827	@ 0xd62b
 8004fd4:	f000 fb30 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD62C, 0x02);
 8004fd8:	2102      	movs	r1, #2
 8004fda:	f24d 602c 	movw	r0, #54828	@ 0xd62c
 8004fde:	f000 fb2b 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD62D, 0xFE);
 8004fe2:	21fe      	movs	r1, #254	@ 0xfe
 8004fe4:	f24d 602d 	movw	r0, #54829	@ 0xd62d
 8004fe8:	f000 fb26 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD62E, 0x03);
 8004fec:	2103      	movs	r1, #3
 8004fee:	f24d 602e 	movw	r0, #54830	@ 0xd62e
 8004ff2:	f000 fb21 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD62F, 0x10);
 8004ff6:	2110      	movs	r1, #16
 8004ff8:	f24d 602f 	movw	r0, #54831	@ 0xd62f
 8004ffc:	f000 fb1c 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD630, 0x03);
 8005000:	2103      	movs	r1, #3
 8005002:	f24d 6030 	movw	r0, #54832	@ 0xd630
 8005006:	f000 fb17 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD631, 0x33);
 800500a:	2133      	movs	r1, #51	@ 0x33
 800500c:	f24d 6031 	movw	r0, #54833	@ 0xd631
 8005010:	f000 fb12 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD632, 0x03);
 8005014:	2103      	movs	r1, #3
 8005016:	f24d 6032 	movw	r0, #54834	@ 0xd632
 800501a:	f000 fb0d 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xD633, 0x6D);
 800501e:	216d      	movs	r1, #109	@ 0x6d
 8005020:	f24d 6033 	movw	r0, #54835	@ 0xd633
 8005024:	f000 fb08 	bl	8005638 <lcd_write_reg>
    /* LV2 Page 0 enable */
    lcd_write_reg(0xF000, 0x55);
 8005028:	2155      	movs	r1, #85	@ 0x55
 800502a:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 800502e:	f000 fb03 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 8005032:	21aa      	movs	r1, #170	@ 0xaa
 8005034:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8005038:	f000 fafe 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 800503c:	2152      	movs	r1, #82	@ 0x52
 800503e:	f24f 0002 	movw	r0, #61442	@ 0xf002
 8005042:	f000 faf9 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8005046:	2108      	movs	r1, #8
 8005048:	f24f 0003 	movw	r0, #61443	@ 0xf003
 800504c:	f000 faf4 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x00);
 8005050:	2100      	movs	r1, #0
 8005052:	f24f 0004 	movw	r0, #61444	@ 0xf004
 8005056:	f000 faef 	bl	8005638 <lcd_write_reg>
    /* Display control */
    lcd_write_reg(0xB100, 0xCC);
 800505a:	21cc      	movs	r1, #204	@ 0xcc
 800505c:	f44f 4031 	mov.w	r0, #45312	@ 0xb100
 8005060:	f000 faea 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x00);
 8005064:	2100      	movs	r1, #0
 8005066:	f24b 1001 	movw	r0, #45313	@ 0xb101
 800506a:	f000 fae5 	bl	8005638 <lcd_write_reg>
    /* Source hold time */
    lcd_write_reg(0xB600, 0x05);
 800506e:	2105      	movs	r1, #5
 8005070:	f44f 4036 	mov.w	r0, #46592	@ 0xb600
 8005074:	f000 fae0 	bl	8005638 <lcd_write_reg>
    /* Gate EQ control */
    lcd_write_reg(0xB700, 0x70);
 8005078:	2170      	movs	r1, #112	@ 0x70
 800507a:	f44f 4037 	mov.w	r0, #46848	@ 0xb700
 800507e:	f000 fadb 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x70);
 8005082:	2170      	movs	r1, #112	@ 0x70
 8005084:	f24b 7001 	movw	r0, #46849	@ 0xb701
 8005088:	f000 fad6 	bl	8005638 <lcd_write_reg>
    /* Source EQ control (Mode 2) */
    lcd_write_reg(0xB800, 0x01);
 800508c:	2101      	movs	r1, #1
 800508e:	f44f 4038 	mov.w	r0, #47104	@ 0xb800
 8005092:	f000 fad1 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x03);
 8005096:	2103      	movs	r1, #3
 8005098:	f64b 0001 	movw	r0, #47105	@ 0xb801
 800509c:	f000 facc 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x03);
 80050a0:	2103      	movs	r1, #3
 80050a2:	f64b 0002 	movw	r0, #47106	@ 0xb802
 80050a6:	f000 fac7 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xB803, 0x03);
 80050aa:	2103      	movs	r1, #3
 80050ac:	f64b 0003 	movw	r0, #47107	@ 0xb803
 80050b0:	f000 fac2 	bl	8005638 <lcd_write_reg>
    /* Inversion mode (2-dot) */
    lcd_write_reg(0xBC00, 0x02);
 80050b4:	2102      	movs	r1, #2
 80050b6:	f44f 403c 	mov.w	r0, #48128	@ 0xbc00
 80050ba:	f000 fabd 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x00);
 80050be:	2100      	movs	r1, #0
 80050c0:	f64b 4001 	movw	r0, #48129	@ 0xbc01
 80050c4:	f000 fab8 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 80050c8:	2100      	movs	r1, #0
 80050ca:	f64b 4002 	movw	r0, #48130	@ 0xbc02
 80050ce:	f000 fab3 	bl	8005638 <lcd_write_reg>
    /* Timing control 4H w/ 4-delay */
    lcd_write_reg(0xC900, 0xD0);
 80050d2:	21d0      	movs	r1, #208	@ 0xd0
 80050d4:	f44f 4049 	mov.w	r0, #51456	@ 0xc900
 80050d8:	f000 faae 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xC901, 0x02);
 80050dc:	2102      	movs	r1, #2
 80050de:	f64c 1001 	movw	r0, #51457	@ 0xc901
 80050e2:	f000 faa9 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xC902, 0x50);
 80050e6:	2150      	movs	r1, #80	@ 0x50
 80050e8:	f64c 1002 	movw	r0, #51458	@ 0xc902
 80050ec:	f000 faa4 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xC903, 0x50);
 80050f0:	2150      	movs	r1, #80	@ 0x50
 80050f2:	f64c 1003 	movw	r0, #51459	@ 0xc903
 80050f6:	f000 fa9f 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0xC904, 0x50);
 80050fa:	2150      	movs	r1, #80	@ 0x50
 80050fc:	f64c 1004 	movw	r0, #51460	@ 0xc904
 8005100:	f000 fa9a 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0x3500, 0x00);
 8005104:	2100      	movs	r1, #0
 8005106:	f44f 5054 	mov.w	r0, #13568	@ 0x3500
 800510a:	f000 fa95 	bl	8005638 <lcd_write_reg>
    lcd_write_reg(0x3A00, 0x55); /* 16-bit/pixel */
 800510e:	2155      	movs	r1, #85	@ 0x55
 8005110:	f44f 5068 	mov.w	r0, #14848	@ 0x3a00
 8005114:	f000 fa90 	bl	8005638 <lcd_write_reg>
    lcd_wr_regno(0x1100);
 8005118:	f44f 5088 	mov.w	r0, #4352	@ 0x1100
 800511c:	f000 fa78 	bl	8005610 <lcd_wr_regno>
    delay_us(120);
 8005120:	2078      	movs	r0, #120	@ 0x78
 8005122:	f004 fb1d 	bl	8009760 <delay_us>
    lcd_wr_regno(0x2900);
 8005126:	f44f 5024 	mov.w	r0, #10496	@ 0x2900
 800512a:	f000 fa71 	bl	8005610 <lcd_wr_regno>
}
 800512e:	bf00      	nop
 8005130:	bd80      	pop	{r7, pc}

08005132 <lcd_ex_ili9806_reginit>:
 * @brief       ILI9806
 * @param       
 * @retval      
 */
void lcd_ex_ili9806_reginit(void)
{
 8005132:	b580      	push	{r7, lr}
 8005134:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xFF); /* EXTC Command Set enable register */
 8005136:	20ff      	movs	r0, #255	@ 0xff
 8005138:	f000 fa6a 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0xFF);
 800513c:	20ff      	movs	r0, #255	@ 0xff
 800513e:	f000 fa53 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x98);
 8005142:	2098      	movs	r0, #152	@ 0x98
 8005144:	f000 fa50 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x06);
 8005148:	2006      	movs	r0, #6
 800514a:	f000 fa4d 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xBC); /* GIP 1 */
 800514e:	20bc      	movs	r0, #188	@ 0xbc
 8005150:	f000 fa5e 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8005154:	2001      	movs	r0, #1
 8005156:	f000 fa47 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 800515a:	200f      	movs	r0, #15
 800515c:	f000 fa44 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x61);
 8005160:	2061      	movs	r0, #97	@ 0x61
 8005162:	f000 fa41 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005166:	20ff      	movs	r0, #255	@ 0xff
 8005168:	f000 fa3e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);
 800516c:	2001      	movs	r0, #1
 800516e:	f000 fa3b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8005172:	2001      	movs	r0, #1
 8005174:	f000 fa38 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8005178:	200b      	movs	r0, #11
 800517a:	f000 fa35 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x10);
 800517e:	2010      	movs	r0, #16
 8005180:	f000 fa32 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x37);
 8005184:	2037      	movs	r0, #55	@ 0x37
 8005186:	f000 fa2f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x63);
 800518a:	2063      	movs	r0, #99	@ 0x63
 800518c:	f000 fa2c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005190:	20ff      	movs	r0, #255	@ 0xff
 8005192:	f000 fa29 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005196:	20ff      	movs	r0, #255	@ 0xff
 8005198:	f000 fa26 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);
 800519c:	2001      	movs	r0, #1
 800519e:	f000 fa23 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);
 80051a2:	2001      	movs	r0, #1
 80051a4:	f000 fa20 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80051a8:	2000      	movs	r0, #0
 80051aa:	f000 fa1d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80051ae:	2000      	movs	r0, #0
 80051b0:	f000 fa1a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80051b4:	20ff      	movs	r0, #255	@ 0xff
 80051b6:	f000 fa17 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x52);
 80051ba:	2052      	movs	r0, #82	@ 0x52
 80051bc:	f000 fa14 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);
 80051c0:	2001      	movs	r0, #1
 80051c2:	f000 fa11 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80051c6:	2000      	movs	r0, #0
 80051c8:	f000 fa0e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x40);
 80051cc:	2040      	movs	r0, #64	@ 0x40
 80051ce:	f000 fa0b 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xBD); /* GIP 2 */
 80051d2:	20bd      	movs	r0, #189	@ 0xbd
 80051d4:	f000 fa1c 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x01);
 80051d8:	2001      	movs	r0, #1
 80051da:	f000 fa05 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x23);
 80051de:	2023      	movs	r0, #35	@ 0x23
 80051e0:	f000 fa02 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x45);
 80051e4:	2045      	movs	r0, #69	@ 0x45
 80051e6:	f000 f9ff 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x67);
 80051ea:	2067      	movs	r0, #103	@ 0x67
 80051ec:	f000 f9fc 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);
 80051f0:	2001      	movs	r0, #1
 80051f2:	f000 f9f9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x23);
 80051f6:	2023      	movs	r0, #35	@ 0x23
 80051f8:	f000 f9f6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x45);
 80051fc:	2045      	movs	r0, #69	@ 0x45
 80051fe:	f000 f9f3 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x67);
 8005202:	2067      	movs	r0, #103	@ 0x67
 8005204:	f000 f9f0 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* GIP 3 */
 8005208:	20be      	movs	r0, #190	@ 0xbe
 800520a:	f000 fa01 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800520e:	2000      	movs	r0, #0
 8005210:	f000 f9ea 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8005214:	2001      	movs	r0, #1
 8005216:	f000 f9e7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xAB);
 800521a:	20ab      	movs	r0, #171	@ 0xab
 800521c:	f000 f9e4 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x60);
 8005220:	2060      	movs	r0, #96	@ 0x60
 8005222:	f000 f9e1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x22);
 8005226:	2022      	movs	r0, #34	@ 0x22
 8005228:	f000 f9de 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x22);
 800522c:	2022      	movs	r0, #34	@ 0x22
 800522e:	f000 f9db 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x22);
 8005232:	2022      	movs	r0, #34	@ 0x22
 8005234:	f000 f9d8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x22);
 8005238:	2022      	movs	r0, #34	@ 0x22
 800523a:	f000 f9d5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x22);
 800523e:	2022      	movs	r0, #34	@ 0x22
 8005240:	f000 f9d2 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xC7); /* VCOM Control */
 8005244:	20c7      	movs	r0, #199	@ 0xc7
 8005246:	f000 f9e3 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x36);
 800524a:	2036      	movs	r0, #54	@ 0x36
 800524c:	f000 f9cc 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xED); /* EN_volt_reg VGMP / VGMN /VGSP / VGSN voltage to output */
 8005250:	20ed      	movs	r0, #237	@ 0xed
 8005252:	f000 f9dd 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x7F);
 8005256:	207f      	movs	r0, #127	@ 0x7f
 8005258:	f000 f9c6 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 800525c:	200f      	movs	r0, #15
 800525e:	f000 f9c3 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0XC0); /* Power Control 1 Setting AVDD / AVEE / VGH / VGL */
 8005262:	20c0      	movs	r0, #192	@ 0xc0
 8005264:	f000 f9d4 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x0F);
 8005268:	200f      	movs	r0, #15
 800526a:	f000 f9bd 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0B);
 800526e:	200b      	movs	r0, #11
 8005270:	f000 f9ba 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* VGH 15V,VGLO-10V */
 8005274:	200a      	movs	r0, #10
 8005276:	f000 f9b7 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0XFC); /* AVDD / AVEE generated by internal pumping. */
 800527a:	20fc      	movs	r0, #252	@ 0xfc
 800527c:	f000 f9c8 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x08);
 8005280:	2008      	movs	r0, #8
 8005282:	f000 f9b1 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0XDF);
 8005286:	20df      	movs	r0, #223	@ 0xdf
 8005288:	f000 f9c2 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800528c:	2000      	movs	r0, #0
 800528e:	f000 f9ab 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005292:	2000      	movs	r0, #0
 8005294:	f000 f9a8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005298:	2000      	movs	r0, #0
 800529a:	f000 f9a5 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800529e:	2000      	movs	r0, #0
 80052a0:	f000 f9a2 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80052a4:	2000      	movs	r0, #0
 80052a6:	f000 f99f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x20);
 80052aa:	2020      	movs	r0, #32
 80052ac:	f000 f99c 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0XF3); /* DVDD Voltage Setting */
 80052b0:	20f3      	movs	r0, #243	@ 0xf3
 80052b2:	f000 f9ad 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x74);
 80052b6:	2074      	movs	r0, #116	@ 0x74
 80052b8:	f000 f996 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Inversion Type */
 80052bc:	20b4      	movs	r0, #180	@ 0xb4
 80052be:	f000 f9a7 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02 */
 80052c2:	2000      	movs	r0, #0
 80052c4:	f000 f990 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 80052c8:	2000      	movs	r0, #0
 80052ca:	f000 f98d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 80052ce:	2000      	movs	r0, #0
 80052d0:	f000 f98a 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xF7); /* Resolution Control */
 80052d4:	20f7      	movs	r0, #247	@ 0xf7
 80052d6:	f000 f99b 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x82);  /* 480*800 */
 80052da:	2082      	movs	r0, #130	@ 0x82
 80052dc:	f000 f984 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB1); /* FRAME RATE Setting */
 80052e0:	20b1      	movs	r0, #177	@ 0xb1
 80052e2:	f000 f995 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80052e6:	2000      	movs	r0, #0
 80052e8:	f000 f97e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x13);
 80052ec:	2013      	movs	r0, #19
 80052ee:	f000 f97b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x13);
 80052f2:	2013      	movs	r0, #19
 80052f4:	f000 f978 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0XF2); /* CR_EQ_PC_SDT  #C0,06,40,28 */
 80052f8:	20f2      	movs	r0, #242	@ 0xf2
 80052fa:	f000 f989 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x80);
 80052fe:	2080      	movs	r0, #128	@ 0x80
 8005300:	f000 f972 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x04);
 8005304:	2004      	movs	r0, #4
 8005306:	f000 f96f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x40);
 800530a:	2040      	movs	r0, #64	@ 0x40
 800530c:	f000 f96c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x28);
 8005310:	2028      	movs	r0, #40	@ 0x28
 8005312:	f000 f969 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0XC1); /* Power Control 2  SD OP Bias_VRH1_VRH2_EXT_CPCK_SEL */
 8005316:	20c1      	movs	r0, #193	@ 0xc1
 8005318:	f000 f97a 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x17);
 800531c:	2017      	movs	r0, #23
 800531e:	f000 f963 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMP */
 8005322:	2088      	movs	r0, #136	@ 0x88
 8005324:	f000 f960 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMN */
 8005328:	2088      	movs	r0, #136	@ 0x88
 800532a:	f000 f95d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x20);
 800532e:	2020      	movs	r0, #32
 8005330:	f000 f95a 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Positive Gamma Control */
 8005334:	20e0      	movs	r0, #224	@ 0xe0
 8005336:	f000 f96b 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 800533a:	2000      	movs	r0, #0
 800533c:	f000 f954 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P2 */
 8005340:	200a      	movs	r0, #10
 8005342:	f000 f951 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x12);  /* P3 */
 8005346:	2012      	movs	r0, #18
 8005348:	f000 f94e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x10);  /* P4 */
 800534c:	2010      	movs	r0, #16
 800534e:	f000 f94b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 8005352:	200e      	movs	r0, #14
 8005354:	f000 f948 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x20);  /* P6 */
 8005358:	2020      	movs	r0, #32
 800535a:	f000 f945 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xCC);  /* P7 */
 800535e:	20cc      	movs	r0, #204	@ 0xcc
 8005360:	f000 f942 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x07);  /* P8 */
 8005364:	2007      	movs	r0, #7
 8005366:	f000 f93f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 800536a:	2006      	movs	r0, #6
 800536c:	f000 f93c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P10 */
 8005370:	200b      	movs	r0, #11
 8005372:	f000 f939 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P11 */
 8005376:	200e      	movs	r0, #14
 8005378:	f000 f936 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P12 */
 800537c:	200f      	movs	r0, #15
 800537e:	f000 f933 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P13 */
 8005382:	200d      	movs	r0, #13
 8005384:	f000 f930 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 8005388:	2015      	movs	r0, #21
 800538a:	f000 f92d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x10);  /* P15 */
 800538e:	2010      	movs	r0, #16
 8005390:	f000 f92a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 8005394:	2000      	movs	r0, #0
 8005396:	f000 f927 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xE1); /* Negative Gamma Correction */
 800539a:	20e1      	movs	r0, #225	@ 0xe1
 800539c:	f000 f938 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 80053a0:	2000      	movs	r0, #0
 80053a2:	f000 f921 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P2 */
 80053a6:	200b      	movs	r0, #11
 80053a8:	f000 f91e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x13);  /* P3 */
 80053ac:	2013      	movs	r0, #19
 80053ae:	f000 f91b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P4 */
 80053b2:	200d      	movs	r0, #13
 80053b4:	f000 f918 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 80053b8:	200e      	movs	r0, #14
 80053ba:	f000 f915 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x1B);  /* P6 */
 80053be:	201b      	movs	r0, #27
 80053c0:	f000 f912 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x71);  /* P7 */
 80053c4:	2071      	movs	r0, #113	@ 0x71
 80053c6:	f000 f90f 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P8 */
 80053ca:	2006      	movs	r0, #6
 80053cc:	f000 f90c 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 80053d0:	2006      	movs	r0, #6
 80053d2:	f000 f909 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P10 */
 80053d6:	200a      	movs	r0, #10
 80053d8:	f000 f906 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P11 */
 80053dc:	200f      	movs	r0, #15
 80053de:	f000 f903 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P12 */
 80053e2:	200e      	movs	r0, #14
 80053e4:	f000 f900 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P13 */
 80053e8:	200f      	movs	r0, #15
 80053ea:	f000 f8fd 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 80053ee:	2015      	movs	r0, #21
 80053f0:	f000 f8fa 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x0C);  /* P15 */
 80053f4:	200c      	movs	r0, #12
 80053f6:	f000 f8f7 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 80053fa:	2000      	movs	r0, #0
 80053fc:	f000 f8f4 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x2a);
 8005400:	202a      	movs	r0, #42	@ 0x2a
 8005402:	f000 f905 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005406:	2000      	movs	r0, #0
 8005408:	f000 f8ee 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800540c:	2000      	movs	r0, #0
 800540e:	f000 f8eb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8005412:	2001      	movs	r0, #1
 8005414:	f000 f8e8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xdf);
 8005418:	20df      	movs	r0, #223	@ 0xdf
 800541a:	f000 f8e5 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x2b);
 800541e:	202b      	movs	r0, #43	@ 0x2b
 8005420:	f000 f8f6 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005424:	2000      	movs	r0, #0
 8005426:	f000 f8df 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800542a:	2000      	movs	r0, #0
 800542c:	f000 f8dc 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x03);
 8005430:	2003      	movs	r0, #3
 8005432:	f000 f8d9 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x1f);
 8005436:	201f      	movs	r0, #31
 8005438:	f000 f8d6 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x3A); /* Pixel Format */
 800543c:	203a      	movs	r0, #58	@ 0x3a
 800543e:	f000 f8e7 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x55);
 8005442:	2055      	movs	r0, #85	@ 0x55
 8005444:	f000 f8d0 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x36); /* Memory Access Control */
 8005448:	2036      	movs	r0, #54	@ 0x36
 800544a:	f000 f8e1 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02-180 */
 800544e:	2000      	movs	r0, #0
 8005450:	f000 f8ca 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x11);
 8005454:	2011      	movs	r0, #17
 8005456:	f000 f8db 	bl	8005610 <lcd_wr_regno>
    delay_ms(120);
 800545a:	2078      	movs	r0, #120	@ 0x78
 800545c:	f004 f9be 	bl	80097dc <delay_ms>
    lcd_wr_regno(0x29);
 8005460:	2029      	movs	r0, #41	@ 0x29
 8005462:	f000 f8d5 	bl	8005610 <lcd_wr_regno>
    delay_ms(20);
 8005466:	2014      	movs	r0, #20
 8005468:	f004 f9b8 	bl	80097dc <delay_ms>
    lcd_wr_regno(0x2C);
 800546c:	202c      	movs	r0, #44	@ 0x2c
 800546e:	f000 f8cf 	bl	8005610 <lcd_wr_regno>
}
 8005472:	bf00      	nop
 8005474:	bd80      	pop	{r7, pc}

08005476 <lcd_ex_ssd1963_reginit>:
 * @brief       SSD1963
 * @param       
 * @retval      
 */
void lcd_ex_ssd1963_reginit(void)
{
 8005476:	b580      	push	{r7, lr}
 8005478:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xE2); /* Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz */
 800547a:	20e2      	movs	r0, #226	@ 0xe2
 800547c:	f000 f8c8 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x1D);  /* 1 */
 8005480:	201d      	movs	r0, #29
 8005482:	f000 f8b1 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x02);  /* 2 Divider M = 2, PLL = 300/(M+1) = 100MHz */
 8005486:	2002      	movs	r0, #2
 8005488:	f000 f8ae 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x04);  /* 3 Validate M and N values */
 800548c:	2004      	movs	r0, #4
 800548e:	f000 f8ab 	bl	80055e8 <lcd_wr_data>
    delay_us(100);
 8005492:	2064      	movs	r0, #100	@ 0x64
 8005494:	f004 f964 	bl	8009760 <delay_us>
    lcd_wr_regno(0xE0); /*  Start PLL command */
 8005498:	20e0      	movs	r0, #224	@ 0xe0
 800549a:	f000 f8b9 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x01);  /*  enable PLL */
 800549e:	2001      	movs	r0, #1
 80054a0:	f000 f8a2 	bl	80055e8 <lcd_wr_data>
    delay_ms(10);
 80054a4:	200a      	movs	r0, #10
 80054a6:	f004 f999 	bl	80097dc <delay_ms>
    lcd_wr_regno(0xE0); /*  Start PLL command again */
 80054aa:	20e0      	movs	r0, #224	@ 0xe0
 80054ac:	f000 f8b0 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x03);  /*  now, use PLL output as system clock */
 80054b0:	2003      	movs	r0, #3
 80054b2:	f000 f899 	bl	80055e8 <lcd_wr_data>
    delay_ms(12);
 80054b6:	200c      	movs	r0, #12
 80054b8:	f004 f990 	bl	80097dc <delay_ms>
    lcd_wr_regno(0x01); /*  */
 80054bc:	2001      	movs	r0, #1
 80054be:	f000 f8a7 	bl	8005610 <lcd_wr_regno>
    delay_ms(10);
 80054c2:	200a      	movs	r0, #10
 80054c4:	f004 f98a 	bl	80097dc <delay_ms>

    lcd_wr_regno(0xE6); /* ,33Mhz */
 80054c8:	20e6      	movs	r0, #230	@ 0xe6
 80054ca:	f000 f8a1 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x2F);
 80054ce:	202f      	movs	r0, #47	@ 0x2f
 80054d0:	f000 f88a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80054d4:	20ff      	movs	r0, #255	@ 0xff
 80054d6:	f000 f887 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80054da:	20ff      	movs	r0, #255	@ 0xff
 80054dc:	f000 f884 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB0); /* LCD */
 80054e0:	20b0      	movs	r0, #176	@ 0xb0
 80054e2:	f000 f895 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 24 */
 80054e6:	2020      	movs	r0, #32
 80054e8:	f000 f87e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* TFT  */
 80054ec:	2000      	movs	r0, #0
 80054ee:	f000 f87b 	bl	80055e8 <lcd_wr_data>

    lcd_wr_data((SSD_HOR_RESOLUTION - 1) >> 8); /* LCD */
 80054f2:	2003      	movs	r0, #3
 80054f4:	f000 f878 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_RESOLUTION - 1);
 80054f8:	f240 301f 	movw	r0, #799	@ 0x31f
 80054fc:	f000 f874 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data((SSD_VER_RESOLUTION - 1) >> 8); /* LCD */
 8005500:	2001      	movs	r0, #1
 8005502:	f000 f871 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(SSD_VER_RESOLUTION - 1);
 8005506:	f240 10df 	movw	r0, #479	@ 0x1df
 800550a:	f000 f86d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* RGB */
 800550e:	2000      	movs	r0, #0
 8005510:	f000 f86a 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Set horizontal period */
 8005514:	20b4      	movs	r0, #180	@ 0xb4
 8005516:	f000 f87b 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data((SSD_HT - 1) >> 8);
 800551a:	2004      	movs	r0, #4
 800551c:	f000 f864 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(SSD_HT - 1);
 8005520:	f240 401f 	movw	r0, #1055	@ 0x41f
 8005524:	f000 f860 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(SSD_HPS >> 8);
 8005528:	2000      	movs	r0, #0
 800552a:	f000 f85d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(SSD_HPS);
 800552e:	202e      	movs	r0, #46	@ 0x2e
 8005530:	f000 f85a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_PULSE_WIDTH - 1);
 8005534:	2000      	movs	r0, #0
 8005536:	f000 f857 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800553a:	2000      	movs	r0, #0
 800553c:	f000 f854 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005540:	2000      	movs	r0, #0
 8005542:	f000 f851 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005546:	2000      	movs	r0, #0
 8005548:	f000 f84e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xB6); /* Set vertical perio */
 800554c:	20b6      	movs	r0, #182	@ 0xb6
 800554e:	f000 f85f 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data((SSD_VT - 1) >> 8);
 8005552:	2002      	movs	r0, #2
 8005554:	f000 f848 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(SSD_VT - 1);
 8005558:	f44f 7003 	mov.w	r0, #524	@ 0x20c
 800555c:	f000 f844 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(SSD_VPS >> 8);
 8005560:	2000      	movs	r0, #0
 8005562:	f000 f841 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(SSD_VPS);
 8005566:	2017      	movs	r0, #23
 8005568:	f000 f83e 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(SSD_VER_FRONT_PORCH - 1);
 800556c:	2015      	movs	r0, #21
 800556e:	f000 f83b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005572:	2000      	movs	r0, #0
 8005574:	f000 f838 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005578:	2000      	movs	r0, #0
 800557a:	f000 f835 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xF0); /* SSD1963CPU16bit */
 800557e:	20f0      	movs	r0, #240	@ 0xf0
 8005580:	f000 f846 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 16-bit(565 format) data for 16bpp */
 8005584:	2003      	movs	r0, #3
 8005586:	f000 f82f 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0x29); /*  */
 800558a:	2029      	movs	r0, #41	@ 0x29
 800558c:	f000 f840 	bl	8005610 <lcd_wr_regno>
    /* PWM   */
    lcd_wr_regno(0xD0); /* DBC */
 8005590:	20d0      	movs	r0, #208	@ 0xd0
 8005592:	f000 f83d 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* disable */
 8005596:	2000      	movs	r0, #0
 8005598:	f000 f826 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* PWM */
 800559c:	20be      	movs	r0, #190	@ 0xbe
 800559e:	f000 f837 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x05);  /* 1PWM */
 80055a2:	2005      	movs	r0, #5
 80055a4:	f000 f820 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xFE);  /* 2PWM */
 80055a8:	20fe      	movs	r0, #254	@ 0xfe
 80055aa:	f000 f81d 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);  /* 3C */
 80055ae:	2001      	movs	r0, #1
 80055b0:	f000 f81a 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 4D */
 80055b4:	2000      	movs	r0, #0
 80055b6:	f000 f817 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 5E */
 80055ba:	2000      	movs	r0, #0
 80055bc:	f000 f814 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 6F */
 80055c0:	2000      	movs	r0, #0
 80055c2:	f000 f811 	bl	80055e8 <lcd_wr_data>

    lcd_wr_regno(0xB8); /* GPIO */
 80055c6:	20b8      	movs	r0, #184	@ 0xb8
 80055c8:	f000 f822 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 2IO */
 80055cc:	2003      	movs	r0, #3
 80055ce:	f000 f80b 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);  /* GPIOIO */
 80055d2:	2001      	movs	r0, #1
 80055d4:	f000 f808 	bl	80055e8 <lcd_wr_data>
    lcd_wr_regno(0xBA);
 80055d8:	20ba      	movs	r0, #186	@ 0xba
 80055da:	f000 f819 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0X01);  /* GPIO[1:0]=01,LCD */
 80055de:	2001      	movs	r0, #1
 80055e0:	f000 f802 	bl	80055e8 <lcd_wr_data>
}
 80055e4:	bf00      	nop
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <lcd_wr_data>:
 * @brief       LCD
 * @param       data: 
 * @retval      
 */
void lcd_wr_data(volatile uint16_t data)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	4603      	mov	r3, r0
 80055f0:	80fb      	strh	r3, [r7, #6]
    data = data;            /* -O2, */
 80055f2:	88fb      	ldrh	r3, [r7, #6]
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_RAM = data;
 80055f8:	4b04      	ldr	r3, [pc, #16]	@ (800560c <lcd_wr_data+0x24>)
 80055fa:	88fa      	ldrh	r2, [r7, #6]
 80055fc:	b292      	uxth	r2, r2
 80055fe:	805a      	strh	r2, [r3, #2]
}
 8005600:	bf00      	nop
 8005602:	370c      	adds	r7, #12
 8005604:	46bd      	mov	sp, r7
 8005606:	bc80      	pop	{r7}
 8005608:	4770      	bx	lr
 800560a:	bf00      	nop
 800560c:	6c0007fe 	.word	0x6c0007fe

08005610 <lcd_wr_regno>:
 * @brief       LCD/
 * @param       regno: /
 * @retval      
 */
void lcd_wr_regno(volatile uint16_t regno)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	4603      	mov	r3, r0
 8005618:	80fb      	strh	r3, [r7, #6]
    regno = regno;          /* -O2, */
 800561a:	88fb      	ldrh	r3, [r7, #6]
 800561c:	b29b      	uxth	r3, r3
 800561e:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_REG = regno;   /*  */
 8005620:	4b04      	ldr	r3, [pc, #16]	@ (8005634 <lcd_wr_regno+0x24>)
 8005622:	88fa      	ldrh	r2, [r7, #6]
 8005624:	b292      	uxth	r2, r2
 8005626:	801a      	strh	r2, [r3, #0]

}
 8005628:	bf00      	nop
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	bc80      	pop	{r7}
 8005630:	4770      	bx	lr
 8005632:	bf00      	nop
 8005634:	6c0007fe 	.word	0x6c0007fe

08005638 <lcd_write_reg>:
 * @param       regno:/
 * @param       data:
 * @retval      
 */
void lcd_write_reg(uint16_t regno, uint16_t data)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	4603      	mov	r3, r0
 8005640:	460a      	mov	r2, r1
 8005642:	80fb      	strh	r3, [r7, #6]
 8005644:	4613      	mov	r3, r2
 8005646:	80bb      	strh	r3, [r7, #4]
	LCD->LCD_REG = regno;   /*  */
 8005648:	4a05      	ldr	r2, [pc, #20]	@ (8005660 <lcd_write_reg+0x28>)
 800564a:	88fb      	ldrh	r3, [r7, #6]
 800564c:	8013      	strh	r3, [r2, #0]
	LCD->LCD_RAM = data;    /*  */
 800564e:	4a04      	ldr	r2, [pc, #16]	@ (8005660 <lcd_write_reg+0x28>)
 8005650:	88bb      	ldrh	r3, [r7, #4]
 8005652:	8053      	strh	r3, [r2, #2]
}
 8005654:	bf00      	nop
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	bc80      	pop	{r7}
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	6c0007fe 	.word	0x6c0007fe

08005664 <lcd_opt_delay>:
 * @brief       LCD,mdk -O1
 * @param       t:
 * @retval      
 */
static void lcd_opt_delay(uint32_t i)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
    while (i--);
 800566c:	bf00      	nop
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	1e5a      	subs	r2, r3, #1
 8005672:	607a      	str	r2, [r7, #4]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d1fa      	bne.n	800566e <lcd_opt_delay+0xa>
}
 8005678:	bf00      	nop
 800567a:	bf00      	nop
 800567c:	370c      	adds	r7, #12
 800567e:	46bd      	mov	sp, r7
 8005680:	bc80      	pop	{r7}
 8005682:	4770      	bx	lr

08005684 <lcd_rd_data>:
 * @brief       LCD
 * @param       
 * @retval      
 */
static uint16_t lcd_rd_data(void)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
    volatile uint16_t ram;  /*  */
    lcd_opt_delay(2);
 800568a:	2002      	movs	r0, #2
 800568c:	f7ff ffea 	bl	8005664 <lcd_opt_delay>
    ram = LCD->LCD_RAM;
 8005690:	4b04      	ldr	r3, [pc, #16]	@ (80056a4 <lcd_rd_data+0x20>)
 8005692:	885b      	ldrh	r3, [r3, #2]
 8005694:	b29b      	uxth	r3, r3
 8005696:	80fb      	strh	r3, [r7, #6]
    return ram;
 8005698:	88fb      	ldrh	r3, [r7, #6]
 800569a:	b29b      	uxth	r3, r3
}
 800569c:	4618      	mov	r0, r3
 800569e:	3708      	adds	r7, #8
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	6c0007fe 	.word	0x6c0007fe

080056a8 <lcd_write_ram_prepare>:
 * @brief       GRAM
 * @param       
 * @retval      
 */
void lcd_write_ram_prepare(void)
{
 80056a8:	b480      	push	{r7}
 80056aa:	af00      	add	r7, sp, #0
    LCD->LCD_REG = lcddev.wramcmd;
 80056ac:	4b03      	ldr	r3, [pc, #12]	@ (80056bc <lcd_write_ram_prepare+0x14>)
 80056ae:	4a04      	ldr	r2, [pc, #16]	@ (80056c0 <lcd_write_ram_prepare+0x18>)
 80056b0:	8912      	ldrh	r2, [r2, #8]
 80056b2:	801a      	strh	r2, [r3, #0]
}
 80056b4:	bf00      	nop
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bc80      	pop	{r7}
 80056ba:	4770      	bx	lr
 80056bc:	6c0007fe 	.word	0x6c0007fe
 80056c0:	20000474 	.word	0x20000474

080056c4 <lcd_set_cursor>:
 * @brief       (RGB)
 * @param       x,y: 
 * @retval      
 */
void lcd_set_cursor(uint16_t x, uint16_t y)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	4603      	mov	r3, r0
 80056cc:	460a      	mov	r2, r1
 80056ce:	80fb      	strh	r3, [r7, #6]
 80056d0:	4613      	mov	r3, r2
 80056d2:	80bb      	strh	r3, [r7, #4]
    if (lcddev.id == 0X1963)
 80056d4:	4b65      	ldr	r3, [pc, #404]	@ (800586c <lcd_set_cursor+0x1a8>)
 80056d6:	889b      	ldrh	r3, [r3, #4]
 80056d8:	f641 1263 	movw	r2, #6499	@ 0x1963
 80056dc:	4293      	cmp	r3, r2
 80056de:	d167      	bne.n	80057b0 <lcd_set_cursor+0xec>
    {
        if (lcddev.dir == 0)    /* , x */
 80056e0:	4b62      	ldr	r3, [pc, #392]	@ (800586c <lcd_set_cursor+0x1a8>)
 80056e2:	799b      	ldrb	r3, [r3, #6]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d11e      	bne.n	8005726 <lcd_set_cursor+0x62>
        {
            x = lcddev.width - 1 - x;
 80056e8:	4b60      	ldr	r3, [pc, #384]	@ (800586c <lcd_set_cursor+0x1a8>)
 80056ea:	881a      	ldrh	r2, [r3, #0]
 80056ec:	88fb      	ldrh	r3, [r7, #6]
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	3b01      	subs	r3, #1
 80056f4:	80fb      	strh	r3, [r7, #6]
            lcd_wr_regno(lcddev.setxcmd);
 80056f6:	4b5d      	ldr	r3, [pc, #372]	@ (800586c <lcd_set_cursor+0x1a8>)
 80056f8:	895b      	ldrh	r3, [r3, #10]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f7ff ff88 	bl	8005610 <lcd_wr_regno>
            lcd_wr_data(0);
 8005700:	2000      	movs	r0, #0
 8005702:	f7ff ff71 	bl	80055e8 <lcd_wr_data>
            lcd_wr_data(0);
 8005706:	2000      	movs	r0, #0
 8005708:	f7ff ff6e 	bl	80055e8 <lcd_wr_data>
            lcd_wr_data(x >> 8);
 800570c:	88fb      	ldrh	r3, [r7, #6]
 800570e:	0a1b      	lsrs	r3, r3, #8
 8005710:	b29b      	uxth	r3, r3
 8005712:	4618      	mov	r0, r3
 8005714:	f7ff ff68 	bl	80055e8 <lcd_wr_data>
            lcd_wr_data(x & 0XFF);
 8005718:	88fb      	ldrh	r3, [r7, #6]
 800571a:	b2db      	uxtb	r3, r3
 800571c:	b29b      	uxth	r3, r3
 800571e:	4618      	mov	r0, r3
 8005720:	f7ff ff62 	bl	80055e8 <lcd_wr_data>
 8005724:	e021      	b.n	800576a <lcd_set_cursor+0xa6>
        }
        else                    /*  */
        {
            lcd_wr_regno(lcddev.setxcmd);
 8005726:	4b51      	ldr	r3, [pc, #324]	@ (800586c <lcd_set_cursor+0x1a8>)
 8005728:	895b      	ldrh	r3, [r3, #10]
 800572a:	4618      	mov	r0, r3
 800572c:	f7ff ff70 	bl	8005610 <lcd_wr_regno>
            lcd_wr_data(x >> 8);
 8005730:	88fb      	ldrh	r3, [r7, #6]
 8005732:	0a1b      	lsrs	r3, r3, #8
 8005734:	b29b      	uxth	r3, r3
 8005736:	4618      	mov	r0, r3
 8005738:	f7ff ff56 	bl	80055e8 <lcd_wr_data>
            lcd_wr_data(x & 0XFF);
 800573c:	88fb      	ldrh	r3, [r7, #6]
 800573e:	b2db      	uxtb	r3, r3
 8005740:	b29b      	uxth	r3, r3
 8005742:	4618      	mov	r0, r3
 8005744:	f7ff ff50 	bl	80055e8 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) >> 8);
 8005748:	4b48      	ldr	r3, [pc, #288]	@ (800586c <lcd_set_cursor+0x1a8>)
 800574a:	881b      	ldrh	r3, [r3, #0]
 800574c:	3b01      	subs	r3, #1
 800574e:	121b      	asrs	r3, r3, #8
 8005750:	b29b      	uxth	r3, r3
 8005752:	4618      	mov	r0, r3
 8005754:	f7ff ff48 	bl	80055e8 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) & 0XFF);
 8005758:	4b44      	ldr	r3, [pc, #272]	@ (800586c <lcd_set_cursor+0x1a8>)
 800575a:	881b      	ldrh	r3, [r3, #0]
 800575c:	3b01      	subs	r3, #1
 800575e:	b29b      	uxth	r3, r3
 8005760:	b2db      	uxtb	r3, r3
 8005762:	b29b      	uxth	r3, r3
 8005764:	4618      	mov	r0, r3
 8005766:	f7ff ff3f 	bl	80055e8 <lcd_wr_data>
        }

        lcd_wr_regno(lcddev.setycmd);
 800576a:	4b40      	ldr	r3, [pc, #256]	@ (800586c <lcd_set_cursor+0x1a8>)
 800576c:	899b      	ldrh	r3, [r3, #12]
 800576e:	4618      	mov	r0, r3
 8005770:	f7ff ff4e 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8005774:	88bb      	ldrh	r3, [r7, #4]
 8005776:	0a1b      	lsrs	r3, r3, #8
 8005778:	b29b      	uxth	r3, r3
 800577a:	4618      	mov	r0, r3
 800577c:	f7ff ff34 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data(y & 0XFF);
 8005780:	88bb      	ldrh	r3, [r7, #4]
 8005782:	b2db      	uxtb	r3, r3
 8005784:	b29b      	uxth	r3, r3
 8005786:	4618      	mov	r0, r3
 8005788:	f7ff ff2e 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 800578c:	4b37      	ldr	r3, [pc, #220]	@ (800586c <lcd_set_cursor+0x1a8>)
 800578e:	885b      	ldrh	r3, [r3, #2]
 8005790:	3b01      	subs	r3, #1
 8005792:	121b      	asrs	r3, r3, #8
 8005794:	b29b      	uxth	r3, r3
 8005796:	4618      	mov	r0, r3
 8005798:	f7ff ff26 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 800579c:	4b33      	ldr	r3, [pc, #204]	@ (800586c <lcd_set_cursor+0x1a8>)
 800579e:	885b      	ldrh	r3, [r3, #2]
 80057a0:	3b01      	subs	r3, #1
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	4618      	mov	r0, r3
 80057aa:	f7ff ff1d 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data(x & 0XFF);
        lcd_wr_regno(lcddev.setycmd);
        lcd_wr_data(y >> 8);
        lcd_wr_data(y & 0XFF);
    }
}
 80057ae:	e058      	b.n	8005862 <lcd_set_cursor+0x19e>
    else if (lcddev.id == 0X5510)
 80057b0:	4b2e      	ldr	r3, [pc, #184]	@ (800586c <lcd_set_cursor+0x1a8>)
 80057b2:	889b      	ldrh	r3, [r3, #4]
 80057b4:	f245 5210 	movw	r2, #21776	@ 0x5510
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d130      	bne.n	800581e <lcd_set_cursor+0x15a>
        lcd_wr_regno(lcddev.setxcmd);
 80057bc:	4b2b      	ldr	r3, [pc, #172]	@ (800586c <lcd_set_cursor+0x1a8>)
 80057be:	895b      	ldrh	r3, [r3, #10]
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7ff ff25 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 80057c6:	88fb      	ldrh	r3, [r7, #6]
 80057c8:	0a1b      	lsrs	r3, r3, #8
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7ff ff0b 	bl	80055e8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 80057d2:	4b26      	ldr	r3, [pc, #152]	@ (800586c <lcd_set_cursor+0x1a8>)
 80057d4:	895b      	ldrh	r3, [r3, #10]
 80057d6:	3301      	adds	r3, #1
 80057d8:	b29b      	uxth	r3, r3
 80057da:	4618      	mov	r0, r3
 80057dc:	f7ff ff18 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(x & 0XFF);
 80057e0:	88fb      	ldrh	r3, [r7, #6]
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	b29b      	uxth	r3, r3
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7ff fefe 	bl	80055e8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 80057ec:	4b1f      	ldr	r3, [pc, #124]	@ (800586c <lcd_set_cursor+0x1a8>)
 80057ee:	899b      	ldrh	r3, [r3, #12]
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7ff ff0d 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 80057f6:	88bb      	ldrh	r3, [r7, #4]
 80057f8:	0a1b      	lsrs	r3, r3, #8
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	4618      	mov	r0, r3
 80057fe:	f7ff fef3 	bl	80055e8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 8005802:	4b1a      	ldr	r3, [pc, #104]	@ (800586c <lcd_set_cursor+0x1a8>)
 8005804:	899b      	ldrh	r3, [r3, #12]
 8005806:	3301      	adds	r3, #1
 8005808:	b29b      	uxth	r3, r3
 800580a:	4618      	mov	r0, r3
 800580c:	f7ff ff00 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(y & 0XFF);
 8005810:	88bb      	ldrh	r3, [r7, #4]
 8005812:	b2db      	uxtb	r3, r3
 8005814:	b29b      	uxth	r3, r3
 8005816:	4618      	mov	r0, r3
 8005818:	f7ff fee6 	bl	80055e8 <lcd_wr_data>
}
 800581c:	e021      	b.n	8005862 <lcd_set_cursor+0x19e>
        lcd_wr_regno(lcddev.setxcmd);
 800581e:	4b13      	ldr	r3, [pc, #76]	@ (800586c <lcd_set_cursor+0x1a8>)
 8005820:	895b      	ldrh	r3, [r3, #10]
 8005822:	4618      	mov	r0, r3
 8005824:	f7ff fef4 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 8005828:	88fb      	ldrh	r3, [r7, #6]
 800582a:	0a1b      	lsrs	r3, r3, #8
 800582c:	b29b      	uxth	r3, r3
 800582e:	4618      	mov	r0, r3
 8005830:	f7ff feda 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data(x & 0XFF);
 8005834:	88fb      	ldrh	r3, [r7, #6]
 8005836:	b2db      	uxtb	r3, r3
 8005838:	b29b      	uxth	r3, r3
 800583a:	4618      	mov	r0, r3
 800583c:	f7ff fed4 	bl	80055e8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005840:	4b0a      	ldr	r3, [pc, #40]	@ (800586c <lcd_set_cursor+0x1a8>)
 8005842:	899b      	ldrh	r3, [r3, #12]
 8005844:	4618      	mov	r0, r3
 8005846:	f7ff fee3 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 800584a:	88bb      	ldrh	r3, [r7, #4]
 800584c:	0a1b      	lsrs	r3, r3, #8
 800584e:	b29b      	uxth	r3, r3
 8005850:	4618      	mov	r0, r3
 8005852:	f7ff fec9 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data(y & 0XFF);
 8005856:	88bb      	ldrh	r3, [r7, #4]
 8005858:	b2db      	uxtb	r3, r3
 800585a:	b29b      	uxth	r3, r3
 800585c:	4618      	mov	r0, r3
 800585e:	f7ff fec3 	bl	80055e8 <lcd_wr_data>
}
 8005862:	bf00      	nop
 8005864:	3708      	adds	r7, #8
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	20000474 	.word	0x20000474

08005870 <lcd_scan_dir>:
 *
 * @param       dir:0~7,8(lcd.h)
 * @retval      
 */
void lcd_scan_dir(uint8_t dir)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	4603      	mov	r3, r0
 8005878:	71fb      	strb	r3, [r7, #7]
    uint16_t regval = 0;
 800587a:	2300      	movs	r3, #0
 800587c:	81fb      	strh	r3, [r7, #14]
    uint16_t dirreg = 0;
 800587e:	2300      	movs	r3, #0
 8005880:	81bb      	strh	r3, [r7, #12]
    uint16_t temp;

    /* 1963, IC1963, IC */
    if ((lcddev.dir == 1 && lcddev.id != 0X1963) || (lcddev.dir == 0 && lcddev.id == 0X1963))
 8005882:	4b9c      	ldr	r3, [pc, #624]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005884:	799b      	ldrb	r3, [r3, #6]
 8005886:	2b01      	cmp	r3, #1
 8005888:	d105      	bne.n	8005896 <lcd_scan_dir+0x26>
 800588a:	4b9a      	ldr	r3, [pc, #616]	@ (8005af4 <lcd_scan_dir+0x284>)
 800588c:	889b      	ldrh	r3, [r3, #4]
 800588e:	f641 1263 	movw	r2, #6499	@ 0x1963
 8005892:	4293      	cmp	r3, r2
 8005894:	d109      	bne.n	80058aa <lcd_scan_dir+0x3a>
 8005896:	4b97      	ldr	r3, [pc, #604]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005898:	799b      	ldrb	r3, [r3, #6]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d134      	bne.n	8005908 <lcd_scan_dir+0x98>
 800589e:	4b95      	ldr	r3, [pc, #596]	@ (8005af4 <lcd_scan_dir+0x284>)
 80058a0:	889b      	ldrh	r3, [r3, #4]
 80058a2:	f641 1263 	movw	r2, #6499	@ 0x1963
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d12e      	bne.n	8005908 <lcd_scan_dir+0x98>
    {
        switch (dir)   /*  */
 80058aa:	79fb      	ldrb	r3, [r7, #7]
 80058ac:	2b07      	cmp	r3, #7
 80058ae:	d82b      	bhi.n	8005908 <lcd_scan_dir+0x98>
 80058b0:	a201      	add	r2, pc, #4	@ (adr r2, 80058b8 <lcd_scan_dir+0x48>)
 80058b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b6:	bf00      	nop
 80058b8:	080058d9 	.word	0x080058d9
 80058bc:	080058df 	.word	0x080058df
 80058c0:	080058e5 	.word	0x080058e5
 80058c4:	080058eb 	.word	0x080058eb
 80058c8:	080058f1 	.word	0x080058f1
 80058cc:	080058f7 	.word	0x080058f7
 80058d0:	080058fd 	.word	0x080058fd
 80058d4:	08005903 	.word	0x08005903
        {
            case 0:
                dir = 6;
 80058d8:	2306      	movs	r3, #6
 80058da:	71fb      	strb	r3, [r7, #7]
                break;
 80058dc:	e014      	b.n	8005908 <lcd_scan_dir+0x98>

            case 1:
                dir = 7;
 80058de:	2307      	movs	r3, #7
 80058e0:	71fb      	strb	r3, [r7, #7]
                break;
 80058e2:	e011      	b.n	8005908 <lcd_scan_dir+0x98>

            case 2:
                dir = 4;
 80058e4:	2304      	movs	r3, #4
 80058e6:	71fb      	strb	r3, [r7, #7]
                break;
 80058e8:	e00e      	b.n	8005908 <lcd_scan_dir+0x98>

            case 3:
                dir = 5;
 80058ea:	2305      	movs	r3, #5
 80058ec:	71fb      	strb	r3, [r7, #7]
                break;
 80058ee:	e00b      	b.n	8005908 <lcd_scan_dir+0x98>

            case 4:
                dir = 1;
 80058f0:	2301      	movs	r3, #1
 80058f2:	71fb      	strb	r3, [r7, #7]
                break;
 80058f4:	e008      	b.n	8005908 <lcd_scan_dir+0x98>

            case 5:
                dir = 0;
 80058f6:	2300      	movs	r3, #0
 80058f8:	71fb      	strb	r3, [r7, #7]
                break;
 80058fa:	e005      	b.n	8005908 <lcd_scan_dir+0x98>

            case 6:
                dir = 3;
 80058fc:	2303      	movs	r3, #3
 80058fe:	71fb      	strb	r3, [r7, #7]
                break;
 8005900:	e002      	b.n	8005908 <lcd_scan_dir+0x98>

            case 7:
                dir = 2;
 8005902:	2302      	movs	r3, #2
 8005904:	71fb      	strb	r3, [r7, #7]
                break;
 8005906:	bf00      	nop
        }
    }

    /*   0X36/0X3600  bit 5,6,7  */
    switch (dir)
 8005908:	79fb      	ldrb	r3, [r7, #7]
 800590a:	2b07      	cmp	r3, #7
 800590c:	d835      	bhi.n	800597a <lcd_scan_dir+0x10a>
 800590e:	a201      	add	r2, pc, #4	@ (adr r2, 8005914 <lcd_scan_dir+0xa4>)
 8005910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005914:	0800597b 	.word	0x0800597b
 8005918:	08005935 	.word	0x08005935
 800591c:	0800593f 	.word	0x0800593f
 8005920:	08005949 	.word	0x08005949
 8005924:	08005953 	.word	0x08005953
 8005928:	0800595d 	.word	0x0800595d
 800592c:	08005967 	.word	0x08005967
 8005930:	08005971 	.word	0x08005971
        case L2R_U2D:/* , */
            regval |= (0 << 7) | (0 << 6) | (0 << 5);
            break;

        case L2R_D2U:/* , */
            regval |= (1 << 7) | (0 << 6) | (0 << 5);
 8005934:	89fb      	ldrh	r3, [r7, #14]
 8005936:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800593a:	81fb      	strh	r3, [r7, #14]
            break;
 800593c:	e01d      	b.n	800597a <lcd_scan_dir+0x10a>

        case R2L_U2D:/* , */
            regval |= (0 << 7) | (1 << 6) | (0 << 5);
 800593e:	89fb      	ldrh	r3, [r7, #14]
 8005940:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005944:	81fb      	strh	r3, [r7, #14]
            break;
 8005946:	e018      	b.n	800597a <lcd_scan_dir+0x10a>

        case R2L_D2U:/* , */
            regval |= (1 << 7) | (1 << 6) | (0 << 5);
 8005948:	89fb      	ldrh	r3, [r7, #14]
 800594a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800594e:	81fb      	strh	r3, [r7, #14]
            break;
 8005950:	e013      	b.n	800597a <lcd_scan_dir+0x10a>

        case U2D_L2R:/* , */
            regval |= (0 << 7) | (0 << 6) | (1 << 5);
 8005952:	89fb      	ldrh	r3, [r7, #14]
 8005954:	f043 0320 	orr.w	r3, r3, #32
 8005958:	81fb      	strh	r3, [r7, #14]
            break;
 800595a:	e00e      	b.n	800597a <lcd_scan_dir+0x10a>

        case U2D_R2L:/* , */
            regval |= (0 << 7) | (1 << 6) | (1 << 5);
 800595c:	89fb      	ldrh	r3, [r7, #14]
 800595e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005962:	81fb      	strh	r3, [r7, #14]
            break;
 8005964:	e009      	b.n	800597a <lcd_scan_dir+0x10a>

        case D2U_L2R:/* , */
            regval |= (1 << 7) | (0 << 6) | (1 << 5);
 8005966:	89fb      	ldrh	r3, [r7, #14]
 8005968:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800596c:	81fb      	strh	r3, [r7, #14]
            break;
 800596e:	e004      	b.n	800597a <lcd_scan_dir+0x10a>

        case D2U_R2L:/* , */
            regval |= (1 << 7) | (1 << 6) | (1 << 5);
 8005970:	89fb      	ldrh	r3, [r7, #14]
 8005972:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8005976:	81fb      	strh	r3, [r7, #14]
            break;
 8005978:	bf00      	nop
    }

    dirreg = 0X36;  /* IC, 0X36 */
 800597a:	2336      	movs	r3, #54	@ 0x36
 800597c:	81bb      	strh	r3, [r7, #12]

    if (lcddev.id == 0X5510)
 800597e:	4b5d      	ldr	r3, [pc, #372]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005980:	889b      	ldrh	r3, [r3, #4]
 8005982:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005986:	4293      	cmp	r3, r2
 8005988:	d102      	bne.n	8005990 <lcd_scan_dir+0x120>
    {
        dirreg = 0X3600;    /* 5510, ic */
 800598a:	f44f 5358 	mov.w	r3, #13824	@ 0x3600
 800598e:	81bb      	strh	r3, [r7, #12]
    }

    /* 9341 & 7789 & 7796 BGR */
    if (lcddev.id == 0X9341 || lcddev.id == 0X7789 || lcddev.id == 0x7796)
 8005990:	4b58      	ldr	r3, [pc, #352]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005992:	889b      	ldrh	r3, [r3, #4]
 8005994:	f249 3241 	movw	r2, #37697	@ 0x9341
 8005998:	4293      	cmp	r3, r2
 800599a:	d00b      	beq.n	80059b4 <lcd_scan_dir+0x144>
 800599c:	4b55      	ldr	r3, [pc, #340]	@ (8005af4 <lcd_scan_dir+0x284>)
 800599e:	889b      	ldrh	r3, [r3, #4]
 80059a0:	f247 7289 	movw	r2, #30601	@ 0x7789
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d005      	beq.n	80059b4 <lcd_scan_dir+0x144>
 80059a8:	4b52      	ldr	r3, [pc, #328]	@ (8005af4 <lcd_scan_dir+0x284>)
 80059aa:	889b      	ldrh	r3, [r3, #4]
 80059ac:	f247 7296 	movw	r2, #30614	@ 0x7796
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d103      	bne.n	80059bc <lcd_scan_dir+0x14c>
    {
        regval |= 0X08;
 80059b4:	89fb      	ldrh	r3, [r7, #14]
 80059b6:	f043 0308 	orr.w	r3, r3, #8
 80059ba:	81fb      	strh	r3, [r7, #14]
    }

    lcd_write_reg(dirreg, regval);
 80059bc:	89fa      	ldrh	r2, [r7, #14]
 80059be:	89bb      	ldrh	r3, [r7, #12]
 80059c0:	4611      	mov	r1, r2
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7ff fe38 	bl	8005638 <lcd_write_reg>

    if (lcddev.id != 0X1963)   /* 1963 */
 80059c8:	4b4a      	ldr	r3, [pc, #296]	@ (8005af4 <lcd_scan_dir+0x284>)
 80059ca:	889b      	ldrh	r3, [r3, #4]
 80059cc:	f641 1263 	movw	r2, #6499	@ 0x1963
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d025      	beq.n	8005a20 <lcd_scan_dir+0x1b0>
    {
        if (regval & 0X20)
 80059d4:	89fb      	ldrh	r3, [r7, #14]
 80059d6:	f003 0320 	and.w	r3, r3, #32
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d010      	beq.n	8005a00 <lcd_scan_dir+0x190>
        {
            if (lcddev.width < lcddev.height)   /* X,Y */
 80059de:	4b45      	ldr	r3, [pc, #276]	@ (8005af4 <lcd_scan_dir+0x284>)
 80059e0:	881a      	ldrh	r2, [r3, #0]
 80059e2:	4b44      	ldr	r3, [pc, #272]	@ (8005af4 <lcd_scan_dir+0x284>)
 80059e4:	885b      	ldrh	r3, [r3, #2]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d21a      	bcs.n	8005a20 <lcd_scan_dir+0x1b0>
            {
                temp = lcddev.width;
 80059ea:	4b42      	ldr	r3, [pc, #264]	@ (8005af4 <lcd_scan_dir+0x284>)
 80059ec:	881b      	ldrh	r3, [r3, #0]
 80059ee:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 80059f0:	4b40      	ldr	r3, [pc, #256]	@ (8005af4 <lcd_scan_dir+0x284>)
 80059f2:	885a      	ldrh	r2, [r3, #2]
 80059f4:	4b3f      	ldr	r3, [pc, #252]	@ (8005af4 <lcd_scan_dir+0x284>)
 80059f6:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 80059f8:	4a3e      	ldr	r2, [pc, #248]	@ (8005af4 <lcd_scan_dir+0x284>)
 80059fa:	897b      	ldrh	r3, [r7, #10]
 80059fc:	8053      	strh	r3, [r2, #2]
 80059fe:	e00f      	b.n	8005a20 <lcd_scan_dir+0x1b0>
            }
        }
        else
        {
            if (lcddev.width > lcddev.height)   /* X,Y */
 8005a00:	4b3c      	ldr	r3, [pc, #240]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a02:	881a      	ldrh	r2, [r3, #0]
 8005a04:	4b3b      	ldr	r3, [pc, #236]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a06:	885b      	ldrh	r3, [r3, #2]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d909      	bls.n	8005a20 <lcd_scan_dir+0x1b0>
            {
                temp = lcddev.width;
 8005a0c:	4b39      	ldr	r3, [pc, #228]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a0e:	881b      	ldrh	r3, [r3, #0]
 8005a10:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8005a12:	4b38      	ldr	r3, [pc, #224]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a14:	885a      	ldrh	r2, [r3, #2]
 8005a16:	4b37      	ldr	r3, [pc, #220]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a18:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 8005a1a:	4a36      	ldr	r2, [pc, #216]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a1c:	897b      	ldrh	r3, [r7, #10]
 8005a1e:	8053      	strh	r3, [r2, #2]
            }
        }
    }

    /* () */
    if (lcddev.id == 0X5510)
 8005a20:	4b34      	ldr	r3, [pc, #208]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a22:	889b      	ldrh	r3, [r3, #4]
 8005a24:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d165      	bne.n	8005af8 <lcd_scan_dir+0x288>
    {
        lcd_wr_regno(lcddev.setxcmd);
 8005a2c:	4b31      	ldr	r3, [pc, #196]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a2e:	895b      	ldrh	r3, [r3, #10]
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7ff fded 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(0);
 8005a36:	2000      	movs	r0, #0
 8005a38:	f7ff fdd6 	bl	80055e8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 8005a3c:	4b2d      	ldr	r3, [pc, #180]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a3e:	895b      	ldrh	r3, [r3, #10]
 8005a40:	3301      	adds	r3, #1
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7ff fde3 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(0);
 8005a4a:	2000      	movs	r0, #0
 8005a4c:	f7ff fdcc 	bl	80055e8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 2);
 8005a50:	4b28      	ldr	r3, [pc, #160]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a52:	895b      	ldrh	r3, [r3, #10]
 8005a54:	3302      	adds	r3, #2
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7ff fdd9 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) >> 8);
 8005a5e:	4b25      	ldr	r3, [pc, #148]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a60:	881b      	ldrh	r3, [r3, #0]
 8005a62:	3b01      	subs	r3, #1
 8005a64:	121b      	asrs	r3, r3, #8
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7ff fdbd 	bl	80055e8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 3);
 8005a6e:	4b21      	ldr	r3, [pc, #132]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a70:	895b      	ldrh	r3, [r3, #10]
 8005a72:	3303      	adds	r3, #3
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	4618      	mov	r0, r3
 8005a78:	f7ff fdca 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) & 0XFF);
 8005a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a7e:	881b      	ldrh	r3, [r3, #0]
 8005a80:	3b01      	subs	r3, #1
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f7ff fdad 	bl	80055e8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005a8e:	4b19      	ldr	r3, [pc, #100]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005a90:	899b      	ldrh	r3, [r3, #12]
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7ff fdbc 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(0);
 8005a98:	2000      	movs	r0, #0
 8005a9a:	f7ff fda5 	bl	80055e8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 8005a9e:	4b15      	ldr	r3, [pc, #84]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005aa0:	899b      	ldrh	r3, [r3, #12]
 8005aa2:	3301      	adds	r3, #1
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f7ff fdb2 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(0);
 8005aac:	2000      	movs	r0, #0
 8005aae:	f7ff fd9b 	bl	80055e8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 2);
 8005ab2:	4b10      	ldr	r3, [pc, #64]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005ab4:	899b      	ldrh	r3, [r3, #12]
 8005ab6:	3302      	adds	r3, #2
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	4618      	mov	r0, r3
 8005abc:	f7ff fda8 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005ac2:	885b      	ldrh	r3, [r3, #2]
 8005ac4:	3b01      	subs	r3, #1
 8005ac6:	121b      	asrs	r3, r3, #8
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7ff fd8c 	bl	80055e8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 3);
 8005ad0:	4b08      	ldr	r3, [pc, #32]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005ad2:	899b      	ldrh	r3, [r3, #12]
 8005ad4:	3303      	adds	r3, #3
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7ff fd99 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 8005ade:	4b05      	ldr	r3, [pc, #20]	@ (8005af4 <lcd_scan_dir+0x284>)
 8005ae0:	885b      	ldrh	r3, [r3, #2]
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	4618      	mov	r0, r3
 8005aec:	f7ff fd7c 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data(0);
        lcd_wr_data(0);
        lcd_wr_data((lcddev.height - 1) >> 8);
        lcd_wr_data((lcddev.height - 1) & 0XFF);
    }
}
 8005af0:	e03a      	b.n	8005b68 <lcd_scan_dir+0x2f8>
 8005af2:	bf00      	nop
 8005af4:	20000474 	.word	0x20000474
        lcd_wr_regno(lcddev.setxcmd);
 8005af8:	4b1d      	ldr	r3, [pc, #116]	@ (8005b70 <lcd_scan_dir+0x300>)
 8005afa:	895b      	ldrh	r3, [r3, #10]
 8005afc:	4618      	mov	r0, r3
 8005afe:	f7ff fd87 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(0);
 8005b02:	2000      	movs	r0, #0
 8005b04:	f7ff fd70 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data(0);
 8005b08:	2000      	movs	r0, #0
 8005b0a:	f7ff fd6d 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) >> 8);
 8005b0e:	4b18      	ldr	r3, [pc, #96]	@ (8005b70 <lcd_scan_dir+0x300>)
 8005b10:	881b      	ldrh	r3, [r3, #0]
 8005b12:	3b01      	subs	r3, #1
 8005b14:	121b      	asrs	r3, r3, #8
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f7ff fd65 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) & 0XFF);
 8005b1e:	4b14      	ldr	r3, [pc, #80]	@ (8005b70 <lcd_scan_dir+0x300>)
 8005b20:	881b      	ldrh	r3, [r3, #0]
 8005b22:	3b01      	subs	r3, #1
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f7ff fd5c 	bl	80055e8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005b30:	4b0f      	ldr	r3, [pc, #60]	@ (8005b70 <lcd_scan_dir+0x300>)
 8005b32:	899b      	ldrh	r3, [r3, #12]
 8005b34:	4618      	mov	r0, r3
 8005b36:	f7ff fd6b 	bl	8005610 <lcd_wr_regno>
        lcd_wr_data(0);
 8005b3a:	2000      	movs	r0, #0
 8005b3c:	f7ff fd54 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data(0);
 8005b40:	2000      	movs	r0, #0
 8005b42:	f7ff fd51 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005b46:	4b0a      	ldr	r3, [pc, #40]	@ (8005b70 <lcd_scan_dir+0x300>)
 8005b48:	885b      	ldrh	r3, [r3, #2]
 8005b4a:	3b01      	subs	r3, #1
 8005b4c:	121b      	asrs	r3, r3, #8
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7ff fd49 	bl	80055e8 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 8005b56:	4b06      	ldr	r3, [pc, #24]	@ (8005b70 <lcd_scan_dir+0x300>)
 8005b58:	885b      	ldrh	r3, [r3, #2]
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	4618      	mov	r0, r3
 8005b64:	f7ff fd40 	bl	80055e8 <lcd_wr_data>
}
 8005b68:	bf00      	nop
 8005b6a:	3710      	adds	r7, #16
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}
 8005b70:	20000474 	.word	0x20000474

08005b74 <lcd_draw_point>:
 * @param       x,y: 
 * @param       color: (32,LTDC)
 * @retval      
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint32_t color)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	603a      	str	r2, [r7, #0]
 8005b7e:	80fb      	strh	r3, [r7, #6]
 8005b80:	460b      	mov	r3, r1
 8005b82:	80bb      	strh	r3, [r7, #4]
    lcd_set_cursor(x, y);       /*  */
 8005b84:	88ba      	ldrh	r2, [r7, #4]
 8005b86:	88fb      	ldrh	r3, [r7, #6]
 8005b88:	4611      	mov	r1, r2
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f7ff fd9a 	bl	80056c4 <lcd_set_cursor>
    lcd_write_ram_prepare();    /* GRAM */
 8005b90:	f7ff fd8a 	bl	80056a8 <lcd_write_ram_prepare>
    LCD->LCD_RAM = color;
 8005b94:	4b03      	ldr	r3, [pc, #12]	@ (8005ba4 <lcd_draw_point+0x30>)
 8005b96:	683a      	ldr	r2, [r7, #0]
 8005b98:	b292      	uxth	r2, r2
 8005b9a:	805a      	strh	r2, [r3, #2]
}
 8005b9c:	bf00      	nop
 8005b9e:	3708      	adds	r7, #8
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	6c0007fe 	.word	0x6c0007fe

08005ba8 <lcd_ssd_backlight_set>:
 * @brief       SSD1963
 * @param       pwm: ,0~100..
 * @retval      
 */
void lcd_ssd_backlight_set(uint8_t pwm)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	4603      	mov	r3, r0
 8005bb0:	71fb      	strb	r3, [r7, #7]
    lcd_wr_regno(0xBE);         /* PWM */
 8005bb2:	20be      	movs	r0, #190	@ 0xbe
 8005bb4:	f7ff fd2c 	bl	8005610 <lcd_wr_regno>
    lcd_wr_data(0x05);          /* 1PWM */
 8005bb8:	2005      	movs	r0, #5
 8005bba:	f7ff fd15 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(pwm * 2.55);    /* 2PWM */
 8005bbe:	79fb      	ldrb	r3, [r7, #7]
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f7fa fd3f 	bl	8000644 <__aeabi_i2d>
 8005bc6:	a310      	add	r3, pc, #64	@ (adr r3, 8005c08 <lcd_ssd_backlight_set+0x60>)
 8005bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bcc:	f7fa fda4 	bl	8000718 <__aeabi_dmul>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	4610      	mov	r0, r2
 8005bd6:	4619      	mov	r1, r3
 8005bd8:	f7fb f876 	bl	8000cc8 <__aeabi_d2uiz>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	4618      	mov	r0, r3
 8005be2:	f7ff fd01 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x01);          /* 3C */
 8005be6:	2001      	movs	r0, #1
 8005be8:	f7ff fcfe 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0xFF);          /* 4D */
 8005bec:	20ff      	movs	r0, #255	@ 0xff
 8005bee:	f7ff fcfb 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 5E */
 8005bf2:	2000      	movs	r0, #0
 8005bf4:	f7ff fcf8 	bl	80055e8 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 6F */
 8005bf8:	2000      	movs	r0, #0
 8005bfa:	f7ff fcf5 	bl	80055e8 <lcd_wr_data>
}
 8005bfe:	bf00      	nop
 8005c00:	3708      	adds	r7, #8
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	66666666 	.word	0x66666666
 8005c0c:	40046666 	.word	0x40046666

08005c10 <lcd_display_dir>:
 * @brief       LCD
 * @param       dir:0,; 1,
 * @retval      
 */
void lcd_display_dir(uint8_t dir)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b082      	sub	sp, #8
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	4603      	mov	r3, r0
 8005c18:	71fb      	strb	r3, [r7, #7]
    lcddev.dir = dir;   /* / */
 8005c1a:	4a68      	ldr	r2, [pc, #416]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c1c:	79fb      	ldrb	r3, [r7, #7]
 8005c1e:	7193      	strb	r3, [r2, #6]

    if (dir == 0)       /*  */
 8005c20:	79fb      	ldrb	r3, [r7, #7]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d165      	bne.n	8005cf2 <lcd_display_dir+0xe2>
    {
        lcddev.width = 240;
 8005c26:	4b65      	ldr	r3, [pc, #404]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c28:	22f0      	movs	r2, #240	@ 0xf0
 8005c2a:	801a      	strh	r2, [r3, #0]
        lcddev.height = 320;
 8005c2c:	4b63      	ldr	r3, [pc, #396]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c2e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8005c32:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8005c34:	4b61      	ldr	r3, [pc, #388]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c36:	889b      	ldrh	r3, [r3, #4]
 8005c38:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d114      	bne.n	8005c6a <lcd_display_dir+0x5a>
        {
            lcddev.wramcmd = 0X2C00;
 8005c40:	4b5e      	ldr	r3, [pc, #376]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c42:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 8005c46:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 8005c48:	4b5c      	ldr	r3, [pc, #368]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c4a:	f44f 5228 	mov.w	r2, #10752	@ 0x2a00
 8005c4e:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 8005c50:	4b5a      	ldr	r3, [pc, #360]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c52:	f44f 522c 	mov.w	r2, #11008	@ 0x2b00
 8005c56:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;
 8005c58:	4b58      	ldr	r3, [pc, #352]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c5a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005c5e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8005c60:	4b56      	ldr	r3, [pc, #344]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c62:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8005c66:	805a      	strh	r2, [r3, #2]
 8005c68:	e020      	b.n	8005cac <lcd_display_dir+0x9c>
        }
        else if (lcddev.id == 0X1963)
 8005c6a:	4b54      	ldr	r3, [pc, #336]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c6c:	889b      	ldrh	r3, [r3, #4]
 8005c6e:	f641 1263 	movw	r2, #6499	@ 0x1963
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d111      	bne.n	8005c9a <lcd_display_dir+0x8a>
        {
            lcddev.wramcmd = 0X2C;  /* GRAM */
 8005c76:	4b51      	ldr	r3, [pc, #324]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c78:	222c      	movs	r2, #44	@ 0x2c
 8005c7a:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2B;  /* X */
 8005c7c:	4b4f      	ldr	r3, [pc, #316]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c7e:	222b      	movs	r2, #43	@ 0x2b
 8005c80:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2A;  /* Y */
 8005c82:	4b4e      	ldr	r3, [pc, #312]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c84:	222a      	movs	r2, #42	@ 0x2a
 8005c86:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;     /* 480 */
 8005c88:	4b4c      	ldr	r3, [pc, #304]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c8a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005c8e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;    /* 800 */
 8005c90:	4b4a      	ldr	r3, [pc, #296]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c92:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8005c96:	805a      	strh	r2, [r3, #2]
 8005c98:	e008      	b.n	8005cac <lcd_display_dir+0x9c>
        }
        else   /* IC, : 9341 / 5310 / 7789 / 7796 / 9806 IC */
        {
            lcddev.wramcmd = 0X2C;
 8005c9a:	4b48      	ldr	r3, [pc, #288]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005c9c:	222c      	movs	r2, #44	@ 0x2c
 8005c9e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8005ca0:	4b46      	ldr	r3, [pc, #280]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005ca2:	222a      	movs	r2, #42	@ 0x2a
 8005ca4:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 8005ca6:	4b45      	ldr	r3, [pc, #276]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005ca8:	222b      	movs	r2, #43	@ 0x2b
 8005caa:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310 || lcddev.id == 0x7796)     /* 5310/7796  320*480 */
 8005cac:	4b43      	ldr	r3, [pc, #268]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005cae:	889b      	ldrh	r3, [r3, #4]
 8005cb0:	f245 3210 	movw	r2, #21264	@ 0x5310
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d005      	beq.n	8005cc4 <lcd_display_dir+0xb4>
 8005cb8:	4b40      	ldr	r3, [pc, #256]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005cba:	889b      	ldrh	r3, [r3, #4]
 8005cbc:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d107      	bne.n	8005cd4 <lcd_display_dir+0xc4>
        {
            lcddev.width = 320;
 8005cc4:	4b3d      	ldr	r3, [pc, #244]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005cc6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8005cca:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8005ccc:	4b3b      	ldr	r3, [pc, #236]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005cce:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005cd2:	805a      	strh	r2, [r3, #2]
        }

        if (lcddev.id == 0X9806)    /* 9806  480*800  */
 8005cd4:	4b39      	ldr	r3, [pc, #228]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005cd6:	889b      	ldrh	r3, [r3, #4]
 8005cd8:	f649 0206 	movw	r2, #38918	@ 0x9806
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d165      	bne.n	8005dac <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 8005ce0:	4b36      	ldr	r3, [pc, #216]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005ce2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005ce6:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8005ce8:	4b34      	ldr	r3, [pc, #208]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005cea:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8005cee:	805a      	strh	r2, [r3, #2]
 8005cf0:	e05c      	b.n	8005dac <lcd_display_dir+0x19c>
        }
    }
    else                /*  */
    {
        lcddev.width = 320;         /*  */
 8005cf2:	4b32      	ldr	r3, [pc, #200]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005cf4:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8005cf8:	801a      	strh	r2, [r3, #0]
        lcddev.height = 240;        /*  */
 8005cfa:	4b30      	ldr	r3, [pc, #192]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005cfc:	22f0      	movs	r2, #240	@ 0xf0
 8005cfe:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8005d00:	4b2e      	ldr	r3, [pc, #184]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d02:	889b      	ldrh	r3, [r3, #4]
 8005d04:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d114      	bne.n	8005d36 <lcd_display_dir+0x126>
        {
            lcddev.wramcmd = 0X2C00;
 8005d0c:	4b2b      	ldr	r3, [pc, #172]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d0e:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 8005d12:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 8005d14:	4b29      	ldr	r3, [pc, #164]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d16:	f44f 5228 	mov.w	r2, #10752	@ 0x2a00
 8005d1a:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 8005d1c:	4b27      	ldr	r3, [pc, #156]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d1e:	f44f 522c 	mov.w	r2, #11008	@ 0x2b00
 8005d22:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;
 8005d24:	4b25      	ldr	r3, [pc, #148]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d26:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8005d2a:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8005d2c:	4b23      	ldr	r3, [pc, #140]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d2e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005d32:	805a      	strh	r2, [r3, #2]
 8005d34:	e026      	b.n	8005d84 <lcd_display_dir+0x174>
        }
        else if (lcddev.id == 0X1963 || lcddev.id == 0x9806)
 8005d36:	4b21      	ldr	r3, [pc, #132]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d38:	889b      	ldrh	r3, [r3, #4]
 8005d3a:	f641 1263 	movw	r2, #6499	@ 0x1963
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d005      	beq.n	8005d4e <lcd_display_dir+0x13e>
 8005d42:	4b1e      	ldr	r3, [pc, #120]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d44:	889b      	ldrh	r3, [r3, #4]
 8005d46:	f649 0206 	movw	r2, #38918	@ 0x9806
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d111      	bne.n	8005d72 <lcd_display_dir+0x162>
        {
            lcddev.wramcmd = 0X2C;  /* GRAM */
 8005d4e:	4b1b      	ldr	r3, [pc, #108]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d50:	222c      	movs	r2, #44	@ 0x2c
 8005d52:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;  /* X */
 8005d54:	4b19      	ldr	r3, [pc, #100]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d56:	222a      	movs	r2, #42	@ 0x2a
 8005d58:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;  /* Y */
 8005d5a:	4b18      	ldr	r3, [pc, #96]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d5c:	222b      	movs	r2, #43	@ 0x2b
 8005d5e:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;     /* 800 */
 8005d60:	4b16      	ldr	r3, [pc, #88]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d62:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8005d66:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;    /* 480 */
 8005d68:	4b14      	ldr	r3, [pc, #80]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d6a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005d6e:	805a      	strh	r2, [r3, #2]
 8005d70:	e008      	b.n	8005d84 <lcd_display_dir+0x174>
        }
        else   /* IC, : 9341 / 5310 / 7789 / 7796 IC */
        {
            lcddev.wramcmd = 0X2C;
 8005d72:	4b12      	ldr	r3, [pc, #72]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d74:	222c      	movs	r2, #44	@ 0x2c
 8005d76:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8005d78:	4b10      	ldr	r3, [pc, #64]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d7a:	222a      	movs	r2, #42	@ 0x2a
 8005d7c:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 8005d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d80:	222b      	movs	r2, #43	@ 0x2b
 8005d82:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310 || lcddev.id == 0x7796)     /* 5310/7796  320*480 */
 8005d84:	4b0d      	ldr	r3, [pc, #52]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d86:	889b      	ldrh	r3, [r3, #4]
 8005d88:	f245 3210 	movw	r2, #21264	@ 0x5310
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d005      	beq.n	8005d9c <lcd_display_dir+0x18c>
 8005d90:	4b0a      	ldr	r3, [pc, #40]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d92:	889b      	ldrh	r3, [r3, #4]
 8005d94:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d107      	bne.n	8005dac <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 8005d9c:	4b07      	ldr	r3, [pc, #28]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005d9e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005da2:	801a      	strh	r2, [r3, #0]
            lcddev.height = 320;
 8005da4:	4b05      	ldr	r3, [pc, #20]	@ (8005dbc <lcd_display_dir+0x1ac>)
 8005da6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8005daa:	805a      	strh	r2, [r3, #2]
        }
    }

    lcd_scan_dir(DFT_SCAN_DIR);     /*  */
 8005dac:	2000      	movs	r0, #0
 8005dae:	f7ff fd5f 	bl	8005870 <lcd_scan_dir>
}
 8005db2:	bf00      	nop
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	20000474 	.word	0x20000474

08005dc0 <lcd_init>:
 *
 * @param       
 * @retval      
 */
void lcd_init(void)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	af00      	add	r7, sp, #0
    delay_ms(50);        /* FSMC, */
 8005dc4:	2032      	movs	r0, #50	@ 0x32
 8005dc6:	f003 fd09 	bl	80097dc <delay_ms>

    /* 9341 ID */
    lcd_wr_regno(0XD3);
 8005dca:	20d3      	movs	r0, #211	@ 0xd3
 8005dcc:	f7ff fc20 	bl	8005610 <lcd_wr_regno>
    lcddev.id = lcd_rd_data();  /* dummy read */
 8005dd0:	f7ff fc58 	bl	8005684 <lcd_rd_data>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	4baf      	ldr	r3, [pc, #700]	@ (8006098 <lcd_init+0x2d8>)
 8005dda:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0X00 */
 8005ddc:	f7ff fc52 	bl	8005684 <lcd_rd_data>
 8005de0:	4603      	mov	r3, r0
 8005de2:	461a      	mov	r2, r3
 8005de4:	4bac      	ldr	r3, [pc, #688]	@ (8006098 <lcd_init+0x2d8>)
 8005de6:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0X93 */
 8005de8:	f7ff fc4c 	bl	8005684 <lcd_rd_data>
 8005dec:	4603      	mov	r3, r0
 8005dee:	461a      	mov	r2, r3
 8005df0:	4ba9      	ldr	r3, [pc, #676]	@ (8006098 <lcd_init+0x2d8>)
 8005df2:	809a      	strh	r2, [r3, #4]
    lcddev.id <<= 8;
 8005df4:	4ba8      	ldr	r3, [pc, #672]	@ (8006098 <lcd_init+0x2d8>)
 8005df6:	889b      	ldrh	r3, [r3, #4]
 8005df8:	021b      	lsls	r3, r3, #8
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	4ba6      	ldr	r3, [pc, #664]	@ (8006098 <lcd_init+0x2d8>)
 8005dfe:	809a      	strh	r2, [r3, #4]
    lcddev.id |= lcd_rd_data(); /* 0X41 */
 8005e00:	f7ff fc40 	bl	8005684 <lcd_rd_data>
 8005e04:	4603      	mov	r3, r0
 8005e06:	461a      	mov	r2, r3
 8005e08:	4ba3      	ldr	r3, [pc, #652]	@ (8006098 <lcd_init+0x2d8>)
 8005e0a:	889b      	ldrh	r3, [r3, #4]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	b29a      	uxth	r2, r3
 8005e10:	4ba1      	ldr	r3, [pc, #644]	@ (8006098 <lcd_init+0x2d8>)
 8005e12:	809a      	strh	r2, [r3, #4]

    if (lcddev.id != 0X9341)    /*  9341 ,  ST7789 */
 8005e14:	4ba0      	ldr	r3, [pc, #640]	@ (8006098 <lcd_init+0x2d8>)
 8005e16:	889b      	ldrh	r3, [r3, #4]
 8005e18:	f249 3241 	movw	r2, #37697	@ 0x9341
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	f000 8122 	beq.w	8006066 <lcd_init+0x2a6>
    {
        lcd_wr_regno(0X04);
 8005e22:	2004      	movs	r0, #4
 8005e24:	f7ff fbf4 	bl	8005610 <lcd_wr_regno>
        lcddev.id = lcd_rd_data();      /* dummy read */
 8005e28:	f7ff fc2c 	bl	8005684 <lcd_rd_data>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	461a      	mov	r2, r3
 8005e30:	4b99      	ldr	r3, [pc, #612]	@ (8006098 <lcd_init+0x2d8>)
 8005e32:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0X85 */
 8005e34:	f7ff fc26 	bl	8005684 <lcd_rd_data>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	4b96      	ldr	r3, [pc, #600]	@ (8006098 <lcd_init+0x2d8>)
 8005e3e:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0X85 */
 8005e40:	f7ff fc20 	bl	8005684 <lcd_rd_data>
 8005e44:	4603      	mov	r3, r0
 8005e46:	461a      	mov	r2, r3
 8005e48:	4b93      	ldr	r3, [pc, #588]	@ (8006098 <lcd_init+0x2d8>)
 8005e4a:	809a      	strh	r2, [r3, #4]
        lcddev.id <<= 8;
 8005e4c:	4b92      	ldr	r3, [pc, #584]	@ (8006098 <lcd_init+0x2d8>)
 8005e4e:	889b      	ldrh	r3, [r3, #4]
 8005e50:	021b      	lsls	r3, r3, #8
 8005e52:	b29a      	uxth	r2, r3
 8005e54:	4b90      	ldr	r3, [pc, #576]	@ (8006098 <lcd_init+0x2d8>)
 8005e56:	809a      	strh	r2, [r3, #4]
        lcddev.id |= lcd_rd_data();     /* 0X52 */
 8005e58:	f7ff fc14 	bl	8005684 <lcd_rd_data>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	461a      	mov	r2, r3
 8005e60:	4b8d      	ldr	r3, [pc, #564]	@ (8006098 <lcd_init+0x2d8>)
 8005e62:	889b      	ldrh	r3, [r3, #4]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	4b8b      	ldr	r3, [pc, #556]	@ (8006098 <lcd_init+0x2d8>)
 8005e6a:	809a      	strh	r2, [r3, #4]

        if (lcddev.id == 0X8552)        /* 8552ID7789 */
 8005e6c:	4b8a      	ldr	r3, [pc, #552]	@ (8006098 <lcd_init+0x2d8>)
 8005e6e:	889b      	ldrh	r3, [r3, #4]
 8005e70:	f248 5252 	movw	r2, #34130	@ 0x8552
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d103      	bne.n	8005e80 <lcd_init+0xc0>
        {
            lcddev.id = 0x7789;
 8005e78:	4b87      	ldr	r3, [pc, #540]	@ (8006098 <lcd_init+0x2d8>)
 8005e7a:	f247 7289 	movw	r2, #30601	@ 0x7789
 8005e7e:	809a      	strh	r2, [r3, #4]
        }

        if (lcddev.id != 0x7789)        /* ST7789,  NT35310 */
 8005e80:	4b85      	ldr	r3, [pc, #532]	@ (8006098 <lcd_init+0x2d8>)
 8005e82:	889b      	ldrh	r3, [r3, #4]
 8005e84:	f247 7289 	movw	r2, #30601	@ 0x7789
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	f000 80ec 	beq.w	8006066 <lcd_init+0x2a6>
        {
            lcd_wr_regno(0xD4);
 8005e8e:	20d4      	movs	r0, #212	@ 0xd4
 8005e90:	f7ff fbbe 	bl	8005610 <lcd_wr_regno>
            lcddev.id = lcd_rd_data();  /* dummy read */
 8005e94:	f7ff fbf6 	bl	8005684 <lcd_rd_data>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	4b7e      	ldr	r3, [pc, #504]	@ (8006098 <lcd_init+0x2d8>)
 8005e9e:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x01 */
 8005ea0:	f7ff fbf0 	bl	8005684 <lcd_rd_data>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	4b7b      	ldr	r3, [pc, #492]	@ (8006098 <lcd_init+0x2d8>)
 8005eaa:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x53 */
 8005eac:	f7ff fbea 	bl	8005684 <lcd_rd_data>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	4b78      	ldr	r3, [pc, #480]	@ (8006098 <lcd_init+0x2d8>)
 8005eb6:	809a      	strh	r2, [r3, #4]
            lcddev.id <<= 8;
 8005eb8:	4b77      	ldr	r3, [pc, #476]	@ (8006098 <lcd_init+0x2d8>)
 8005eba:	889b      	ldrh	r3, [r3, #4]
 8005ebc:	021b      	lsls	r3, r3, #8
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	4b75      	ldr	r3, [pc, #468]	@ (8006098 <lcd_init+0x2d8>)
 8005ec2:	809a      	strh	r2, [r3, #4]
            lcddev.id |= lcd_rd_data(); /* 0x10 */
 8005ec4:	f7ff fbde 	bl	8005684 <lcd_rd_data>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	461a      	mov	r2, r3
 8005ecc:	4b72      	ldr	r3, [pc, #456]	@ (8006098 <lcd_init+0x2d8>)
 8005ece:	889b      	ldrh	r3, [r3, #4]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	4b70      	ldr	r3, [pc, #448]	@ (8006098 <lcd_init+0x2d8>)
 8005ed6:	809a      	strh	r2, [r3, #4]

            if (lcddev.id != 0x5310)    /* NT35310,ST7796 */
 8005ed8:	4b6f      	ldr	r3, [pc, #444]	@ (8006098 <lcd_init+0x2d8>)
 8005eda:	889b      	ldrh	r3, [r3, #4]
 8005edc:	f245 3210 	movw	r2, #21264	@ 0x5310
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	f000 80c0 	beq.w	8006066 <lcd_init+0x2a6>
            {
                lcd_wr_regno(0XD3);
 8005ee6:	20d3      	movs	r0, #211	@ 0xd3
 8005ee8:	f7ff fb92 	bl	8005610 <lcd_wr_regno>
                lcddev.id = lcd_rd_data();  /* dummy read */
 8005eec:	f7ff fbca 	bl	8005684 <lcd_rd_data>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	4b68      	ldr	r3, [pc, #416]	@ (8006098 <lcd_init+0x2d8>)
 8005ef6:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X00 */
 8005ef8:	f7ff fbc4 	bl	8005684 <lcd_rd_data>
 8005efc:	4603      	mov	r3, r0
 8005efe:	461a      	mov	r2, r3
 8005f00:	4b65      	ldr	r3, [pc, #404]	@ (8006098 <lcd_init+0x2d8>)
 8005f02:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X77 */
 8005f04:	f7ff fbbe 	bl	8005684 <lcd_rd_data>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	4b62      	ldr	r3, [pc, #392]	@ (8006098 <lcd_init+0x2d8>)
 8005f0e:	809a      	strh	r2, [r3, #4]
                lcddev.id <<= 8;
 8005f10:	4b61      	ldr	r3, [pc, #388]	@ (8006098 <lcd_init+0x2d8>)
 8005f12:	889b      	ldrh	r3, [r3, #4]
 8005f14:	021b      	lsls	r3, r3, #8
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	4b5f      	ldr	r3, [pc, #380]	@ (8006098 <lcd_init+0x2d8>)
 8005f1a:	809a      	strh	r2, [r3, #4]
                lcddev.id |= lcd_rd_data(); /* 0X96 */
 8005f1c:	f7ff fbb2 	bl	8005684 <lcd_rd_data>
 8005f20:	4603      	mov	r3, r0
 8005f22:	461a      	mov	r2, r3
 8005f24:	4b5c      	ldr	r3, [pc, #368]	@ (8006098 <lcd_init+0x2d8>)
 8005f26:	889b      	ldrh	r3, [r3, #4]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	4b5a      	ldr	r3, [pc, #360]	@ (8006098 <lcd_init+0x2d8>)
 8005f2e:	809a      	strh	r2, [r3, #4]

                if (lcddev.id != 0x7796)    /* ST7796,NT35510 */
 8005f30:	4b59      	ldr	r3, [pc, #356]	@ (8006098 <lcd_init+0x2d8>)
 8005f32:	889b      	ldrh	r3, [r3, #4]
 8005f34:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	f000 8094 	beq.w	8006066 <lcd_init+0x2a6>
                {
                    /*  */
                    lcd_write_reg(0xF000, 0x0055);
 8005f3e:	2155      	movs	r1, #85	@ 0x55
 8005f40:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 8005f44:	f7ff fb78 	bl	8005638 <lcd_write_reg>
                    lcd_write_reg(0xF001, 0x00AA);
 8005f48:	21aa      	movs	r1, #170	@ 0xaa
 8005f4a:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8005f4e:	f7ff fb73 	bl	8005638 <lcd_write_reg>
                    lcd_write_reg(0xF002, 0x0052);
 8005f52:	2152      	movs	r1, #82	@ 0x52
 8005f54:	f24f 0002 	movw	r0, #61442	@ 0xf002
 8005f58:	f7ff fb6e 	bl	8005638 <lcd_write_reg>
                    lcd_write_reg(0xF003, 0x0008);
 8005f5c:	2108      	movs	r1, #8
 8005f5e:	f24f 0003 	movw	r0, #61443	@ 0xf003
 8005f62:	f7ff fb69 	bl	8005638 <lcd_write_reg>
                    lcd_write_reg(0xF004, 0x0001);
 8005f66:	2101      	movs	r1, #1
 8005f68:	f24f 0004 	movw	r0, #61444	@ 0xf004
 8005f6c:	f7ff fb64 	bl	8005638 <lcd_write_reg>

                    lcd_wr_regno(0xC500);       /* ID */
 8005f70:	f44f 4045 	mov.w	r0, #50432	@ 0xc500
 8005f74:	f7ff fb4c 	bl	8005610 <lcd_wr_regno>
                    lcddev.id = lcd_rd_data();  /* 0x55 */
 8005f78:	f7ff fb84 	bl	8005684 <lcd_rd_data>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	461a      	mov	r2, r3
 8005f80:	4b45      	ldr	r3, [pc, #276]	@ (8006098 <lcd_init+0x2d8>)
 8005f82:	809a      	strh	r2, [r3, #4]
                    lcddev.id <<= 8;
 8005f84:	4b44      	ldr	r3, [pc, #272]	@ (8006098 <lcd_init+0x2d8>)
 8005f86:	889b      	ldrh	r3, [r3, #4]
 8005f88:	021b      	lsls	r3, r3, #8
 8005f8a:	b29a      	uxth	r2, r3
 8005f8c:	4b42      	ldr	r3, [pc, #264]	@ (8006098 <lcd_init+0x2d8>)
 8005f8e:	809a      	strh	r2, [r3, #4]

                    lcd_wr_regno(0xC501);       /* ID */
 8005f90:	f24c 5001 	movw	r0, #50433	@ 0xc501
 8005f94:	f7ff fb3c 	bl	8005610 <lcd_wr_regno>
                    lcddev.id |= lcd_rd_data(); /* 0x10 */
 8005f98:	f7ff fb74 	bl	8005684 <lcd_rd_data>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	4b3d      	ldr	r3, [pc, #244]	@ (8006098 <lcd_init+0x2d8>)
 8005fa2:	889b      	ldrh	r3, [r3, #4]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	b29a      	uxth	r2, r3
 8005fa8:	4b3b      	ldr	r3, [pc, #236]	@ (8006098 <lcd_init+0x2d8>)
 8005faa:	809a      	strh	r2, [r3, #4]

                    delay_ms(5);                /* 5ms, 0XC5011963, 5ms1963 */
 8005fac:	2005      	movs	r0, #5
 8005fae:	f003 fc15 	bl	80097dc <delay_ms>

                    if (lcddev.id != 0x5510)    /* NT5510,ILI9806 */
 8005fb2:	4b39      	ldr	r3, [pc, #228]	@ (8006098 <lcd_init+0x2d8>)
 8005fb4:	889b      	ldrh	r3, [r3, #4]
 8005fb6:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d053      	beq.n	8006066 <lcd_init+0x2a6>
                    {
                        lcd_wr_regno(0XD3);
 8005fbe:	20d3      	movs	r0, #211	@ 0xd3
 8005fc0:	f7ff fb26 	bl	8005610 <lcd_wr_regno>
                        lcddev.id = lcd_rd_data();  /* dummy read */
 8005fc4:	f7ff fb5e 	bl	8005684 <lcd_rd_data>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	461a      	mov	r2, r3
 8005fcc:	4b32      	ldr	r3, [pc, #200]	@ (8006098 <lcd_init+0x2d8>)
 8005fce:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X00 */
 8005fd0:	f7ff fb58 	bl	8005684 <lcd_rd_data>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	4b2f      	ldr	r3, [pc, #188]	@ (8006098 <lcd_init+0x2d8>)
 8005fda:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X98 */
 8005fdc:	f7ff fb52 	bl	8005684 <lcd_rd_data>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	4b2c      	ldr	r3, [pc, #176]	@ (8006098 <lcd_init+0x2d8>)
 8005fe6:	809a      	strh	r2, [r3, #4]
                        lcddev.id <<= 8;
 8005fe8:	4b2b      	ldr	r3, [pc, #172]	@ (8006098 <lcd_init+0x2d8>)
 8005fea:	889b      	ldrh	r3, [r3, #4]
 8005fec:	021b      	lsls	r3, r3, #8
 8005fee:	b29a      	uxth	r2, r3
 8005ff0:	4b29      	ldr	r3, [pc, #164]	@ (8006098 <lcd_init+0x2d8>)
 8005ff2:	809a      	strh	r2, [r3, #4]
                        lcddev.id |= lcd_rd_data(); /* 0X06 */
 8005ff4:	f7ff fb46 	bl	8005684 <lcd_rd_data>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	4b26      	ldr	r3, [pc, #152]	@ (8006098 <lcd_init+0x2d8>)
 8005ffe:	889b      	ldrh	r3, [r3, #4]
 8006000:	4313      	orrs	r3, r2
 8006002:	b29a      	uxth	r2, r3
 8006004:	4b24      	ldr	r3, [pc, #144]	@ (8006098 <lcd_init+0x2d8>)
 8006006:	809a      	strh	r2, [r3, #4]

                        if (lcddev.id != 0x9806)    /* ILI9806,SSD1963 */
 8006008:	4b23      	ldr	r3, [pc, #140]	@ (8006098 <lcd_init+0x2d8>)
 800600a:	889b      	ldrh	r3, [r3, #4]
 800600c:	f649 0206 	movw	r2, #38918	@ 0x9806
 8006010:	4293      	cmp	r3, r2
 8006012:	d028      	beq.n	8006066 <lcd_init+0x2a6>
                        {
                            lcd_wr_regno(0xA1);
 8006014:	20a1      	movs	r0, #161	@ 0xa1
 8006016:	f7ff fafb 	bl	8005610 <lcd_wr_regno>
                            lcddev.id = lcd_rd_data();
 800601a:	f7ff fb33 	bl	8005684 <lcd_rd_data>
 800601e:	4603      	mov	r3, r0
 8006020:	461a      	mov	r2, r3
 8006022:	4b1d      	ldr	r3, [pc, #116]	@ (8006098 <lcd_init+0x2d8>)
 8006024:	809a      	strh	r2, [r3, #4]
                            lcddev.id = lcd_rd_data();  /* 0x57 */
 8006026:	f7ff fb2d 	bl	8005684 <lcd_rd_data>
 800602a:	4603      	mov	r3, r0
 800602c:	461a      	mov	r2, r3
 800602e:	4b1a      	ldr	r3, [pc, #104]	@ (8006098 <lcd_init+0x2d8>)
 8006030:	809a      	strh	r2, [r3, #4]
                            lcddev.id <<= 8;
 8006032:	4b19      	ldr	r3, [pc, #100]	@ (8006098 <lcd_init+0x2d8>)
 8006034:	889b      	ldrh	r3, [r3, #4]
 8006036:	021b      	lsls	r3, r3, #8
 8006038:	b29a      	uxth	r2, r3
 800603a:	4b17      	ldr	r3, [pc, #92]	@ (8006098 <lcd_init+0x2d8>)
 800603c:	809a      	strh	r2, [r3, #4]
                            lcddev.id |= lcd_rd_data(); /* 0x61 */
 800603e:	f7ff fb21 	bl	8005684 <lcd_rd_data>
 8006042:	4603      	mov	r3, r0
 8006044:	461a      	mov	r2, r3
 8006046:	4b14      	ldr	r3, [pc, #80]	@ (8006098 <lcd_init+0x2d8>)
 8006048:	889b      	ldrh	r3, [r3, #4]
 800604a:	4313      	orrs	r3, r2
 800604c:	b29a      	uxth	r2, r3
 800604e:	4b12      	ldr	r3, [pc, #72]	@ (8006098 <lcd_init+0x2d8>)
 8006050:	809a      	strh	r2, [r3, #4]

                            if (lcddev.id == 0x5761) lcddev.id = 0x1963; /* SSD1963ID5761H,,1963 */
 8006052:	4b11      	ldr	r3, [pc, #68]	@ (8006098 <lcd_init+0x2d8>)
 8006054:	889b      	ldrh	r3, [r3, #4]
 8006056:	f245 7261 	movw	r2, #22369	@ 0x5761
 800605a:	4293      	cmp	r3, r2
 800605c:	d103      	bne.n	8006066 <lcd_init+0x2a6>
 800605e:	4b0e      	ldr	r3, [pc, #56]	@ (8006098 <lcd_init+0x2d8>)
 8006060:	f641 1263 	movw	r2, #6499	@ 0x1963
 8006064:	809a      	strh	r2, [r3, #4]

    /* , main1, printf
     * (f_putc), , 1, 
     *  printf  !!!!!!!
     */
    printf("LCD ID:%x\r\n", lcddev.id); /* LCD ID */
 8006066:	4b0c      	ldr	r3, [pc, #48]	@ (8006098 <lcd_init+0x2d8>)
 8006068:	889b      	ldrh	r3, [r3, #4]
 800606a:	4619      	mov	r1, r3
 800606c:	480b      	ldr	r0, [pc, #44]	@ (800609c <lcd_init+0x2dc>)
 800606e:	f004 faf5 	bl	800a65c <iprintf>

    if (lcddev.id == 0X7789)
 8006072:	4b09      	ldr	r3, [pc, #36]	@ (8006098 <lcd_init+0x2d8>)
 8006074:	889b      	ldrh	r3, [r3, #4]
 8006076:	f247 7289 	movw	r2, #30601	@ 0x7789
 800607a:	4293      	cmp	r3, r2
 800607c:	d102      	bne.n	8006084 <lcd_init+0x2c4>
    {
        lcd_ex_st7789_reginit();    /* ST7789 */
 800607e:	f7fc fe8a 	bl	8002d96 <lcd_ex_st7789_reginit>
 8006082:	e03c      	b.n	80060fe <lcd_init+0x33e>
    }
    else if (lcddev.id == 0X9341)
 8006084:	4b04      	ldr	r3, [pc, #16]	@ (8006098 <lcd_init+0x2d8>)
 8006086:	889b      	ldrh	r3, [r3, #4]
 8006088:	f249 3241 	movw	r2, #37697	@ 0x9341
 800608c:	4293      	cmp	r3, r2
 800608e:	d107      	bne.n	80060a0 <lcd_init+0x2e0>
    {
        lcd_ex_ili9341_reginit();   /* ILI9341 */
 8006090:	f7fc ff57 	bl	8002f42 <lcd_ex_ili9341_reginit>
 8006094:	e033      	b.n	80060fe <lcd_init+0x33e>
 8006096:	bf00      	nop
 8006098:	20000474 	.word	0x20000474
 800609c:	0800dfd8 	.word	0x0800dfd8
    }
    else if (lcddev.id == 0x5310)
 80060a0:	4b1e      	ldr	r3, [pc, #120]	@ (800611c <lcd_init+0x35c>)
 80060a2:	889b      	ldrh	r3, [r3, #4]
 80060a4:	f245 3210 	movw	r2, #21264	@ 0x5310
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d102      	bne.n	80060b2 <lcd_init+0x2f2>
    {
        lcd_ex_nt35310_reginit();   /* NT35310 */
 80060ac:	f7fd f861 	bl	8003172 <lcd_ex_nt35310_reginit>
 80060b0:	e025      	b.n	80060fe <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x7796)
 80060b2:	4b1a      	ldr	r3, [pc, #104]	@ (800611c <lcd_init+0x35c>)
 80060b4:	889b      	ldrh	r3, [r3, #4]
 80060b6:	f247 7296 	movw	r2, #30614	@ 0x7796
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d102      	bne.n	80060c4 <lcd_init+0x304>
    {
        lcd_ex_st7796_reginit();    /* ST7796 */
 80060be:	f7fd ffd3 	bl	8004068 <lcd_ex_st7796_reginit>
 80060c2:	e01c      	b.n	80060fe <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x5510)
 80060c4:	4b15      	ldr	r3, [pc, #84]	@ (800611c <lcd_init+0x35c>)
 80060c6:	889b      	ldrh	r3, [r3, #4]
 80060c8:	f245 5210 	movw	r2, #21776	@ 0x5510
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d102      	bne.n	80060d6 <lcd_init+0x316>
    {
        lcd_ex_nt35510_reginit();   /* NT35510 */
 80060d0:	f7fe f8af 	bl	8004232 <lcd_ex_nt35510_reginit>
 80060d4:	e013      	b.n	80060fe <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x9806)
 80060d6:	4b11      	ldr	r3, [pc, #68]	@ (800611c <lcd_init+0x35c>)
 80060d8:	889b      	ldrh	r3, [r3, #4]
 80060da:	f649 0206 	movw	r2, #38918	@ 0x9806
 80060de:	4293      	cmp	r3, r2
 80060e0:	d102      	bne.n	80060e8 <lcd_init+0x328>
    {
        lcd_ex_ili9806_reginit();   /* ILI9806 */
 80060e2:	f7ff f826 	bl	8005132 <lcd_ex_ili9806_reginit>
 80060e6:	e00a      	b.n	80060fe <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x1963)
 80060e8:	4b0c      	ldr	r3, [pc, #48]	@ (800611c <lcd_init+0x35c>)
 80060ea:	889b      	ldrh	r3, [r3, #4]
 80060ec:	f641 1263 	movw	r2, #6499	@ 0x1963
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d104      	bne.n	80060fe <lcd_init+0x33e>
    {
        lcd_ex_ssd1963_reginit();   /* SSD1963 */
 80060f4:	f7ff f9bf 	bl	8005476 <lcd_ex_ssd1963_reginit>
        lcd_ssd_backlight_set(100); /*  */
 80060f8:	2064      	movs	r0, #100	@ 0x64
 80060fa:	f7ff fd55 	bl	8005ba8 <lcd_ssd_backlight_set>
    }

    lcd_display_dir(0); /*  */
 80060fe:	2000      	movs	r0, #0
 8006100:	f7ff fd86 	bl	8005c10 <lcd_display_dir>
    LCD_BL(1);          /*  */
 8006104:	2201      	movs	r2, #1
 8006106:	2101      	movs	r1, #1
 8006108:	4805      	ldr	r0, [pc, #20]	@ (8006120 <lcd_init+0x360>)
 800610a:	f000 fe18 	bl	8006d3e <HAL_GPIO_WritePin>
    lcd_clear(WHITE);
 800610e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8006112:	f000 f807 	bl	8006124 <lcd_clear>
}
 8006116:	bf00      	nop
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	20000474 	.word	0x20000474
 8006120:	40010c00 	.word	0x40010c00

08006124 <lcd_clear>:
 * @brief       
 * @param       color: 
 * @retval      
 */
void lcd_clear(uint16_t color)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	4603      	mov	r3, r0
 800612c:	80fb      	strh	r3, [r7, #6]
    uint32_t index = 0;
 800612e:	2300      	movs	r3, #0
 8006130:	60fb      	str	r3, [r7, #12]
    uint32_t totalpoint = lcddev.width;
 8006132:	4b11      	ldr	r3, [pc, #68]	@ (8006178 <lcd_clear+0x54>)
 8006134:	881b      	ldrh	r3, [r3, #0]
 8006136:	60bb      	str	r3, [r7, #8]
    totalpoint *= lcddev.height;    /*  */
 8006138:	4b0f      	ldr	r3, [pc, #60]	@ (8006178 <lcd_clear+0x54>)
 800613a:	885b      	ldrh	r3, [r3, #2]
 800613c:	461a      	mov	r2, r3
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	fb02 f303 	mul.w	r3, r2, r3
 8006144:	60bb      	str	r3, [r7, #8]
    lcd_set_cursor(0x00, 0x0000);   /*  */
 8006146:	2100      	movs	r1, #0
 8006148:	2000      	movs	r0, #0
 800614a:	f7ff fabb 	bl	80056c4 <lcd_set_cursor>
    lcd_write_ram_prepare();        /* GRAM */
 800614e:	f7ff faab 	bl	80056a8 <lcd_write_ram_prepare>

    for (index = 0; index < totalpoint; index++)
 8006152:	2300      	movs	r3, #0
 8006154:	60fb      	str	r3, [r7, #12]
 8006156:	e005      	b.n	8006164 <lcd_clear+0x40>
    {
        LCD->LCD_RAM = color;
 8006158:	4a08      	ldr	r2, [pc, #32]	@ (800617c <lcd_clear+0x58>)
 800615a:	88fb      	ldrh	r3, [r7, #6]
 800615c:	8053      	strh	r3, [r2, #2]
    for (index = 0; index < totalpoint; index++)
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	3301      	adds	r3, #1
 8006162:	60fb      	str	r3, [r7, #12]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	429a      	cmp	r2, r3
 800616a:	d3f5      	bcc.n	8006158 <lcd_clear+0x34>
   }
}
 800616c:	bf00      	nop
 800616e:	bf00      	nop
 8006170:	3710      	adds	r7, #16
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop
 8006178:	20000474 	.word	0x20000474
 800617c:	6c0007fe 	.word	0x6c0007fe

08006180 <lcd_show_char>:
 * @param       mode : (1); (0);
 * @param       color : ;
 * @retval      
 */
void lcd_show_char(uint16_t x, uint16_t y, char chr, uint8_t size, uint8_t mode, uint16_t color)
{
 8006180:	b590      	push	{r4, r7, lr}
 8006182:	b087      	sub	sp, #28
 8006184:	af00      	add	r7, sp, #0
 8006186:	4604      	mov	r4, r0
 8006188:	4608      	mov	r0, r1
 800618a:	4611      	mov	r1, r2
 800618c:	461a      	mov	r2, r3
 800618e:	4623      	mov	r3, r4
 8006190:	80fb      	strh	r3, [r7, #6]
 8006192:	4603      	mov	r3, r0
 8006194:	80bb      	strh	r3, [r7, #4]
 8006196:	460b      	mov	r3, r1
 8006198:	70fb      	strb	r3, [r7, #3]
 800619a:	4613      	mov	r3, r2
 800619c:	70bb      	strb	r3, [r7, #2]
    uint8_t temp, t1, t;
    uint16_t y0 = y;
 800619e:	88bb      	ldrh	r3, [r7, #4]
 80061a0:	81fb      	strh	r3, [r7, #14]
    uint8_t csize = 0;
 80061a2:	2300      	movs	r3, #0
 80061a4:	737b      	strb	r3, [r7, #13]
    uint8_t *pfont = 0;
 80061a6:	2300      	movs	r3, #0
 80061a8:	613b      	str	r3, [r7, #16]

    csize = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2); /*  */
 80061aa:	78bb      	ldrb	r3, [r7, #2]
 80061ac:	08db      	lsrs	r3, r3, #3
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	461a      	mov	r2, r3
 80061b2:	78bb      	ldrb	r3, [r7, #2]
 80061b4:	f003 0307 	and.w	r3, r3, #7
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	bf14      	ite	ne
 80061be:	2301      	movne	r3, #1
 80061c0:	2300      	moveq	r3, #0
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	4413      	add	r3, r2
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	78ba      	ldrb	r2, [r7, #2]
 80061ca:	0852      	lsrs	r2, r2, #1
 80061cc:	b2d2      	uxtb	r2, r2
 80061ce:	fb02 f303 	mul.w	r3, r2, r3
 80061d2:	737b      	strb	r3, [r7, #13]
    chr = chr - ' ';    /* ASCII-' ' */
 80061d4:	78fb      	ldrb	r3, [r7, #3]
 80061d6:	3b20      	subs	r3, #32
 80061d8:	70fb      	strb	r3, [r7, #3]

    switch (size)
 80061da:	78bb      	ldrb	r3, [r7, #2]
 80061dc:	3b0c      	subs	r3, #12
 80061de:	2b14      	cmp	r3, #20
 80061e0:	f200 8099 	bhi.w	8006316 <lcd_show_char+0x196>
 80061e4:	a201      	add	r2, pc, #4	@ (adr r2, 80061ec <lcd_show_char+0x6c>)
 80061e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ea:	bf00      	nop
 80061ec:	08006241 	.word	0x08006241
 80061f0:	08006317 	.word	0x08006317
 80061f4:	08006317 	.word	0x08006317
 80061f8:	08006317 	.word	0x08006317
 80061fc:	08006253 	.word	0x08006253
 8006200:	08006317 	.word	0x08006317
 8006204:	08006317 	.word	0x08006317
 8006208:	08006317 	.word	0x08006317
 800620c:	08006317 	.word	0x08006317
 8006210:	08006317 	.word	0x08006317
 8006214:	08006317 	.word	0x08006317
 8006218:	08006317 	.word	0x08006317
 800621c:	0800625f 	.word	0x0800625f
 8006220:	08006317 	.word	0x08006317
 8006224:	08006317 	.word	0x08006317
 8006228:	08006317 	.word	0x08006317
 800622c:	08006317 	.word	0x08006317
 8006230:	08006317 	.word	0x08006317
 8006234:	08006317 	.word	0x08006317
 8006238:	08006317 	.word	0x08006317
 800623c:	08006271 	.word	0x08006271
    {
        case 12:
            pfont = (uint8_t *)asc2_1206[(uint8_t)chr];  /* 1206 */
 8006240:	78fa      	ldrb	r2, [r7, #3]
 8006242:	4613      	mov	r3, r2
 8006244:	005b      	lsls	r3, r3, #1
 8006246:	4413      	add	r3, r2
 8006248:	009b      	lsls	r3, r3, #2
 800624a:	4a36      	ldr	r2, [pc, #216]	@ (8006324 <lcd_show_char+0x1a4>)
 800624c:	4413      	add	r3, r2
 800624e:	613b      	str	r3, [r7, #16]
            break;
 8006250:	e014      	b.n	800627c <lcd_show_char+0xfc>

        case 16:
            pfont = (uint8_t *)asc2_1608[(uint8_t)chr];  /* 1608 */
 8006252:	78fb      	ldrb	r3, [r7, #3]
 8006254:	011b      	lsls	r3, r3, #4
 8006256:	4a34      	ldr	r2, [pc, #208]	@ (8006328 <lcd_show_char+0x1a8>)
 8006258:	4413      	add	r3, r2
 800625a:	613b      	str	r3, [r7, #16]
            break;
 800625c:	e00e      	b.n	800627c <lcd_show_char+0xfc>

        case 24:
            pfont = (uint8_t *)asc2_2412[(uint8_t)chr];  /* 2412 */
 800625e:	78fa      	ldrb	r2, [r7, #3]
 8006260:	4613      	mov	r3, r2
 8006262:	00db      	lsls	r3, r3, #3
 8006264:	4413      	add	r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	4a30      	ldr	r2, [pc, #192]	@ (800632c <lcd_show_char+0x1ac>)
 800626a:	4413      	add	r3, r2
 800626c:	613b      	str	r3, [r7, #16]
            break;
 800626e:	e005      	b.n	800627c <lcd_show_char+0xfc>

        case 32:
            pfont = (uint8_t *)asc2_3216[(uint8_t)chr];  /* 3216 */
 8006270:	78fb      	ldrb	r3, [r7, #3]
 8006272:	019b      	lsls	r3, r3, #6
 8006274:	4a2e      	ldr	r2, [pc, #184]	@ (8006330 <lcd_show_char+0x1b0>)
 8006276:	4413      	add	r3, r2
 8006278:	613b      	str	r3, [r7, #16]
            break;
 800627a:	bf00      	nop

        default:
            return ;
    }

    for (t = 0; t < csize; t++)
 800627c:	2300      	movs	r3, #0
 800627e:	757b      	strb	r3, [r7, #21]
 8006280:	e044      	b.n	800630c <lcd_show_char+0x18c>
    {
        temp = pfont[t];    /*  */
 8006282:	7d7b      	ldrb	r3, [r7, #21]
 8006284:	693a      	ldr	r2, [r7, #16]
 8006286:	4413      	add	r3, r2
 8006288:	781b      	ldrb	r3, [r3, #0]
 800628a:	75fb      	strb	r3, [r7, #23]

        for (t1 = 0; t1 < 8; t1++)   /* 8 */
 800628c:	2300      	movs	r3, #0
 800628e:	75bb      	strb	r3, [r7, #22]
 8006290:	e034      	b.n	80062fc <lcd_show_char+0x17c>
        {
            if (temp & 0x80)        /* , */
 8006292:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006296:	2b00      	cmp	r3, #0
 8006298:	da06      	bge.n	80062a8 <lcd_show_char+0x128>
            {
                lcd_draw_point(x, y, color);        /* , */
 800629a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800629c:	88b9      	ldrh	r1, [r7, #4]
 800629e:	88fb      	ldrh	r3, [r7, #6]
 80062a0:	4618      	mov	r0, r3
 80062a2:	f7ff fc67 	bl	8005b74 <lcd_draw_point>
 80062a6:	e00a      	b.n	80062be <lcd_show_char+0x13e>
            }
            else if (mode == 0)     /* , */
 80062a8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d106      	bne.n	80062be <lcd_show_char+0x13e>
            {
                lcd_draw_point(x, y, g_back_color); /* ,() */
 80062b0:	4b20      	ldr	r3, [pc, #128]	@ (8006334 <lcd_show_char+0x1b4>)
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	88b9      	ldrh	r1, [r7, #4]
 80062b6:	88fb      	ldrh	r3, [r7, #6]
 80062b8:	4618      	mov	r0, r3
 80062ba:	f7ff fc5b 	bl	8005b74 <lcd_draw_point>
            }

            temp <<= 1; /* ,  */
 80062be:	7dfb      	ldrb	r3, [r7, #23]
 80062c0:	005b      	lsls	r3, r3, #1
 80062c2:	75fb      	strb	r3, [r7, #23]
            y++;
 80062c4:	88bb      	ldrh	r3, [r7, #4]
 80062c6:	3301      	adds	r3, #1
 80062c8:	80bb      	strh	r3, [r7, #4]

            if (y >= lcddev.height)return;  /*  */
 80062ca:	4b1b      	ldr	r3, [pc, #108]	@ (8006338 <lcd_show_char+0x1b8>)
 80062cc:	885b      	ldrh	r3, [r3, #2]
 80062ce:	88ba      	ldrh	r2, [r7, #4]
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d222      	bcs.n	800631a <lcd_show_char+0x19a>

            if ((y - y0) == size)   /* ? */
 80062d4:	88ba      	ldrh	r2, [r7, #4]
 80062d6:	89fb      	ldrh	r3, [r7, #14]
 80062d8:	1ad2      	subs	r2, r2, r3
 80062da:	78bb      	ldrb	r3, [r7, #2]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d10a      	bne.n	80062f6 <lcd_show_char+0x176>
            {
                y = y0; /* y */
 80062e0:	89fb      	ldrh	r3, [r7, #14]
 80062e2:	80bb      	strh	r3, [r7, #4]
                x++;    /* x */
 80062e4:	88fb      	ldrh	r3, [r7, #6]
 80062e6:	3301      	adds	r3, #1
 80062e8:	80fb      	strh	r3, [r7, #6]

                if (x >= lcddev.width)return;   /* x */
 80062ea:	4b13      	ldr	r3, [pc, #76]	@ (8006338 <lcd_show_char+0x1b8>)
 80062ec:	881b      	ldrh	r3, [r3, #0]
 80062ee:	88fa      	ldrh	r2, [r7, #6]
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d307      	bcc.n	8006304 <lcd_show_char+0x184>
 80062f4:	e012      	b.n	800631c <lcd_show_char+0x19c>
        for (t1 = 0; t1 < 8; t1++)   /* 8 */
 80062f6:	7dbb      	ldrb	r3, [r7, #22]
 80062f8:	3301      	adds	r3, #1
 80062fa:	75bb      	strb	r3, [r7, #22]
 80062fc:	7dbb      	ldrb	r3, [r7, #22]
 80062fe:	2b07      	cmp	r3, #7
 8006300:	d9c7      	bls.n	8006292 <lcd_show_char+0x112>
 8006302:	e000      	b.n	8006306 <lcd_show_char+0x186>

                break;
 8006304:	bf00      	nop
    for (t = 0; t < csize; t++)
 8006306:	7d7b      	ldrb	r3, [r7, #21]
 8006308:	3301      	adds	r3, #1
 800630a:	757b      	strb	r3, [r7, #21]
 800630c:	7d7a      	ldrb	r2, [r7, #21]
 800630e:	7b7b      	ldrb	r3, [r7, #13]
 8006310:	429a      	cmp	r2, r3
 8006312:	d3b6      	bcc.n	8006282 <lcd_show_char+0x102>
 8006314:	e002      	b.n	800631c <lcd_show_char+0x19c>
            return ;
 8006316:	bf00      	nop
 8006318:	e000      	b.n	800631c <lcd_show_char+0x19c>
            if (y >= lcddev.height)return;  /*  */
 800631a:	bf00      	nop
            }
        }
    }
}
 800631c:	371c      	adds	r7, #28
 800631e:	46bd      	mov	sp, r7
 8006320:	bd90      	pop	{r4, r7, pc}
 8006322:	bf00      	nop
 8006324:	0800dffc 	.word	0x0800dffc
 8006328:	0800e470 	.word	0x0800e470
 800632c:	0800ea60 	.word	0x0800ea60
 8006330:	0800f7bc 	.word	0x0800f7bc
 8006334:	20000008 	.word	0x20000008
 8006338:	20000474 	.word	0x20000474

0800633c <lcd_pow>:
 * @param       m: 
 * @param       n: 
 * @retval      mn
 */
static uint32_t lcd_pow(uint8_t m, uint8_t n)
{
 800633c:	b480      	push	{r7}
 800633e:	b085      	sub	sp, #20
 8006340:	af00      	add	r7, sp, #0
 8006342:	4603      	mov	r3, r0
 8006344:	460a      	mov	r2, r1
 8006346:	71fb      	strb	r3, [r7, #7]
 8006348:	4613      	mov	r3, r2
 800634a:	71bb      	strb	r3, [r7, #6]
    uint32_t result = 1;
 800634c:	2301      	movs	r3, #1
 800634e:	60fb      	str	r3, [r7, #12]

    while (n--)result *= m;
 8006350:	e004      	b.n	800635c <lcd_pow+0x20>
 8006352:	79fa      	ldrb	r2, [r7, #7]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	fb02 f303 	mul.w	r3, r2, r3
 800635a:	60fb      	str	r3, [r7, #12]
 800635c:	79bb      	ldrb	r3, [r7, #6]
 800635e:	1e5a      	subs	r2, r3, #1
 8006360:	71ba      	strb	r2, [r7, #6]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d1f5      	bne.n	8006352 <lcd_pow+0x16>

    return result;
 8006366:	68fb      	ldr	r3, [r7, #12]
}
 8006368:	4618      	mov	r0, r3
 800636a:	3714      	adds	r7, #20
 800636c:	46bd      	mov	sp, r7
 800636e:	bc80      	pop	{r7}
 8006370:	4770      	bx	lr
	...

08006374 <lcd_show_num>:
 * @param       size:  12/16/24/32
 * @param       color : ;
 * @retval      
 */
void lcd_show_num(uint16_t x, uint16_t y, uint32_t num, uint8_t len, uint8_t size, uint16_t color)
{
 8006374:	b590      	push	{r4, r7, lr}
 8006376:	b089      	sub	sp, #36	@ 0x24
 8006378:	af02      	add	r7, sp, #8
 800637a:	60ba      	str	r2, [r7, #8]
 800637c:	461a      	mov	r2, r3
 800637e:	4603      	mov	r3, r0
 8006380:	81fb      	strh	r3, [r7, #14]
 8006382:	460b      	mov	r3, r1
 8006384:	81bb      	strh	r3, [r7, #12]
 8006386:	4613      	mov	r3, r2
 8006388:	71fb      	strb	r3, [r7, #7]
    uint8_t t, temp;
    uint8_t enshow = 0;
 800638a:	2300      	movs	r3, #0
 800638c:	75bb      	strb	r3, [r7, #22]

    for (t = 0; t < len; t++)   /*  */
 800638e:	2300      	movs	r3, #0
 8006390:	75fb      	strb	r3, [r7, #23]
 8006392:	e05b      	b.n	800644c <lcd_show_num+0xd8>
    {
        temp = (num / lcd_pow(10, len - t - 1)) % 10;   /*  */
 8006394:	79fa      	ldrb	r2, [r7, #7]
 8006396:	7dfb      	ldrb	r3, [r7, #23]
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	b2db      	uxtb	r3, r3
 800639c:	3b01      	subs	r3, #1
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	4619      	mov	r1, r3
 80063a2:	200a      	movs	r0, #10
 80063a4:	f7ff ffca 	bl	800633c <lcd_pow>
 80063a8:	4602      	mov	r2, r0
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80063b0:	4b2b      	ldr	r3, [pc, #172]	@ (8006460 <lcd_show_num+0xec>)
 80063b2:	fba3 2301 	umull	r2, r3, r3, r1
 80063b6:	08da      	lsrs	r2, r3, #3
 80063b8:	4613      	mov	r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	4413      	add	r3, r2
 80063be:	005b      	lsls	r3, r3, #1
 80063c0:	1aca      	subs	r2, r1, r3
 80063c2:	4613      	mov	r3, r2
 80063c4:	757b      	strb	r3, [r7, #21]

        if (enshow == 0 && t < (len - 1))   /* , */
 80063c6:	7dbb      	ldrb	r3, [r7, #22]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d122      	bne.n	8006412 <lcd_show_num+0x9e>
 80063cc:	7dfa      	ldrb	r2, [r7, #23]
 80063ce:	79fb      	ldrb	r3, [r7, #7]
 80063d0:	3b01      	subs	r3, #1
 80063d2:	429a      	cmp	r2, r3
 80063d4:	da1d      	bge.n	8006412 <lcd_show_num+0x9e>
        {
            if (temp == 0)
 80063d6:	7d7b      	ldrb	r3, [r7, #21]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d118      	bne.n	800640e <lcd_show_num+0x9a>
            {
                lcd_show_char(x + (size / 2)*t, y, ' ', size, 0, color);/* , */
 80063dc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80063e0:	085b      	lsrs	r3, r3, #1
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	461a      	mov	r2, r3
 80063e6:	7dfb      	ldrb	r3, [r7, #23]
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	fb02 f303 	mul.w	r3, r2, r3
 80063ee:	b29a      	uxth	r2, r3
 80063f0:	89fb      	ldrh	r3, [r7, #14]
 80063f2:	4413      	add	r3, r2
 80063f4:	b298      	uxth	r0, r3
 80063f6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80063fa:	89b9      	ldrh	r1, [r7, #12]
 80063fc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80063fe:	9301      	str	r3, [sp, #4]
 8006400:	2300      	movs	r3, #0
 8006402:	9300      	str	r3, [sp, #0]
 8006404:	4613      	mov	r3, r2
 8006406:	2220      	movs	r2, #32
 8006408:	f7ff feba 	bl	8006180 <lcd_show_char>
                continue;   /*  */
 800640c:	e01b      	b.n	8006446 <lcd_show_num+0xd2>
            }
            else
            {
                enshow = 1; /*  */
 800640e:	2301      	movs	r3, #1
 8006410:	75bb      	strb	r3, [r7, #22]
            }

        }

        lcd_show_char(x + (size / 2)*t, y, temp + '0', size, 0, color); /*  */
 8006412:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006416:	085b      	lsrs	r3, r3, #1
 8006418:	b2db      	uxtb	r3, r3
 800641a:	461a      	mov	r2, r3
 800641c:	7dfb      	ldrb	r3, [r7, #23]
 800641e:	b29b      	uxth	r3, r3
 8006420:	fb02 f303 	mul.w	r3, r2, r3
 8006424:	b29a      	uxth	r2, r3
 8006426:	89fb      	ldrh	r3, [r7, #14]
 8006428:	4413      	add	r3, r2
 800642a:	b298      	uxth	r0, r3
 800642c:	7d7b      	ldrb	r3, [r7, #21]
 800642e:	3330      	adds	r3, #48	@ 0x30
 8006430:	b2da      	uxtb	r2, r3
 8006432:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 8006436:	89b9      	ldrh	r1, [r7, #12]
 8006438:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800643a:	9301      	str	r3, [sp, #4]
 800643c:	2300      	movs	r3, #0
 800643e:	9300      	str	r3, [sp, #0]
 8006440:	4623      	mov	r3, r4
 8006442:	f7ff fe9d 	bl	8006180 <lcd_show_char>
    for (t = 0; t < len; t++)   /*  */
 8006446:	7dfb      	ldrb	r3, [r7, #23]
 8006448:	3301      	adds	r3, #1
 800644a:	75fb      	strb	r3, [r7, #23]
 800644c:	7dfa      	ldrb	r2, [r7, #23]
 800644e:	79fb      	ldrb	r3, [r7, #7]
 8006450:	429a      	cmp	r2, r3
 8006452:	d39f      	bcc.n	8006394 <lcd_show_num+0x20>
    }
}
 8006454:	bf00      	nop
 8006456:	bf00      	nop
 8006458:	371c      	adds	r7, #28
 800645a:	46bd      	mov	sp, r7
 800645c:	bd90      	pop	{r4, r7, pc}
 800645e:	bf00      	nop
 8006460:	cccccccd 	.word	0xcccccccd

08006464 <lcd_show_string>:
 * @param       p           : 
 * @param       color       : ;
 * @retval      
 */
void lcd_show_string(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint8_t size, char *p, uint16_t color)
{
 8006464:	b590      	push	{r4, r7, lr}
 8006466:	b087      	sub	sp, #28
 8006468:	af02      	add	r7, sp, #8
 800646a:	4604      	mov	r4, r0
 800646c:	4608      	mov	r0, r1
 800646e:	4611      	mov	r1, r2
 8006470:	461a      	mov	r2, r3
 8006472:	4623      	mov	r3, r4
 8006474:	80fb      	strh	r3, [r7, #6]
 8006476:	4603      	mov	r3, r0
 8006478:	80bb      	strh	r3, [r7, #4]
 800647a:	460b      	mov	r3, r1
 800647c:	807b      	strh	r3, [r7, #2]
 800647e:	4613      	mov	r3, r2
 8006480:	803b      	strh	r3, [r7, #0]
    uint8_t x0 = x;
 8006482:	88fb      	ldrh	r3, [r7, #6]
 8006484:	73fb      	strb	r3, [r7, #15]
    width += x;
 8006486:	887a      	ldrh	r2, [r7, #2]
 8006488:	88fb      	ldrh	r3, [r7, #6]
 800648a:	4413      	add	r3, r2
 800648c:	807b      	strh	r3, [r7, #2]
    height += y;
 800648e:	883a      	ldrh	r2, [r7, #0]
 8006490:	88bb      	ldrh	r3, [r7, #4]
 8006492:	4413      	add	r3, r2
 8006494:	803b      	strh	r3, [r7, #0]

    while ((*p <= '~') && (*p >= ' '))   /* ! */
 8006496:	e027      	b.n	80064e8 <lcd_show_string+0x84>
    {
        if (x >= width)
 8006498:	88fa      	ldrh	r2, [r7, #6]
 800649a:	887b      	ldrh	r3, [r7, #2]
 800649c:	429a      	cmp	r2, r3
 800649e:	d307      	bcc.n	80064b0 <lcd_show_string+0x4c>
        {
            x = x0;
 80064a0:	7bfb      	ldrb	r3, [r7, #15]
 80064a2:	80fb      	strh	r3, [r7, #6]
            y += size;
 80064a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80064a8:	b29a      	uxth	r2, r3
 80064aa:	88bb      	ldrh	r3, [r7, #4]
 80064ac:	4413      	add	r3, r2
 80064ae:	80bb      	strh	r3, [r7, #4]
        }

        if (y >= height)break;  /*  */
 80064b0:	88ba      	ldrh	r2, [r7, #4]
 80064b2:	883b      	ldrh	r3, [r7, #0]
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d220      	bcs.n	80064fa <lcd_show_string+0x96>

        lcd_show_char(x, y, *p, size, 0, color);
 80064b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ba:	781a      	ldrb	r2, [r3, #0]
 80064bc:	f897 4020 	ldrb.w	r4, [r7, #32]
 80064c0:	88b9      	ldrh	r1, [r7, #4]
 80064c2:	88f8      	ldrh	r0, [r7, #6]
 80064c4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80064c6:	9301      	str	r3, [sp, #4]
 80064c8:	2300      	movs	r3, #0
 80064ca:	9300      	str	r3, [sp, #0]
 80064cc:	4623      	mov	r3, r4
 80064ce:	f7ff fe57 	bl	8006180 <lcd_show_char>
        x += size / 2;
 80064d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80064d6:	085b      	lsrs	r3, r3, #1
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	461a      	mov	r2, r3
 80064dc:	88fb      	ldrh	r3, [r7, #6]
 80064de:	4413      	add	r3, r2
 80064e0:	80fb      	strh	r3, [r7, #6]
        p++;
 80064e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e4:	3301      	adds	r3, #1
 80064e6:	627b      	str	r3, [r7, #36]	@ 0x24
    while ((*p <= '~') && (*p >= ' '))   /* ! */
 80064e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ea:	781b      	ldrb	r3, [r3, #0]
 80064ec:	2b7e      	cmp	r3, #126	@ 0x7e
 80064ee:	d805      	bhi.n	80064fc <lcd_show_string+0x98>
 80064f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f2:	781b      	ldrb	r3, [r3, #0]
 80064f4:	2b1f      	cmp	r3, #31
 80064f6:	d8cf      	bhi.n	8006498 <lcd_show_string+0x34>
    }
}
 80064f8:	e000      	b.n	80064fc <lcd_show_string+0x98>
        if (y >= height)break;  /*  */
 80064fa:	bf00      	nop
}
 80064fc:	bf00      	nop
 80064fe:	3714      	adds	r7, #20
 8006500:	46bd      	mov	sp, r7
 8006502:	bd90      	pop	{r4, r7, pc}

08006504 <HAL_TIM_IC_CaptureCallback>:
 * @brief       
 * @param       htim:
 * @retval      
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == REMOTE_IN_TIMX)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a52      	ldr	r2, [pc, #328]	@ (800665c <HAL_TIM_IC_CaptureCallback+0x158>)
 8006512:	4293      	cmp	r3, r2
 8006514:	f040 809d 	bne.w	8006652 <HAL_TIM_IC_CaptureCallback+0x14e>
    {
        uint16_t dval;  /*  */
        
        if (RDATA)      /*  */
 8006518:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800651c:	4850      	ldr	r0, [pc, #320]	@ (8006660 <HAL_TIM_IC_CaptureCallback+0x15c>)
 800651e:	f000 fbf7 	bl	8006d10 <HAL_GPIO_ReadPin>
 8006522:	4603      	mov	r3, r0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d01b      	beq.n	8006560 <HAL_TIM_IC_CaptureCallback+0x5c>
        {
            __HAL_TIM_SET_CAPTUREPOLARITY(&htim4,REMOTE_IN_TIMX_CHY,TIM_INPUTCHANNELPOLARITY_FALLING);//CC4P=1 
 8006528:	4b4e      	ldr	r3, [pc, #312]	@ (8006664 <HAL_TIM_IC_CaptureCallback+0x160>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	6a1a      	ldr	r2, [r3, #32]
 800652e:	4b4d      	ldr	r3, [pc, #308]	@ (8006664 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006536:	621a      	str	r2, [r3, #32]
 8006538:	4b4a      	ldr	r3, [pc, #296]	@ (8006664 <HAL_TIM_IC_CaptureCallback+0x160>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	6a1a      	ldr	r2, [r3, #32]
 800653e:	4b49      	ldr	r3, [pc, #292]	@ (8006664 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006546:	621a      	str	r2, [r3, #32]
            __HAL_TIM_SET_COUNTER(&htim4, 0);  	/*  */
 8006548:	4b46      	ldr	r3, [pc, #280]	@ (8006664 <HAL_TIM_IC_CaptureCallback+0x160>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2200      	movs	r2, #0
 800654e:	625a      	str	r2, [r3, #36]	@ 0x24
            g_remote_sta |= 0X10;          		/*  */
 8006550:	4b45      	ldr	r3, [pc, #276]	@ (8006668 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006552:	781b      	ldrb	r3, [r3, #0]
 8006554:	f043 0310 	orr.w	r3, r3, #16
 8006558:	b2da      	uxtb	r2, r3
 800655a:	4b43      	ldr	r3, [pc, #268]	@ (8006668 <HAL_TIM_IC_CaptureCallback+0x164>)
 800655c:	701a      	strb	r2, [r3, #0]
            }

            g_remote_sta&=~(1<<4);
        }
    }
}
 800655e:	e078      	b.n	8006652 <HAL_TIM_IC_CaptureCallback+0x14e>
            dval=HAL_TIM_ReadCapturedValue(&htim4, REMOTE_IN_TIMX_CHY);                /* CCR4CC4IF */
 8006560:	210c      	movs	r1, #12
 8006562:	4840      	ldr	r0, [pc, #256]	@ (8006664 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006564:	f002 f8c0 	bl	80086e8 <HAL_TIM_ReadCapturedValue>
 8006568:	4603      	mov	r3, r0
 800656a:	81fb      	strh	r3, [r7, #14]
            __HAL_TIM_SET_CAPTUREPOLARITY(&htim4, REMOTE_IN_TIMX_CHY, TIM_INPUTCHANNELPOLARITY_RISING);/* TIM44 */
 800656c:	4b3d      	ldr	r3, [pc, #244]	@ (8006664 <HAL_TIM_IC_CaptureCallback+0x160>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	6a1a      	ldr	r2, [r3, #32]
 8006572:	4b3c      	ldr	r3, [pc, #240]	@ (8006664 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800657a:	621a      	str	r2, [r3, #32]
 800657c:	4b39      	ldr	r3, [pc, #228]	@ (8006664 <HAL_TIM_IC_CaptureCallback+0x160>)
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	4b38      	ldr	r3, [pc, #224]	@ (8006664 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	6a12      	ldr	r2, [r2, #32]
 8006586:	621a      	str	r2, [r3, #32]
            if (g_remote_sta & 0X10)        /*  */
 8006588:	4b37      	ldr	r3, [pc, #220]	@ (8006668 <HAL_TIM_IC_CaptureCallback+0x164>)
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	f003 0310 	and.w	r3, r3, #16
 8006590:	2b00      	cmp	r3, #0
 8006592:	d057      	beq.n	8006644 <HAL_TIM_IC_CaptureCallback+0x140>
                if (g_remote_sta & 0X80)    /*  */
 8006594:	4b34      	ldr	r3, [pc, #208]	@ (8006668 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	b25b      	sxtb	r3, r3
 800659a:	2b00      	cmp	r3, #0
 800659c:	da3e      	bge.n	800661c <HAL_TIM_IC_CaptureCallback+0x118>
                    if (dval > 300 && dval < 800)           /* 560,560us */
 800659e:	89fb      	ldrh	r3, [r7, #14]
 80065a0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80065a4:	d90f      	bls.n	80065c6 <HAL_TIM_IC_CaptureCallback+0xc2>
 80065a6:	89fb      	ldrh	r3, [r7, #14]
 80065a8:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80065ac:	d20b      	bcs.n	80065c6 <HAL_TIM_IC_CaptureCallback+0xc2>
                        g_remote_data >>= 1;                /*  */
 80065ae:	4b2f      	ldr	r3, [pc, #188]	@ (800666c <HAL_TIM_IC_CaptureCallback+0x168>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	085b      	lsrs	r3, r3, #1
 80065b4:	4a2d      	ldr	r2, [pc, #180]	@ (800666c <HAL_TIM_IC_CaptureCallback+0x168>)
 80065b6:	6013      	str	r3, [r2, #0]
                        g_remote_data &= ~(0x80000000);     /* 0 */
 80065b8:	4b2c      	ldr	r3, [pc, #176]	@ (800666c <HAL_TIM_IC_CaptureCallback+0x168>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065c0:	4a2a      	ldr	r2, [pc, #168]	@ (800666c <HAL_TIM_IC_CaptureCallback+0x168>)
 80065c2:	6013      	str	r3, [r2, #0]
 80065c4:	e03e      	b.n	8006644 <HAL_TIM_IC_CaptureCallback+0x140>
                    else if (dval > 1400 && dval < 1800)    /* 1680,1680us */
 80065c6:	89fb      	ldrh	r3, [r7, #14]
 80065c8:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 80065cc:	d90f      	bls.n	80065ee <HAL_TIM_IC_CaptureCallback+0xea>
 80065ce:	89fb      	ldrh	r3, [r7, #14]
 80065d0:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 80065d4:	d20b      	bcs.n	80065ee <HAL_TIM_IC_CaptureCallback+0xea>
                        g_remote_data >>= 1;                /*  */
 80065d6:	4b25      	ldr	r3, [pc, #148]	@ (800666c <HAL_TIM_IC_CaptureCallback+0x168>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	085b      	lsrs	r3, r3, #1
 80065dc:	4a23      	ldr	r2, [pc, #140]	@ (800666c <HAL_TIM_IC_CaptureCallback+0x168>)
 80065de:	6013      	str	r3, [r2, #0]
                        g_remote_data |= 0x80000000;        /* 1 */
 80065e0:	4b22      	ldr	r3, [pc, #136]	@ (800666c <HAL_TIM_IC_CaptureCallback+0x168>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80065e8:	4a20      	ldr	r2, [pc, #128]	@ (800666c <HAL_TIM_IC_CaptureCallback+0x168>)
 80065ea:	6013      	str	r3, [r2, #0]
 80065ec:	e02a      	b.n	8006644 <HAL_TIM_IC_CaptureCallback+0x140>
                    else if (dval > 2000 && dval < 3000)    /*  25002.5ms */
 80065ee:	89fb      	ldrh	r3, [r7, #14]
 80065f0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80065f4:	d926      	bls.n	8006644 <HAL_TIM_IC_CaptureCallback+0x140>
 80065f6:	89fb      	ldrh	r3, [r7, #14]
 80065f8:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d821      	bhi.n	8006644 <HAL_TIM_IC_CaptureCallback+0x140>
                        g_remote_cnt++;         /* 1 */
 8006600:	4b1b      	ldr	r3, [pc, #108]	@ (8006670 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	3301      	adds	r3, #1
 8006606:	b2da      	uxtb	r2, r3
 8006608:	4b19      	ldr	r3, [pc, #100]	@ (8006670 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800660a:	701a      	strb	r2, [r3, #0]
                        g_remote_sta &= 0XF0;   /*  */
 800660c:	4b16      	ldr	r3, [pc, #88]	@ (8006668 <HAL_TIM_IC_CaptureCallback+0x164>)
 800660e:	781b      	ldrb	r3, [r3, #0]
 8006610:	f023 030f 	bic.w	r3, r3, #15
 8006614:	b2da      	uxtb	r2, r3
 8006616:	4b14      	ldr	r3, [pc, #80]	@ (8006668 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006618:	701a      	strb	r2, [r3, #0]
 800661a:	e013      	b.n	8006644 <HAL_TIM_IC_CaptureCallback+0x140>
                else if (dval > 4200 && dval < 4700)    /* 45004.5ms */
 800661c:	89fb      	ldrh	r3, [r7, #14]
 800661e:	f241 0268 	movw	r2, #4200	@ 0x1068
 8006622:	4293      	cmp	r3, r2
 8006624:	d90e      	bls.n	8006644 <HAL_TIM_IC_CaptureCallback+0x140>
 8006626:	89fb      	ldrh	r3, [r7, #14]
 8006628:	f241 225b 	movw	r2, #4699	@ 0x125b
 800662c:	4293      	cmp	r3, r2
 800662e:	d809      	bhi.n	8006644 <HAL_TIM_IC_CaptureCallback+0x140>
                    g_remote_sta |= 1 << 7; /*  */
 8006630:	4b0d      	ldr	r3, [pc, #52]	@ (8006668 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006632:	781b      	ldrb	r3, [r3, #0]
 8006634:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006638:	b2da      	uxtb	r2, r3
 800663a:	4b0b      	ldr	r3, [pc, #44]	@ (8006668 <HAL_TIM_IC_CaptureCallback+0x164>)
 800663c:	701a      	strb	r2, [r3, #0]
                    g_remote_cnt = 0;       /*  */
 800663e:	4b0c      	ldr	r3, [pc, #48]	@ (8006670 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8006640:	2200      	movs	r2, #0
 8006642:	701a      	strb	r2, [r3, #0]
            g_remote_sta&=~(1<<4);
 8006644:	4b08      	ldr	r3, [pc, #32]	@ (8006668 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006646:	781b      	ldrb	r3, [r3, #0]
 8006648:	f023 0310 	bic.w	r3, r3, #16
 800664c:	b2da      	uxtb	r2, r3
 800664e:	4b06      	ldr	r3, [pc, #24]	@ (8006668 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006650:	701a      	strb	r2, [r3, #0]
}
 8006652:	bf00      	nop
 8006654:	3710      	adds	r7, #16
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	40000800 	.word	0x40000800
 8006660:	40010c00 	.word	0x40010c00
 8006664:	20000398 	.word	0x20000398
 8006668:	20000482 	.word	0x20000482
 800666c:	20000484 	.word	0x20000484
 8006670:	20000488 	.word	0x20000488

08006674 <remote_scan>:
 * @param       
 * @retval      0   , 
 *              , 
 */
uint8_t remote_scan(void)
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
    uint8_t sta = 0;
 800667a:	2300      	movs	r3, #0
 800667c:	71fb      	strb	r3, [r7, #7]
    uint8_t t1, t2;

    if (g_remote_sta & (1 << 6))    /*  */
 800667e:	4b1f      	ldr	r3, [pc, #124]	@ (80066fc <remote_scan+0x88>)
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006686:	2b00      	cmp	r3, #0
 8006688:	d031      	beq.n	80066ee <remote_scan+0x7a>
    {
        t1 = g_remote_data;                 /*  */
 800668a:	4b1d      	ldr	r3, [pc, #116]	@ (8006700 <remote_scan+0x8c>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	71bb      	strb	r3, [r7, #6]
        t2 = (g_remote_data >> 8) & 0xff;   /*  */
 8006690:	4b1b      	ldr	r3, [pc, #108]	@ (8006700 <remote_scan+0x8c>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	0a1b      	lsrs	r3, r3, #8
 8006696:	717b      	strb	r3, [r7, #5]

        if ((t1 == (uint8_t)~t2) && t1 == REMOTE_ID)    /* (ID) */
 8006698:	797b      	ldrb	r3, [r7, #5]
 800669a:	43db      	mvns	r3, r3
 800669c:	b2db      	uxtb	r3, r3
 800669e:	79ba      	ldrb	r2, [r7, #6]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d112      	bne.n	80066ca <remote_scan+0x56>
 80066a4:	79bb      	ldrb	r3, [r7, #6]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10f      	bne.n	80066ca <remote_scan+0x56>
        {
            t1 = (g_remote_data >> 16) & 0xff;
 80066aa:	4b15      	ldr	r3, [pc, #84]	@ (8006700 <remote_scan+0x8c>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	0c1b      	lsrs	r3, r3, #16
 80066b0:	71bb      	strb	r3, [r7, #6]
            t2 = (g_remote_data >> 24) & 0xff;
 80066b2:	4b13      	ldr	r3, [pc, #76]	@ (8006700 <remote_scan+0x8c>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	0e1b      	lsrs	r3, r3, #24
 80066b8:	717b      	strb	r3, [r7, #5]

            if (t1 == (uint8_t)~t2)
 80066ba:	797b      	ldrb	r3, [r7, #5]
 80066bc:	43db      	mvns	r3, r3
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	79ba      	ldrb	r2, [r7, #6]
 80066c2:	429a      	cmp	r2, r3
 80066c4:	d101      	bne.n	80066ca <remote_scan+0x56>
            {
                sta = t1;           /*  */
 80066c6:	79bb      	ldrb	r3, [r7, #6]
 80066c8:	71fb      	strb	r3, [r7, #7]
            }
        }

        if ((sta == 0) || ((g_remote_sta & 0X80) == 0)) /* / */
 80066ca:	79fb      	ldrb	r3, [r7, #7]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d004      	beq.n	80066da <remote_scan+0x66>
 80066d0:	4b0a      	ldr	r3, [pc, #40]	@ (80066fc <remote_scan+0x88>)
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	b25b      	sxtb	r3, r3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	db09      	blt.n	80066ee <remote_scan+0x7a>
        {
            g_remote_sta &= ~(1 << 6);  /*  */
 80066da:	4b08      	ldr	r3, [pc, #32]	@ (80066fc <remote_scan+0x88>)
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066e2:	b2da      	uxtb	r2, r3
 80066e4:	4b05      	ldr	r3, [pc, #20]	@ (80066fc <remote_scan+0x88>)
 80066e6:	701a      	strb	r2, [r3, #0]
            g_remote_cnt = 0;           /*  */
 80066e8:	4b06      	ldr	r3, [pc, #24]	@ (8006704 <remote_scan+0x90>)
 80066ea:	2200      	movs	r2, #0
 80066ec:	701a      	strb	r2, [r3, #0]
        }
    }

    return sta;
 80066ee:	79fb      	ldrb	r3, [r7, #7]
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	370c      	adds	r7, #12
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bc80      	pop	{r7}
 80066f8:	4770      	bx	lr
 80066fa:	bf00      	nop
 80066fc:	20000482 	.word	0x20000482
 8006700:	20000484 	.word	0x20000484
 8006704:	20000488 	.word	0x20000488

08006708 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800670c:	4b08      	ldr	r3, [pc, #32]	@ (8006730 <HAL_Init+0x28>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a07      	ldr	r2, [pc, #28]	@ (8006730 <HAL_Init+0x28>)
 8006712:	f043 0310 	orr.w	r3, r3, #16
 8006716:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006718:	2003      	movs	r0, #3
 800671a:	f000 f923 	bl	8006964 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800671e:	2003      	movs	r0, #3
 8006720:	f000 f808 	bl	8006734 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006724:	f7fb fdf6 	bl	8002314 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006728:	2300      	movs	r3, #0
}
 800672a:	4618      	mov	r0, r3
 800672c:	bd80      	pop	{r7, pc}
 800672e:	bf00      	nop
 8006730:	40022000 	.word	0x40022000

08006734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b082      	sub	sp, #8
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800673c:	4b12      	ldr	r3, [pc, #72]	@ (8006788 <HAL_InitTick+0x54>)
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	4b12      	ldr	r3, [pc, #72]	@ (800678c <HAL_InitTick+0x58>)
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	4619      	mov	r1, r3
 8006746:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800674a:	fbb3 f3f1 	udiv	r3, r3, r1
 800674e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006752:	4618      	mov	r0, r3
 8006754:	f000 f93b 	bl	80069ce <HAL_SYSTICK_Config>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d001      	beq.n	8006762 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e00e      	b.n	8006780 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2b0f      	cmp	r3, #15
 8006766:	d80a      	bhi.n	800677e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006768:	2200      	movs	r2, #0
 800676a:	6879      	ldr	r1, [r7, #4]
 800676c:	f04f 30ff 	mov.w	r0, #4294967295
 8006770:	f000 f903 	bl	800697a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006774:	4a06      	ldr	r2, [pc, #24]	@ (8006790 <HAL_InitTick+0x5c>)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800677a:	2300      	movs	r3, #0
 800677c:	e000      	b.n	8006780 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
}
 8006780:	4618      	mov	r0, r3
 8006782:	3708      	adds	r7, #8
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	20000000 	.word	0x20000000
 800678c:	20000010 	.word	0x20000010
 8006790:	2000000c 	.word	0x2000000c

08006794 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006794:	b480      	push	{r7}
 8006796:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006798:	4b05      	ldr	r3, [pc, #20]	@ (80067b0 <HAL_IncTick+0x1c>)
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	461a      	mov	r2, r3
 800679e:	4b05      	ldr	r3, [pc, #20]	@ (80067b4 <HAL_IncTick+0x20>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4413      	add	r3, r2
 80067a4:	4a03      	ldr	r2, [pc, #12]	@ (80067b4 <HAL_IncTick+0x20>)
 80067a6:	6013      	str	r3, [r2, #0]
}
 80067a8:	bf00      	nop
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bc80      	pop	{r7}
 80067ae:	4770      	bx	lr
 80067b0:	20000010 	.word	0x20000010
 80067b4:	2000048c 	.word	0x2000048c

080067b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80067b8:	b480      	push	{r7}
 80067ba:	af00      	add	r7, sp, #0
  return uwTick;
 80067bc:	4b02      	ldr	r3, [pc, #8]	@ (80067c8 <HAL_GetTick+0x10>)
 80067be:	681b      	ldr	r3, [r3, #0]
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bc80      	pop	{r7}
 80067c6:	4770      	bx	lr
 80067c8:	2000048c 	.word	0x2000048c

080067cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b085      	sub	sp, #20
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	f003 0307 	and.w	r3, r3, #7
 80067da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80067dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006810 <__NVIC_SetPriorityGrouping+0x44>)
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80067e2:	68ba      	ldr	r2, [r7, #8]
 80067e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80067e8:	4013      	ands	r3, r2
 80067ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80067f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80067f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80067fe:	4a04      	ldr	r2, [pc, #16]	@ (8006810 <__NVIC_SetPriorityGrouping+0x44>)
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	60d3      	str	r3, [r2, #12]
}
 8006804:	bf00      	nop
 8006806:	3714      	adds	r7, #20
 8006808:	46bd      	mov	sp, r7
 800680a:	bc80      	pop	{r7}
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	e000ed00 	.word	0xe000ed00

08006814 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006814:	b480      	push	{r7}
 8006816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006818:	4b04      	ldr	r3, [pc, #16]	@ (800682c <__NVIC_GetPriorityGrouping+0x18>)
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	0a1b      	lsrs	r3, r3, #8
 800681e:	f003 0307 	and.w	r3, r3, #7
}
 8006822:	4618      	mov	r0, r3
 8006824:	46bd      	mov	sp, r7
 8006826:	bc80      	pop	{r7}
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop
 800682c:	e000ed00 	.word	0xe000ed00

08006830 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	4603      	mov	r3, r0
 8006838:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800683a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800683e:	2b00      	cmp	r3, #0
 8006840:	db0b      	blt.n	800685a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006842:	79fb      	ldrb	r3, [r7, #7]
 8006844:	f003 021f 	and.w	r2, r3, #31
 8006848:	4906      	ldr	r1, [pc, #24]	@ (8006864 <__NVIC_EnableIRQ+0x34>)
 800684a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800684e:	095b      	lsrs	r3, r3, #5
 8006850:	2001      	movs	r0, #1
 8006852:	fa00 f202 	lsl.w	r2, r0, r2
 8006856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800685a:	bf00      	nop
 800685c:	370c      	adds	r7, #12
 800685e:	46bd      	mov	sp, r7
 8006860:	bc80      	pop	{r7}
 8006862:	4770      	bx	lr
 8006864:	e000e100 	.word	0xe000e100

08006868 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	4603      	mov	r3, r0
 8006870:	6039      	str	r1, [r7, #0]
 8006872:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006878:	2b00      	cmp	r3, #0
 800687a:	db0a      	blt.n	8006892 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	b2da      	uxtb	r2, r3
 8006880:	490c      	ldr	r1, [pc, #48]	@ (80068b4 <__NVIC_SetPriority+0x4c>)
 8006882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006886:	0112      	lsls	r2, r2, #4
 8006888:	b2d2      	uxtb	r2, r2
 800688a:	440b      	add	r3, r1
 800688c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006890:	e00a      	b.n	80068a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	b2da      	uxtb	r2, r3
 8006896:	4908      	ldr	r1, [pc, #32]	@ (80068b8 <__NVIC_SetPriority+0x50>)
 8006898:	79fb      	ldrb	r3, [r7, #7]
 800689a:	f003 030f 	and.w	r3, r3, #15
 800689e:	3b04      	subs	r3, #4
 80068a0:	0112      	lsls	r2, r2, #4
 80068a2:	b2d2      	uxtb	r2, r2
 80068a4:	440b      	add	r3, r1
 80068a6:	761a      	strb	r2, [r3, #24]
}
 80068a8:	bf00      	nop
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bc80      	pop	{r7}
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	e000e100 	.word	0xe000e100
 80068b8:	e000ed00 	.word	0xe000ed00

080068bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068bc:	b480      	push	{r7}
 80068be:	b089      	sub	sp, #36	@ 0x24
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f003 0307 	and.w	r3, r3, #7
 80068ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	f1c3 0307 	rsb	r3, r3, #7
 80068d6:	2b04      	cmp	r3, #4
 80068d8:	bf28      	it	cs
 80068da:	2304      	movcs	r3, #4
 80068dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	3304      	adds	r3, #4
 80068e2:	2b06      	cmp	r3, #6
 80068e4:	d902      	bls.n	80068ec <NVIC_EncodePriority+0x30>
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	3b03      	subs	r3, #3
 80068ea:	e000      	b.n	80068ee <NVIC_EncodePriority+0x32>
 80068ec:	2300      	movs	r3, #0
 80068ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068f0:	f04f 32ff 	mov.w	r2, #4294967295
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	fa02 f303 	lsl.w	r3, r2, r3
 80068fa:	43da      	mvns	r2, r3
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	401a      	ands	r2, r3
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006904:	f04f 31ff 	mov.w	r1, #4294967295
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	fa01 f303 	lsl.w	r3, r1, r3
 800690e:	43d9      	mvns	r1, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006914:	4313      	orrs	r3, r2
         );
}
 8006916:	4618      	mov	r0, r3
 8006918:	3724      	adds	r7, #36	@ 0x24
 800691a:	46bd      	mov	sp, r7
 800691c:	bc80      	pop	{r7}
 800691e:	4770      	bx	lr

08006920 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b082      	sub	sp, #8
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	3b01      	subs	r3, #1
 800692c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006930:	d301      	bcc.n	8006936 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006932:	2301      	movs	r3, #1
 8006934:	e00f      	b.n	8006956 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006936:	4a0a      	ldr	r2, [pc, #40]	@ (8006960 <SysTick_Config+0x40>)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	3b01      	subs	r3, #1
 800693c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800693e:	210f      	movs	r1, #15
 8006940:	f04f 30ff 	mov.w	r0, #4294967295
 8006944:	f7ff ff90 	bl	8006868 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006948:	4b05      	ldr	r3, [pc, #20]	@ (8006960 <SysTick_Config+0x40>)
 800694a:	2200      	movs	r2, #0
 800694c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800694e:	4b04      	ldr	r3, [pc, #16]	@ (8006960 <SysTick_Config+0x40>)
 8006950:	2207      	movs	r2, #7
 8006952:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	3708      	adds	r7, #8
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	e000e010 	.word	0xe000e010

08006964 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b082      	sub	sp, #8
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f7ff ff2d 	bl	80067cc <__NVIC_SetPriorityGrouping>
}
 8006972:	bf00      	nop
 8006974:	3708      	adds	r7, #8
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}

0800697a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800697a:	b580      	push	{r7, lr}
 800697c:	b086      	sub	sp, #24
 800697e:	af00      	add	r7, sp, #0
 8006980:	4603      	mov	r3, r0
 8006982:	60b9      	str	r1, [r7, #8]
 8006984:	607a      	str	r2, [r7, #4]
 8006986:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006988:	2300      	movs	r3, #0
 800698a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800698c:	f7ff ff42 	bl	8006814 <__NVIC_GetPriorityGrouping>
 8006990:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	68b9      	ldr	r1, [r7, #8]
 8006996:	6978      	ldr	r0, [r7, #20]
 8006998:	f7ff ff90 	bl	80068bc <NVIC_EncodePriority>
 800699c:	4602      	mov	r2, r0
 800699e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069a2:	4611      	mov	r1, r2
 80069a4:	4618      	mov	r0, r3
 80069a6:	f7ff ff5f 	bl	8006868 <__NVIC_SetPriority>
}
 80069aa:	bf00      	nop
 80069ac:	3718      	adds	r7, #24
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b082      	sub	sp, #8
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	4603      	mov	r3, r0
 80069ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80069bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069c0:	4618      	mov	r0, r3
 80069c2:	f7ff ff35 	bl	8006830 <__NVIC_EnableIRQ>
}
 80069c6:	bf00      	nop
 80069c8:	3708      	adds	r7, #8
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}

080069ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80069ce:	b580      	push	{r7, lr}
 80069d0:	b082      	sub	sp, #8
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f7ff ffa2 	bl	8006920 <SysTick_Config>
 80069dc:	4603      	mov	r3, r0
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3708      	adds	r7, #8
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
	...

080069e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b08b      	sub	sp, #44	@ 0x2c
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80069f2:	2300      	movs	r3, #0
 80069f4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80069f6:	2300      	movs	r3, #0
 80069f8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80069fa:	e179      	b.n	8006cf0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80069fc:	2201      	movs	r2, #1
 80069fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a00:	fa02 f303 	lsl.w	r3, r2, r3
 8006a04:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	69fa      	ldr	r2, [r7, #28]
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006a10:	69ba      	ldr	r2, [r7, #24]
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	429a      	cmp	r2, r3
 8006a16:	f040 8168 	bne.w	8006cea <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	4a96      	ldr	r2, [pc, #600]	@ (8006c78 <HAL_GPIO_Init+0x290>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d05e      	beq.n	8006ae2 <HAL_GPIO_Init+0xfa>
 8006a24:	4a94      	ldr	r2, [pc, #592]	@ (8006c78 <HAL_GPIO_Init+0x290>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d875      	bhi.n	8006b16 <HAL_GPIO_Init+0x12e>
 8006a2a:	4a94      	ldr	r2, [pc, #592]	@ (8006c7c <HAL_GPIO_Init+0x294>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d058      	beq.n	8006ae2 <HAL_GPIO_Init+0xfa>
 8006a30:	4a92      	ldr	r2, [pc, #584]	@ (8006c7c <HAL_GPIO_Init+0x294>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d86f      	bhi.n	8006b16 <HAL_GPIO_Init+0x12e>
 8006a36:	4a92      	ldr	r2, [pc, #584]	@ (8006c80 <HAL_GPIO_Init+0x298>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d052      	beq.n	8006ae2 <HAL_GPIO_Init+0xfa>
 8006a3c:	4a90      	ldr	r2, [pc, #576]	@ (8006c80 <HAL_GPIO_Init+0x298>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d869      	bhi.n	8006b16 <HAL_GPIO_Init+0x12e>
 8006a42:	4a90      	ldr	r2, [pc, #576]	@ (8006c84 <HAL_GPIO_Init+0x29c>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d04c      	beq.n	8006ae2 <HAL_GPIO_Init+0xfa>
 8006a48:	4a8e      	ldr	r2, [pc, #568]	@ (8006c84 <HAL_GPIO_Init+0x29c>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d863      	bhi.n	8006b16 <HAL_GPIO_Init+0x12e>
 8006a4e:	4a8e      	ldr	r2, [pc, #568]	@ (8006c88 <HAL_GPIO_Init+0x2a0>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d046      	beq.n	8006ae2 <HAL_GPIO_Init+0xfa>
 8006a54:	4a8c      	ldr	r2, [pc, #560]	@ (8006c88 <HAL_GPIO_Init+0x2a0>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d85d      	bhi.n	8006b16 <HAL_GPIO_Init+0x12e>
 8006a5a:	2b12      	cmp	r3, #18
 8006a5c:	d82a      	bhi.n	8006ab4 <HAL_GPIO_Init+0xcc>
 8006a5e:	2b12      	cmp	r3, #18
 8006a60:	d859      	bhi.n	8006b16 <HAL_GPIO_Init+0x12e>
 8006a62:	a201      	add	r2, pc, #4	@ (adr r2, 8006a68 <HAL_GPIO_Init+0x80>)
 8006a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a68:	08006ae3 	.word	0x08006ae3
 8006a6c:	08006abd 	.word	0x08006abd
 8006a70:	08006acf 	.word	0x08006acf
 8006a74:	08006b11 	.word	0x08006b11
 8006a78:	08006b17 	.word	0x08006b17
 8006a7c:	08006b17 	.word	0x08006b17
 8006a80:	08006b17 	.word	0x08006b17
 8006a84:	08006b17 	.word	0x08006b17
 8006a88:	08006b17 	.word	0x08006b17
 8006a8c:	08006b17 	.word	0x08006b17
 8006a90:	08006b17 	.word	0x08006b17
 8006a94:	08006b17 	.word	0x08006b17
 8006a98:	08006b17 	.word	0x08006b17
 8006a9c:	08006b17 	.word	0x08006b17
 8006aa0:	08006b17 	.word	0x08006b17
 8006aa4:	08006b17 	.word	0x08006b17
 8006aa8:	08006b17 	.word	0x08006b17
 8006aac:	08006ac5 	.word	0x08006ac5
 8006ab0:	08006ad9 	.word	0x08006ad9
 8006ab4:	4a75      	ldr	r2, [pc, #468]	@ (8006c8c <HAL_GPIO_Init+0x2a4>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d013      	beq.n	8006ae2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006aba:	e02c      	b.n	8006b16 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	623b      	str	r3, [r7, #32]
          break;
 8006ac2:	e029      	b.n	8006b18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	3304      	adds	r3, #4
 8006aca:	623b      	str	r3, [r7, #32]
          break;
 8006acc:	e024      	b.n	8006b18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	3308      	adds	r3, #8
 8006ad4:	623b      	str	r3, [r7, #32]
          break;
 8006ad6:	e01f      	b.n	8006b18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	330c      	adds	r3, #12
 8006ade:	623b      	str	r3, [r7, #32]
          break;
 8006ae0:	e01a      	b.n	8006b18 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d102      	bne.n	8006af0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006aea:	2304      	movs	r3, #4
 8006aec:	623b      	str	r3, [r7, #32]
          break;
 8006aee:	e013      	b.n	8006b18 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d105      	bne.n	8006b04 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006af8:	2308      	movs	r3, #8
 8006afa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	69fa      	ldr	r2, [r7, #28]
 8006b00:	611a      	str	r2, [r3, #16]
          break;
 8006b02:	e009      	b.n	8006b18 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006b04:	2308      	movs	r3, #8
 8006b06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	69fa      	ldr	r2, [r7, #28]
 8006b0c:	615a      	str	r2, [r3, #20]
          break;
 8006b0e:	e003      	b.n	8006b18 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006b10:	2300      	movs	r3, #0
 8006b12:	623b      	str	r3, [r7, #32]
          break;
 8006b14:	e000      	b.n	8006b18 <HAL_GPIO_Init+0x130>
          break;
 8006b16:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006b18:	69bb      	ldr	r3, [r7, #24]
 8006b1a:	2bff      	cmp	r3, #255	@ 0xff
 8006b1c:	d801      	bhi.n	8006b22 <HAL_GPIO_Init+0x13a>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	e001      	b.n	8006b26 <HAL_GPIO_Init+0x13e>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	3304      	adds	r3, #4
 8006b26:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	2bff      	cmp	r3, #255	@ 0xff
 8006b2c:	d802      	bhi.n	8006b34 <HAL_GPIO_Init+0x14c>
 8006b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	e002      	b.n	8006b3a <HAL_GPIO_Init+0x152>
 8006b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b36:	3b08      	subs	r3, #8
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	681a      	ldr	r2, [r3, #0]
 8006b40:	210f      	movs	r1, #15
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	fa01 f303 	lsl.w	r3, r1, r3
 8006b48:	43db      	mvns	r3, r3
 8006b4a:	401a      	ands	r2, r3
 8006b4c:	6a39      	ldr	r1, [r7, #32]
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	fa01 f303 	lsl.w	r3, r1, r3
 8006b54:	431a      	orrs	r2, r3
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	f000 80c1 	beq.w	8006cea <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006b68:	4b49      	ldr	r3, [pc, #292]	@ (8006c90 <HAL_GPIO_Init+0x2a8>)
 8006b6a:	699b      	ldr	r3, [r3, #24]
 8006b6c:	4a48      	ldr	r2, [pc, #288]	@ (8006c90 <HAL_GPIO_Init+0x2a8>)
 8006b6e:	f043 0301 	orr.w	r3, r3, #1
 8006b72:	6193      	str	r3, [r2, #24]
 8006b74:	4b46      	ldr	r3, [pc, #280]	@ (8006c90 <HAL_GPIO_Init+0x2a8>)
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	f003 0301 	and.w	r3, r3, #1
 8006b7c:	60bb      	str	r3, [r7, #8]
 8006b7e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006b80:	4a44      	ldr	r2, [pc, #272]	@ (8006c94 <HAL_GPIO_Init+0x2ac>)
 8006b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b84:	089b      	lsrs	r3, r3, #2
 8006b86:	3302      	adds	r3, #2
 8006b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b8c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b90:	f003 0303 	and.w	r3, r3, #3
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	220f      	movs	r2, #15
 8006b98:	fa02 f303 	lsl.w	r3, r2, r3
 8006b9c:	43db      	mvns	r3, r3
 8006b9e:	68fa      	ldr	r2, [r7, #12]
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	4a3c      	ldr	r2, [pc, #240]	@ (8006c98 <HAL_GPIO_Init+0x2b0>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d01f      	beq.n	8006bec <HAL_GPIO_Init+0x204>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a3b      	ldr	r2, [pc, #236]	@ (8006c9c <HAL_GPIO_Init+0x2b4>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d019      	beq.n	8006be8 <HAL_GPIO_Init+0x200>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	4a3a      	ldr	r2, [pc, #232]	@ (8006ca0 <HAL_GPIO_Init+0x2b8>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d013      	beq.n	8006be4 <HAL_GPIO_Init+0x1fc>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	4a39      	ldr	r2, [pc, #228]	@ (8006ca4 <HAL_GPIO_Init+0x2bc>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d00d      	beq.n	8006be0 <HAL_GPIO_Init+0x1f8>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4a38      	ldr	r2, [pc, #224]	@ (8006ca8 <HAL_GPIO_Init+0x2c0>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d007      	beq.n	8006bdc <HAL_GPIO_Init+0x1f4>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a37      	ldr	r2, [pc, #220]	@ (8006cac <HAL_GPIO_Init+0x2c4>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d101      	bne.n	8006bd8 <HAL_GPIO_Init+0x1f0>
 8006bd4:	2305      	movs	r3, #5
 8006bd6:	e00a      	b.n	8006bee <HAL_GPIO_Init+0x206>
 8006bd8:	2306      	movs	r3, #6
 8006bda:	e008      	b.n	8006bee <HAL_GPIO_Init+0x206>
 8006bdc:	2304      	movs	r3, #4
 8006bde:	e006      	b.n	8006bee <HAL_GPIO_Init+0x206>
 8006be0:	2303      	movs	r3, #3
 8006be2:	e004      	b.n	8006bee <HAL_GPIO_Init+0x206>
 8006be4:	2302      	movs	r3, #2
 8006be6:	e002      	b.n	8006bee <HAL_GPIO_Init+0x206>
 8006be8:	2301      	movs	r3, #1
 8006bea:	e000      	b.n	8006bee <HAL_GPIO_Init+0x206>
 8006bec:	2300      	movs	r3, #0
 8006bee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bf0:	f002 0203 	and.w	r2, r2, #3
 8006bf4:	0092      	lsls	r2, r2, #2
 8006bf6:	4093      	lsls	r3, r2
 8006bf8:	68fa      	ldr	r2, [r7, #12]
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006bfe:	4925      	ldr	r1, [pc, #148]	@ (8006c94 <HAL_GPIO_Init+0x2ac>)
 8006c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c02:	089b      	lsrs	r3, r3, #2
 8006c04:	3302      	adds	r3, #2
 8006c06:	68fa      	ldr	r2, [r7, #12]
 8006c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d006      	beq.n	8006c26 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006c18:	4b25      	ldr	r3, [pc, #148]	@ (8006cb0 <HAL_GPIO_Init+0x2c8>)
 8006c1a:	689a      	ldr	r2, [r3, #8]
 8006c1c:	4924      	ldr	r1, [pc, #144]	@ (8006cb0 <HAL_GPIO_Init+0x2c8>)
 8006c1e:	69bb      	ldr	r3, [r7, #24]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	608b      	str	r3, [r1, #8]
 8006c24:	e006      	b.n	8006c34 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006c26:	4b22      	ldr	r3, [pc, #136]	@ (8006cb0 <HAL_GPIO_Init+0x2c8>)
 8006c28:	689a      	ldr	r2, [r3, #8]
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	43db      	mvns	r3, r3
 8006c2e:	4920      	ldr	r1, [pc, #128]	@ (8006cb0 <HAL_GPIO_Init+0x2c8>)
 8006c30:	4013      	ands	r3, r2
 8006c32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d006      	beq.n	8006c4e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006c40:	4b1b      	ldr	r3, [pc, #108]	@ (8006cb0 <HAL_GPIO_Init+0x2c8>)
 8006c42:	68da      	ldr	r2, [r3, #12]
 8006c44:	491a      	ldr	r1, [pc, #104]	@ (8006cb0 <HAL_GPIO_Init+0x2c8>)
 8006c46:	69bb      	ldr	r3, [r7, #24]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	60cb      	str	r3, [r1, #12]
 8006c4c:	e006      	b.n	8006c5c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006c4e:	4b18      	ldr	r3, [pc, #96]	@ (8006cb0 <HAL_GPIO_Init+0x2c8>)
 8006c50:	68da      	ldr	r2, [r3, #12]
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	43db      	mvns	r3, r3
 8006c56:	4916      	ldr	r1, [pc, #88]	@ (8006cb0 <HAL_GPIO_Init+0x2c8>)
 8006c58:	4013      	ands	r3, r2
 8006c5a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d025      	beq.n	8006cb4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006c68:	4b11      	ldr	r3, [pc, #68]	@ (8006cb0 <HAL_GPIO_Init+0x2c8>)
 8006c6a:	685a      	ldr	r2, [r3, #4]
 8006c6c:	4910      	ldr	r1, [pc, #64]	@ (8006cb0 <HAL_GPIO_Init+0x2c8>)
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	604b      	str	r3, [r1, #4]
 8006c74:	e025      	b.n	8006cc2 <HAL_GPIO_Init+0x2da>
 8006c76:	bf00      	nop
 8006c78:	10320000 	.word	0x10320000
 8006c7c:	10310000 	.word	0x10310000
 8006c80:	10220000 	.word	0x10220000
 8006c84:	10210000 	.word	0x10210000
 8006c88:	10120000 	.word	0x10120000
 8006c8c:	10110000 	.word	0x10110000
 8006c90:	40021000 	.word	0x40021000
 8006c94:	40010000 	.word	0x40010000
 8006c98:	40010800 	.word	0x40010800
 8006c9c:	40010c00 	.word	0x40010c00
 8006ca0:	40011000 	.word	0x40011000
 8006ca4:	40011400 	.word	0x40011400
 8006ca8:	40011800 	.word	0x40011800
 8006cac:	40011c00 	.word	0x40011c00
 8006cb0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006cb4:	4b15      	ldr	r3, [pc, #84]	@ (8006d0c <HAL_GPIO_Init+0x324>)
 8006cb6:	685a      	ldr	r2, [r3, #4]
 8006cb8:	69bb      	ldr	r3, [r7, #24]
 8006cba:	43db      	mvns	r3, r3
 8006cbc:	4913      	ldr	r1, [pc, #76]	@ (8006d0c <HAL_GPIO_Init+0x324>)
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d006      	beq.n	8006cdc <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006cce:	4b0f      	ldr	r3, [pc, #60]	@ (8006d0c <HAL_GPIO_Init+0x324>)
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	490e      	ldr	r1, [pc, #56]	@ (8006d0c <HAL_GPIO_Init+0x324>)
 8006cd4:	69bb      	ldr	r3, [r7, #24]
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	600b      	str	r3, [r1, #0]
 8006cda:	e006      	b.n	8006cea <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8006d0c <HAL_GPIO_Init+0x324>)
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	69bb      	ldr	r3, [r7, #24]
 8006ce2:	43db      	mvns	r3, r3
 8006ce4:	4909      	ldr	r1, [pc, #36]	@ (8006d0c <HAL_GPIO_Init+0x324>)
 8006ce6:	4013      	ands	r3, r2
 8006ce8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cec:	3301      	adds	r3, #1
 8006cee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	f47f ae7e 	bne.w	80069fc <HAL_GPIO_Init+0x14>
  }
}
 8006d00:	bf00      	nop
 8006d02:	bf00      	nop
 8006d04:	372c      	adds	r7, #44	@ 0x2c
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bc80      	pop	{r7}
 8006d0a:	4770      	bx	lr
 8006d0c:	40010400 	.word	0x40010400

08006d10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b085      	sub	sp, #20
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	460b      	mov	r3, r1
 8006d1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	689a      	ldr	r2, [r3, #8]
 8006d20:	887b      	ldrh	r3, [r7, #2]
 8006d22:	4013      	ands	r3, r2
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d002      	beq.n	8006d2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	73fb      	strb	r3, [r7, #15]
 8006d2c:	e001      	b.n	8006d32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3714      	adds	r7, #20
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bc80      	pop	{r7}
 8006d3c:	4770      	bx	lr

08006d3e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d3e:	b480      	push	{r7}
 8006d40:	b083      	sub	sp, #12
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	6078      	str	r0, [r7, #4]
 8006d46:	460b      	mov	r3, r1
 8006d48:	807b      	strh	r3, [r7, #2]
 8006d4a:	4613      	mov	r3, r2
 8006d4c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006d4e:	787b      	ldrb	r3, [r7, #1]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d003      	beq.n	8006d5c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006d54:	887a      	ldrh	r2, [r7, #2]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006d5a:	e003      	b.n	8006d64 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006d5c:	887b      	ldrh	r3, [r7, #2]
 8006d5e:	041a      	lsls	r2, r3, #16
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	611a      	str	r2, [r3, #16]
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bc80      	pop	{r7}
 8006d6c:	4770      	bx	lr

08006d6e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006d6e:	b480      	push	{r7}
 8006d70:	b085      	sub	sp, #20
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	6078      	str	r0, [r7, #4]
 8006d76:	460b      	mov	r3, r1
 8006d78:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006d80:	887a      	ldrh	r2, [r7, #2]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	4013      	ands	r3, r2
 8006d86:	041a      	lsls	r2, r3, #16
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	43d9      	mvns	r1, r3
 8006d8c:	887b      	ldrh	r3, [r7, #2]
 8006d8e:	400b      	ands	r3, r1
 8006d90:	431a      	orrs	r2, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	611a      	str	r2, [r3, #16]
}
 8006d96:	bf00      	nop
 8006d98:	3714      	adds	r7, #20
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bc80      	pop	{r7}
 8006d9e:	4770      	bx	lr

08006da0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b084      	sub	sp, #16
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d101      	bne.n	8006db2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e12b      	b.n	800700a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d106      	bne.n	8006dcc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f7fa fbe0 	bl	800158c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2224      	movs	r2, #36	@ 0x24
 8006dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f022 0201 	bic.w	r2, r2, #1
 8006de2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006df2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006e02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006e04:	f000 fcda 	bl	80077bc <HAL_RCC_GetPCLK1Freq>
 8006e08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	4a81      	ldr	r2, [pc, #516]	@ (8007014 <HAL_I2C_Init+0x274>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d807      	bhi.n	8006e24 <HAL_I2C_Init+0x84>
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	4a80      	ldr	r2, [pc, #512]	@ (8007018 <HAL_I2C_Init+0x278>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	bf94      	ite	ls
 8006e1c:	2301      	movls	r3, #1
 8006e1e:	2300      	movhi	r3, #0
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	e006      	b.n	8006e32 <HAL_I2C_Init+0x92>
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	4a7d      	ldr	r2, [pc, #500]	@ (800701c <HAL_I2C_Init+0x27c>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	bf94      	ite	ls
 8006e2c:	2301      	movls	r3, #1
 8006e2e:	2300      	movhi	r3, #0
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d001      	beq.n	8006e3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e0e7      	b.n	800700a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	4a78      	ldr	r2, [pc, #480]	@ (8007020 <HAL_I2C_Init+0x280>)
 8006e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e42:	0c9b      	lsrs	r3, r3, #18
 8006e44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68ba      	ldr	r2, [r7, #8]
 8006e56:	430a      	orrs	r2, r1
 8006e58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	6a1b      	ldr	r3, [r3, #32]
 8006e60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	4a6a      	ldr	r2, [pc, #424]	@ (8007014 <HAL_I2C_Init+0x274>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d802      	bhi.n	8006e74 <HAL_I2C_Init+0xd4>
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	3301      	adds	r3, #1
 8006e72:	e009      	b.n	8006e88 <HAL_I2C_Init+0xe8>
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006e7a:	fb02 f303 	mul.w	r3, r2, r3
 8006e7e:	4a69      	ldr	r2, [pc, #420]	@ (8007024 <HAL_I2C_Init+0x284>)
 8006e80:	fba2 2303 	umull	r2, r3, r2, r3
 8006e84:	099b      	lsrs	r3, r3, #6
 8006e86:	3301      	adds	r3, #1
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	6812      	ldr	r2, [r2, #0]
 8006e8c:	430b      	orrs	r3, r1
 8006e8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	69db      	ldr	r3, [r3, #28]
 8006e96:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006e9a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	495c      	ldr	r1, [pc, #368]	@ (8007014 <HAL_I2C_Init+0x274>)
 8006ea4:	428b      	cmp	r3, r1
 8006ea6:	d819      	bhi.n	8006edc <HAL_I2C_Init+0x13c>
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	1e59      	subs	r1, r3, #1
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	005b      	lsls	r3, r3, #1
 8006eb2:	fbb1 f3f3 	udiv	r3, r1, r3
 8006eb6:	1c59      	adds	r1, r3, #1
 8006eb8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006ebc:	400b      	ands	r3, r1
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00a      	beq.n	8006ed8 <HAL_I2C_Init+0x138>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	1e59      	subs	r1, r3, #1
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	005b      	lsls	r3, r3, #1
 8006ecc:	fbb1 f3f3 	udiv	r3, r1, r3
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ed6:	e051      	b.n	8006f7c <HAL_I2C_Init+0x1dc>
 8006ed8:	2304      	movs	r3, #4
 8006eda:	e04f      	b.n	8006f7c <HAL_I2C_Init+0x1dc>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d111      	bne.n	8006f08 <HAL_I2C_Init+0x168>
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	1e58      	subs	r0, r3, #1
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6859      	ldr	r1, [r3, #4]
 8006eec:	460b      	mov	r3, r1
 8006eee:	005b      	lsls	r3, r3, #1
 8006ef0:	440b      	add	r3, r1
 8006ef2:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ef6:	3301      	adds	r3, #1
 8006ef8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	bf0c      	ite	eq
 8006f00:	2301      	moveq	r3, #1
 8006f02:	2300      	movne	r3, #0
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	e012      	b.n	8006f2e <HAL_I2C_Init+0x18e>
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	1e58      	subs	r0, r3, #1
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6859      	ldr	r1, [r3, #4]
 8006f10:	460b      	mov	r3, r1
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	440b      	add	r3, r1
 8006f16:	0099      	lsls	r1, r3, #2
 8006f18:	440b      	add	r3, r1
 8006f1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f1e:	3301      	adds	r3, #1
 8006f20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	bf0c      	ite	eq
 8006f28:	2301      	moveq	r3, #1
 8006f2a:	2300      	movne	r3, #0
 8006f2c:	b2db      	uxtb	r3, r3
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d001      	beq.n	8006f36 <HAL_I2C_Init+0x196>
 8006f32:	2301      	movs	r3, #1
 8006f34:	e022      	b.n	8006f7c <HAL_I2C_Init+0x1dc>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d10e      	bne.n	8006f5c <HAL_I2C_Init+0x1bc>
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	1e58      	subs	r0, r3, #1
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6859      	ldr	r1, [r3, #4]
 8006f46:	460b      	mov	r3, r1
 8006f48:	005b      	lsls	r3, r3, #1
 8006f4a:	440b      	add	r3, r1
 8006f4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f50:	3301      	adds	r3, #1
 8006f52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f5a:	e00f      	b.n	8006f7c <HAL_I2C_Init+0x1dc>
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	1e58      	subs	r0, r3, #1
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6859      	ldr	r1, [r3, #4]
 8006f64:	460b      	mov	r3, r1
 8006f66:	009b      	lsls	r3, r3, #2
 8006f68:	440b      	add	r3, r1
 8006f6a:	0099      	lsls	r1, r3, #2
 8006f6c:	440b      	add	r3, r1
 8006f6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f72:	3301      	adds	r3, #1
 8006f74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f7c:	6879      	ldr	r1, [r7, #4]
 8006f7e:	6809      	ldr	r1, [r1, #0]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	69da      	ldr	r2, [r3, #28]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6a1b      	ldr	r3, [r3, #32]
 8006f96:	431a      	orrs	r2, r3
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	430a      	orrs	r2, r1
 8006f9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006faa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	6911      	ldr	r1, [r2, #16]
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	68d2      	ldr	r2, [r2, #12]
 8006fb6:	4311      	orrs	r1, r2
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	6812      	ldr	r2, [r2, #0]
 8006fbc:	430b      	orrs	r3, r1
 8006fbe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	68db      	ldr	r3, [r3, #12]
 8006fc6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	695a      	ldr	r2, [r3, #20]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	699b      	ldr	r3, [r3, #24]
 8006fd2:	431a      	orrs	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	430a      	orrs	r2, r1
 8006fda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	681a      	ldr	r2, [r3, #0]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f042 0201 	orr.w	r2, r2, #1
 8006fea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2220      	movs	r2, #32
 8006ff6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007008:	2300      	movs	r3, #0
}
 800700a:	4618      	mov	r0, r3
 800700c:	3710      	adds	r7, #16
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}
 8007012:	bf00      	nop
 8007014:	000186a0 	.word	0x000186a0
 8007018:	001e847f 	.word	0x001e847f
 800701c:	003d08ff 	.word	0x003d08ff
 8007020:	431bde83 	.word	0x431bde83
 8007024:	10624dd3 	.word	0x10624dd3

08007028 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b086      	sub	sp, #24
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d101      	bne.n	800703a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e272      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f003 0301 	and.w	r3, r3, #1
 8007042:	2b00      	cmp	r3, #0
 8007044:	f000 8087 	beq.w	8007156 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007048:	4b92      	ldr	r3, [pc, #584]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	f003 030c 	and.w	r3, r3, #12
 8007050:	2b04      	cmp	r3, #4
 8007052:	d00c      	beq.n	800706e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007054:	4b8f      	ldr	r3, [pc, #572]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	f003 030c 	and.w	r3, r3, #12
 800705c:	2b08      	cmp	r3, #8
 800705e:	d112      	bne.n	8007086 <HAL_RCC_OscConfig+0x5e>
 8007060:	4b8c      	ldr	r3, [pc, #560]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800706c:	d10b      	bne.n	8007086 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800706e:	4b89      	ldr	r3, [pc, #548]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007076:	2b00      	cmp	r3, #0
 8007078:	d06c      	beq.n	8007154 <HAL_RCC_OscConfig+0x12c>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d168      	bne.n	8007154 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	e24c      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800708e:	d106      	bne.n	800709e <HAL_RCC_OscConfig+0x76>
 8007090:	4b80      	ldr	r3, [pc, #512]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a7f      	ldr	r2, [pc, #508]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 8007096:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800709a:	6013      	str	r3, [r2, #0]
 800709c:	e02e      	b.n	80070fc <HAL_RCC_OscConfig+0xd4>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d10c      	bne.n	80070c0 <HAL_RCC_OscConfig+0x98>
 80070a6:	4b7b      	ldr	r3, [pc, #492]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a7a      	ldr	r2, [pc, #488]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80070ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070b0:	6013      	str	r3, [r2, #0]
 80070b2:	4b78      	ldr	r3, [pc, #480]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a77      	ldr	r2, [pc, #476]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80070b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070bc:	6013      	str	r3, [r2, #0]
 80070be:	e01d      	b.n	80070fc <HAL_RCC_OscConfig+0xd4>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80070c8:	d10c      	bne.n	80070e4 <HAL_RCC_OscConfig+0xbc>
 80070ca:	4b72      	ldr	r3, [pc, #456]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a71      	ldr	r2, [pc, #452]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80070d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80070d4:	6013      	str	r3, [r2, #0]
 80070d6:	4b6f      	ldr	r3, [pc, #444]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a6e      	ldr	r2, [pc, #440]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80070dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070e0:	6013      	str	r3, [r2, #0]
 80070e2:	e00b      	b.n	80070fc <HAL_RCC_OscConfig+0xd4>
 80070e4:	4b6b      	ldr	r3, [pc, #428]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a6a      	ldr	r2, [pc, #424]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80070ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070ee:	6013      	str	r3, [r2, #0]
 80070f0:	4b68      	ldr	r3, [pc, #416]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a67      	ldr	r2, [pc, #412]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80070f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d013      	beq.n	800712c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007104:	f7ff fb58 	bl	80067b8 <HAL_GetTick>
 8007108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800710a:	e008      	b.n	800711e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800710c:	f7ff fb54 	bl	80067b8 <HAL_GetTick>
 8007110:	4602      	mov	r2, r0
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	2b64      	cmp	r3, #100	@ 0x64
 8007118:	d901      	bls.n	800711e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800711a:	2303      	movs	r3, #3
 800711c:	e200      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800711e:	4b5d      	ldr	r3, [pc, #372]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007126:	2b00      	cmp	r3, #0
 8007128:	d0f0      	beq.n	800710c <HAL_RCC_OscConfig+0xe4>
 800712a:	e014      	b.n	8007156 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800712c:	f7ff fb44 	bl	80067b8 <HAL_GetTick>
 8007130:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007132:	e008      	b.n	8007146 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007134:	f7ff fb40 	bl	80067b8 <HAL_GetTick>
 8007138:	4602      	mov	r2, r0
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	1ad3      	subs	r3, r2, r3
 800713e:	2b64      	cmp	r3, #100	@ 0x64
 8007140:	d901      	bls.n	8007146 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007142:	2303      	movs	r3, #3
 8007144:	e1ec      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007146:	4b53      	ldr	r3, [pc, #332]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800714e:	2b00      	cmp	r3, #0
 8007150:	d1f0      	bne.n	8007134 <HAL_RCC_OscConfig+0x10c>
 8007152:	e000      	b.n	8007156 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007154:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f003 0302 	and.w	r3, r3, #2
 800715e:	2b00      	cmp	r3, #0
 8007160:	d063      	beq.n	800722a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007162:	4b4c      	ldr	r3, [pc, #304]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	f003 030c 	and.w	r3, r3, #12
 800716a:	2b00      	cmp	r3, #0
 800716c:	d00b      	beq.n	8007186 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800716e:	4b49      	ldr	r3, [pc, #292]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	f003 030c 	and.w	r3, r3, #12
 8007176:	2b08      	cmp	r3, #8
 8007178:	d11c      	bne.n	80071b4 <HAL_RCC_OscConfig+0x18c>
 800717a:	4b46      	ldr	r3, [pc, #280]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007182:	2b00      	cmp	r3, #0
 8007184:	d116      	bne.n	80071b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007186:	4b43      	ldr	r3, [pc, #268]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f003 0302 	and.w	r3, r3, #2
 800718e:	2b00      	cmp	r3, #0
 8007190:	d005      	beq.n	800719e <HAL_RCC_OscConfig+0x176>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	691b      	ldr	r3, [r3, #16]
 8007196:	2b01      	cmp	r3, #1
 8007198:	d001      	beq.n	800719e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800719a:	2301      	movs	r3, #1
 800719c:	e1c0      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800719e:	4b3d      	ldr	r3, [pc, #244]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	695b      	ldr	r3, [r3, #20]
 80071aa:	00db      	lsls	r3, r3, #3
 80071ac:	4939      	ldr	r1, [pc, #228]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80071ae:	4313      	orrs	r3, r2
 80071b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071b2:	e03a      	b.n	800722a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	691b      	ldr	r3, [r3, #16]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d020      	beq.n	80071fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071bc:	4b36      	ldr	r3, [pc, #216]	@ (8007298 <HAL_RCC_OscConfig+0x270>)
 80071be:	2201      	movs	r2, #1
 80071c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071c2:	f7ff faf9 	bl	80067b8 <HAL_GetTick>
 80071c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071c8:	e008      	b.n	80071dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071ca:	f7ff faf5 	bl	80067b8 <HAL_GetTick>
 80071ce:	4602      	mov	r2, r0
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	2b02      	cmp	r3, #2
 80071d6:	d901      	bls.n	80071dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80071d8:	2303      	movs	r3, #3
 80071da:	e1a1      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071dc:	4b2d      	ldr	r3, [pc, #180]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 0302 	and.w	r3, r3, #2
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d0f0      	beq.n	80071ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071e8:	4b2a      	ldr	r3, [pc, #168]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	695b      	ldr	r3, [r3, #20]
 80071f4:	00db      	lsls	r3, r3, #3
 80071f6:	4927      	ldr	r1, [pc, #156]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 80071f8:	4313      	orrs	r3, r2
 80071fa:	600b      	str	r3, [r1, #0]
 80071fc:	e015      	b.n	800722a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80071fe:	4b26      	ldr	r3, [pc, #152]	@ (8007298 <HAL_RCC_OscConfig+0x270>)
 8007200:	2200      	movs	r2, #0
 8007202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007204:	f7ff fad8 	bl	80067b8 <HAL_GetTick>
 8007208:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800720a:	e008      	b.n	800721e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800720c:	f7ff fad4 	bl	80067b8 <HAL_GetTick>
 8007210:	4602      	mov	r2, r0
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	1ad3      	subs	r3, r2, r3
 8007216:	2b02      	cmp	r3, #2
 8007218:	d901      	bls.n	800721e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800721a:	2303      	movs	r3, #3
 800721c:	e180      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800721e:	4b1d      	ldr	r3, [pc, #116]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f003 0302 	and.w	r3, r3, #2
 8007226:	2b00      	cmp	r3, #0
 8007228:	d1f0      	bne.n	800720c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f003 0308 	and.w	r3, r3, #8
 8007232:	2b00      	cmp	r3, #0
 8007234:	d03a      	beq.n	80072ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	699b      	ldr	r3, [r3, #24]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d019      	beq.n	8007272 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800723e:	4b17      	ldr	r3, [pc, #92]	@ (800729c <HAL_RCC_OscConfig+0x274>)
 8007240:	2201      	movs	r2, #1
 8007242:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007244:	f7ff fab8 	bl	80067b8 <HAL_GetTick>
 8007248:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800724a:	e008      	b.n	800725e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800724c:	f7ff fab4 	bl	80067b8 <HAL_GetTick>
 8007250:	4602      	mov	r2, r0
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	1ad3      	subs	r3, r2, r3
 8007256:	2b02      	cmp	r3, #2
 8007258:	d901      	bls.n	800725e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800725a:	2303      	movs	r3, #3
 800725c:	e160      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800725e:	4b0d      	ldr	r3, [pc, #52]	@ (8007294 <HAL_RCC_OscConfig+0x26c>)
 8007260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007262:	f003 0302 	and.w	r3, r3, #2
 8007266:	2b00      	cmp	r3, #0
 8007268:	d0f0      	beq.n	800724c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800726a:	2001      	movs	r0, #1
 800726c:	f000 face 	bl	800780c <RCC_Delay>
 8007270:	e01c      	b.n	80072ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007272:	4b0a      	ldr	r3, [pc, #40]	@ (800729c <HAL_RCC_OscConfig+0x274>)
 8007274:	2200      	movs	r2, #0
 8007276:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007278:	f7ff fa9e 	bl	80067b8 <HAL_GetTick>
 800727c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800727e:	e00f      	b.n	80072a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007280:	f7ff fa9a 	bl	80067b8 <HAL_GetTick>
 8007284:	4602      	mov	r2, r0
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	1ad3      	subs	r3, r2, r3
 800728a:	2b02      	cmp	r3, #2
 800728c:	d908      	bls.n	80072a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800728e:	2303      	movs	r3, #3
 8007290:	e146      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
 8007292:	bf00      	nop
 8007294:	40021000 	.word	0x40021000
 8007298:	42420000 	.word	0x42420000
 800729c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072a0:	4b92      	ldr	r3, [pc, #584]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 80072a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072a4:	f003 0302 	and.w	r3, r3, #2
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d1e9      	bne.n	8007280 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 0304 	and.w	r3, r3, #4
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 80a6 	beq.w	8007406 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072ba:	2300      	movs	r3, #0
 80072bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072be:	4b8b      	ldr	r3, [pc, #556]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 80072c0:	69db      	ldr	r3, [r3, #28]
 80072c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10d      	bne.n	80072e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072ca:	4b88      	ldr	r3, [pc, #544]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 80072cc:	69db      	ldr	r3, [r3, #28]
 80072ce:	4a87      	ldr	r2, [pc, #540]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 80072d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072d4:	61d3      	str	r3, [r2, #28]
 80072d6:	4b85      	ldr	r3, [pc, #532]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 80072d8:	69db      	ldr	r3, [r3, #28]
 80072da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072de:	60bb      	str	r3, [r7, #8]
 80072e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072e2:	2301      	movs	r3, #1
 80072e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072e6:	4b82      	ldr	r3, [pc, #520]	@ (80074f0 <HAL_RCC_OscConfig+0x4c8>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d118      	bne.n	8007324 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80072f2:	4b7f      	ldr	r3, [pc, #508]	@ (80074f0 <HAL_RCC_OscConfig+0x4c8>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a7e      	ldr	r2, [pc, #504]	@ (80074f0 <HAL_RCC_OscConfig+0x4c8>)
 80072f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072fe:	f7ff fa5b 	bl	80067b8 <HAL_GetTick>
 8007302:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007304:	e008      	b.n	8007318 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007306:	f7ff fa57 	bl	80067b8 <HAL_GetTick>
 800730a:	4602      	mov	r2, r0
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	1ad3      	subs	r3, r2, r3
 8007310:	2b64      	cmp	r3, #100	@ 0x64
 8007312:	d901      	bls.n	8007318 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007314:	2303      	movs	r3, #3
 8007316:	e103      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007318:	4b75      	ldr	r3, [pc, #468]	@ (80074f0 <HAL_RCC_OscConfig+0x4c8>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007320:	2b00      	cmp	r3, #0
 8007322:	d0f0      	beq.n	8007306 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	68db      	ldr	r3, [r3, #12]
 8007328:	2b01      	cmp	r3, #1
 800732a:	d106      	bne.n	800733a <HAL_RCC_OscConfig+0x312>
 800732c:	4b6f      	ldr	r3, [pc, #444]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 800732e:	6a1b      	ldr	r3, [r3, #32]
 8007330:	4a6e      	ldr	r2, [pc, #440]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007332:	f043 0301 	orr.w	r3, r3, #1
 8007336:	6213      	str	r3, [r2, #32]
 8007338:	e02d      	b.n	8007396 <HAL_RCC_OscConfig+0x36e>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d10c      	bne.n	800735c <HAL_RCC_OscConfig+0x334>
 8007342:	4b6a      	ldr	r3, [pc, #424]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007344:	6a1b      	ldr	r3, [r3, #32]
 8007346:	4a69      	ldr	r2, [pc, #420]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007348:	f023 0301 	bic.w	r3, r3, #1
 800734c:	6213      	str	r3, [r2, #32]
 800734e:	4b67      	ldr	r3, [pc, #412]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007350:	6a1b      	ldr	r3, [r3, #32]
 8007352:	4a66      	ldr	r2, [pc, #408]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007354:	f023 0304 	bic.w	r3, r3, #4
 8007358:	6213      	str	r3, [r2, #32]
 800735a:	e01c      	b.n	8007396 <HAL_RCC_OscConfig+0x36e>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	2b05      	cmp	r3, #5
 8007362:	d10c      	bne.n	800737e <HAL_RCC_OscConfig+0x356>
 8007364:	4b61      	ldr	r3, [pc, #388]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007366:	6a1b      	ldr	r3, [r3, #32]
 8007368:	4a60      	ldr	r2, [pc, #384]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 800736a:	f043 0304 	orr.w	r3, r3, #4
 800736e:	6213      	str	r3, [r2, #32]
 8007370:	4b5e      	ldr	r3, [pc, #376]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007372:	6a1b      	ldr	r3, [r3, #32]
 8007374:	4a5d      	ldr	r2, [pc, #372]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007376:	f043 0301 	orr.w	r3, r3, #1
 800737a:	6213      	str	r3, [r2, #32]
 800737c:	e00b      	b.n	8007396 <HAL_RCC_OscConfig+0x36e>
 800737e:	4b5b      	ldr	r3, [pc, #364]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007380:	6a1b      	ldr	r3, [r3, #32]
 8007382:	4a5a      	ldr	r2, [pc, #360]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007384:	f023 0301 	bic.w	r3, r3, #1
 8007388:	6213      	str	r3, [r2, #32]
 800738a:	4b58      	ldr	r3, [pc, #352]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 800738c:	6a1b      	ldr	r3, [r3, #32]
 800738e:	4a57      	ldr	r2, [pc, #348]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007390:	f023 0304 	bic.w	r3, r3, #4
 8007394:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	68db      	ldr	r3, [r3, #12]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d015      	beq.n	80073ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800739e:	f7ff fa0b 	bl	80067b8 <HAL_GetTick>
 80073a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073a4:	e00a      	b.n	80073bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073a6:	f7ff fa07 	bl	80067b8 <HAL_GetTick>
 80073aa:	4602      	mov	r2, r0
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	1ad3      	subs	r3, r2, r3
 80073b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d901      	bls.n	80073bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80073b8:	2303      	movs	r3, #3
 80073ba:	e0b1      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073bc:	4b4b      	ldr	r3, [pc, #300]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 80073be:	6a1b      	ldr	r3, [r3, #32]
 80073c0:	f003 0302 	and.w	r3, r3, #2
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d0ee      	beq.n	80073a6 <HAL_RCC_OscConfig+0x37e>
 80073c8:	e014      	b.n	80073f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073ca:	f7ff f9f5 	bl	80067b8 <HAL_GetTick>
 80073ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073d0:	e00a      	b.n	80073e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073d2:	f7ff f9f1 	bl	80067b8 <HAL_GetTick>
 80073d6:	4602      	mov	r2, r0
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	1ad3      	subs	r3, r2, r3
 80073dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d901      	bls.n	80073e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e09b      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073e8:	4b40      	ldr	r3, [pc, #256]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 80073ea:	6a1b      	ldr	r3, [r3, #32]
 80073ec:	f003 0302 	and.w	r3, r3, #2
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1ee      	bne.n	80073d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80073f4:	7dfb      	ldrb	r3, [r7, #23]
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d105      	bne.n	8007406 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073fa:	4b3c      	ldr	r3, [pc, #240]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 80073fc:	69db      	ldr	r3, [r3, #28]
 80073fe:	4a3b      	ldr	r2, [pc, #236]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007400:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007404:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	69db      	ldr	r3, [r3, #28]
 800740a:	2b00      	cmp	r3, #0
 800740c:	f000 8087 	beq.w	800751e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007410:	4b36      	ldr	r3, [pc, #216]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	f003 030c 	and.w	r3, r3, #12
 8007418:	2b08      	cmp	r3, #8
 800741a:	d061      	beq.n	80074e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	69db      	ldr	r3, [r3, #28]
 8007420:	2b02      	cmp	r3, #2
 8007422:	d146      	bne.n	80074b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007424:	4b33      	ldr	r3, [pc, #204]	@ (80074f4 <HAL_RCC_OscConfig+0x4cc>)
 8007426:	2200      	movs	r2, #0
 8007428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800742a:	f7ff f9c5 	bl	80067b8 <HAL_GetTick>
 800742e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007430:	e008      	b.n	8007444 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007432:	f7ff f9c1 	bl	80067b8 <HAL_GetTick>
 8007436:	4602      	mov	r2, r0
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	1ad3      	subs	r3, r2, r3
 800743c:	2b02      	cmp	r3, #2
 800743e:	d901      	bls.n	8007444 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007440:	2303      	movs	r3, #3
 8007442:	e06d      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007444:	4b29      	ldr	r3, [pc, #164]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800744c:	2b00      	cmp	r3, #0
 800744e:	d1f0      	bne.n	8007432 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6a1b      	ldr	r3, [r3, #32]
 8007454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007458:	d108      	bne.n	800746c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800745a:	4b24      	ldr	r3, [pc, #144]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	689b      	ldr	r3, [r3, #8]
 8007466:	4921      	ldr	r1, [pc, #132]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007468:	4313      	orrs	r3, r2
 800746a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800746c:	4b1f      	ldr	r3, [pc, #124]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6a19      	ldr	r1, [r3, #32]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800747c:	430b      	orrs	r3, r1
 800747e:	491b      	ldr	r1, [pc, #108]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 8007480:	4313      	orrs	r3, r2
 8007482:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007484:	4b1b      	ldr	r3, [pc, #108]	@ (80074f4 <HAL_RCC_OscConfig+0x4cc>)
 8007486:	2201      	movs	r2, #1
 8007488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800748a:	f7ff f995 	bl	80067b8 <HAL_GetTick>
 800748e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007490:	e008      	b.n	80074a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007492:	f7ff f991 	bl	80067b8 <HAL_GetTick>
 8007496:	4602      	mov	r2, r0
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	2b02      	cmp	r3, #2
 800749e:	d901      	bls.n	80074a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80074a0:	2303      	movs	r3, #3
 80074a2:	e03d      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80074a4:	4b11      	ldr	r3, [pc, #68]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d0f0      	beq.n	8007492 <HAL_RCC_OscConfig+0x46a>
 80074b0:	e035      	b.n	800751e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074b2:	4b10      	ldr	r3, [pc, #64]	@ (80074f4 <HAL_RCC_OscConfig+0x4cc>)
 80074b4:	2200      	movs	r2, #0
 80074b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074b8:	f7ff f97e 	bl	80067b8 <HAL_GetTick>
 80074bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80074be:	e008      	b.n	80074d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074c0:	f7ff f97a 	bl	80067b8 <HAL_GetTick>
 80074c4:	4602      	mov	r2, r0
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	1ad3      	subs	r3, r2, r3
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d901      	bls.n	80074d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80074ce:	2303      	movs	r3, #3
 80074d0:	e026      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80074d2:	4b06      	ldr	r3, [pc, #24]	@ (80074ec <HAL_RCC_OscConfig+0x4c4>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d1f0      	bne.n	80074c0 <HAL_RCC_OscConfig+0x498>
 80074de:	e01e      	b.n	800751e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	69db      	ldr	r3, [r3, #28]
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d107      	bne.n	80074f8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80074e8:	2301      	movs	r3, #1
 80074ea:	e019      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
 80074ec:	40021000 	.word	0x40021000
 80074f0:	40007000 	.word	0x40007000
 80074f4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80074f8:	4b0b      	ldr	r3, [pc, #44]	@ (8007528 <HAL_RCC_OscConfig+0x500>)
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6a1b      	ldr	r3, [r3, #32]
 8007508:	429a      	cmp	r2, r3
 800750a:	d106      	bne.n	800751a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007516:	429a      	cmp	r2, r3
 8007518:	d001      	beq.n	800751e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e000      	b.n	8007520 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800751e:	2300      	movs	r3, #0
}
 8007520:	4618      	mov	r0, r3
 8007522:	3718      	adds	r7, #24
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}
 8007528:	40021000 	.word	0x40021000

0800752c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d101      	bne.n	8007540 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800753c:	2301      	movs	r3, #1
 800753e:	e0d0      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007540:	4b6a      	ldr	r3, [pc, #424]	@ (80076ec <HAL_RCC_ClockConfig+0x1c0>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 0307 	and.w	r3, r3, #7
 8007548:	683a      	ldr	r2, [r7, #0]
 800754a:	429a      	cmp	r2, r3
 800754c:	d910      	bls.n	8007570 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800754e:	4b67      	ldr	r3, [pc, #412]	@ (80076ec <HAL_RCC_ClockConfig+0x1c0>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f023 0207 	bic.w	r2, r3, #7
 8007556:	4965      	ldr	r1, [pc, #404]	@ (80076ec <HAL_RCC_ClockConfig+0x1c0>)
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	4313      	orrs	r3, r2
 800755c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800755e:	4b63      	ldr	r3, [pc, #396]	@ (80076ec <HAL_RCC_ClockConfig+0x1c0>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 0307 	and.w	r3, r3, #7
 8007566:	683a      	ldr	r2, [r7, #0]
 8007568:	429a      	cmp	r2, r3
 800756a:	d001      	beq.n	8007570 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800756c:	2301      	movs	r3, #1
 800756e:	e0b8      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f003 0302 	and.w	r3, r3, #2
 8007578:	2b00      	cmp	r3, #0
 800757a:	d020      	beq.n	80075be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 0304 	and.w	r3, r3, #4
 8007584:	2b00      	cmp	r3, #0
 8007586:	d005      	beq.n	8007594 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007588:	4b59      	ldr	r3, [pc, #356]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	4a58      	ldr	r2, [pc, #352]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 800758e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007592:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f003 0308 	and.w	r3, r3, #8
 800759c:	2b00      	cmp	r3, #0
 800759e:	d005      	beq.n	80075ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80075a0:	4b53      	ldr	r3, [pc, #332]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	4a52      	ldr	r2, [pc, #328]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 80075a6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80075aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075ac:	4b50      	ldr	r3, [pc, #320]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	494d      	ldr	r1, [pc, #308]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 80075ba:	4313      	orrs	r3, r2
 80075bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f003 0301 	and.w	r3, r3, #1
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d040      	beq.n	800764c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d107      	bne.n	80075e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075d2:	4b47      	ldr	r3, [pc, #284]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d115      	bne.n	800760a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e07f      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	2b02      	cmp	r3, #2
 80075e8:	d107      	bne.n	80075fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075ea:	4b41      	ldr	r3, [pc, #260]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d109      	bne.n	800760a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	e073      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075fa:	4b3d      	ldr	r3, [pc, #244]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 0302 	and.w	r3, r3, #2
 8007602:	2b00      	cmp	r3, #0
 8007604:	d101      	bne.n	800760a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007606:	2301      	movs	r3, #1
 8007608:	e06b      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800760a:	4b39      	ldr	r3, [pc, #228]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	f023 0203 	bic.w	r2, r3, #3
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	4936      	ldr	r1, [pc, #216]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 8007618:	4313      	orrs	r3, r2
 800761a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800761c:	f7ff f8cc 	bl	80067b8 <HAL_GetTick>
 8007620:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007622:	e00a      	b.n	800763a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007624:	f7ff f8c8 	bl	80067b8 <HAL_GetTick>
 8007628:	4602      	mov	r2, r0
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	1ad3      	subs	r3, r2, r3
 800762e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007632:	4293      	cmp	r3, r2
 8007634:	d901      	bls.n	800763a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007636:	2303      	movs	r3, #3
 8007638:	e053      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800763a:	4b2d      	ldr	r3, [pc, #180]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	f003 020c 	and.w	r2, r3, #12
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	429a      	cmp	r2, r3
 800764a:	d1eb      	bne.n	8007624 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800764c:	4b27      	ldr	r3, [pc, #156]	@ (80076ec <HAL_RCC_ClockConfig+0x1c0>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f003 0307 	and.w	r3, r3, #7
 8007654:	683a      	ldr	r2, [r7, #0]
 8007656:	429a      	cmp	r2, r3
 8007658:	d210      	bcs.n	800767c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800765a:	4b24      	ldr	r3, [pc, #144]	@ (80076ec <HAL_RCC_ClockConfig+0x1c0>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f023 0207 	bic.w	r2, r3, #7
 8007662:	4922      	ldr	r1, [pc, #136]	@ (80076ec <HAL_RCC_ClockConfig+0x1c0>)
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	4313      	orrs	r3, r2
 8007668:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800766a:	4b20      	ldr	r3, [pc, #128]	@ (80076ec <HAL_RCC_ClockConfig+0x1c0>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 0307 	and.w	r3, r3, #7
 8007672:	683a      	ldr	r2, [r7, #0]
 8007674:	429a      	cmp	r2, r3
 8007676:	d001      	beq.n	800767c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	e032      	b.n	80076e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f003 0304 	and.w	r3, r3, #4
 8007684:	2b00      	cmp	r3, #0
 8007686:	d008      	beq.n	800769a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007688:	4b19      	ldr	r3, [pc, #100]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	68db      	ldr	r3, [r3, #12]
 8007694:	4916      	ldr	r1, [pc, #88]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 8007696:	4313      	orrs	r3, r2
 8007698:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f003 0308 	and.w	r3, r3, #8
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d009      	beq.n	80076ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80076a6:	4b12      	ldr	r3, [pc, #72]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	691b      	ldr	r3, [r3, #16]
 80076b2:	00db      	lsls	r3, r3, #3
 80076b4:	490e      	ldr	r1, [pc, #56]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 80076b6:	4313      	orrs	r3, r2
 80076b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80076ba:	f000 f821 	bl	8007700 <HAL_RCC_GetSysClockFreq>
 80076be:	4602      	mov	r2, r0
 80076c0:	4b0b      	ldr	r3, [pc, #44]	@ (80076f0 <HAL_RCC_ClockConfig+0x1c4>)
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	091b      	lsrs	r3, r3, #4
 80076c6:	f003 030f 	and.w	r3, r3, #15
 80076ca:	490a      	ldr	r1, [pc, #40]	@ (80076f4 <HAL_RCC_ClockConfig+0x1c8>)
 80076cc:	5ccb      	ldrb	r3, [r1, r3]
 80076ce:	fa22 f303 	lsr.w	r3, r2, r3
 80076d2:	4a09      	ldr	r2, [pc, #36]	@ (80076f8 <HAL_RCC_ClockConfig+0x1cc>)
 80076d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80076d6:	4b09      	ldr	r3, [pc, #36]	@ (80076fc <HAL_RCC_ClockConfig+0x1d0>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4618      	mov	r0, r3
 80076dc:	f7ff f82a 	bl	8006734 <HAL_InitTick>

  return HAL_OK;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3710      	adds	r7, #16
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	40022000 	.word	0x40022000
 80076f0:	40021000 	.word	0x40021000
 80076f4:	0800dfe4 	.word	0x0800dfe4
 80076f8:	20000000 	.word	0x20000000
 80076fc:	2000000c 	.word	0x2000000c

08007700 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007700:	b480      	push	{r7}
 8007702:	b087      	sub	sp, #28
 8007704:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007706:	2300      	movs	r3, #0
 8007708:	60fb      	str	r3, [r7, #12]
 800770a:	2300      	movs	r3, #0
 800770c:	60bb      	str	r3, [r7, #8]
 800770e:	2300      	movs	r3, #0
 8007710:	617b      	str	r3, [r7, #20]
 8007712:	2300      	movs	r3, #0
 8007714:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007716:	2300      	movs	r3, #0
 8007718:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800771a:	4b1e      	ldr	r3, [pc, #120]	@ (8007794 <HAL_RCC_GetSysClockFreq+0x94>)
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	f003 030c 	and.w	r3, r3, #12
 8007726:	2b04      	cmp	r3, #4
 8007728:	d002      	beq.n	8007730 <HAL_RCC_GetSysClockFreq+0x30>
 800772a:	2b08      	cmp	r3, #8
 800772c:	d003      	beq.n	8007736 <HAL_RCC_GetSysClockFreq+0x36>
 800772e:	e027      	b.n	8007780 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007730:	4b19      	ldr	r3, [pc, #100]	@ (8007798 <HAL_RCC_GetSysClockFreq+0x98>)
 8007732:	613b      	str	r3, [r7, #16]
      break;
 8007734:	e027      	b.n	8007786 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	0c9b      	lsrs	r3, r3, #18
 800773a:	f003 030f 	and.w	r3, r3, #15
 800773e:	4a17      	ldr	r2, [pc, #92]	@ (800779c <HAL_RCC_GetSysClockFreq+0x9c>)
 8007740:	5cd3      	ldrb	r3, [r2, r3]
 8007742:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800774a:	2b00      	cmp	r3, #0
 800774c:	d010      	beq.n	8007770 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800774e:	4b11      	ldr	r3, [pc, #68]	@ (8007794 <HAL_RCC_GetSysClockFreq+0x94>)
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	0c5b      	lsrs	r3, r3, #17
 8007754:	f003 0301 	and.w	r3, r3, #1
 8007758:	4a11      	ldr	r2, [pc, #68]	@ (80077a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800775a:	5cd3      	ldrb	r3, [r2, r3]
 800775c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	4a0d      	ldr	r2, [pc, #52]	@ (8007798 <HAL_RCC_GetSysClockFreq+0x98>)
 8007762:	fb03 f202 	mul.w	r2, r3, r2
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	fbb2 f3f3 	udiv	r3, r2, r3
 800776c:	617b      	str	r3, [r7, #20]
 800776e:	e004      	b.n	800777a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4a0c      	ldr	r2, [pc, #48]	@ (80077a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007774:	fb02 f303 	mul.w	r3, r2, r3
 8007778:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	613b      	str	r3, [r7, #16]
      break;
 800777e:	e002      	b.n	8007786 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007780:	4b05      	ldr	r3, [pc, #20]	@ (8007798 <HAL_RCC_GetSysClockFreq+0x98>)
 8007782:	613b      	str	r3, [r7, #16]
      break;
 8007784:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007786:	693b      	ldr	r3, [r7, #16]
}
 8007788:	4618      	mov	r0, r3
 800778a:	371c      	adds	r7, #28
 800778c:	46bd      	mov	sp, r7
 800778e:	bc80      	pop	{r7}
 8007790:	4770      	bx	lr
 8007792:	bf00      	nop
 8007794:	40021000 	.word	0x40021000
 8007798:	007a1200 	.word	0x007a1200
 800779c:	08010f7c 	.word	0x08010f7c
 80077a0:	08010f8c 	.word	0x08010f8c
 80077a4:	003d0900 	.word	0x003d0900

080077a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80077a8:	b480      	push	{r7}
 80077aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80077ac:	4b02      	ldr	r3, [pc, #8]	@ (80077b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80077ae:	681b      	ldr	r3, [r3, #0]
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bc80      	pop	{r7}
 80077b6:	4770      	bx	lr
 80077b8:	20000000 	.word	0x20000000

080077bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80077c0:	f7ff fff2 	bl	80077a8 <HAL_RCC_GetHCLKFreq>
 80077c4:	4602      	mov	r2, r0
 80077c6:	4b05      	ldr	r3, [pc, #20]	@ (80077dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	0a1b      	lsrs	r3, r3, #8
 80077cc:	f003 0307 	and.w	r3, r3, #7
 80077d0:	4903      	ldr	r1, [pc, #12]	@ (80077e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80077d2:	5ccb      	ldrb	r3, [r1, r3]
 80077d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077d8:	4618      	mov	r0, r3
 80077da:	bd80      	pop	{r7, pc}
 80077dc:	40021000 	.word	0x40021000
 80077e0:	0800dff4 	.word	0x0800dff4

080077e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80077e8:	f7ff ffde 	bl	80077a8 <HAL_RCC_GetHCLKFreq>
 80077ec:	4602      	mov	r2, r0
 80077ee:	4b05      	ldr	r3, [pc, #20]	@ (8007804 <HAL_RCC_GetPCLK2Freq+0x20>)
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	0adb      	lsrs	r3, r3, #11
 80077f4:	f003 0307 	and.w	r3, r3, #7
 80077f8:	4903      	ldr	r1, [pc, #12]	@ (8007808 <HAL_RCC_GetPCLK2Freq+0x24>)
 80077fa:	5ccb      	ldrb	r3, [r1, r3]
 80077fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007800:	4618      	mov	r0, r3
 8007802:	bd80      	pop	{r7, pc}
 8007804:	40021000 	.word	0x40021000
 8007808:	0800dff4 	.word	0x0800dff4

0800780c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800780c:	b480      	push	{r7}
 800780e:	b085      	sub	sp, #20
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007814:	4b0a      	ldr	r3, [pc, #40]	@ (8007840 <RCC_Delay+0x34>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a0a      	ldr	r2, [pc, #40]	@ (8007844 <RCC_Delay+0x38>)
 800781a:	fba2 2303 	umull	r2, r3, r2, r3
 800781e:	0a5b      	lsrs	r3, r3, #9
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	fb02 f303 	mul.w	r3, r2, r3
 8007826:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007828:	bf00      	nop
  }
  while (Delay --);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	1e5a      	subs	r2, r3, #1
 800782e:	60fa      	str	r2, [r7, #12]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d1f9      	bne.n	8007828 <RCC_Delay+0x1c>
}
 8007834:	bf00      	nop
 8007836:	bf00      	nop
 8007838:	3714      	adds	r7, #20
 800783a:	46bd      	mov	sp, r7
 800783c:	bc80      	pop	{r7}
 800783e:	4770      	bx	lr
 8007840:	20000000 	.word	0x20000000
 8007844:	10624dd3 	.word	0x10624dd3

08007848 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b084      	sub	sp, #16
 800784c:	af00      	add	r7, sp, #0
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	60b9      	str	r1, [r7, #8]
 8007852:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d004      	beq.n	8007864 <HAL_SRAM_Init+0x1c>
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	699b      	ldr	r3, [r3, #24]
 800785e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007862:	d101      	bne.n	8007868 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	e038      	b.n	80078da <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800786e:	b2db      	uxtb	r3, r3
 8007870:	2b00      	cmp	r3, #0
 8007872:	d106      	bne.n	8007882 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2200      	movs	r2, #0
 8007878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800787c:	68f8      	ldr	r0, [r7, #12]
 800787e:	f7f9 fd65 	bl	800134c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681a      	ldr	r2, [r3, #0]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	3308      	adds	r3, #8
 800788a:	4619      	mov	r1, r3
 800788c:	4610      	mov	r0, r2
 800788e:	f001 fe81 	bl	8009594 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	6818      	ldr	r0, [r3, #0]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	461a      	mov	r2, r3
 800789c:	68b9      	ldr	r1, [r7, #8]
 800789e:	f001 fee3 	bl	8009668 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6858      	ldr	r0, [r3, #4]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	689a      	ldr	r2, [r3, #8]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078ae:	6879      	ldr	r1, [r7, #4]
 80078b0:	f001 ff0e 	bl	80096d0 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	68fa      	ldr	r2, [r7, #12]
 80078ba:	6892      	ldr	r2, [r2, #8]
 80078bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	68fa      	ldr	r2, [r7, #12]
 80078c6:	6892      	ldr	r2, [r2, #8]
 80078c8:	f041 0101 	orr.w	r1, r1, #1
 80078cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2201      	movs	r2, #1
 80078d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80078d8:	2300      	movs	r3, #0
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3710      	adds	r7, #16
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}

080078e2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80078e2:	b580      	push	{r7, lr}
 80078e4:	b082      	sub	sp, #8
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d101      	bne.n	80078f4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80078f0:	2301      	movs	r3, #1
 80078f2:	e041      	b.n	8007978 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d106      	bne.n	800790e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f7fb f84d 	bl	80029a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2202      	movs	r2, #2
 8007912:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	3304      	adds	r3, #4
 800791e:	4619      	mov	r1, r3
 8007920:	4610      	mov	r0, r2
 8007922:	f000 ff41 	bl	80087a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2201      	movs	r2, #1
 800792a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2201      	movs	r2, #1
 8007932:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2201      	movs	r2, #1
 800793a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2201      	movs	r2, #1
 8007942:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2201      	movs	r2, #1
 800794a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2201      	movs	r2, #1
 8007952:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2201      	movs	r2, #1
 800795a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2201      	movs	r2, #1
 800796a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	3708      	adds	r7, #8
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007980:	b480      	push	{r7}
 8007982:	b085      	sub	sp, #20
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800798e:	b2db      	uxtb	r3, r3
 8007990:	2b01      	cmp	r3, #1
 8007992:	d001      	beq.n	8007998 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007994:	2301      	movs	r3, #1
 8007996:	e044      	b.n	8007a22 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2202      	movs	r2, #2
 800799c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	68da      	ldr	r2, [r3, #12]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f042 0201 	orr.w	r2, r2, #1
 80079ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a1d      	ldr	r2, [pc, #116]	@ (8007a2c <HAL_TIM_Base_Start_IT+0xac>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d018      	beq.n	80079ec <HAL_TIM_Base_Start_IT+0x6c>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4a1c      	ldr	r2, [pc, #112]	@ (8007a30 <HAL_TIM_Base_Start_IT+0xb0>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d013      	beq.n	80079ec <HAL_TIM_Base_Start_IT+0x6c>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079cc:	d00e      	beq.n	80079ec <HAL_TIM_Base_Start_IT+0x6c>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a18      	ldr	r2, [pc, #96]	@ (8007a34 <HAL_TIM_Base_Start_IT+0xb4>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d009      	beq.n	80079ec <HAL_TIM_Base_Start_IT+0x6c>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	4a16      	ldr	r2, [pc, #88]	@ (8007a38 <HAL_TIM_Base_Start_IT+0xb8>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d004      	beq.n	80079ec <HAL_TIM_Base_Start_IT+0x6c>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a15      	ldr	r2, [pc, #84]	@ (8007a3c <HAL_TIM_Base_Start_IT+0xbc>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d111      	bne.n	8007a10 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	f003 0307 	and.w	r3, r3, #7
 80079f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2b06      	cmp	r3, #6
 80079fc:	d010      	beq.n	8007a20 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f042 0201 	orr.w	r2, r2, #1
 8007a0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a0e:	e007      	b.n	8007a20 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f042 0201 	orr.w	r2, r2, #1
 8007a1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a20:	2300      	movs	r3, #0
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3714      	adds	r7, #20
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bc80      	pop	{r7}
 8007a2a:	4770      	bx	lr
 8007a2c:	40012c00 	.word	0x40012c00
 8007a30:	40013400 	.word	0x40013400
 8007a34:	40000400 	.word	0x40000400
 8007a38:	40000800 	.word	0x40000800
 8007a3c:	40000c00 	.word	0x40000c00

08007a40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b082      	sub	sp, #8
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d101      	bne.n	8007a52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	e041      	b.n	8007ad6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a58:	b2db      	uxtb	r3, r3
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d106      	bne.n	8007a6c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f000 f839 	bl	8007ade <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2202      	movs	r2, #2
 8007a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	3304      	adds	r3, #4
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	4610      	mov	r0, r2
 8007a80:	f000 fe92 	bl	80087a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2201      	movs	r2, #1
 8007a88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2201      	movs	r2, #1
 8007a98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2201      	movs	r2, #1
 8007ab0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2201      	movs	r2, #1
 8007ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ad4:	2300      	movs	r3, #0
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3708      	adds	r7, #8
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}

08007ade <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007ade:	b480      	push	{r7}
 8007ae0:	b083      	sub	sp, #12
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007ae6:	bf00      	nop
 8007ae8:	370c      	adds	r7, #12
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bc80      	pop	{r7}
 8007aee:	4770      	bx	lr

08007af0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d109      	bne.n	8007b14 <HAL_TIM_PWM_Start+0x24>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	bf14      	ite	ne
 8007b0c:	2301      	movne	r3, #1
 8007b0e:	2300      	moveq	r3, #0
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	e022      	b.n	8007b5a <HAL_TIM_PWM_Start+0x6a>
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	2b04      	cmp	r3, #4
 8007b18:	d109      	bne.n	8007b2e <HAL_TIM_PWM_Start+0x3e>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	bf14      	ite	ne
 8007b26:	2301      	movne	r3, #1
 8007b28:	2300      	moveq	r3, #0
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	e015      	b.n	8007b5a <HAL_TIM_PWM_Start+0x6a>
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	2b08      	cmp	r3, #8
 8007b32:	d109      	bne.n	8007b48 <HAL_TIM_PWM_Start+0x58>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	bf14      	ite	ne
 8007b40:	2301      	movne	r3, #1
 8007b42:	2300      	moveq	r3, #0
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	e008      	b.n	8007b5a <HAL_TIM_PWM_Start+0x6a>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	bf14      	ite	ne
 8007b54:	2301      	movne	r3, #1
 8007b56:	2300      	moveq	r3, #0
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d001      	beq.n	8007b62 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e072      	b.n	8007c48 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d104      	bne.n	8007b72 <HAL_TIM_PWM_Start+0x82>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2202      	movs	r2, #2
 8007b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b70:	e013      	b.n	8007b9a <HAL_TIM_PWM_Start+0xaa>
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	2b04      	cmp	r3, #4
 8007b76:	d104      	bne.n	8007b82 <HAL_TIM_PWM_Start+0x92>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2202      	movs	r2, #2
 8007b7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b80:	e00b      	b.n	8007b9a <HAL_TIM_PWM_Start+0xaa>
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	2b08      	cmp	r3, #8
 8007b86:	d104      	bne.n	8007b92 <HAL_TIM_PWM_Start+0xa2>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2202      	movs	r2, #2
 8007b8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b90:	e003      	b.n	8007b9a <HAL_TIM_PWM_Start+0xaa>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2202      	movs	r2, #2
 8007b96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	6839      	ldr	r1, [r7, #0]
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f001 f9d5 	bl	8008f52 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a28      	ldr	r2, [pc, #160]	@ (8007c50 <HAL_TIM_PWM_Start+0x160>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d004      	beq.n	8007bbc <HAL_TIM_PWM_Start+0xcc>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a27      	ldr	r2, [pc, #156]	@ (8007c54 <HAL_TIM_PWM_Start+0x164>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d101      	bne.n	8007bc0 <HAL_TIM_PWM_Start+0xd0>
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	e000      	b.n	8007bc2 <HAL_TIM_PWM_Start+0xd2>
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d007      	beq.n	8007bd6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007bd4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a1d      	ldr	r2, [pc, #116]	@ (8007c50 <HAL_TIM_PWM_Start+0x160>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d018      	beq.n	8007c12 <HAL_TIM_PWM_Start+0x122>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a1b      	ldr	r2, [pc, #108]	@ (8007c54 <HAL_TIM_PWM_Start+0x164>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d013      	beq.n	8007c12 <HAL_TIM_PWM_Start+0x122>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bf2:	d00e      	beq.n	8007c12 <HAL_TIM_PWM_Start+0x122>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a17      	ldr	r2, [pc, #92]	@ (8007c58 <HAL_TIM_PWM_Start+0x168>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d009      	beq.n	8007c12 <HAL_TIM_PWM_Start+0x122>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a16      	ldr	r2, [pc, #88]	@ (8007c5c <HAL_TIM_PWM_Start+0x16c>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d004      	beq.n	8007c12 <HAL_TIM_PWM_Start+0x122>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a14      	ldr	r2, [pc, #80]	@ (8007c60 <HAL_TIM_PWM_Start+0x170>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d111      	bne.n	8007c36 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	f003 0307 	and.w	r3, r3, #7
 8007c1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2b06      	cmp	r3, #6
 8007c22:	d010      	beq.n	8007c46 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f042 0201 	orr.w	r2, r2, #1
 8007c32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c34:	e007      	b.n	8007c46 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f042 0201 	orr.w	r2, r2, #1
 8007c44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c46:	2300      	movs	r3, #0
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3710      	adds	r7, #16
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	40012c00 	.word	0x40012c00
 8007c54:	40013400 	.word	0x40013400
 8007c58:	40000400 	.word	0x40000400
 8007c5c:	40000800 	.word	0x40000800
 8007c60:	40000c00 	.word	0x40000c00

08007c64 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d101      	bne.n	8007c76 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	e041      	b.n	8007cfa <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c7c:	b2db      	uxtb	r3, r3
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d106      	bne.n	8007c90 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f000 f839 	bl	8007d02 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2202      	movs	r2, #2
 8007c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681a      	ldr	r2, [r3, #0]
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	3304      	adds	r3, #4
 8007ca0:	4619      	mov	r1, r3
 8007ca2:	4610      	mov	r0, r2
 8007ca4:	f000 fd80 	bl	80087a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2201      	movs	r2, #1
 8007cec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007cf8:	2300      	movs	r3, #0
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3708      	adds	r7, #8
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}

08007d02 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007d02:	b480      	push	{r7}
 8007d04:	b083      	sub	sp, #12
 8007d06:	af00      	add	r7, sp, #0
 8007d08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007d0a:	bf00      	nop
 8007d0c:	370c      	adds	r7, #12
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bc80      	pop	{r7}
 8007d12:	4770      	bx	lr

08007d14 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d104      	bne.n	8007d32 <HAL_TIM_IC_Start_IT+0x1e>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	e013      	b.n	8007d5a <HAL_TIM_IC_Start_IT+0x46>
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	2b04      	cmp	r3, #4
 8007d36:	d104      	bne.n	8007d42 <HAL_TIM_IC_Start_IT+0x2e>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	e00b      	b.n	8007d5a <HAL_TIM_IC_Start_IT+0x46>
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	2b08      	cmp	r3, #8
 8007d46:	d104      	bne.n	8007d52 <HAL_TIM_IC_Start_IT+0x3e>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d4e:	b2db      	uxtb	r3, r3
 8007d50:	e003      	b.n	8007d5a <HAL_TIM_IC_Start_IT+0x46>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d104      	bne.n	8007d6c <HAL_TIM_IC_Start_IT+0x58>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	e013      	b.n	8007d94 <HAL_TIM_IC_Start_IT+0x80>
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	2b04      	cmp	r3, #4
 8007d70:	d104      	bne.n	8007d7c <HAL_TIM_IC_Start_IT+0x68>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007d78:	b2db      	uxtb	r3, r3
 8007d7a:	e00b      	b.n	8007d94 <HAL_TIM_IC_Start_IT+0x80>
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	2b08      	cmp	r3, #8
 8007d80:	d104      	bne.n	8007d8c <HAL_TIM_IC_Start_IT+0x78>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	e003      	b.n	8007d94 <HAL_TIM_IC_Start_IT+0x80>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d96:	7bbb      	ldrb	r3, [r7, #14]
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d102      	bne.n	8007da2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d9c:	7b7b      	ldrb	r3, [r7, #13]
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d001      	beq.n	8007da6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007da2:	2301      	movs	r3, #1
 8007da4:	e0c2      	b.n	8007f2c <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d104      	bne.n	8007db6 <HAL_TIM_IC_Start_IT+0xa2>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2202      	movs	r2, #2
 8007db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007db4:	e013      	b.n	8007dde <HAL_TIM_IC_Start_IT+0xca>
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	2b04      	cmp	r3, #4
 8007dba:	d104      	bne.n	8007dc6 <HAL_TIM_IC_Start_IT+0xb2>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2202      	movs	r2, #2
 8007dc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007dc4:	e00b      	b.n	8007dde <HAL_TIM_IC_Start_IT+0xca>
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	2b08      	cmp	r3, #8
 8007dca:	d104      	bne.n	8007dd6 <HAL_TIM_IC_Start_IT+0xc2>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2202      	movs	r2, #2
 8007dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007dd4:	e003      	b.n	8007dde <HAL_TIM_IC_Start_IT+0xca>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2202      	movs	r2, #2
 8007dda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d104      	bne.n	8007dee <HAL_TIM_IC_Start_IT+0xda>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2202      	movs	r2, #2
 8007de8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007dec:	e013      	b.n	8007e16 <HAL_TIM_IC_Start_IT+0x102>
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	2b04      	cmp	r3, #4
 8007df2:	d104      	bne.n	8007dfe <HAL_TIM_IC_Start_IT+0xea>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2202      	movs	r2, #2
 8007df8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007dfc:	e00b      	b.n	8007e16 <HAL_TIM_IC_Start_IT+0x102>
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	2b08      	cmp	r3, #8
 8007e02:	d104      	bne.n	8007e0e <HAL_TIM_IC_Start_IT+0xfa>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2202      	movs	r2, #2
 8007e08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e0c:	e003      	b.n	8007e16 <HAL_TIM_IC_Start_IT+0x102>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2202      	movs	r2, #2
 8007e12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	2b0c      	cmp	r3, #12
 8007e1a:	d841      	bhi.n	8007ea0 <HAL_TIM_IC_Start_IT+0x18c>
 8007e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8007e24 <HAL_TIM_IC_Start_IT+0x110>)
 8007e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e22:	bf00      	nop
 8007e24:	08007e59 	.word	0x08007e59
 8007e28:	08007ea1 	.word	0x08007ea1
 8007e2c:	08007ea1 	.word	0x08007ea1
 8007e30:	08007ea1 	.word	0x08007ea1
 8007e34:	08007e6b 	.word	0x08007e6b
 8007e38:	08007ea1 	.word	0x08007ea1
 8007e3c:	08007ea1 	.word	0x08007ea1
 8007e40:	08007ea1 	.word	0x08007ea1
 8007e44:	08007e7d 	.word	0x08007e7d
 8007e48:	08007ea1 	.word	0x08007ea1
 8007e4c:	08007ea1 	.word	0x08007ea1
 8007e50:	08007ea1 	.word	0x08007ea1
 8007e54:	08007e8f 	.word	0x08007e8f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	68da      	ldr	r2, [r3, #12]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f042 0202 	orr.w	r2, r2, #2
 8007e66:	60da      	str	r2, [r3, #12]
      break;
 8007e68:	e01d      	b.n	8007ea6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	68da      	ldr	r2, [r3, #12]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f042 0204 	orr.w	r2, r2, #4
 8007e78:	60da      	str	r2, [r3, #12]
      break;
 8007e7a:	e014      	b.n	8007ea6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	68da      	ldr	r2, [r3, #12]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f042 0208 	orr.w	r2, r2, #8
 8007e8a:	60da      	str	r2, [r3, #12]
      break;
 8007e8c:	e00b      	b.n	8007ea6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	68da      	ldr	r2, [r3, #12]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f042 0210 	orr.w	r2, r2, #16
 8007e9c:	60da      	str	r2, [r3, #12]
      break;
 8007e9e:	e002      	b.n	8007ea6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ea4:	bf00      	nop
  }

  if (status == HAL_OK)
 8007ea6:	7bfb      	ldrb	r3, [r7, #15]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d13e      	bne.n	8007f2a <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	6839      	ldr	r1, [r7, #0]
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	f001 f84c 	bl	8008f52 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4a1d      	ldr	r2, [pc, #116]	@ (8007f34 <HAL_TIM_IC_Start_IT+0x220>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d018      	beq.n	8007ef6 <HAL_TIM_IC_Start_IT+0x1e2>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8007f38 <HAL_TIM_IC_Start_IT+0x224>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d013      	beq.n	8007ef6 <HAL_TIM_IC_Start_IT+0x1e2>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ed6:	d00e      	beq.n	8007ef6 <HAL_TIM_IC_Start_IT+0x1e2>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a17      	ldr	r2, [pc, #92]	@ (8007f3c <HAL_TIM_IC_Start_IT+0x228>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d009      	beq.n	8007ef6 <HAL_TIM_IC_Start_IT+0x1e2>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a16      	ldr	r2, [pc, #88]	@ (8007f40 <HAL_TIM_IC_Start_IT+0x22c>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d004      	beq.n	8007ef6 <HAL_TIM_IC_Start_IT+0x1e2>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a14      	ldr	r2, [pc, #80]	@ (8007f44 <HAL_TIM_IC_Start_IT+0x230>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d111      	bne.n	8007f1a <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	689b      	ldr	r3, [r3, #8]
 8007efc:	f003 0307 	and.w	r3, r3, #7
 8007f00:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	2b06      	cmp	r3, #6
 8007f06:	d010      	beq.n	8007f2a <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f042 0201 	orr.w	r2, r2, #1
 8007f16:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f18:	e007      	b.n	8007f2a <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	681a      	ldr	r2, [r3, #0]
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f042 0201 	orr.w	r2, r2, #1
 8007f28:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3710      	adds	r7, #16
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}
 8007f34:	40012c00 	.word	0x40012c00
 8007f38:	40013400 	.word	0x40013400
 8007f3c:	40000400 	.word	0x40000400
 8007f40:	40000800 	.word	0x40000800
 8007f44:	40000c00 	.word	0x40000c00

08007f48 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b086      	sub	sp, #24
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d101      	bne.n	8007f5c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	e093      	b.n	8008084 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f62:	b2db      	uxtb	r3, r3
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d106      	bne.n	8007f76 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f7fa fd91 	bl	8002a98 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2202      	movs	r2, #2
 8007f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	687a      	ldr	r2, [r7, #4]
 8007f86:	6812      	ldr	r2, [r2, #0]
 8007f88:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f8c:	f023 0307 	bic.w	r3, r3, #7
 8007f90:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	3304      	adds	r3, #4
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	4610      	mov	r0, r2
 8007f9e:	f000 fc03 	bl	80087a8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	699b      	ldr	r3, [r3, #24]
 8007fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	6a1b      	ldr	r3, [r3, #32]
 8007fb8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	697a      	ldr	r2, [r7, #20]
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007fca:	f023 0303 	bic.w	r3, r3, #3
 8007fce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	689a      	ldr	r2, [r3, #8]
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	699b      	ldr	r3, [r3, #24]
 8007fd8:	021b      	lsls	r3, r3, #8
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	693a      	ldr	r2, [r7, #16]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007fe8:	f023 030c 	bic.w	r3, r3, #12
 8007fec:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ff4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ff8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	68da      	ldr	r2, [r3, #12]
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	69db      	ldr	r3, [r3, #28]
 8008002:	021b      	lsls	r3, r3, #8
 8008004:	4313      	orrs	r3, r2
 8008006:	693a      	ldr	r2, [r7, #16]
 8008008:	4313      	orrs	r3, r2
 800800a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	691b      	ldr	r3, [r3, #16]
 8008010:	011a      	lsls	r2, r3, #4
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	6a1b      	ldr	r3, [r3, #32]
 8008016:	031b      	lsls	r3, r3, #12
 8008018:	4313      	orrs	r3, r2
 800801a:	693a      	ldr	r2, [r7, #16]
 800801c:	4313      	orrs	r3, r2
 800801e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008026:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	685a      	ldr	r2, [r3, #4]
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	695b      	ldr	r3, [r3, #20]
 8008030:	011b      	lsls	r3, r3, #4
 8008032:	4313      	orrs	r3, r2
 8008034:	68fa      	ldr	r2, [r7, #12]
 8008036:	4313      	orrs	r3, r2
 8008038:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	697a      	ldr	r2, [r7, #20]
 8008040:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	693a      	ldr	r2, [r7, #16]
 8008048:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	68fa      	ldr	r2, [r7, #12]
 8008050:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2201      	movs	r2, #1
 8008056:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2201      	movs	r2, #1
 8008066:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2201      	movs	r2, #1
 800806e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2201      	movs	r2, #1
 8008076:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2201      	movs	r2, #1
 800807e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008082:	2300      	movs	r3, #0
}
 8008084:	4618      	mov	r0, r3
 8008086:	3718      	adds	r7, #24
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b082      	sub	sp, #8
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	691b      	ldr	r3, [r3, #16]
 800809a:	f003 0302 	and.w	r3, r3, #2
 800809e:	2b02      	cmp	r3, #2
 80080a0:	d122      	bne.n	80080e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	f003 0302 	and.w	r3, r3, #2
 80080ac:	2b02      	cmp	r3, #2
 80080ae:	d11b      	bne.n	80080e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f06f 0202 	mvn.w	r2, #2
 80080b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2201      	movs	r2, #1
 80080be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	699b      	ldr	r3, [r3, #24]
 80080c6:	f003 0303 	and.w	r3, r3, #3
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d003      	beq.n	80080d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f7fe fa18 	bl	8006504 <HAL_TIM_IC_CaptureCallback>
 80080d4:	e005      	b.n	80080e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f000 fb4a 	bl	8008770 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f000 fb50 	bl	8008782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2200      	movs	r2, #0
 80080e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	f003 0304 	and.w	r3, r3, #4
 80080f2:	2b04      	cmp	r3, #4
 80080f4:	d122      	bne.n	800813c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	f003 0304 	and.w	r3, r3, #4
 8008100:	2b04      	cmp	r3, #4
 8008102:	d11b      	bne.n	800813c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f06f 0204 	mvn.w	r2, #4
 800810c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2202      	movs	r2, #2
 8008112:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	699b      	ldr	r3, [r3, #24]
 800811a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800811e:	2b00      	cmp	r3, #0
 8008120:	d003      	beq.n	800812a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f7fe f9ee 	bl	8006504 <HAL_TIM_IC_CaptureCallback>
 8008128:	e005      	b.n	8008136 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 fb20 	bl	8008770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f000 fb26 	bl	8008782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	691b      	ldr	r3, [r3, #16]
 8008142:	f003 0308 	and.w	r3, r3, #8
 8008146:	2b08      	cmp	r3, #8
 8008148:	d122      	bne.n	8008190 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	f003 0308 	and.w	r3, r3, #8
 8008154:	2b08      	cmp	r3, #8
 8008156:	d11b      	bne.n	8008190 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f06f 0208 	mvn.w	r2, #8
 8008160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2204      	movs	r2, #4
 8008166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	69db      	ldr	r3, [r3, #28]
 800816e:	f003 0303 	and.w	r3, r3, #3
 8008172:	2b00      	cmp	r3, #0
 8008174:	d003      	beq.n	800817e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f7fe f9c4 	bl	8006504 <HAL_TIM_IC_CaptureCallback>
 800817c:	e005      	b.n	800818a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 faf6 	bl	8008770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	f000 fafc 	bl	8008782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2200      	movs	r2, #0
 800818e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	f003 0310 	and.w	r3, r3, #16
 800819a:	2b10      	cmp	r3, #16
 800819c:	d122      	bne.n	80081e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	f003 0310 	and.w	r3, r3, #16
 80081a8:	2b10      	cmp	r3, #16
 80081aa:	d11b      	bne.n	80081e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f06f 0210 	mvn.w	r2, #16
 80081b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2208      	movs	r2, #8
 80081ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	69db      	ldr	r3, [r3, #28]
 80081c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d003      	beq.n	80081d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f7fe f99a 	bl	8006504 <HAL_TIM_IC_CaptureCallback>
 80081d0:	e005      	b.n	80081de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 facc 	bl	8008770 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f000 fad2 	bl	8008782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2200      	movs	r2, #0
 80081e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	f003 0301 	and.w	r3, r3, #1
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d10e      	bne.n	8008210 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	f003 0301 	and.w	r3, r3, #1
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d107      	bne.n	8008210 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f06f 0201 	mvn.w	r2, #1
 8008208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f7fa f830 	bl	8002270 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	691b      	ldr	r3, [r3, #16]
 8008216:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800821a:	2b80      	cmp	r3, #128	@ 0x80
 800821c:	d10e      	bne.n	800823c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	68db      	ldr	r3, [r3, #12]
 8008224:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008228:	2b80      	cmp	r3, #128	@ 0x80
 800822a:	d107      	bne.n	800823c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 ff76 	bl	8009128 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	691b      	ldr	r3, [r3, #16]
 8008242:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008246:	2b40      	cmp	r3, #64	@ 0x40
 8008248:	d10e      	bne.n	8008268 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008254:	2b40      	cmp	r3, #64	@ 0x40
 8008256:	d107      	bne.n	8008268 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008260:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f000 fa96 	bl	8008794 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	f003 0320 	and.w	r3, r3, #32
 8008272:	2b20      	cmp	r3, #32
 8008274:	d10e      	bne.n	8008294 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	68db      	ldr	r3, [r3, #12]
 800827c:	f003 0320 	and.w	r3, r3, #32
 8008280:	2b20      	cmp	r3, #32
 8008282:	d107      	bne.n	8008294 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f06f 0220 	mvn.w	r2, #32
 800828c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 ff41 	bl	8009116 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008294:	bf00      	nop
 8008296:	3708      	adds	r7, #8
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}

0800829c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b086      	sub	sp, #24
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	60f8      	str	r0, [r7, #12]
 80082a4:	60b9      	str	r1, [r7, #8]
 80082a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082a8:	2300      	movs	r3, #0
 80082aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d101      	bne.n	80082ba <HAL_TIM_IC_ConfigChannel+0x1e>
 80082b6:	2302      	movs	r3, #2
 80082b8:	e088      	b.n	80083cc <HAL_TIM_IC_ConfigChannel+0x130>
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	2201      	movs	r2, #1
 80082be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d11b      	bne.n	8008300 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80082d8:	f000 fc8c 	bl	8008bf4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	699a      	ldr	r2, [r3, #24]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f022 020c 	bic.w	r2, r2, #12
 80082ea:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	6999      	ldr	r1, [r3, #24]
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	689a      	ldr	r2, [r3, #8]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	430a      	orrs	r2, r1
 80082fc:	619a      	str	r2, [r3, #24]
 80082fe:	e060      	b.n	80083c2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2b04      	cmp	r3, #4
 8008304:	d11c      	bne.n	8008340 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008316:	f000 fd01 	bl	8008d1c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	699a      	ldr	r2, [r3, #24]
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008328:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	6999      	ldr	r1, [r3, #24]
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	021a      	lsls	r2, r3, #8
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	430a      	orrs	r2, r1
 800833c:	619a      	str	r2, [r3, #24]
 800833e:	e040      	b.n	80083c2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2b08      	cmp	r3, #8
 8008344:	d11b      	bne.n	800837e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008356:	f000 fd4c 	bl	8008df2 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	69da      	ldr	r2, [r3, #28]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f022 020c 	bic.w	r2, r2, #12
 8008368:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	69d9      	ldr	r1, [r3, #28]
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	689a      	ldr	r2, [r3, #8]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	430a      	orrs	r2, r1
 800837a:	61da      	str	r2, [r3, #28]
 800837c:	e021      	b.n	80083c2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2b0c      	cmp	r3, #12
 8008382:	d11c      	bne.n	80083be <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008394:	f000 fd68 	bl	8008e68 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	69da      	ldr	r2, [r3, #28]
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80083a6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	69d9      	ldr	r1, [r3, #28]
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	021a      	lsls	r2, r3, #8
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	430a      	orrs	r2, r1
 80083ba:	61da      	str	r2, [r3, #28]
 80083bc:	e001      	b.n	80083c2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80083be:	2301      	movs	r3, #1
 80083c0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2200      	movs	r2, #0
 80083c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80083ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3718      	adds	r7, #24
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}

080083d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b086      	sub	sp, #24
 80083d8:	af00      	add	r7, sp, #0
 80083da:	60f8      	str	r0, [r7, #12]
 80083dc:	60b9      	str	r1, [r7, #8]
 80083de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083e0:	2300      	movs	r3, #0
 80083e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d101      	bne.n	80083f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80083ee:	2302      	movs	r3, #2
 80083f0:	e0ae      	b.n	8008550 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2201      	movs	r2, #1
 80083f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2b0c      	cmp	r3, #12
 80083fe:	f200 809f 	bhi.w	8008540 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008402:	a201      	add	r2, pc, #4	@ (adr r2, 8008408 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008408:	0800843d 	.word	0x0800843d
 800840c:	08008541 	.word	0x08008541
 8008410:	08008541 	.word	0x08008541
 8008414:	08008541 	.word	0x08008541
 8008418:	0800847d 	.word	0x0800847d
 800841c:	08008541 	.word	0x08008541
 8008420:	08008541 	.word	0x08008541
 8008424:	08008541 	.word	0x08008541
 8008428:	080084bf 	.word	0x080084bf
 800842c:	08008541 	.word	0x08008541
 8008430:	08008541 	.word	0x08008541
 8008434:	08008541 	.word	0x08008541
 8008438:	080084ff 	.word	0x080084ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	68b9      	ldr	r1, [r7, #8]
 8008442:	4618      	mov	r0, r3
 8008444:	f000 fa2a 	bl	800889c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	699a      	ldr	r2, [r3, #24]
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f042 0208 	orr.w	r2, r2, #8
 8008456:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	699a      	ldr	r2, [r3, #24]
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f022 0204 	bic.w	r2, r2, #4
 8008466:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	6999      	ldr	r1, [r3, #24]
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	691a      	ldr	r2, [r3, #16]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	430a      	orrs	r2, r1
 8008478:	619a      	str	r2, [r3, #24]
      break;
 800847a:	e064      	b.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	68b9      	ldr	r1, [r7, #8]
 8008482:	4618      	mov	r0, r3
 8008484:	f000 fa7a 	bl	800897c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	699a      	ldr	r2, [r3, #24]
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008496:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	699a      	ldr	r2, [r3, #24]
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80084a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	6999      	ldr	r1, [r3, #24]
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	691b      	ldr	r3, [r3, #16]
 80084b2:	021a      	lsls	r2, r3, #8
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	430a      	orrs	r2, r1
 80084ba:	619a      	str	r2, [r3, #24]
      break;
 80084bc:	e043      	b.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68b9      	ldr	r1, [r7, #8]
 80084c4:	4618      	mov	r0, r3
 80084c6:	f000 facd 	bl	8008a64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	69da      	ldr	r2, [r3, #28]
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f042 0208 	orr.w	r2, r2, #8
 80084d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	69da      	ldr	r2, [r3, #28]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f022 0204 	bic.w	r2, r2, #4
 80084e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	69d9      	ldr	r1, [r3, #28]
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	691a      	ldr	r2, [r3, #16]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	430a      	orrs	r2, r1
 80084fa:	61da      	str	r2, [r3, #28]
      break;
 80084fc:	e023      	b.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	68b9      	ldr	r1, [r7, #8]
 8008504:	4618      	mov	r0, r3
 8008506:	f000 fb21 	bl	8008b4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	69da      	ldr	r2, [r3, #28]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008518:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	69da      	ldr	r2, [r3, #28]
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008528:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	69d9      	ldr	r1, [r3, #28]
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	691b      	ldr	r3, [r3, #16]
 8008534:	021a      	lsls	r2, r3, #8
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	430a      	orrs	r2, r1
 800853c:	61da      	str	r2, [r3, #28]
      break;
 800853e:	e002      	b.n	8008546 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008540:	2301      	movs	r3, #1
 8008542:	75fb      	strb	r3, [r7, #23]
      break;
 8008544:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2200      	movs	r2, #0
 800854a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800854e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008550:	4618      	mov	r0, r3
 8008552:	3718      	adds	r7, #24
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}

08008558 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008562:	2300      	movs	r3, #0
 8008564:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800856c:	2b01      	cmp	r3, #1
 800856e:	d101      	bne.n	8008574 <HAL_TIM_ConfigClockSource+0x1c>
 8008570:	2302      	movs	r3, #2
 8008572:	e0b4      	b.n	80086de <HAL_TIM_ConfigClockSource+0x186>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2202      	movs	r2, #2
 8008580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008592:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800859a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	68ba      	ldr	r2, [r7, #8]
 80085a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085ac:	d03e      	beq.n	800862c <HAL_TIM_ConfigClockSource+0xd4>
 80085ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085b2:	f200 8087 	bhi.w	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085ba:	f000 8086 	beq.w	80086ca <HAL_TIM_ConfigClockSource+0x172>
 80085be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085c2:	d87f      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085c4:	2b70      	cmp	r3, #112	@ 0x70
 80085c6:	d01a      	beq.n	80085fe <HAL_TIM_ConfigClockSource+0xa6>
 80085c8:	2b70      	cmp	r3, #112	@ 0x70
 80085ca:	d87b      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085cc:	2b60      	cmp	r3, #96	@ 0x60
 80085ce:	d050      	beq.n	8008672 <HAL_TIM_ConfigClockSource+0x11a>
 80085d0:	2b60      	cmp	r3, #96	@ 0x60
 80085d2:	d877      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085d4:	2b50      	cmp	r3, #80	@ 0x50
 80085d6:	d03c      	beq.n	8008652 <HAL_TIM_ConfigClockSource+0xfa>
 80085d8:	2b50      	cmp	r3, #80	@ 0x50
 80085da:	d873      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085dc:	2b40      	cmp	r3, #64	@ 0x40
 80085de:	d058      	beq.n	8008692 <HAL_TIM_ConfigClockSource+0x13a>
 80085e0:	2b40      	cmp	r3, #64	@ 0x40
 80085e2:	d86f      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085e4:	2b30      	cmp	r3, #48	@ 0x30
 80085e6:	d064      	beq.n	80086b2 <HAL_TIM_ConfigClockSource+0x15a>
 80085e8:	2b30      	cmp	r3, #48	@ 0x30
 80085ea:	d86b      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085ec:	2b20      	cmp	r3, #32
 80085ee:	d060      	beq.n	80086b2 <HAL_TIM_ConfigClockSource+0x15a>
 80085f0:	2b20      	cmp	r3, #32
 80085f2:	d867      	bhi.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d05c      	beq.n	80086b2 <HAL_TIM_ConfigClockSource+0x15a>
 80085f8:	2b10      	cmp	r3, #16
 80085fa:	d05a      	beq.n	80086b2 <HAL_TIM_ConfigClockSource+0x15a>
 80085fc:	e062      	b.n	80086c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800860e:	f000 fc81 	bl	8008f14 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008620:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	68ba      	ldr	r2, [r7, #8]
 8008628:	609a      	str	r2, [r3, #8]
      break;
 800862a:	e04f      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800863c:	f000 fc6a 	bl	8008f14 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	689a      	ldr	r2, [r3, #8]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800864e:	609a      	str	r2, [r3, #8]
      break;
 8008650:	e03c      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800865e:	461a      	mov	r2, r3
 8008660:	f000 fb2e 	bl	8008cc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2150      	movs	r1, #80	@ 0x50
 800866a:	4618      	mov	r0, r3
 800866c:	f000 fc38 	bl	8008ee0 <TIM_ITRx_SetConfig>
      break;
 8008670:	e02c      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800867e:	461a      	mov	r2, r3
 8008680:	f000 fb88 	bl	8008d94 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	2160      	movs	r1, #96	@ 0x60
 800868a:	4618      	mov	r0, r3
 800868c:	f000 fc28 	bl	8008ee0 <TIM_ITRx_SetConfig>
      break;
 8008690:	e01c      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800869e:	461a      	mov	r2, r3
 80086a0:	f000 fb0e 	bl	8008cc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	2140      	movs	r1, #64	@ 0x40
 80086aa:	4618      	mov	r0, r3
 80086ac:	f000 fc18 	bl	8008ee0 <TIM_ITRx_SetConfig>
      break;
 80086b0:	e00c      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681a      	ldr	r2, [r3, #0]
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4619      	mov	r1, r3
 80086bc:	4610      	mov	r0, r2
 80086be:	f000 fc0f 	bl	8008ee0 <TIM_ITRx_SetConfig>
      break;
 80086c2:	e003      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80086c4:	2301      	movs	r3, #1
 80086c6:	73fb      	strb	r3, [r7, #15]
      break;
 80086c8:	e000      	b.n	80086cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80086ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2201      	movs	r2, #1
 80086d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2200      	movs	r2, #0
 80086d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80086dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3710      	adds	r7, #16
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}
	...

080086e8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b085      	sub	sp, #20
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80086f2:	2300      	movs	r3, #0
 80086f4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	2b0c      	cmp	r3, #12
 80086fa:	d831      	bhi.n	8008760 <HAL_TIM_ReadCapturedValue+0x78>
 80086fc:	a201      	add	r2, pc, #4	@ (adr r2, 8008704 <HAL_TIM_ReadCapturedValue+0x1c>)
 80086fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008702:	bf00      	nop
 8008704:	08008739 	.word	0x08008739
 8008708:	08008761 	.word	0x08008761
 800870c:	08008761 	.word	0x08008761
 8008710:	08008761 	.word	0x08008761
 8008714:	08008743 	.word	0x08008743
 8008718:	08008761 	.word	0x08008761
 800871c:	08008761 	.word	0x08008761
 8008720:	08008761 	.word	0x08008761
 8008724:	0800874d 	.word	0x0800874d
 8008728:	08008761 	.word	0x08008761
 800872c:	08008761 	.word	0x08008761
 8008730:	08008761 	.word	0x08008761
 8008734:	08008757 	.word	0x08008757
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800873e:	60fb      	str	r3, [r7, #12]

      break;
 8008740:	e00f      	b.n	8008762 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008748:	60fb      	str	r3, [r7, #12]

      break;
 800874a:	e00a      	b.n	8008762 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008752:	60fb      	str	r3, [r7, #12]

      break;
 8008754:	e005      	b.n	8008762 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800875c:	60fb      	str	r3, [r7, #12]

      break;
 800875e:	e000      	b.n	8008762 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008760:	bf00      	nop
  }

  return tmpreg;
 8008762:	68fb      	ldr	r3, [r7, #12]
}
 8008764:	4618      	mov	r0, r3
 8008766:	3714      	adds	r7, #20
 8008768:	46bd      	mov	sp, r7
 800876a:	bc80      	pop	{r7}
 800876c:	4770      	bx	lr
 800876e:	bf00      	nop

08008770 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008770:	b480      	push	{r7}
 8008772:	b083      	sub	sp, #12
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008778:	bf00      	nop
 800877a:	370c      	adds	r7, #12
 800877c:	46bd      	mov	sp, r7
 800877e:	bc80      	pop	{r7}
 8008780:	4770      	bx	lr

08008782 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008782:	b480      	push	{r7}
 8008784:	b083      	sub	sp, #12
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800878a:	bf00      	nop
 800878c:	370c      	adds	r7, #12
 800878e:	46bd      	mov	sp, r7
 8008790:	bc80      	pop	{r7}
 8008792:	4770      	bx	lr

08008794 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800879c:	bf00      	nop
 800879e:	370c      	adds	r7, #12
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bc80      	pop	{r7}
 80087a4:	4770      	bx	lr
	...

080087a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b085      	sub	sp, #20
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	4a33      	ldr	r2, [pc, #204]	@ (8008888 <TIM_Base_SetConfig+0xe0>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d013      	beq.n	80087e8 <TIM_Base_SetConfig+0x40>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	4a32      	ldr	r2, [pc, #200]	@ (800888c <TIM_Base_SetConfig+0xe4>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d00f      	beq.n	80087e8 <TIM_Base_SetConfig+0x40>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087ce:	d00b      	beq.n	80087e8 <TIM_Base_SetConfig+0x40>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	4a2f      	ldr	r2, [pc, #188]	@ (8008890 <TIM_Base_SetConfig+0xe8>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d007      	beq.n	80087e8 <TIM_Base_SetConfig+0x40>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	4a2e      	ldr	r2, [pc, #184]	@ (8008894 <TIM_Base_SetConfig+0xec>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d003      	beq.n	80087e8 <TIM_Base_SetConfig+0x40>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	4a2d      	ldr	r2, [pc, #180]	@ (8008898 <TIM_Base_SetConfig+0xf0>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d108      	bne.n	80087fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	68fa      	ldr	r2, [r7, #12]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4a22      	ldr	r2, [pc, #136]	@ (8008888 <TIM_Base_SetConfig+0xe0>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d013      	beq.n	800882a <TIM_Base_SetConfig+0x82>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a21      	ldr	r2, [pc, #132]	@ (800888c <TIM_Base_SetConfig+0xe4>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d00f      	beq.n	800882a <TIM_Base_SetConfig+0x82>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008810:	d00b      	beq.n	800882a <TIM_Base_SetConfig+0x82>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	4a1e      	ldr	r2, [pc, #120]	@ (8008890 <TIM_Base_SetConfig+0xe8>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d007      	beq.n	800882a <TIM_Base_SetConfig+0x82>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	4a1d      	ldr	r2, [pc, #116]	@ (8008894 <TIM_Base_SetConfig+0xec>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d003      	beq.n	800882a <TIM_Base_SetConfig+0x82>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	4a1c      	ldr	r2, [pc, #112]	@ (8008898 <TIM_Base_SetConfig+0xf0>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d108      	bne.n	800883c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008830:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	68db      	ldr	r3, [r3, #12]
 8008836:	68fa      	ldr	r2, [r7, #12]
 8008838:	4313      	orrs	r3, r2
 800883a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	695b      	ldr	r3, [r3, #20]
 8008846:	4313      	orrs	r3, r2
 8008848:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	689a      	ldr	r2, [r3, #8]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	681a      	ldr	r2, [r3, #0]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	4a09      	ldr	r2, [pc, #36]	@ (8008888 <TIM_Base_SetConfig+0xe0>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d003      	beq.n	8008870 <TIM_Base_SetConfig+0xc8>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	4a08      	ldr	r2, [pc, #32]	@ (800888c <TIM_Base_SetConfig+0xe4>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d103      	bne.n	8008878 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	691a      	ldr	r2, [r3, #16]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	615a      	str	r2, [r3, #20]
}
 800887e:	bf00      	nop
 8008880:	3714      	adds	r7, #20
 8008882:	46bd      	mov	sp, r7
 8008884:	bc80      	pop	{r7}
 8008886:	4770      	bx	lr
 8008888:	40012c00 	.word	0x40012c00
 800888c:	40013400 	.word	0x40013400
 8008890:	40000400 	.word	0x40000400
 8008894:	40000800 	.word	0x40000800
 8008898:	40000c00 	.word	0x40000c00

0800889c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800889c:	b480      	push	{r7}
 800889e:	b087      	sub	sp, #28
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6a1b      	ldr	r3, [r3, #32]
 80088aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6a1b      	ldr	r3, [r3, #32]
 80088b0:	f023 0201 	bic.w	r2, r3, #1
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	699b      	ldr	r3, [r3, #24]
 80088c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f023 0303 	bic.w	r3, r3, #3
 80088d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	68fa      	ldr	r2, [r7, #12]
 80088da:	4313      	orrs	r3, r2
 80088dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	f023 0302 	bic.w	r3, r3, #2
 80088e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	697a      	ldr	r2, [r7, #20]
 80088ec:	4313      	orrs	r3, r2
 80088ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	4a20      	ldr	r2, [pc, #128]	@ (8008974 <TIM_OC1_SetConfig+0xd8>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d003      	beq.n	8008900 <TIM_OC1_SetConfig+0x64>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	4a1f      	ldr	r2, [pc, #124]	@ (8008978 <TIM_OC1_SetConfig+0xdc>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d10c      	bne.n	800891a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	f023 0308 	bic.w	r3, r3, #8
 8008906:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	68db      	ldr	r3, [r3, #12]
 800890c:	697a      	ldr	r2, [r7, #20]
 800890e:	4313      	orrs	r3, r2
 8008910:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	f023 0304 	bic.w	r3, r3, #4
 8008918:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	4a15      	ldr	r2, [pc, #84]	@ (8008974 <TIM_OC1_SetConfig+0xd8>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d003      	beq.n	800892a <TIM_OC1_SetConfig+0x8e>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4a14      	ldr	r2, [pc, #80]	@ (8008978 <TIM_OC1_SetConfig+0xdc>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d111      	bne.n	800894e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008930:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008938:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	695b      	ldr	r3, [r3, #20]
 800893e:	693a      	ldr	r2, [r7, #16]
 8008940:	4313      	orrs	r3, r2
 8008942:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	699b      	ldr	r3, [r3, #24]
 8008948:	693a      	ldr	r2, [r7, #16]
 800894a:	4313      	orrs	r3, r2
 800894c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	693a      	ldr	r2, [r7, #16]
 8008952:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	68fa      	ldr	r2, [r7, #12]
 8008958:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	685a      	ldr	r2, [r3, #4]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	697a      	ldr	r2, [r7, #20]
 8008966:	621a      	str	r2, [r3, #32]
}
 8008968:	bf00      	nop
 800896a:	371c      	adds	r7, #28
 800896c:	46bd      	mov	sp, r7
 800896e:	bc80      	pop	{r7}
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop
 8008974:	40012c00 	.word	0x40012c00
 8008978:	40013400 	.word	0x40013400

0800897c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800897c:	b480      	push	{r7}
 800897e:	b087      	sub	sp, #28
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6a1b      	ldr	r3, [r3, #32]
 800898a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6a1b      	ldr	r3, [r3, #32]
 8008990:	f023 0210 	bic.w	r2, r3, #16
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	699b      	ldr	r3, [r3, #24]
 80089a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	021b      	lsls	r3, r3, #8
 80089ba:	68fa      	ldr	r2, [r7, #12]
 80089bc:	4313      	orrs	r3, r2
 80089be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	f023 0320 	bic.w	r3, r3, #32
 80089c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	689b      	ldr	r3, [r3, #8]
 80089cc:	011b      	lsls	r3, r3, #4
 80089ce:	697a      	ldr	r2, [r7, #20]
 80089d0:	4313      	orrs	r3, r2
 80089d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	4a21      	ldr	r2, [pc, #132]	@ (8008a5c <TIM_OC2_SetConfig+0xe0>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d003      	beq.n	80089e4 <TIM_OC2_SetConfig+0x68>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	4a20      	ldr	r2, [pc, #128]	@ (8008a60 <TIM_OC2_SetConfig+0xe4>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d10d      	bne.n	8008a00 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	68db      	ldr	r3, [r3, #12]
 80089f0:	011b      	lsls	r3, r3, #4
 80089f2:	697a      	ldr	r2, [r7, #20]
 80089f4:	4313      	orrs	r3, r2
 80089f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	4a16      	ldr	r2, [pc, #88]	@ (8008a5c <TIM_OC2_SetConfig+0xe0>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d003      	beq.n	8008a10 <TIM_OC2_SetConfig+0x94>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	4a15      	ldr	r2, [pc, #84]	@ (8008a60 <TIM_OC2_SetConfig+0xe4>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d113      	bne.n	8008a38 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008a10:	693b      	ldr	r3, [r7, #16]
 8008a12:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008a16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008a1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	695b      	ldr	r3, [r3, #20]
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	693a      	ldr	r2, [r7, #16]
 8008a28:	4313      	orrs	r3, r2
 8008a2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	699b      	ldr	r3, [r3, #24]
 8008a30:	009b      	lsls	r3, r3, #2
 8008a32:	693a      	ldr	r2, [r7, #16]
 8008a34:	4313      	orrs	r3, r2
 8008a36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	693a      	ldr	r2, [r7, #16]
 8008a3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	68fa      	ldr	r2, [r7, #12]
 8008a42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	685a      	ldr	r2, [r3, #4]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	697a      	ldr	r2, [r7, #20]
 8008a50:	621a      	str	r2, [r3, #32]
}
 8008a52:	bf00      	nop
 8008a54:	371c      	adds	r7, #28
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bc80      	pop	{r7}
 8008a5a:	4770      	bx	lr
 8008a5c:	40012c00 	.word	0x40012c00
 8008a60:	40013400 	.word	0x40013400

08008a64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b087      	sub	sp, #28
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6a1b      	ldr	r3, [r3, #32]
 8008a72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6a1b      	ldr	r3, [r3, #32]
 8008a78:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	685b      	ldr	r3, [r3, #4]
 8008a84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	69db      	ldr	r3, [r3, #28]
 8008a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f023 0303 	bic.w	r3, r3, #3
 8008a9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008aac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	021b      	lsls	r3, r3, #8
 8008ab4:	697a      	ldr	r2, [r7, #20]
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	4a21      	ldr	r2, [pc, #132]	@ (8008b44 <TIM_OC3_SetConfig+0xe0>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d003      	beq.n	8008aca <TIM_OC3_SetConfig+0x66>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	4a20      	ldr	r2, [pc, #128]	@ (8008b48 <TIM_OC3_SetConfig+0xe4>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d10d      	bne.n	8008ae6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008ad0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	68db      	ldr	r3, [r3, #12]
 8008ad6:	021b      	lsls	r3, r3, #8
 8008ad8:	697a      	ldr	r2, [r7, #20]
 8008ada:	4313      	orrs	r3, r2
 8008adc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008ae4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	4a16      	ldr	r2, [pc, #88]	@ (8008b44 <TIM_OC3_SetConfig+0xe0>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d003      	beq.n	8008af6 <TIM_OC3_SetConfig+0x92>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	4a15      	ldr	r2, [pc, #84]	@ (8008b48 <TIM_OC3_SetConfig+0xe4>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d113      	bne.n	8008b1e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008af6:	693b      	ldr	r3, [r7, #16]
 8008af8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008afc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	695b      	ldr	r3, [r3, #20]
 8008b0a:	011b      	lsls	r3, r3, #4
 8008b0c:	693a      	ldr	r2, [r7, #16]
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	699b      	ldr	r3, [r3, #24]
 8008b16:	011b      	lsls	r3, r3, #4
 8008b18:	693a      	ldr	r2, [r7, #16]
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	693a      	ldr	r2, [r7, #16]
 8008b22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	68fa      	ldr	r2, [r7, #12]
 8008b28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	685a      	ldr	r2, [r3, #4]
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	697a      	ldr	r2, [r7, #20]
 8008b36:	621a      	str	r2, [r3, #32]
}
 8008b38:	bf00      	nop
 8008b3a:	371c      	adds	r7, #28
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bc80      	pop	{r7}
 8008b40:	4770      	bx	lr
 8008b42:	bf00      	nop
 8008b44:	40012c00 	.word	0x40012c00
 8008b48:	40013400 	.word	0x40013400

08008b4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b087      	sub	sp, #28
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6a1b      	ldr	r3, [r3, #32]
 8008b5a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6a1b      	ldr	r3, [r3, #32]
 8008b60:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	69db      	ldr	r3, [r3, #28]
 8008b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	021b      	lsls	r3, r3, #8
 8008b8a:	68fa      	ldr	r2, [r7, #12]
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	031b      	lsls	r3, r3, #12
 8008b9e:	693a      	ldr	r2, [r7, #16]
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	4a11      	ldr	r2, [pc, #68]	@ (8008bec <TIM_OC4_SetConfig+0xa0>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d003      	beq.n	8008bb4 <TIM_OC4_SetConfig+0x68>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	4a10      	ldr	r2, [pc, #64]	@ (8008bf0 <TIM_OC4_SetConfig+0xa4>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d109      	bne.n	8008bc8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008bba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	695b      	ldr	r3, [r3, #20]
 8008bc0:	019b      	lsls	r3, r3, #6
 8008bc2:	697a      	ldr	r2, [r7, #20]
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	697a      	ldr	r2, [r7, #20]
 8008bcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	68fa      	ldr	r2, [r7, #12]
 8008bd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	685a      	ldr	r2, [r3, #4]
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	693a      	ldr	r2, [r7, #16]
 8008be0:	621a      	str	r2, [r3, #32]
}
 8008be2:	bf00      	nop
 8008be4:	371c      	adds	r7, #28
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bc80      	pop	{r7}
 8008bea:	4770      	bx	lr
 8008bec:	40012c00 	.word	0x40012c00
 8008bf0:	40013400 	.word	0x40013400

08008bf4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b087      	sub	sp, #28
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	60b9      	str	r1, [r7, #8]
 8008bfe:	607a      	str	r2, [r7, #4]
 8008c00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	6a1b      	ldr	r3, [r3, #32]
 8008c06:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	6a1b      	ldr	r3, [r3, #32]
 8008c0c:	f023 0201 	bic.w	r2, r3, #1
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	699b      	ldr	r3, [r3, #24]
 8008c18:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	4a23      	ldr	r2, [pc, #140]	@ (8008cac <TIM_TI1_SetConfig+0xb8>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d013      	beq.n	8008c4a <TIM_TI1_SetConfig+0x56>
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	4a22      	ldr	r2, [pc, #136]	@ (8008cb0 <TIM_TI1_SetConfig+0xbc>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d00f      	beq.n	8008c4a <TIM_TI1_SetConfig+0x56>
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c30:	d00b      	beq.n	8008c4a <TIM_TI1_SetConfig+0x56>
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	4a1f      	ldr	r2, [pc, #124]	@ (8008cb4 <TIM_TI1_SetConfig+0xc0>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d007      	beq.n	8008c4a <TIM_TI1_SetConfig+0x56>
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	4a1e      	ldr	r2, [pc, #120]	@ (8008cb8 <TIM_TI1_SetConfig+0xc4>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d003      	beq.n	8008c4a <TIM_TI1_SetConfig+0x56>
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	4a1d      	ldr	r2, [pc, #116]	@ (8008cbc <TIM_TI1_SetConfig+0xc8>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d101      	bne.n	8008c4e <TIM_TI1_SetConfig+0x5a>
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	e000      	b.n	8008c50 <TIM_TI1_SetConfig+0x5c>
 8008c4e:	2300      	movs	r3, #0
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d008      	beq.n	8008c66 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	f023 0303 	bic.w	r3, r3, #3
 8008c5a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008c5c:	697a      	ldr	r2, [r7, #20]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	617b      	str	r3, [r7, #20]
 8008c64:	e003      	b.n	8008c6e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	f043 0301 	orr.w	r3, r3, #1
 8008c6c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	011b      	lsls	r3, r3, #4
 8008c7a:	b2db      	uxtb	r3, r3
 8008c7c:	697a      	ldr	r2, [r7, #20]
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	f023 030a 	bic.w	r3, r3, #10
 8008c88:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	f003 030a 	and.w	r3, r3, #10
 8008c90:	693a      	ldr	r2, [r7, #16]
 8008c92:	4313      	orrs	r3, r2
 8008c94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	697a      	ldr	r2, [r7, #20]
 8008c9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	693a      	ldr	r2, [r7, #16]
 8008ca0:	621a      	str	r2, [r3, #32]
}
 8008ca2:	bf00      	nop
 8008ca4:	371c      	adds	r7, #28
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bc80      	pop	{r7}
 8008caa:	4770      	bx	lr
 8008cac:	40012c00 	.word	0x40012c00
 8008cb0:	40013400 	.word	0x40013400
 8008cb4:	40000400 	.word	0x40000400
 8008cb8:	40000800 	.word	0x40000800
 8008cbc:	40000c00 	.word	0x40000c00

08008cc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b087      	sub	sp, #28
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	60f8      	str	r0, [r7, #12]
 8008cc8:	60b9      	str	r1, [r7, #8]
 8008cca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	6a1b      	ldr	r3, [r3, #32]
 8008cd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	6a1b      	ldr	r3, [r3, #32]
 8008cd6:	f023 0201 	bic.w	r2, r3, #1
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	699b      	ldr	r3, [r3, #24]
 8008ce2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008cea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	011b      	lsls	r3, r3, #4
 8008cf0:	693a      	ldr	r2, [r7, #16]
 8008cf2:	4313      	orrs	r3, r2
 8008cf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	f023 030a 	bic.w	r3, r3, #10
 8008cfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008cfe:	697a      	ldr	r2, [r7, #20]
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	4313      	orrs	r3, r2
 8008d04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	693a      	ldr	r2, [r7, #16]
 8008d0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	697a      	ldr	r2, [r7, #20]
 8008d10:	621a      	str	r2, [r3, #32]
}
 8008d12:	bf00      	nop
 8008d14:	371c      	adds	r7, #28
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bc80      	pop	{r7}
 8008d1a:	4770      	bx	lr

08008d1c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b087      	sub	sp, #28
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	60f8      	str	r0, [r7, #12]
 8008d24:	60b9      	str	r1, [r7, #8]
 8008d26:	607a      	str	r2, [r7, #4]
 8008d28:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	6a1b      	ldr	r3, [r3, #32]
 8008d2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	6a1b      	ldr	r3, [r3, #32]
 8008d34:	f023 0210 	bic.w	r2, r3, #16
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	699b      	ldr	r3, [r3, #24]
 8008d40:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	021b      	lsls	r3, r3, #8
 8008d4e:	693a      	ldr	r2, [r7, #16]
 8008d50:	4313      	orrs	r3, r2
 8008d52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	031b      	lsls	r3, r3, #12
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	693a      	ldr	r2, [r7, #16]
 8008d64:	4313      	orrs	r3, r2
 8008d66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d6e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	011b      	lsls	r3, r3, #4
 8008d74:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008d78:	697a      	ldr	r2, [r7, #20]
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	693a      	ldr	r2, [r7, #16]
 8008d82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	697a      	ldr	r2, [r7, #20]
 8008d88:	621a      	str	r2, [r3, #32]
}
 8008d8a:	bf00      	nop
 8008d8c:	371c      	adds	r7, #28
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bc80      	pop	{r7}
 8008d92:	4770      	bx	lr

08008d94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b087      	sub	sp, #28
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	60b9      	str	r1, [r7, #8]
 8008d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	6a1b      	ldr	r3, [r3, #32]
 8008da4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	6a1b      	ldr	r3, [r3, #32]
 8008daa:	f023 0210 	bic.w	r2, r3, #16
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	699b      	ldr	r3, [r3, #24]
 8008db6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	031b      	lsls	r3, r3, #12
 8008dc4:	693a      	ldr	r2, [r7, #16]
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008dd0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	011b      	lsls	r3, r3, #4
 8008dd6:	697a      	ldr	r2, [r7, #20]
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	693a      	ldr	r2, [r7, #16]
 8008de0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	697a      	ldr	r2, [r7, #20]
 8008de6:	621a      	str	r2, [r3, #32]
}
 8008de8:	bf00      	nop
 8008dea:	371c      	adds	r7, #28
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bc80      	pop	{r7}
 8008df0:	4770      	bx	lr

08008df2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008df2:	b480      	push	{r7}
 8008df4:	b087      	sub	sp, #28
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	60f8      	str	r0, [r7, #12]
 8008dfa:	60b9      	str	r1, [r7, #8]
 8008dfc:	607a      	str	r2, [r7, #4]
 8008dfe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	6a1b      	ldr	r3, [r3, #32]
 8008e04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	6a1b      	ldr	r3, [r3, #32]
 8008e0a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	69db      	ldr	r3, [r3, #28]
 8008e16:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	f023 0303 	bic.w	r3, r3, #3
 8008e1e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008e20:	693a      	ldr	r2, [r7, #16]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	4313      	orrs	r3, r2
 8008e26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008e2e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	011b      	lsls	r3, r3, #4
 8008e34:	b2db      	uxtb	r3, r3
 8008e36:	693a      	ldr	r2, [r7, #16]
 8008e38:	4313      	orrs	r3, r2
 8008e3a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008e42:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	021b      	lsls	r3, r3, #8
 8008e48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e4c:	697a      	ldr	r2, [r7, #20]
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	693a      	ldr	r2, [r7, #16]
 8008e56:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	697a      	ldr	r2, [r7, #20]
 8008e5c:	621a      	str	r2, [r3, #32]
}
 8008e5e:	bf00      	nop
 8008e60:	371c      	adds	r7, #28
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bc80      	pop	{r7}
 8008e66:	4770      	bx	lr

08008e68 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b087      	sub	sp, #28
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	607a      	str	r2, [r7, #4]
 8008e74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	6a1b      	ldr	r3, [r3, #32]
 8008e7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6a1b      	ldr	r3, [r3, #32]
 8008e80:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	69db      	ldr	r3, [r3, #28]
 8008e8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e94:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	021b      	lsls	r3, r3, #8
 8008e9a:	693a      	ldr	r2, [r7, #16]
 8008e9c:	4313      	orrs	r3, r2
 8008e9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008ea6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	031b      	lsls	r3, r3, #12
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	693a      	ldr	r2, [r7, #16]
 8008eb0:	4313      	orrs	r3, r2
 8008eb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008eba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	031b      	lsls	r3, r3, #12
 8008ec0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008ec4:	697a      	ldr	r2, [r7, #20]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	693a      	ldr	r2, [r7, #16]
 8008ece:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	697a      	ldr	r2, [r7, #20]
 8008ed4:	621a      	str	r2, [r3, #32]
}
 8008ed6:	bf00      	nop
 8008ed8:	371c      	adds	r7, #28
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bc80      	pop	{r7}
 8008ede:	4770      	bx	lr

08008ee0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b085      	sub	sp, #20
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ef6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008ef8:	683a      	ldr	r2, [r7, #0]
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	4313      	orrs	r3, r2
 8008efe:	f043 0307 	orr.w	r3, r3, #7
 8008f02:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	68fa      	ldr	r2, [r7, #12]
 8008f08:	609a      	str	r2, [r3, #8]
}
 8008f0a:	bf00      	nop
 8008f0c:	3714      	adds	r7, #20
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bc80      	pop	{r7}
 8008f12:	4770      	bx	lr

08008f14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b087      	sub	sp, #28
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	60f8      	str	r0, [r7, #12]
 8008f1c:	60b9      	str	r1, [r7, #8]
 8008f1e:	607a      	str	r2, [r7, #4]
 8008f20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	689b      	ldr	r3, [r3, #8]
 8008f26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	021a      	lsls	r2, r3, #8
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	431a      	orrs	r2, r3
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	697a      	ldr	r2, [r7, #20]
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	697a      	ldr	r2, [r7, #20]
 8008f46:	609a      	str	r2, [r3, #8]
}
 8008f48:	bf00      	nop
 8008f4a:	371c      	adds	r7, #28
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bc80      	pop	{r7}
 8008f50:	4770      	bx	lr

08008f52 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008f52:	b480      	push	{r7}
 8008f54:	b087      	sub	sp, #28
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	60f8      	str	r0, [r7, #12]
 8008f5a:	60b9      	str	r1, [r7, #8]
 8008f5c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	f003 031f 	and.w	r3, r3, #31
 8008f64:	2201      	movs	r2, #1
 8008f66:	fa02 f303 	lsl.w	r3, r2, r3
 8008f6a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	6a1a      	ldr	r2, [r3, #32]
 8008f70:	697b      	ldr	r3, [r7, #20]
 8008f72:	43db      	mvns	r3, r3
 8008f74:	401a      	ands	r2, r3
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	6a1a      	ldr	r2, [r3, #32]
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	f003 031f 	and.w	r3, r3, #31
 8008f84:	6879      	ldr	r1, [r7, #4]
 8008f86:	fa01 f303 	lsl.w	r3, r1, r3
 8008f8a:	431a      	orrs	r2, r3
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	621a      	str	r2, [r3, #32]
}
 8008f90:	bf00      	nop
 8008f92:	371c      	adds	r7, #28
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bc80      	pop	{r7}
 8008f98:	4770      	bx	lr
	...

08008f9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b085      	sub	sp, #20
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008fac:	2b01      	cmp	r3, #1
 8008fae:	d101      	bne.n	8008fb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008fb0:	2302      	movs	r3, #2
 8008fb2:	e050      	b.n	8009056 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2202      	movs	r2, #2
 8008fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	689b      	ldr	r3, [r3, #8]
 8008fd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	68fa      	ldr	r2, [r7, #12]
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	68fa      	ldr	r2, [r7, #12]
 8008fec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	4a1b      	ldr	r2, [pc, #108]	@ (8009060 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d018      	beq.n	800902a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	4a19      	ldr	r2, [pc, #100]	@ (8009064 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d013      	beq.n	800902a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800900a:	d00e      	beq.n	800902a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a15      	ldr	r2, [pc, #84]	@ (8009068 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d009      	beq.n	800902a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	4a14      	ldr	r2, [pc, #80]	@ (800906c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800901c:	4293      	cmp	r3, r2
 800901e:	d004      	beq.n	800902a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4a12      	ldr	r2, [pc, #72]	@ (8009070 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d10c      	bne.n	8009044 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009030:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	68ba      	ldr	r2, [r7, #8]
 8009038:	4313      	orrs	r3, r2
 800903a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	68ba      	ldr	r2, [r7, #8]
 8009042:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2201      	movs	r2, #1
 8009048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2200      	movs	r2, #0
 8009050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009054:	2300      	movs	r3, #0
}
 8009056:	4618      	mov	r0, r3
 8009058:	3714      	adds	r7, #20
 800905a:	46bd      	mov	sp, r7
 800905c:	bc80      	pop	{r7}
 800905e:	4770      	bx	lr
 8009060:	40012c00 	.word	0x40012c00
 8009064:	40013400 	.word	0x40013400
 8009068:	40000400 	.word	0x40000400
 800906c:	40000800 	.word	0x40000800
 8009070:	40000c00 	.word	0x40000c00

08009074 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009074:	b480      	push	{r7}
 8009076:	b085      	sub	sp, #20
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800907e:	2300      	movs	r3, #0
 8009080:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009088:	2b01      	cmp	r3, #1
 800908a:	d101      	bne.n	8009090 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800908c:	2302      	movs	r3, #2
 800908e:	e03d      	b.n	800910c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2201      	movs	r2, #1
 8009094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	4313      	orrs	r3, r2
 80090a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	4313      	orrs	r3, r2
 80090b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	4313      	orrs	r3, r2
 80090c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	4313      	orrs	r3, r2
 80090ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	691b      	ldr	r3, [r3, #16]
 80090da:	4313      	orrs	r3, r2
 80090dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	695b      	ldr	r3, [r3, #20]
 80090e8:	4313      	orrs	r3, r2
 80090ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	69db      	ldr	r3, [r3, #28]
 80090f6:	4313      	orrs	r3, r2
 80090f8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	68fa      	ldr	r2, [r7, #12]
 8009100:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2200      	movs	r2, #0
 8009106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800910a:	2300      	movs	r3, #0
}
 800910c:	4618      	mov	r0, r3
 800910e:	3714      	adds	r7, #20
 8009110:	46bd      	mov	sp, r7
 8009112:	bc80      	pop	{r7}
 8009114:	4770      	bx	lr

08009116 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009116:	b480      	push	{r7}
 8009118:	b083      	sub	sp, #12
 800911a:	af00      	add	r7, sp, #0
 800911c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800911e:	bf00      	nop
 8009120:	370c      	adds	r7, #12
 8009122:	46bd      	mov	sp, r7
 8009124:	bc80      	pop	{r7}
 8009126:	4770      	bx	lr

08009128 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009128:	b480      	push	{r7}
 800912a:	b083      	sub	sp, #12
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009130:	bf00      	nop
 8009132:	370c      	adds	r7, #12
 8009134:	46bd      	mov	sp, r7
 8009136:	bc80      	pop	{r7}
 8009138:	4770      	bx	lr

0800913a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800913a:	b580      	push	{r7, lr}
 800913c:	b082      	sub	sp, #8
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d101      	bne.n	800914c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009148:	2301      	movs	r3, #1
 800914a:	e042      	b.n	80091d2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009152:	b2db      	uxtb	r3, r3
 8009154:	2b00      	cmp	r3, #0
 8009156:	d106      	bne.n	8009166 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2200      	movs	r2, #0
 800915c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f7f9 fda7 	bl	8002cb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2224      	movs	r2, #36	@ 0x24
 800916a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	68da      	ldr	r2, [r3, #12]
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800917c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 f97a 	bl	8009478 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	691a      	ldr	r2, [r3, #16]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009192:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	695a      	ldr	r2, [r3, #20]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80091a2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	68da      	ldr	r2, [r3, #12]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80091b2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2200      	movs	r2, #0
 80091b8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2220      	movs	r2, #32
 80091be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2220      	movs	r2, #32
 80091c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80091d0:	2300      	movs	r3, #0
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3708      	adds	r7, #8
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091da:	b580      	push	{r7, lr}
 80091dc:	b08a      	sub	sp, #40	@ 0x28
 80091de:	af02      	add	r7, sp, #8
 80091e0:	60f8      	str	r0, [r7, #12]
 80091e2:	60b9      	str	r1, [r7, #8]
 80091e4:	603b      	str	r3, [r7, #0]
 80091e6:	4613      	mov	r3, r2
 80091e8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80091ea:	2300      	movs	r3, #0
 80091ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091f4:	b2db      	uxtb	r3, r3
 80091f6:	2b20      	cmp	r3, #32
 80091f8:	d16d      	bne.n	80092d6 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d002      	beq.n	8009206 <HAL_UART_Transmit+0x2c>
 8009200:	88fb      	ldrh	r3, [r7, #6]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d101      	bne.n	800920a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	e066      	b.n	80092d8 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	2200      	movs	r2, #0
 800920e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	2221      	movs	r2, #33	@ 0x21
 8009214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009218:	f7fd face 	bl	80067b8 <HAL_GetTick>
 800921c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	88fa      	ldrh	r2, [r7, #6]
 8009222:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	88fa      	ldrh	r2, [r7, #6]
 8009228:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	689b      	ldr	r3, [r3, #8]
 800922e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009232:	d108      	bne.n	8009246 <HAL_UART_Transmit+0x6c>
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	691b      	ldr	r3, [r3, #16]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d104      	bne.n	8009246 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800923c:	2300      	movs	r3, #0
 800923e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	61bb      	str	r3, [r7, #24]
 8009244:	e003      	b.n	800924e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800924a:	2300      	movs	r3, #0
 800924c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800924e:	e02a      	b.n	80092a6 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	9300      	str	r3, [sp, #0]
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	2200      	movs	r2, #0
 8009258:	2180      	movs	r1, #128	@ 0x80
 800925a:	68f8      	ldr	r0, [r7, #12]
 800925c:	f000 f865 	bl	800932a <UART_WaitOnFlagUntilTimeout>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d001      	beq.n	800926a <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8009266:	2303      	movs	r3, #3
 8009268:	e036      	b.n	80092d8 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800926a:	69fb      	ldr	r3, [r7, #28]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d10b      	bne.n	8009288 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009270:	69bb      	ldr	r3, [r7, #24]
 8009272:	881b      	ldrh	r3, [r3, #0]
 8009274:	461a      	mov	r2, r3
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800927e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009280:	69bb      	ldr	r3, [r7, #24]
 8009282:	3302      	adds	r3, #2
 8009284:	61bb      	str	r3, [r7, #24]
 8009286:	e007      	b.n	8009298 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009288:	69fb      	ldr	r3, [r7, #28]
 800928a:	781a      	ldrb	r2, [r3, #0]
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009292:	69fb      	ldr	r3, [r7, #28]
 8009294:	3301      	adds	r3, #1
 8009296:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800929c:	b29b      	uxth	r3, r3
 800929e:	3b01      	subs	r3, #1
 80092a0:	b29a      	uxth	r2, r3
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d1cf      	bne.n	8009250 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	9300      	str	r3, [sp, #0]
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	2200      	movs	r2, #0
 80092b8:	2140      	movs	r1, #64	@ 0x40
 80092ba:	68f8      	ldr	r0, [r7, #12]
 80092bc:	f000 f835 	bl	800932a <UART_WaitOnFlagUntilTimeout>
 80092c0:	4603      	mov	r3, r0
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d001      	beq.n	80092ca <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80092c6:	2303      	movs	r3, #3
 80092c8:	e006      	b.n	80092d8 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2220      	movs	r2, #32
 80092ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80092d2:	2300      	movs	r3, #0
 80092d4:	e000      	b.n	80092d8 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80092d6:	2302      	movs	r3, #2
  }
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3720      	adds	r7, #32
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b084      	sub	sp, #16
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	60f8      	str	r0, [r7, #12]
 80092e8:	60b9      	str	r1, [r7, #8]
 80092ea:	4613      	mov	r3, r2
 80092ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80092f4:	b2db      	uxtb	r3, r3
 80092f6:	2b20      	cmp	r3, #32
 80092f8:	d112      	bne.n	8009320 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d002      	beq.n	8009306 <HAL_UART_Receive_IT+0x26>
 8009300:	88fb      	ldrh	r3, [r7, #6]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d101      	bne.n	800930a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009306:	2301      	movs	r3, #1
 8009308:	e00b      	b.n	8009322 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2200      	movs	r2, #0
 800930e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009310:	88fb      	ldrh	r3, [r7, #6]
 8009312:	461a      	mov	r2, r3
 8009314:	68b9      	ldr	r1, [r7, #8]
 8009316:	68f8      	ldr	r0, [r7, #12]
 8009318:	f000 f875 	bl	8009406 <UART_Start_Receive_IT>
 800931c:	4603      	mov	r3, r0
 800931e:	e000      	b.n	8009322 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009320:	2302      	movs	r3, #2
  }
}
 8009322:	4618      	mov	r0, r3
 8009324:	3710      	adds	r7, #16
 8009326:	46bd      	mov	sp, r7
 8009328:	bd80      	pop	{r7, pc}

0800932a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800932a:	b580      	push	{r7, lr}
 800932c:	b090      	sub	sp, #64	@ 0x40
 800932e:	af00      	add	r7, sp, #0
 8009330:	60f8      	str	r0, [r7, #12]
 8009332:	60b9      	str	r1, [r7, #8]
 8009334:	603b      	str	r3, [r7, #0]
 8009336:	4613      	mov	r3, r2
 8009338:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800933a:	e050      	b.n	80093de <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800933c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800933e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009342:	d04c      	beq.n	80093de <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009344:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009346:	2b00      	cmp	r3, #0
 8009348:	d007      	beq.n	800935a <UART_WaitOnFlagUntilTimeout+0x30>
 800934a:	f7fd fa35 	bl	80067b8 <HAL_GetTick>
 800934e:	4602      	mov	r2, r0
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	1ad3      	subs	r3, r2, r3
 8009354:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009356:	429a      	cmp	r2, r3
 8009358:	d241      	bcs.n	80093de <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	330c      	adds	r3, #12
 8009360:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009364:	e853 3f00 	ldrex	r3, [r3]
 8009368:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800936a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800936c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009370:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	330c      	adds	r3, #12
 8009378:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800937a:	637a      	str	r2, [r7, #52]	@ 0x34
 800937c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800937e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009380:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009382:	e841 2300 	strex	r3, r2, [r1]
 8009386:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800938a:	2b00      	cmp	r3, #0
 800938c:	d1e5      	bne.n	800935a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	3314      	adds	r3, #20
 8009394:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	e853 3f00 	ldrex	r3, [r3]
 800939c:	613b      	str	r3, [r7, #16]
   return(result);
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	f023 0301 	bic.w	r3, r3, #1
 80093a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	3314      	adds	r3, #20
 80093ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80093ae:	623a      	str	r2, [r7, #32]
 80093b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b2:	69f9      	ldr	r1, [r7, #28]
 80093b4:	6a3a      	ldr	r2, [r7, #32]
 80093b6:	e841 2300 	strex	r3, r2, [r1]
 80093ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80093bc:	69bb      	ldr	r3, [r7, #24]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d1e5      	bne.n	800938e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2220      	movs	r2, #32
 80093c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	2220      	movs	r2, #32
 80093ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	2200      	movs	r2, #0
 80093d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 80093da:	2303      	movs	r3, #3
 80093dc:	e00f      	b.n	80093fe <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	4013      	ands	r3, r2
 80093e8:	68ba      	ldr	r2, [r7, #8]
 80093ea:	429a      	cmp	r2, r3
 80093ec:	bf0c      	ite	eq
 80093ee:	2301      	moveq	r3, #1
 80093f0:	2300      	movne	r3, #0
 80093f2:	b2db      	uxtb	r3, r3
 80093f4:	461a      	mov	r2, r3
 80093f6:	79fb      	ldrb	r3, [r7, #7]
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d09f      	beq.n	800933c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80093fc:	2300      	movs	r3, #0
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3740      	adds	r7, #64	@ 0x40
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}

08009406 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009406:	b480      	push	{r7}
 8009408:	b085      	sub	sp, #20
 800940a:	af00      	add	r7, sp, #0
 800940c:	60f8      	str	r0, [r7, #12]
 800940e:	60b9      	str	r1, [r7, #8]
 8009410:	4613      	mov	r3, r2
 8009412:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	68ba      	ldr	r2, [r7, #8]
 8009418:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	88fa      	ldrh	r2, [r7, #6]
 800941e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	88fa      	ldrh	r2, [r7, #6]
 8009424:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	2200      	movs	r2, #0
 800942a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2222      	movs	r2, #34	@ 0x22
 8009430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	691b      	ldr	r3, [r3, #16]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d007      	beq.n	800944c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	68da      	ldr	r2, [r3, #12]
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800944a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	695a      	ldr	r2, [r3, #20]
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f042 0201 	orr.w	r2, r2, #1
 800945a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	68da      	ldr	r2, [r3, #12]
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f042 0220 	orr.w	r2, r2, #32
 800946a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800946c:	2300      	movs	r3, #0
}
 800946e:	4618      	mov	r0, r3
 8009470:	3714      	adds	r7, #20
 8009472:	46bd      	mov	sp, r7
 8009474:	bc80      	pop	{r7}
 8009476:	4770      	bx	lr

08009478 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b084      	sub	sp, #16
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	691b      	ldr	r3, [r3, #16]
 8009486:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	68da      	ldr	r2, [r3, #12]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	430a      	orrs	r2, r1
 8009494:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	689a      	ldr	r2, [r3, #8]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	691b      	ldr	r3, [r3, #16]
 800949e:	431a      	orrs	r2, r3
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	695b      	ldr	r3, [r3, #20]
 80094a4:	4313      	orrs	r3, r2
 80094a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	68db      	ldr	r3, [r3, #12]
 80094ae:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80094b2:	f023 030c 	bic.w	r3, r3, #12
 80094b6:	687a      	ldr	r2, [r7, #4]
 80094b8:	6812      	ldr	r2, [r2, #0]
 80094ba:	68b9      	ldr	r1, [r7, #8]
 80094bc:	430b      	orrs	r3, r1
 80094be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	695b      	ldr	r3, [r3, #20]
 80094c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	699a      	ldr	r2, [r3, #24]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	430a      	orrs	r2, r1
 80094d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4a2c      	ldr	r2, [pc, #176]	@ (800958c <UART_SetConfig+0x114>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d103      	bne.n	80094e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80094e0:	f7fe f980 	bl	80077e4 <HAL_RCC_GetPCLK2Freq>
 80094e4:	60f8      	str	r0, [r7, #12]
 80094e6:	e002      	b.n	80094ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80094e8:	f7fe f968 	bl	80077bc <HAL_RCC_GetPCLK1Freq>
 80094ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80094ee:	68fa      	ldr	r2, [r7, #12]
 80094f0:	4613      	mov	r3, r2
 80094f2:	009b      	lsls	r3, r3, #2
 80094f4:	4413      	add	r3, r2
 80094f6:	009a      	lsls	r2, r3, #2
 80094f8:	441a      	add	r2, r3
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	fbb2 f3f3 	udiv	r3, r2, r3
 8009504:	4a22      	ldr	r2, [pc, #136]	@ (8009590 <UART_SetConfig+0x118>)
 8009506:	fba2 2303 	umull	r2, r3, r2, r3
 800950a:	095b      	lsrs	r3, r3, #5
 800950c:	0119      	lsls	r1, r3, #4
 800950e:	68fa      	ldr	r2, [r7, #12]
 8009510:	4613      	mov	r3, r2
 8009512:	009b      	lsls	r3, r3, #2
 8009514:	4413      	add	r3, r2
 8009516:	009a      	lsls	r2, r3, #2
 8009518:	441a      	add	r2, r3
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	685b      	ldr	r3, [r3, #4]
 800951e:	009b      	lsls	r3, r3, #2
 8009520:	fbb2 f2f3 	udiv	r2, r2, r3
 8009524:	4b1a      	ldr	r3, [pc, #104]	@ (8009590 <UART_SetConfig+0x118>)
 8009526:	fba3 0302 	umull	r0, r3, r3, r2
 800952a:	095b      	lsrs	r3, r3, #5
 800952c:	2064      	movs	r0, #100	@ 0x64
 800952e:	fb00 f303 	mul.w	r3, r0, r3
 8009532:	1ad3      	subs	r3, r2, r3
 8009534:	011b      	lsls	r3, r3, #4
 8009536:	3332      	adds	r3, #50	@ 0x32
 8009538:	4a15      	ldr	r2, [pc, #84]	@ (8009590 <UART_SetConfig+0x118>)
 800953a:	fba2 2303 	umull	r2, r3, r2, r3
 800953e:	095b      	lsrs	r3, r3, #5
 8009540:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009544:	4419      	add	r1, r3
 8009546:	68fa      	ldr	r2, [r7, #12]
 8009548:	4613      	mov	r3, r2
 800954a:	009b      	lsls	r3, r3, #2
 800954c:	4413      	add	r3, r2
 800954e:	009a      	lsls	r2, r3, #2
 8009550:	441a      	add	r2, r3
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	685b      	ldr	r3, [r3, #4]
 8009556:	009b      	lsls	r3, r3, #2
 8009558:	fbb2 f2f3 	udiv	r2, r2, r3
 800955c:	4b0c      	ldr	r3, [pc, #48]	@ (8009590 <UART_SetConfig+0x118>)
 800955e:	fba3 0302 	umull	r0, r3, r3, r2
 8009562:	095b      	lsrs	r3, r3, #5
 8009564:	2064      	movs	r0, #100	@ 0x64
 8009566:	fb00 f303 	mul.w	r3, r0, r3
 800956a:	1ad3      	subs	r3, r2, r3
 800956c:	011b      	lsls	r3, r3, #4
 800956e:	3332      	adds	r3, #50	@ 0x32
 8009570:	4a07      	ldr	r2, [pc, #28]	@ (8009590 <UART_SetConfig+0x118>)
 8009572:	fba2 2303 	umull	r2, r3, r2, r3
 8009576:	095b      	lsrs	r3, r3, #5
 8009578:	f003 020f 	and.w	r2, r3, #15
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	440a      	add	r2, r1
 8009582:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009584:	bf00      	nop
 8009586:	3710      	adds	r7, #16
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}
 800958c:	40013800 	.word	0x40013800
 8009590:	51eb851f 	.word	0x51eb851f

08009594 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8009594:	b480      	push	{r7}
 8009596:	b087      	sub	sp, #28
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	681a      	ldr	r2, [r3, #0]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095a8:	683a      	ldr	r2, [r7, #0]
 80095aa:	6812      	ldr	r2, [r2, #0]
 80095ac:	f023 0101 	bic.w	r1, r3, #1
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	689b      	ldr	r3, [r3, #8]
 80095ba:	2b08      	cmp	r3, #8
 80095bc:	d102      	bne.n	80095c4 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80095be:	2340      	movs	r3, #64	@ 0x40
 80095c0:	617b      	str	r3, [r7, #20]
 80095c2:	e001      	b.n	80095c8 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80095c4:	2300      	movs	r3, #0
 80095c6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80095d4:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80095da:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80095e0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80095e6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80095ec:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80095f2:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 80095f8:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 80095fe:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8009604:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 800960a:	4313      	orrs	r3, r2
 800960c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	699b      	ldr	r3, [r3, #24]
 8009612:	693a      	ldr	r2, [r7, #16]
 8009614:	4313      	orrs	r3, r2
 8009616:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800961c:	693a      	ldr	r2, [r7, #16]
 800961e:	4313      	orrs	r3, r2
 8009620:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8009622:	4b10      	ldr	r3, [pc, #64]	@ (8009664 <FSMC_NORSRAM_Init+0xd0>)
 8009624:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800962c:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8009634:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	681a      	ldr	r2, [r3, #0]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	43db      	mvns	r3, r3
 8009644:	ea02 0103 	and.w	r1, r2, r3
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	4319      	orrs	r1, r3
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8009656:	2300      	movs	r3, #0
}
 8009658:	4618      	mov	r0, r3
 800965a:	371c      	adds	r7, #28
 800965c:	46bd      	mov	sp, r7
 800965e:	bc80      	pop	{r7}
 8009660:	4770      	bx	lr
 8009662:	bf00      	nop
 8009664:	0008fb7f 	.word	0x0008fb7f

08009668 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009668:	b480      	push	{r7}
 800966a:	b085      	sub	sp, #20
 800966c:	af00      	add	r7, sp, #0
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	60b9      	str	r1, [r7, #8]
 8009672:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	1c5a      	adds	r2, r3, #1
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800967e:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	681a      	ldr	r2, [r3, #0]
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	011b      	lsls	r3, r3, #4
 800968c:	431a      	orrs	r2, r3
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	689b      	ldr	r3, [r3, #8]
 8009692:	021b      	lsls	r3, r3, #8
 8009694:	431a      	orrs	r2, r3
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	68db      	ldr	r3, [r3, #12]
 800969a:	041b      	lsls	r3, r3, #16
 800969c:	431a      	orrs	r2, r3
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	3b01      	subs	r3, #1
 80096a4:	051b      	lsls	r3, r3, #20
 80096a6:	431a      	orrs	r2, r3
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	695b      	ldr	r3, [r3, #20]
 80096ac:	3b02      	subs	r3, #2
 80096ae:	061b      	lsls	r3, r3, #24
 80096b0:	431a      	orrs	r2, r3
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	699b      	ldr	r3, [r3, #24]
 80096b6:	4313      	orrs	r3, r2
 80096b8:	687a      	ldr	r2, [r7, #4]
 80096ba:	3201      	adds	r2, #1
 80096bc:	4319      	orrs	r1, r3
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 80096c4:	2300      	movs	r3, #0
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3714      	adds	r7, #20
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bc80      	pop	{r7}
 80096ce:	4770      	bx	lr

080096d0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80096d0:	b480      	push	{r7}
 80096d2:	b085      	sub	sp, #20
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	60f8      	str	r0, [r7, #12]
 80096d8:	60b9      	str	r1, [r7, #8]
 80096da:	607a      	str	r2, [r7, #4]
 80096dc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80096e4:	d11d      	bne.n	8009722 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	687a      	ldr	r2, [r7, #4]
 80096ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80096ee:	4b13      	ldr	r3, [pc, #76]	@ (800973c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80096f0:	4013      	ands	r3, r2
 80096f2:	68ba      	ldr	r2, [r7, #8]
 80096f4:	6811      	ldr	r1, [r2, #0]
 80096f6:	68ba      	ldr	r2, [r7, #8]
 80096f8:	6852      	ldr	r2, [r2, #4]
 80096fa:	0112      	lsls	r2, r2, #4
 80096fc:	4311      	orrs	r1, r2
 80096fe:	68ba      	ldr	r2, [r7, #8]
 8009700:	6892      	ldr	r2, [r2, #8]
 8009702:	0212      	lsls	r2, r2, #8
 8009704:	4311      	orrs	r1, r2
 8009706:	68ba      	ldr	r2, [r7, #8]
 8009708:	6992      	ldr	r2, [r2, #24]
 800970a:	4311      	orrs	r1, r2
 800970c:	68ba      	ldr	r2, [r7, #8]
 800970e:	68d2      	ldr	r2, [r2, #12]
 8009710:	0412      	lsls	r2, r2, #16
 8009712:	430a      	orrs	r2, r1
 8009714:	ea43 0102 	orr.w	r1, r3, r2
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	687a      	ldr	r2, [r7, #4]
 800971c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009720:	e005      	b.n	800972e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	687a      	ldr	r2, [r7, #4]
 8009726:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800972a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800972e:	2300      	movs	r3, #0
}
 8009730:	4618      	mov	r0, r3
 8009732:	3714      	adds	r7, #20
 8009734:	46bd      	mov	sp, r7
 8009736:	bc80      	pop	{r7}
 8009738:	4770      	bx	lr
 800973a:	bf00      	nop
 800973c:	cff00000 	.word	0xcff00000

08009740 <delay_init>:
 * @brief     
 * @param     sysclk: , CPU(rcc_c_ck), 168MHz
 * @retval    
 */  
void delay_init(uint16_t sysclk)
{
 8009740:	b480      	push	{r7}
 8009742:	b083      	sub	sp, #12
 8009744:	af00      	add	r7, sp, #0
 8009746:	4603      	mov	r3, r0
 8009748:	80fb      	strh	r3, [r7, #6]
#if SYS_SUPPORT_OS                                      /* OS */
    uint32_t reload;
#endif
    g_fac_us = sysclk;                                  /* HAL_Initsystick */
 800974a:	88fb      	ldrh	r3, [r7, #6]
 800974c:	4a03      	ldr	r2, [pc, #12]	@ (800975c <delay_init+0x1c>)
 800974e:	6013      	str	r3, [r2, #0]
    g_fac_ms = 1000 / delay_ostickspersec;              /* OS */
    SysTick->CTRL |= 1 << 1;                            /* SYSTICK */
    SysTick->LOAD = reload;                             /* 1/delay_ostickspersec */
    SysTick->CTRL |= 1 << 0;                            /* SYSTICK */
#endif 
}
 8009750:	bf00      	nop
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	bc80      	pop	{r7}
 8009758:	4770      	bx	lr
 800975a:	bf00      	nop
 800975c:	20000490 	.word	0x20000490

08009760 <delay_us>:
 * @param     nus: us
 * @note      nus: 0 ~ (2^32 / fac_us) (fac_us, )
 * @retval    
 */
void delay_us(uint32_t nus)
{
 8009760:	b480      	push	{r7}
 8009762:	b089      	sub	sp, #36	@ 0x24
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
    uint32_t ticks;
    uint32_t told, tnow, tcnt = 0;
 8009768:	2300      	movs	r3, #0
 800976a:	61bb      	str	r3, [r7, #24]
    uint32_t reload = SysTick->LOAD;        /* LOAD */
 800976c:	4b19      	ldr	r3, [pc, #100]	@ (80097d4 <delay_us+0x74>)
 800976e:	685b      	ldr	r3, [r3, #4]
 8009770:	617b      	str	r3, [r7, #20]
    ticks = nus * g_fac_us;                 /*  */
 8009772:	4b19      	ldr	r3, [pc, #100]	@ (80097d8 <delay_us+0x78>)
 8009774:	681a      	ldr	r2, [r3, #0]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	fb02 f303 	mul.w	r3, r2, r3
 800977c:	613b      	str	r3, [r7, #16]
    
#if SYS_SUPPORT_OS                          /* OS */
    delay_osschedlock();                    /*  OS  */
#endif

    told = SysTick->VAL;                    /*  */
 800977e:	4b15      	ldr	r3, [pc, #84]	@ (80097d4 <delay_us+0x74>)
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8009784:	4b13      	ldr	r3, [pc, #76]	@ (80097d4 <delay_us+0x74>)
 8009786:	689b      	ldr	r3, [r3, #8]
 8009788:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 800978a:	68fa      	ldr	r2, [r7, #12]
 800978c:	69fb      	ldr	r3, [r7, #28]
 800978e:	429a      	cmp	r2, r3
 8009790:	d0f8      	beq.n	8009784 <delay_us+0x24>
        {
            if (tnow < told)
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	69fb      	ldr	r3, [r7, #28]
 8009796:	429a      	cmp	r2, r3
 8009798:	d206      	bcs.n	80097a8 <delay_us+0x48>
            {
                tcnt += told - tnow;        /* SYSTICK */
 800979a:	69fa      	ldr	r2, [r7, #28]
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	1ad3      	subs	r3, r2, r3
 80097a0:	69ba      	ldr	r2, [r7, #24]
 80097a2:	4413      	add	r3, r2
 80097a4:	61bb      	str	r3, [r7, #24]
 80097a6:	e007      	b.n	80097b8 <delay_us+0x58>
            }
            else
            {
                tcnt += reload - tnow + told;
 80097a8:	697a      	ldr	r2, [r7, #20]
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	1ad2      	subs	r2, r2, r3
 80097ae:	69fb      	ldr	r3, [r7, #28]
 80097b0:	4413      	add	r3, r2
 80097b2:	69ba      	ldr	r2, [r7, #24]
 80097b4:	4413      	add	r3, r2
 80097b6:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks) 
 80097bc:	69ba      	ldr	r2, [r7, #24]
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d200      	bcs.n	80097c6 <delay_us+0x66>
        tnow = SysTick->VAL;
 80097c4:	e7de      	b.n	8009784 <delay_us+0x24>
            {
                break;                      /* /, */
 80097c6:	bf00      	nop

#if SYS_SUPPORT_OS                          /* OS */
    delay_osschedunlock();                  /*  OS  */
#endif 

}
 80097c8:	bf00      	nop
 80097ca:	3724      	adds	r7, #36	@ 0x24
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bc80      	pop	{r7}
 80097d0:	4770      	bx	lr
 80097d2:	bf00      	nop
 80097d4:	e000e010 	.word	0xe000e010
 80097d8:	20000490 	.word	0x20000490

080097dc <delay_ms>:
 * @brief     nms
 * @param     nms: ms (0< nms <= (2^32 / fac_us / 1000))(fac_us, )
 * @retval    
 */
void delay_ms(uint16_t nms)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b082      	sub	sp, #8
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	4603      	mov	r3, r0
 80097e4:	80fb      	strh	r3, [r7, #6]

        nms %= g_fac_ms;                                /* OS, */
    }
#endif

    delay_us((uint32_t)(nms * 1000));                   /*  */
 80097e6:	88fb      	ldrh	r3, [r7, #6]
 80097e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80097ec:	fb02 f303 	mul.w	r3, r2, r3
 80097f0:	4618      	mov	r0, r3
 80097f2:	f7ff ffb5 	bl	8009760 <delay_us>
}
 80097f6:	bf00      	nop
 80097f8:	3708      	adds	r7, #8
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}

080097fe <__cvt>:
 80097fe:	2b00      	cmp	r3, #0
 8009800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009804:	461d      	mov	r5, r3
 8009806:	bfbb      	ittet	lt
 8009808:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800980c:	461d      	movlt	r5, r3
 800980e:	2300      	movge	r3, #0
 8009810:	232d      	movlt	r3, #45	@ 0x2d
 8009812:	b088      	sub	sp, #32
 8009814:	4614      	mov	r4, r2
 8009816:	bfb8      	it	lt
 8009818:	4614      	movlt	r4, r2
 800981a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800981c:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800981e:	7013      	strb	r3, [r2, #0]
 8009820:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009822:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8009826:	f023 0820 	bic.w	r8, r3, #32
 800982a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800982e:	d005      	beq.n	800983c <__cvt+0x3e>
 8009830:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009834:	d100      	bne.n	8009838 <__cvt+0x3a>
 8009836:	3601      	adds	r6, #1
 8009838:	2302      	movs	r3, #2
 800983a:	e000      	b.n	800983e <__cvt+0x40>
 800983c:	2303      	movs	r3, #3
 800983e:	aa07      	add	r2, sp, #28
 8009840:	9204      	str	r2, [sp, #16]
 8009842:	aa06      	add	r2, sp, #24
 8009844:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009848:	e9cd 3600 	strd	r3, r6, [sp]
 800984c:	4622      	mov	r2, r4
 800984e:	462b      	mov	r3, r5
 8009850:	f001 f896 	bl	800a980 <_dtoa_r>
 8009854:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009858:	4607      	mov	r7, r0
 800985a:	d119      	bne.n	8009890 <__cvt+0x92>
 800985c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800985e:	07db      	lsls	r3, r3, #31
 8009860:	d50e      	bpl.n	8009880 <__cvt+0x82>
 8009862:	eb00 0906 	add.w	r9, r0, r6
 8009866:	2200      	movs	r2, #0
 8009868:	2300      	movs	r3, #0
 800986a:	4620      	mov	r0, r4
 800986c:	4629      	mov	r1, r5
 800986e:	f7f7 f9bb 	bl	8000be8 <__aeabi_dcmpeq>
 8009872:	b108      	cbz	r0, 8009878 <__cvt+0x7a>
 8009874:	f8cd 901c 	str.w	r9, [sp, #28]
 8009878:	2230      	movs	r2, #48	@ 0x30
 800987a:	9b07      	ldr	r3, [sp, #28]
 800987c:	454b      	cmp	r3, r9
 800987e:	d31e      	bcc.n	80098be <__cvt+0xc0>
 8009880:	4638      	mov	r0, r7
 8009882:	9b07      	ldr	r3, [sp, #28]
 8009884:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009886:	1bdb      	subs	r3, r3, r7
 8009888:	6013      	str	r3, [r2, #0]
 800988a:	b008      	add	sp, #32
 800988c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009890:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009894:	eb00 0906 	add.w	r9, r0, r6
 8009898:	d1e5      	bne.n	8009866 <__cvt+0x68>
 800989a:	7803      	ldrb	r3, [r0, #0]
 800989c:	2b30      	cmp	r3, #48	@ 0x30
 800989e:	d10a      	bne.n	80098b6 <__cvt+0xb8>
 80098a0:	2200      	movs	r2, #0
 80098a2:	2300      	movs	r3, #0
 80098a4:	4620      	mov	r0, r4
 80098a6:	4629      	mov	r1, r5
 80098a8:	f7f7 f99e 	bl	8000be8 <__aeabi_dcmpeq>
 80098ac:	b918      	cbnz	r0, 80098b6 <__cvt+0xb8>
 80098ae:	f1c6 0601 	rsb	r6, r6, #1
 80098b2:	f8ca 6000 	str.w	r6, [sl]
 80098b6:	f8da 3000 	ldr.w	r3, [sl]
 80098ba:	4499      	add	r9, r3
 80098bc:	e7d3      	b.n	8009866 <__cvt+0x68>
 80098be:	1c59      	adds	r1, r3, #1
 80098c0:	9107      	str	r1, [sp, #28]
 80098c2:	701a      	strb	r2, [r3, #0]
 80098c4:	e7d9      	b.n	800987a <__cvt+0x7c>

080098c6 <__exponent>:
 80098c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098c8:	2900      	cmp	r1, #0
 80098ca:	bfb6      	itet	lt
 80098cc:	232d      	movlt	r3, #45	@ 0x2d
 80098ce:	232b      	movge	r3, #43	@ 0x2b
 80098d0:	4249      	neglt	r1, r1
 80098d2:	2909      	cmp	r1, #9
 80098d4:	7002      	strb	r2, [r0, #0]
 80098d6:	7043      	strb	r3, [r0, #1]
 80098d8:	dd29      	ble.n	800992e <__exponent+0x68>
 80098da:	f10d 0307 	add.w	r3, sp, #7
 80098de:	461d      	mov	r5, r3
 80098e0:	270a      	movs	r7, #10
 80098e2:	fbb1 f6f7 	udiv	r6, r1, r7
 80098e6:	461a      	mov	r2, r3
 80098e8:	fb07 1416 	mls	r4, r7, r6, r1
 80098ec:	3430      	adds	r4, #48	@ 0x30
 80098ee:	f802 4c01 	strb.w	r4, [r2, #-1]
 80098f2:	460c      	mov	r4, r1
 80098f4:	2c63      	cmp	r4, #99	@ 0x63
 80098f6:	4631      	mov	r1, r6
 80098f8:	f103 33ff 	add.w	r3, r3, #4294967295
 80098fc:	dcf1      	bgt.n	80098e2 <__exponent+0x1c>
 80098fe:	3130      	adds	r1, #48	@ 0x30
 8009900:	1e94      	subs	r4, r2, #2
 8009902:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009906:	4623      	mov	r3, r4
 8009908:	1c41      	adds	r1, r0, #1
 800990a:	42ab      	cmp	r3, r5
 800990c:	d30a      	bcc.n	8009924 <__exponent+0x5e>
 800990e:	f10d 0309 	add.w	r3, sp, #9
 8009912:	1a9b      	subs	r3, r3, r2
 8009914:	42ac      	cmp	r4, r5
 8009916:	bf88      	it	hi
 8009918:	2300      	movhi	r3, #0
 800991a:	3302      	adds	r3, #2
 800991c:	4403      	add	r3, r0
 800991e:	1a18      	subs	r0, r3, r0
 8009920:	b003      	add	sp, #12
 8009922:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009924:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009928:	f801 6f01 	strb.w	r6, [r1, #1]!
 800992c:	e7ed      	b.n	800990a <__exponent+0x44>
 800992e:	2330      	movs	r3, #48	@ 0x30
 8009930:	3130      	adds	r1, #48	@ 0x30
 8009932:	7083      	strb	r3, [r0, #2]
 8009934:	70c1      	strb	r1, [r0, #3]
 8009936:	1d03      	adds	r3, r0, #4
 8009938:	e7f1      	b.n	800991e <__exponent+0x58>
	...

0800993c <_printf_float>:
 800993c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009940:	b091      	sub	sp, #68	@ 0x44
 8009942:	460c      	mov	r4, r1
 8009944:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009948:	4616      	mov	r6, r2
 800994a:	461f      	mov	r7, r3
 800994c:	4605      	mov	r5, r0
 800994e:	f000 ff03 	bl	800a758 <_localeconv_r>
 8009952:	6803      	ldr	r3, [r0, #0]
 8009954:	4618      	mov	r0, r3
 8009956:	9308      	str	r3, [sp, #32]
 8009958:	f7f6 fc66 	bl	8000228 <strlen>
 800995c:	2300      	movs	r3, #0
 800995e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009960:	f8d8 3000 	ldr.w	r3, [r8]
 8009964:	9009      	str	r0, [sp, #36]	@ 0x24
 8009966:	3307      	adds	r3, #7
 8009968:	f023 0307 	bic.w	r3, r3, #7
 800996c:	f103 0208 	add.w	r2, r3, #8
 8009970:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009974:	f8d4 b000 	ldr.w	fp, [r4]
 8009978:	f8c8 2000 	str.w	r2, [r8]
 800997c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009980:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009984:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009986:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800998a:	f04f 32ff 	mov.w	r2, #4294967295
 800998e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009992:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009996:	4b9c      	ldr	r3, [pc, #624]	@ (8009c08 <_printf_float+0x2cc>)
 8009998:	f7f7 f958 	bl	8000c4c <__aeabi_dcmpun>
 800999c:	bb70      	cbnz	r0, 80099fc <_printf_float+0xc0>
 800999e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80099a2:	f04f 32ff 	mov.w	r2, #4294967295
 80099a6:	4b98      	ldr	r3, [pc, #608]	@ (8009c08 <_printf_float+0x2cc>)
 80099a8:	f7f7 f932 	bl	8000c10 <__aeabi_dcmple>
 80099ac:	bb30      	cbnz	r0, 80099fc <_printf_float+0xc0>
 80099ae:	2200      	movs	r2, #0
 80099b0:	2300      	movs	r3, #0
 80099b2:	4640      	mov	r0, r8
 80099b4:	4649      	mov	r1, r9
 80099b6:	f7f7 f921 	bl	8000bfc <__aeabi_dcmplt>
 80099ba:	b110      	cbz	r0, 80099c2 <_printf_float+0x86>
 80099bc:	232d      	movs	r3, #45	@ 0x2d
 80099be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099c2:	4a92      	ldr	r2, [pc, #584]	@ (8009c0c <_printf_float+0x2d0>)
 80099c4:	4b92      	ldr	r3, [pc, #584]	@ (8009c10 <_printf_float+0x2d4>)
 80099c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80099ca:	bf94      	ite	ls
 80099cc:	4690      	movls	r8, r2
 80099ce:	4698      	movhi	r8, r3
 80099d0:	2303      	movs	r3, #3
 80099d2:	f04f 0900 	mov.w	r9, #0
 80099d6:	6123      	str	r3, [r4, #16]
 80099d8:	f02b 0304 	bic.w	r3, fp, #4
 80099dc:	6023      	str	r3, [r4, #0]
 80099de:	4633      	mov	r3, r6
 80099e0:	4621      	mov	r1, r4
 80099e2:	4628      	mov	r0, r5
 80099e4:	9700      	str	r7, [sp, #0]
 80099e6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80099e8:	f000 f9d4 	bl	8009d94 <_printf_common>
 80099ec:	3001      	adds	r0, #1
 80099ee:	f040 8090 	bne.w	8009b12 <_printf_float+0x1d6>
 80099f2:	f04f 30ff 	mov.w	r0, #4294967295
 80099f6:	b011      	add	sp, #68	@ 0x44
 80099f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099fc:	4642      	mov	r2, r8
 80099fe:	464b      	mov	r3, r9
 8009a00:	4640      	mov	r0, r8
 8009a02:	4649      	mov	r1, r9
 8009a04:	f7f7 f922 	bl	8000c4c <__aeabi_dcmpun>
 8009a08:	b148      	cbz	r0, 8009a1e <_printf_float+0xe2>
 8009a0a:	464b      	mov	r3, r9
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	bfb8      	it	lt
 8009a10:	232d      	movlt	r3, #45	@ 0x2d
 8009a12:	4a80      	ldr	r2, [pc, #512]	@ (8009c14 <_printf_float+0x2d8>)
 8009a14:	bfb8      	it	lt
 8009a16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009a1a:	4b7f      	ldr	r3, [pc, #508]	@ (8009c18 <_printf_float+0x2dc>)
 8009a1c:	e7d3      	b.n	80099c6 <_printf_float+0x8a>
 8009a1e:	6863      	ldr	r3, [r4, #4]
 8009a20:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8009a24:	1c5a      	adds	r2, r3, #1
 8009a26:	d13f      	bne.n	8009aa8 <_printf_float+0x16c>
 8009a28:	2306      	movs	r3, #6
 8009a2a:	6063      	str	r3, [r4, #4]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8009a32:	6023      	str	r3, [r4, #0]
 8009a34:	9206      	str	r2, [sp, #24]
 8009a36:	aa0e      	add	r2, sp, #56	@ 0x38
 8009a38:	e9cd a204 	strd	sl, r2, [sp, #16]
 8009a3c:	aa0d      	add	r2, sp, #52	@ 0x34
 8009a3e:	9203      	str	r2, [sp, #12]
 8009a40:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8009a44:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009a48:	6863      	ldr	r3, [r4, #4]
 8009a4a:	4642      	mov	r2, r8
 8009a4c:	9300      	str	r3, [sp, #0]
 8009a4e:	4628      	mov	r0, r5
 8009a50:	464b      	mov	r3, r9
 8009a52:	910a      	str	r1, [sp, #40]	@ 0x28
 8009a54:	f7ff fed3 	bl	80097fe <__cvt>
 8009a58:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009a5a:	4680      	mov	r8, r0
 8009a5c:	2947      	cmp	r1, #71	@ 0x47
 8009a5e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009a60:	d128      	bne.n	8009ab4 <_printf_float+0x178>
 8009a62:	1cc8      	adds	r0, r1, #3
 8009a64:	db02      	blt.n	8009a6c <_printf_float+0x130>
 8009a66:	6863      	ldr	r3, [r4, #4]
 8009a68:	4299      	cmp	r1, r3
 8009a6a:	dd40      	ble.n	8009aee <_printf_float+0x1b2>
 8009a6c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009a70:	fa5f fa8a 	uxtb.w	sl, sl
 8009a74:	4652      	mov	r2, sl
 8009a76:	3901      	subs	r1, #1
 8009a78:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009a7c:	910d      	str	r1, [sp, #52]	@ 0x34
 8009a7e:	f7ff ff22 	bl	80098c6 <__exponent>
 8009a82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a84:	4681      	mov	r9, r0
 8009a86:	1813      	adds	r3, r2, r0
 8009a88:	2a01      	cmp	r2, #1
 8009a8a:	6123      	str	r3, [r4, #16]
 8009a8c:	dc02      	bgt.n	8009a94 <_printf_float+0x158>
 8009a8e:	6822      	ldr	r2, [r4, #0]
 8009a90:	07d2      	lsls	r2, r2, #31
 8009a92:	d501      	bpl.n	8009a98 <_printf_float+0x15c>
 8009a94:	3301      	adds	r3, #1
 8009a96:	6123      	str	r3, [r4, #16]
 8009a98:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d09e      	beq.n	80099de <_printf_float+0xa2>
 8009aa0:	232d      	movs	r3, #45	@ 0x2d
 8009aa2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009aa6:	e79a      	b.n	80099de <_printf_float+0xa2>
 8009aa8:	2947      	cmp	r1, #71	@ 0x47
 8009aaa:	d1bf      	bne.n	8009a2c <_printf_float+0xf0>
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d1bd      	bne.n	8009a2c <_printf_float+0xf0>
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	e7ba      	b.n	8009a2a <_printf_float+0xee>
 8009ab4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009ab8:	d9dc      	bls.n	8009a74 <_printf_float+0x138>
 8009aba:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009abe:	d118      	bne.n	8009af2 <_printf_float+0x1b6>
 8009ac0:	2900      	cmp	r1, #0
 8009ac2:	6863      	ldr	r3, [r4, #4]
 8009ac4:	dd0b      	ble.n	8009ade <_printf_float+0x1a2>
 8009ac6:	6121      	str	r1, [r4, #16]
 8009ac8:	b913      	cbnz	r3, 8009ad0 <_printf_float+0x194>
 8009aca:	6822      	ldr	r2, [r4, #0]
 8009acc:	07d0      	lsls	r0, r2, #31
 8009ace:	d502      	bpl.n	8009ad6 <_printf_float+0x19a>
 8009ad0:	3301      	adds	r3, #1
 8009ad2:	440b      	add	r3, r1
 8009ad4:	6123      	str	r3, [r4, #16]
 8009ad6:	f04f 0900 	mov.w	r9, #0
 8009ada:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009adc:	e7dc      	b.n	8009a98 <_printf_float+0x15c>
 8009ade:	b913      	cbnz	r3, 8009ae6 <_printf_float+0x1aa>
 8009ae0:	6822      	ldr	r2, [r4, #0]
 8009ae2:	07d2      	lsls	r2, r2, #31
 8009ae4:	d501      	bpl.n	8009aea <_printf_float+0x1ae>
 8009ae6:	3302      	adds	r3, #2
 8009ae8:	e7f4      	b.n	8009ad4 <_printf_float+0x198>
 8009aea:	2301      	movs	r3, #1
 8009aec:	e7f2      	b.n	8009ad4 <_printf_float+0x198>
 8009aee:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009af2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009af4:	4299      	cmp	r1, r3
 8009af6:	db05      	blt.n	8009b04 <_printf_float+0x1c8>
 8009af8:	6823      	ldr	r3, [r4, #0]
 8009afa:	6121      	str	r1, [r4, #16]
 8009afc:	07d8      	lsls	r0, r3, #31
 8009afe:	d5ea      	bpl.n	8009ad6 <_printf_float+0x19a>
 8009b00:	1c4b      	adds	r3, r1, #1
 8009b02:	e7e7      	b.n	8009ad4 <_printf_float+0x198>
 8009b04:	2900      	cmp	r1, #0
 8009b06:	bfcc      	ite	gt
 8009b08:	2201      	movgt	r2, #1
 8009b0a:	f1c1 0202 	rsble	r2, r1, #2
 8009b0e:	4413      	add	r3, r2
 8009b10:	e7e0      	b.n	8009ad4 <_printf_float+0x198>
 8009b12:	6823      	ldr	r3, [r4, #0]
 8009b14:	055a      	lsls	r2, r3, #21
 8009b16:	d407      	bmi.n	8009b28 <_printf_float+0x1ec>
 8009b18:	6923      	ldr	r3, [r4, #16]
 8009b1a:	4642      	mov	r2, r8
 8009b1c:	4631      	mov	r1, r6
 8009b1e:	4628      	mov	r0, r5
 8009b20:	47b8      	blx	r7
 8009b22:	3001      	adds	r0, #1
 8009b24:	d12b      	bne.n	8009b7e <_printf_float+0x242>
 8009b26:	e764      	b.n	80099f2 <_printf_float+0xb6>
 8009b28:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009b2c:	f240 80dc 	bls.w	8009ce8 <_printf_float+0x3ac>
 8009b30:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009b34:	2200      	movs	r2, #0
 8009b36:	2300      	movs	r3, #0
 8009b38:	f7f7 f856 	bl	8000be8 <__aeabi_dcmpeq>
 8009b3c:	2800      	cmp	r0, #0
 8009b3e:	d033      	beq.n	8009ba8 <_printf_float+0x26c>
 8009b40:	2301      	movs	r3, #1
 8009b42:	4631      	mov	r1, r6
 8009b44:	4628      	mov	r0, r5
 8009b46:	4a35      	ldr	r2, [pc, #212]	@ (8009c1c <_printf_float+0x2e0>)
 8009b48:	47b8      	blx	r7
 8009b4a:	3001      	adds	r0, #1
 8009b4c:	f43f af51 	beq.w	80099f2 <_printf_float+0xb6>
 8009b50:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8009b54:	4543      	cmp	r3, r8
 8009b56:	db02      	blt.n	8009b5e <_printf_float+0x222>
 8009b58:	6823      	ldr	r3, [r4, #0]
 8009b5a:	07d8      	lsls	r0, r3, #31
 8009b5c:	d50f      	bpl.n	8009b7e <_printf_float+0x242>
 8009b5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009b62:	4631      	mov	r1, r6
 8009b64:	4628      	mov	r0, r5
 8009b66:	47b8      	blx	r7
 8009b68:	3001      	adds	r0, #1
 8009b6a:	f43f af42 	beq.w	80099f2 <_printf_float+0xb6>
 8009b6e:	f04f 0900 	mov.w	r9, #0
 8009b72:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b76:	f104 0a1a 	add.w	sl, r4, #26
 8009b7a:	45c8      	cmp	r8, r9
 8009b7c:	dc09      	bgt.n	8009b92 <_printf_float+0x256>
 8009b7e:	6823      	ldr	r3, [r4, #0]
 8009b80:	079b      	lsls	r3, r3, #30
 8009b82:	f100 8102 	bmi.w	8009d8a <_printf_float+0x44e>
 8009b86:	68e0      	ldr	r0, [r4, #12]
 8009b88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b8a:	4298      	cmp	r0, r3
 8009b8c:	bfb8      	it	lt
 8009b8e:	4618      	movlt	r0, r3
 8009b90:	e731      	b.n	80099f6 <_printf_float+0xba>
 8009b92:	2301      	movs	r3, #1
 8009b94:	4652      	mov	r2, sl
 8009b96:	4631      	mov	r1, r6
 8009b98:	4628      	mov	r0, r5
 8009b9a:	47b8      	blx	r7
 8009b9c:	3001      	adds	r0, #1
 8009b9e:	f43f af28 	beq.w	80099f2 <_printf_float+0xb6>
 8009ba2:	f109 0901 	add.w	r9, r9, #1
 8009ba6:	e7e8      	b.n	8009b7a <_printf_float+0x23e>
 8009ba8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	dc38      	bgt.n	8009c20 <_printf_float+0x2e4>
 8009bae:	2301      	movs	r3, #1
 8009bb0:	4631      	mov	r1, r6
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	4a19      	ldr	r2, [pc, #100]	@ (8009c1c <_printf_float+0x2e0>)
 8009bb6:	47b8      	blx	r7
 8009bb8:	3001      	adds	r0, #1
 8009bba:	f43f af1a 	beq.w	80099f2 <_printf_float+0xb6>
 8009bbe:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8009bc2:	ea59 0303 	orrs.w	r3, r9, r3
 8009bc6:	d102      	bne.n	8009bce <_printf_float+0x292>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	07d9      	lsls	r1, r3, #31
 8009bcc:	d5d7      	bpl.n	8009b7e <_printf_float+0x242>
 8009bce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009bd2:	4631      	mov	r1, r6
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	47b8      	blx	r7
 8009bd8:	3001      	adds	r0, #1
 8009bda:	f43f af0a 	beq.w	80099f2 <_printf_float+0xb6>
 8009bde:	f04f 0a00 	mov.w	sl, #0
 8009be2:	f104 0b1a 	add.w	fp, r4, #26
 8009be6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009be8:	425b      	negs	r3, r3
 8009bea:	4553      	cmp	r3, sl
 8009bec:	dc01      	bgt.n	8009bf2 <_printf_float+0x2b6>
 8009bee:	464b      	mov	r3, r9
 8009bf0:	e793      	b.n	8009b1a <_printf_float+0x1de>
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	465a      	mov	r2, fp
 8009bf6:	4631      	mov	r1, r6
 8009bf8:	4628      	mov	r0, r5
 8009bfa:	47b8      	blx	r7
 8009bfc:	3001      	adds	r0, #1
 8009bfe:	f43f aef8 	beq.w	80099f2 <_printf_float+0xb6>
 8009c02:	f10a 0a01 	add.w	sl, sl, #1
 8009c06:	e7ee      	b.n	8009be6 <_printf_float+0x2aa>
 8009c08:	7fefffff 	.word	0x7fefffff
 8009c0c:	08010f8e 	.word	0x08010f8e
 8009c10:	08010f92 	.word	0x08010f92
 8009c14:	08010f96 	.word	0x08010f96
 8009c18:	08010f9a 	.word	0x08010f9a
 8009c1c:	08010f9e 	.word	0x08010f9e
 8009c20:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009c22:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009c26:	4553      	cmp	r3, sl
 8009c28:	bfa8      	it	ge
 8009c2a:	4653      	movge	r3, sl
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	4699      	mov	r9, r3
 8009c30:	dc36      	bgt.n	8009ca0 <_printf_float+0x364>
 8009c32:	f04f 0b00 	mov.w	fp, #0
 8009c36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c3a:	f104 021a 	add.w	r2, r4, #26
 8009c3e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009c40:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c42:	eba3 0309 	sub.w	r3, r3, r9
 8009c46:	455b      	cmp	r3, fp
 8009c48:	dc31      	bgt.n	8009cae <_printf_float+0x372>
 8009c4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c4c:	459a      	cmp	sl, r3
 8009c4e:	dc3a      	bgt.n	8009cc6 <_printf_float+0x38a>
 8009c50:	6823      	ldr	r3, [r4, #0]
 8009c52:	07da      	lsls	r2, r3, #31
 8009c54:	d437      	bmi.n	8009cc6 <_printf_float+0x38a>
 8009c56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c58:	ebaa 0903 	sub.w	r9, sl, r3
 8009c5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c5e:	ebaa 0303 	sub.w	r3, sl, r3
 8009c62:	4599      	cmp	r9, r3
 8009c64:	bfa8      	it	ge
 8009c66:	4699      	movge	r9, r3
 8009c68:	f1b9 0f00 	cmp.w	r9, #0
 8009c6c:	dc33      	bgt.n	8009cd6 <_printf_float+0x39a>
 8009c6e:	f04f 0800 	mov.w	r8, #0
 8009c72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c76:	f104 0b1a 	add.w	fp, r4, #26
 8009c7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c7c:	ebaa 0303 	sub.w	r3, sl, r3
 8009c80:	eba3 0309 	sub.w	r3, r3, r9
 8009c84:	4543      	cmp	r3, r8
 8009c86:	f77f af7a 	ble.w	8009b7e <_printf_float+0x242>
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	465a      	mov	r2, fp
 8009c8e:	4631      	mov	r1, r6
 8009c90:	4628      	mov	r0, r5
 8009c92:	47b8      	blx	r7
 8009c94:	3001      	adds	r0, #1
 8009c96:	f43f aeac 	beq.w	80099f2 <_printf_float+0xb6>
 8009c9a:	f108 0801 	add.w	r8, r8, #1
 8009c9e:	e7ec      	b.n	8009c7a <_printf_float+0x33e>
 8009ca0:	4642      	mov	r2, r8
 8009ca2:	4631      	mov	r1, r6
 8009ca4:	4628      	mov	r0, r5
 8009ca6:	47b8      	blx	r7
 8009ca8:	3001      	adds	r0, #1
 8009caa:	d1c2      	bne.n	8009c32 <_printf_float+0x2f6>
 8009cac:	e6a1      	b.n	80099f2 <_printf_float+0xb6>
 8009cae:	2301      	movs	r3, #1
 8009cb0:	4631      	mov	r1, r6
 8009cb2:	4628      	mov	r0, r5
 8009cb4:	920a      	str	r2, [sp, #40]	@ 0x28
 8009cb6:	47b8      	blx	r7
 8009cb8:	3001      	adds	r0, #1
 8009cba:	f43f ae9a 	beq.w	80099f2 <_printf_float+0xb6>
 8009cbe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009cc0:	f10b 0b01 	add.w	fp, fp, #1
 8009cc4:	e7bb      	b.n	8009c3e <_printf_float+0x302>
 8009cc6:	4631      	mov	r1, r6
 8009cc8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009ccc:	4628      	mov	r0, r5
 8009cce:	47b8      	blx	r7
 8009cd0:	3001      	adds	r0, #1
 8009cd2:	d1c0      	bne.n	8009c56 <_printf_float+0x31a>
 8009cd4:	e68d      	b.n	80099f2 <_printf_float+0xb6>
 8009cd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009cd8:	464b      	mov	r3, r9
 8009cda:	4631      	mov	r1, r6
 8009cdc:	4628      	mov	r0, r5
 8009cde:	4442      	add	r2, r8
 8009ce0:	47b8      	blx	r7
 8009ce2:	3001      	adds	r0, #1
 8009ce4:	d1c3      	bne.n	8009c6e <_printf_float+0x332>
 8009ce6:	e684      	b.n	80099f2 <_printf_float+0xb6>
 8009ce8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009cec:	f1ba 0f01 	cmp.w	sl, #1
 8009cf0:	dc01      	bgt.n	8009cf6 <_printf_float+0x3ba>
 8009cf2:	07db      	lsls	r3, r3, #31
 8009cf4:	d536      	bpl.n	8009d64 <_printf_float+0x428>
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	4642      	mov	r2, r8
 8009cfa:	4631      	mov	r1, r6
 8009cfc:	4628      	mov	r0, r5
 8009cfe:	47b8      	blx	r7
 8009d00:	3001      	adds	r0, #1
 8009d02:	f43f ae76 	beq.w	80099f2 <_printf_float+0xb6>
 8009d06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009d0a:	4631      	mov	r1, r6
 8009d0c:	4628      	mov	r0, r5
 8009d0e:	47b8      	blx	r7
 8009d10:	3001      	adds	r0, #1
 8009d12:	f43f ae6e 	beq.w	80099f2 <_printf_float+0xb6>
 8009d16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009d22:	f7f6 ff61 	bl	8000be8 <__aeabi_dcmpeq>
 8009d26:	b9c0      	cbnz	r0, 8009d5a <_printf_float+0x41e>
 8009d28:	4653      	mov	r3, sl
 8009d2a:	f108 0201 	add.w	r2, r8, #1
 8009d2e:	4631      	mov	r1, r6
 8009d30:	4628      	mov	r0, r5
 8009d32:	47b8      	blx	r7
 8009d34:	3001      	adds	r0, #1
 8009d36:	d10c      	bne.n	8009d52 <_printf_float+0x416>
 8009d38:	e65b      	b.n	80099f2 <_printf_float+0xb6>
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	465a      	mov	r2, fp
 8009d3e:	4631      	mov	r1, r6
 8009d40:	4628      	mov	r0, r5
 8009d42:	47b8      	blx	r7
 8009d44:	3001      	adds	r0, #1
 8009d46:	f43f ae54 	beq.w	80099f2 <_printf_float+0xb6>
 8009d4a:	f108 0801 	add.w	r8, r8, #1
 8009d4e:	45d0      	cmp	r8, sl
 8009d50:	dbf3      	blt.n	8009d3a <_printf_float+0x3fe>
 8009d52:	464b      	mov	r3, r9
 8009d54:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009d58:	e6e0      	b.n	8009b1c <_printf_float+0x1e0>
 8009d5a:	f04f 0800 	mov.w	r8, #0
 8009d5e:	f104 0b1a 	add.w	fp, r4, #26
 8009d62:	e7f4      	b.n	8009d4e <_printf_float+0x412>
 8009d64:	2301      	movs	r3, #1
 8009d66:	4642      	mov	r2, r8
 8009d68:	e7e1      	b.n	8009d2e <_printf_float+0x3f2>
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	464a      	mov	r2, r9
 8009d6e:	4631      	mov	r1, r6
 8009d70:	4628      	mov	r0, r5
 8009d72:	47b8      	blx	r7
 8009d74:	3001      	adds	r0, #1
 8009d76:	f43f ae3c 	beq.w	80099f2 <_printf_float+0xb6>
 8009d7a:	f108 0801 	add.w	r8, r8, #1
 8009d7e:	68e3      	ldr	r3, [r4, #12]
 8009d80:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009d82:	1a5b      	subs	r3, r3, r1
 8009d84:	4543      	cmp	r3, r8
 8009d86:	dcf0      	bgt.n	8009d6a <_printf_float+0x42e>
 8009d88:	e6fd      	b.n	8009b86 <_printf_float+0x24a>
 8009d8a:	f04f 0800 	mov.w	r8, #0
 8009d8e:	f104 0919 	add.w	r9, r4, #25
 8009d92:	e7f4      	b.n	8009d7e <_printf_float+0x442>

08009d94 <_printf_common>:
 8009d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d98:	4616      	mov	r6, r2
 8009d9a:	4698      	mov	r8, r3
 8009d9c:	688a      	ldr	r2, [r1, #8]
 8009d9e:	690b      	ldr	r3, [r1, #16]
 8009da0:	4607      	mov	r7, r0
 8009da2:	4293      	cmp	r3, r2
 8009da4:	bfb8      	it	lt
 8009da6:	4613      	movlt	r3, r2
 8009da8:	6033      	str	r3, [r6, #0]
 8009daa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009dae:	460c      	mov	r4, r1
 8009db0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009db4:	b10a      	cbz	r2, 8009dba <_printf_common+0x26>
 8009db6:	3301      	adds	r3, #1
 8009db8:	6033      	str	r3, [r6, #0]
 8009dba:	6823      	ldr	r3, [r4, #0]
 8009dbc:	0699      	lsls	r1, r3, #26
 8009dbe:	bf42      	ittt	mi
 8009dc0:	6833      	ldrmi	r3, [r6, #0]
 8009dc2:	3302      	addmi	r3, #2
 8009dc4:	6033      	strmi	r3, [r6, #0]
 8009dc6:	6825      	ldr	r5, [r4, #0]
 8009dc8:	f015 0506 	ands.w	r5, r5, #6
 8009dcc:	d106      	bne.n	8009ddc <_printf_common+0x48>
 8009dce:	f104 0a19 	add.w	sl, r4, #25
 8009dd2:	68e3      	ldr	r3, [r4, #12]
 8009dd4:	6832      	ldr	r2, [r6, #0]
 8009dd6:	1a9b      	subs	r3, r3, r2
 8009dd8:	42ab      	cmp	r3, r5
 8009dda:	dc2b      	bgt.n	8009e34 <_printf_common+0xa0>
 8009ddc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009de0:	6822      	ldr	r2, [r4, #0]
 8009de2:	3b00      	subs	r3, #0
 8009de4:	bf18      	it	ne
 8009de6:	2301      	movne	r3, #1
 8009de8:	0692      	lsls	r2, r2, #26
 8009dea:	d430      	bmi.n	8009e4e <_printf_common+0xba>
 8009dec:	4641      	mov	r1, r8
 8009dee:	4638      	mov	r0, r7
 8009df0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009df4:	47c8      	blx	r9
 8009df6:	3001      	adds	r0, #1
 8009df8:	d023      	beq.n	8009e42 <_printf_common+0xae>
 8009dfa:	6823      	ldr	r3, [r4, #0]
 8009dfc:	6922      	ldr	r2, [r4, #16]
 8009dfe:	f003 0306 	and.w	r3, r3, #6
 8009e02:	2b04      	cmp	r3, #4
 8009e04:	bf14      	ite	ne
 8009e06:	2500      	movne	r5, #0
 8009e08:	6833      	ldreq	r3, [r6, #0]
 8009e0a:	f04f 0600 	mov.w	r6, #0
 8009e0e:	bf08      	it	eq
 8009e10:	68e5      	ldreq	r5, [r4, #12]
 8009e12:	f104 041a 	add.w	r4, r4, #26
 8009e16:	bf08      	it	eq
 8009e18:	1aed      	subeq	r5, r5, r3
 8009e1a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009e1e:	bf08      	it	eq
 8009e20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e24:	4293      	cmp	r3, r2
 8009e26:	bfc4      	itt	gt
 8009e28:	1a9b      	subgt	r3, r3, r2
 8009e2a:	18ed      	addgt	r5, r5, r3
 8009e2c:	42b5      	cmp	r5, r6
 8009e2e:	d11a      	bne.n	8009e66 <_printf_common+0xd2>
 8009e30:	2000      	movs	r0, #0
 8009e32:	e008      	b.n	8009e46 <_printf_common+0xb2>
 8009e34:	2301      	movs	r3, #1
 8009e36:	4652      	mov	r2, sl
 8009e38:	4641      	mov	r1, r8
 8009e3a:	4638      	mov	r0, r7
 8009e3c:	47c8      	blx	r9
 8009e3e:	3001      	adds	r0, #1
 8009e40:	d103      	bne.n	8009e4a <_printf_common+0xb6>
 8009e42:	f04f 30ff 	mov.w	r0, #4294967295
 8009e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e4a:	3501      	adds	r5, #1
 8009e4c:	e7c1      	b.n	8009dd2 <_printf_common+0x3e>
 8009e4e:	2030      	movs	r0, #48	@ 0x30
 8009e50:	18e1      	adds	r1, r4, r3
 8009e52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009e56:	1c5a      	adds	r2, r3, #1
 8009e58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009e5c:	4422      	add	r2, r4
 8009e5e:	3302      	adds	r3, #2
 8009e60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009e64:	e7c2      	b.n	8009dec <_printf_common+0x58>
 8009e66:	2301      	movs	r3, #1
 8009e68:	4622      	mov	r2, r4
 8009e6a:	4641      	mov	r1, r8
 8009e6c:	4638      	mov	r0, r7
 8009e6e:	47c8      	blx	r9
 8009e70:	3001      	adds	r0, #1
 8009e72:	d0e6      	beq.n	8009e42 <_printf_common+0xae>
 8009e74:	3601      	adds	r6, #1
 8009e76:	e7d9      	b.n	8009e2c <_printf_common+0x98>

08009e78 <_printf_i>:
 8009e78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e7c:	7e0f      	ldrb	r7, [r1, #24]
 8009e7e:	4691      	mov	r9, r2
 8009e80:	2f78      	cmp	r7, #120	@ 0x78
 8009e82:	4680      	mov	r8, r0
 8009e84:	460c      	mov	r4, r1
 8009e86:	469a      	mov	sl, r3
 8009e88:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e8e:	d807      	bhi.n	8009ea0 <_printf_i+0x28>
 8009e90:	2f62      	cmp	r7, #98	@ 0x62
 8009e92:	d80a      	bhi.n	8009eaa <_printf_i+0x32>
 8009e94:	2f00      	cmp	r7, #0
 8009e96:	f000 80d3 	beq.w	800a040 <_printf_i+0x1c8>
 8009e9a:	2f58      	cmp	r7, #88	@ 0x58
 8009e9c:	f000 80ba 	beq.w	800a014 <_printf_i+0x19c>
 8009ea0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ea4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009ea8:	e03a      	b.n	8009f20 <_printf_i+0xa8>
 8009eaa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009eae:	2b15      	cmp	r3, #21
 8009eb0:	d8f6      	bhi.n	8009ea0 <_printf_i+0x28>
 8009eb2:	a101      	add	r1, pc, #4	@ (adr r1, 8009eb8 <_printf_i+0x40>)
 8009eb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009eb8:	08009f11 	.word	0x08009f11
 8009ebc:	08009f25 	.word	0x08009f25
 8009ec0:	08009ea1 	.word	0x08009ea1
 8009ec4:	08009ea1 	.word	0x08009ea1
 8009ec8:	08009ea1 	.word	0x08009ea1
 8009ecc:	08009ea1 	.word	0x08009ea1
 8009ed0:	08009f25 	.word	0x08009f25
 8009ed4:	08009ea1 	.word	0x08009ea1
 8009ed8:	08009ea1 	.word	0x08009ea1
 8009edc:	08009ea1 	.word	0x08009ea1
 8009ee0:	08009ea1 	.word	0x08009ea1
 8009ee4:	0800a027 	.word	0x0800a027
 8009ee8:	08009f4f 	.word	0x08009f4f
 8009eec:	08009fe1 	.word	0x08009fe1
 8009ef0:	08009ea1 	.word	0x08009ea1
 8009ef4:	08009ea1 	.word	0x08009ea1
 8009ef8:	0800a049 	.word	0x0800a049
 8009efc:	08009ea1 	.word	0x08009ea1
 8009f00:	08009f4f 	.word	0x08009f4f
 8009f04:	08009ea1 	.word	0x08009ea1
 8009f08:	08009ea1 	.word	0x08009ea1
 8009f0c:	08009fe9 	.word	0x08009fe9
 8009f10:	6833      	ldr	r3, [r6, #0]
 8009f12:	1d1a      	adds	r2, r3, #4
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	6032      	str	r2, [r6, #0]
 8009f18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009f20:	2301      	movs	r3, #1
 8009f22:	e09e      	b.n	800a062 <_printf_i+0x1ea>
 8009f24:	6833      	ldr	r3, [r6, #0]
 8009f26:	6820      	ldr	r0, [r4, #0]
 8009f28:	1d19      	adds	r1, r3, #4
 8009f2a:	6031      	str	r1, [r6, #0]
 8009f2c:	0606      	lsls	r6, r0, #24
 8009f2e:	d501      	bpl.n	8009f34 <_printf_i+0xbc>
 8009f30:	681d      	ldr	r5, [r3, #0]
 8009f32:	e003      	b.n	8009f3c <_printf_i+0xc4>
 8009f34:	0645      	lsls	r5, r0, #25
 8009f36:	d5fb      	bpl.n	8009f30 <_printf_i+0xb8>
 8009f38:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009f3c:	2d00      	cmp	r5, #0
 8009f3e:	da03      	bge.n	8009f48 <_printf_i+0xd0>
 8009f40:	232d      	movs	r3, #45	@ 0x2d
 8009f42:	426d      	negs	r5, r5
 8009f44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f48:	230a      	movs	r3, #10
 8009f4a:	4859      	ldr	r0, [pc, #356]	@ (800a0b0 <_printf_i+0x238>)
 8009f4c:	e011      	b.n	8009f72 <_printf_i+0xfa>
 8009f4e:	6821      	ldr	r1, [r4, #0]
 8009f50:	6833      	ldr	r3, [r6, #0]
 8009f52:	0608      	lsls	r0, r1, #24
 8009f54:	f853 5b04 	ldr.w	r5, [r3], #4
 8009f58:	d402      	bmi.n	8009f60 <_printf_i+0xe8>
 8009f5a:	0649      	lsls	r1, r1, #25
 8009f5c:	bf48      	it	mi
 8009f5e:	b2ad      	uxthmi	r5, r5
 8009f60:	2f6f      	cmp	r7, #111	@ 0x6f
 8009f62:	6033      	str	r3, [r6, #0]
 8009f64:	bf14      	ite	ne
 8009f66:	230a      	movne	r3, #10
 8009f68:	2308      	moveq	r3, #8
 8009f6a:	4851      	ldr	r0, [pc, #324]	@ (800a0b0 <_printf_i+0x238>)
 8009f6c:	2100      	movs	r1, #0
 8009f6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009f72:	6866      	ldr	r6, [r4, #4]
 8009f74:	2e00      	cmp	r6, #0
 8009f76:	bfa8      	it	ge
 8009f78:	6821      	ldrge	r1, [r4, #0]
 8009f7a:	60a6      	str	r6, [r4, #8]
 8009f7c:	bfa4      	itt	ge
 8009f7e:	f021 0104 	bicge.w	r1, r1, #4
 8009f82:	6021      	strge	r1, [r4, #0]
 8009f84:	b90d      	cbnz	r5, 8009f8a <_printf_i+0x112>
 8009f86:	2e00      	cmp	r6, #0
 8009f88:	d04b      	beq.n	800a022 <_printf_i+0x1aa>
 8009f8a:	4616      	mov	r6, r2
 8009f8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f90:	fb03 5711 	mls	r7, r3, r1, r5
 8009f94:	5dc7      	ldrb	r7, [r0, r7]
 8009f96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f9a:	462f      	mov	r7, r5
 8009f9c:	42bb      	cmp	r3, r7
 8009f9e:	460d      	mov	r5, r1
 8009fa0:	d9f4      	bls.n	8009f8c <_printf_i+0x114>
 8009fa2:	2b08      	cmp	r3, #8
 8009fa4:	d10b      	bne.n	8009fbe <_printf_i+0x146>
 8009fa6:	6823      	ldr	r3, [r4, #0]
 8009fa8:	07df      	lsls	r7, r3, #31
 8009faa:	d508      	bpl.n	8009fbe <_printf_i+0x146>
 8009fac:	6923      	ldr	r3, [r4, #16]
 8009fae:	6861      	ldr	r1, [r4, #4]
 8009fb0:	4299      	cmp	r1, r3
 8009fb2:	bfde      	ittt	le
 8009fb4:	2330      	movle	r3, #48	@ 0x30
 8009fb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009fba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009fbe:	1b92      	subs	r2, r2, r6
 8009fc0:	6122      	str	r2, [r4, #16]
 8009fc2:	464b      	mov	r3, r9
 8009fc4:	4621      	mov	r1, r4
 8009fc6:	4640      	mov	r0, r8
 8009fc8:	f8cd a000 	str.w	sl, [sp]
 8009fcc:	aa03      	add	r2, sp, #12
 8009fce:	f7ff fee1 	bl	8009d94 <_printf_common>
 8009fd2:	3001      	adds	r0, #1
 8009fd4:	d14a      	bne.n	800a06c <_printf_i+0x1f4>
 8009fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8009fda:	b004      	add	sp, #16
 8009fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fe0:	6823      	ldr	r3, [r4, #0]
 8009fe2:	f043 0320 	orr.w	r3, r3, #32
 8009fe6:	6023      	str	r3, [r4, #0]
 8009fe8:	2778      	movs	r7, #120	@ 0x78
 8009fea:	4832      	ldr	r0, [pc, #200]	@ (800a0b4 <_printf_i+0x23c>)
 8009fec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009ff0:	6823      	ldr	r3, [r4, #0]
 8009ff2:	6831      	ldr	r1, [r6, #0]
 8009ff4:	061f      	lsls	r7, r3, #24
 8009ff6:	f851 5b04 	ldr.w	r5, [r1], #4
 8009ffa:	d402      	bmi.n	800a002 <_printf_i+0x18a>
 8009ffc:	065f      	lsls	r7, r3, #25
 8009ffe:	bf48      	it	mi
 800a000:	b2ad      	uxthmi	r5, r5
 800a002:	6031      	str	r1, [r6, #0]
 800a004:	07d9      	lsls	r1, r3, #31
 800a006:	bf44      	itt	mi
 800a008:	f043 0320 	orrmi.w	r3, r3, #32
 800a00c:	6023      	strmi	r3, [r4, #0]
 800a00e:	b11d      	cbz	r5, 800a018 <_printf_i+0x1a0>
 800a010:	2310      	movs	r3, #16
 800a012:	e7ab      	b.n	8009f6c <_printf_i+0xf4>
 800a014:	4826      	ldr	r0, [pc, #152]	@ (800a0b0 <_printf_i+0x238>)
 800a016:	e7e9      	b.n	8009fec <_printf_i+0x174>
 800a018:	6823      	ldr	r3, [r4, #0]
 800a01a:	f023 0320 	bic.w	r3, r3, #32
 800a01e:	6023      	str	r3, [r4, #0]
 800a020:	e7f6      	b.n	800a010 <_printf_i+0x198>
 800a022:	4616      	mov	r6, r2
 800a024:	e7bd      	b.n	8009fa2 <_printf_i+0x12a>
 800a026:	6833      	ldr	r3, [r6, #0]
 800a028:	6825      	ldr	r5, [r4, #0]
 800a02a:	1d18      	adds	r0, r3, #4
 800a02c:	6961      	ldr	r1, [r4, #20]
 800a02e:	6030      	str	r0, [r6, #0]
 800a030:	062e      	lsls	r6, r5, #24
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	d501      	bpl.n	800a03a <_printf_i+0x1c2>
 800a036:	6019      	str	r1, [r3, #0]
 800a038:	e002      	b.n	800a040 <_printf_i+0x1c8>
 800a03a:	0668      	lsls	r0, r5, #25
 800a03c:	d5fb      	bpl.n	800a036 <_printf_i+0x1be>
 800a03e:	8019      	strh	r1, [r3, #0]
 800a040:	2300      	movs	r3, #0
 800a042:	4616      	mov	r6, r2
 800a044:	6123      	str	r3, [r4, #16]
 800a046:	e7bc      	b.n	8009fc2 <_printf_i+0x14a>
 800a048:	6833      	ldr	r3, [r6, #0]
 800a04a:	2100      	movs	r1, #0
 800a04c:	1d1a      	adds	r2, r3, #4
 800a04e:	6032      	str	r2, [r6, #0]
 800a050:	681e      	ldr	r6, [r3, #0]
 800a052:	6862      	ldr	r2, [r4, #4]
 800a054:	4630      	mov	r0, r6
 800a056:	f000 fbf6 	bl	800a846 <memchr>
 800a05a:	b108      	cbz	r0, 800a060 <_printf_i+0x1e8>
 800a05c:	1b80      	subs	r0, r0, r6
 800a05e:	6060      	str	r0, [r4, #4]
 800a060:	6863      	ldr	r3, [r4, #4]
 800a062:	6123      	str	r3, [r4, #16]
 800a064:	2300      	movs	r3, #0
 800a066:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a06a:	e7aa      	b.n	8009fc2 <_printf_i+0x14a>
 800a06c:	4632      	mov	r2, r6
 800a06e:	4649      	mov	r1, r9
 800a070:	4640      	mov	r0, r8
 800a072:	6923      	ldr	r3, [r4, #16]
 800a074:	47d0      	blx	sl
 800a076:	3001      	adds	r0, #1
 800a078:	d0ad      	beq.n	8009fd6 <_printf_i+0x15e>
 800a07a:	6823      	ldr	r3, [r4, #0]
 800a07c:	079b      	lsls	r3, r3, #30
 800a07e:	d413      	bmi.n	800a0a8 <_printf_i+0x230>
 800a080:	68e0      	ldr	r0, [r4, #12]
 800a082:	9b03      	ldr	r3, [sp, #12]
 800a084:	4298      	cmp	r0, r3
 800a086:	bfb8      	it	lt
 800a088:	4618      	movlt	r0, r3
 800a08a:	e7a6      	b.n	8009fda <_printf_i+0x162>
 800a08c:	2301      	movs	r3, #1
 800a08e:	4632      	mov	r2, r6
 800a090:	4649      	mov	r1, r9
 800a092:	4640      	mov	r0, r8
 800a094:	47d0      	blx	sl
 800a096:	3001      	adds	r0, #1
 800a098:	d09d      	beq.n	8009fd6 <_printf_i+0x15e>
 800a09a:	3501      	adds	r5, #1
 800a09c:	68e3      	ldr	r3, [r4, #12]
 800a09e:	9903      	ldr	r1, [sp, #12]
 800a0a0:	1a5b      	subs	r3, r3, r1
 800a0a2:	42ab      	cmp	r3, r5
 800a0a4:	dcf2      	bgt.n	800a08c <_printf_i+0x214>
 800a0a6:	e7eb      	b.n	800a080 <_printf_i+0x208>
 800a0a8:	2500      	movs	r5, #0
 800a0aa:	f104 0619 	add.w	r6, r4, #25
 800a0ae:	e7f5      	b.n	800a09c <_printf_i+0x224>
 800a0b0:	08010fa0 	.word	0x08010fa0
 800a0b4:	08010fb1 	.word	0x08010fb1

0800a0b8 <_scanf_float>:
 800a0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0bc:	b087      	sub	sp, #28
 800a0be:	9303      	str	r3, [sp, #12]
 800a0c0:	688b      	ldr	r3, [r1, #8]
 800a0c2:	4617      	mov	r7, r2
 800a0c4:	1e5a      	subs	r2, r3, #1
 800a0c6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a0ca:	bf82      	ittt	hi
 800a0cc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a0d0:	eb03 0b05 	addhi.w	fp, r3, r5
 800a0d4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a0d8:	460a      	mov	r2, r1
 800a0da:	f04f 0500 	mov.w	r5, #0
 800a0de:	bf88      	it	hi
 800a0e0:	608b      	strhi	r3, [r1, #8]
 800a0e2:	680b      	ldr	r3, [r1, #0]
 800a0e4:	4680      	mov	r8, r0
 800a0e6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a0ea:	f842 3b1c 	str.w	r3, [r2], #28
 800a0ee:	460c      	mov	r4, r1
 800a0f0:	bf98      	it	ls
 800a0f2:	f04f 0b00 	movls.w	fp, #0
 800a0f6:	4616      	mov	r6, r2
 800a0f8:	46aa      	mov	sl, r5
 800a0fa:	46a9      	mov	r9, r5
 800a0fc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a100:	9201      	str	r2, [sp, #4]
 800a102:	9502      	str	r5, [sp, #8]
 800a104:	68a2      	ldr	r2, [r4, #8]
 800a106:	b152      	cbz	r2, 800a11e <_scanf_float+0x66>
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	2b4e      	cmp	r3, #78	@ 0x4e
 800a10e:	d865      	bhi.n	800a1dc <_scanf_float+0x124>
 800a110:	2b40      	cmp	r3, #64	@ 0x40
 800a112:	d83d      	bhi.n	800a190 <_scanf_float+0xd8>
 800a114:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a118:	b2c8      	uxtb	r0, r1
 800a11a:	280e      	cmp	r0, #14
 800a11c:	d93b      	bls.n	800a196 <_scanf_float+0xde>
 800a11e:	f1b9 0f00 	cmp.w	r9, #0
 800a122:	d003      	beq.n	800a12c <_scanf_float+0x74>
 800a124:	6823      	ldr	r3, [r4, #0]
 800a126:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a12a:	6023      	str	r3, [r4, #0]
 800a12c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a130:	f1ba 0f01 	cmp.w	sl, #1
 800a134:	f200 8118 	bhi.w	800a368 <_scanf_float+0x2b0>
 800a138:	9b01      	ldr	r3, [sp, #4]
 800a13a:	429e      	cmp	r6, r3
 800a13c:	f200 8109 	bhi.w	800a352 <_scanf_float+0x29a>
 800a140:	2001      	movs	r0, #1
 800a142:	b007      	add	sp, #28
 800a144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a148:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a14c:	2a0d      	cmp	r2, #13
 800a14e:	d8e6      	bhi.n	800a11e <_scanf_float+0x66>
 800a150:	a101      	add	r1, pc, #4	@ (adr r1, 800a158 <_scanf_float+0xa0>)
 800a152:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a156:	bf00      	nop
 800a158:	0800a29f 	.word	0x0800a29f
 800a15c:	0800a11f 	.word	0x0800a11f
 800a160:	0800a11f 	.word	0x0800a11f
 800a164:	0800a11f 	.word	0x0800a11f
 800a168:	0800a2ff 	.word	0x0800a2ff
 800a16c:	0800a2d7 	.word	0x0800a2d7
 800a170:	0800a11f 	.word	0x0800a11f
 800a174:	0800a11f 	.word	0x0800a11f
 800a178:	0800a2ad 	.word	0x0800a2ad
 800a17c:	0800a11f 	.word	0x0800a11f
 800a180:	0800a11f 	.word	0x0800a11f
 800a184:	0800a11f 	.word	0x0800a11f
 800a188:	0800a11f 	.word	0x0800a11f
 800a18c:	0800a265 	.word	0x0800a265
 800a190:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a194:	e7da      	b.n	800a14c <_scanf_float+0x94>
 800a196:	290e      	cmp	r1, #14
 800a198:	d8c1      	bhi.n	800a11e <_scanf_float+0x66>
 800a19a:	a001      	add	r0, pc, #4	@ (adr r0, 800a1a0 <_scanf_float+0xe8>)
 800a19c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a1a0:	0800a255 	.word	0x0800a255
 800a1a4:	0800a11f 	.word	0x0800a11f
 800a1a8:	0800a255 	.word	0x0800a255
 800a1ac:	0800a2eb 	.word	0x0800a2eb
 800a1b0:	0800a11f 	.word	0x0800a11f
 800a1b4:	0800a1fd 	.word	0x0800a1fd
 800a1b8:	0800a23b 	.word	0x0800a23b
 800a1bc:	0800a23b 	.word	0x0800a23b
 800a1c0:	0800a23b 	.word	0x0800a23b
 800a1c4:	0800a23b 	.word	0x0800a23b
 800a1c8:	0800a23b 	.word	0x0800a23b
 800a1cc:	0800a23b 	.word	0x0800a23b
 800a1d0:	0800a23b 	.word	0x0800a23b
 800a1d4:	0800a23b 	.word	0x0800a23b
 800a1d8:	0800a23b 	.word	0x0800a23b
 800a1dc:	2b6e      	cmp	r3, #110	@ 0x6e
 800a1de:	d809      	bhi.n	800a1f4 <_scanf_float+0x13c>
 800a1e0:	2b60      	cmp	r3, #96	@ 0x60
 800a1e2:	d8b1      	bhi.n	800a148 <_scanf_float+0x90>
 800a1e4:	2b54      	cmp	r3, #84	@ 0x54
 800a1e6:	d07b      	beq.n	800a2e0 <_scanf_float+0x228>
 800a1e8:	2b59      	cmp	r3, #89	@ 0x59
 800a1ea:	d198      	bne.n	800a11e <_scanf_float+0x66>
 800a1ec:	2d07      	cmp	r5, #7
 800a1ee:	d196      	bne.n	800a11e <_scanf_float+0x66>
 800a1f0:	2508      	movs	r5, #8
 800a1f2:	e02c      	b.n	800a24e <_scanf_float+0x196>
 800a1f4:	2b74      	cmp	r3, #116	@ 0x74
 800a1f6:	d073      	beq.n	800a2e0 <_scanf_float+0x228>
 800a1f8:	2b79      	cmp	r3, #121	@ 0x79
 800a1fa:	e7f6      	b.n	800a1ea <_scanf_float+0x132>
 800a1fc:	6821      	ldr	r1, [r4, #0]
 800a1fe:	05c8      	lsls	r0, r1, #23
 800a200:	d51b      	bpl.n	800a23a <_scanf_float+0x182>
 800a202:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a206:	6021      	str	r1, [r4, #0]
 800a208:	f109 0901 	add.w	r9, r9, #1
 800a20c:	f1bb 0f00 	cmp.w	fp, #0
 800a210:	d003      	beq.n	800a21a <_scanf_float+0x162>
 800a212:	3201      	adds	r2, #1
 800a214:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a218:	60a2      	str	r2, [r4, #8]
 800a21a:	68a3      	ldr	r3, [r4, #8]
 800a21c:	3b01      	subs	r3, #1
 800a21e:	60a3      	str	r3, [r4, #8]
 800a220:	6923      	ldr	r3, [r4, #16]
 800a222:	3301      	adds	r3, #1
 800a224:	6123      	str	r3, [r4, #16]
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	3b01      	subs	r3, #1
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	607b      	str	r3, [r7, #4]
 800a22e:	f340 8087 	ble.w	800a340 <_scanf_float+0x288>
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	3301      	adds	r3, #1
 800a236:	603b      	str	r3, [r7, #0]
 800a238:	e764      	b.n	800a104 <_scanf_float+0x4c>
 800a23a:	eb1a 0105 	adds.w	r1, sl, r5
 800a23e:	f47f af6e 	bne.w	800a11e <_scanf_float+0x66>
 800a242:	460d      	mov	r5, r1
 800a244:	468a      	mov	sl, r1
 800a246:	6822      	ldr	r2, [r4, #0]
 800a248:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a24c:	6022      	str	r2, [r4, #0]
 800a24e:	f806 3b01 	strb.w	r3, [r6], #1
 800a252:	e7e2      	b.n	800a21a <_scanf_float+0x162>
 800a254:	6822      	ldr	r2, [r4, #0]
 800a256:	0610      	lsls	r0, r2, #24
 800a258:	f57f af61 	bpl.w	800a11e <_scanf_float+0x66>
 800a25c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a260:	6022      	str	r2, [r4, #0]
 800a262:	e7f4      	b.n	800a24e <_scanf_float+0x196>
 800a264:	f1ba 0f00 	cmp.w	sl, #0
 800a268:	d10e      	bne.n	800a288 <_scanf_float+0x1d0>
 800a26a:	f1b9 0f00 	cmp.w	r9, #0
 800a26e:	d10e      	bne.n	800a28e <_scanf_float+0x1d6>
 800a270:	6822      	ldr	r2, [r4, #0]
 800a272:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a276:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a27a:	d108      	bne.n	800a28e <_scanf_float+0x1d6>
 800a27c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a280:	f04f 0a01 	mov.w	sl, #1
 800a284:	6022      	str	r2, [r4, #0]
 800a286:	e7e2      	b.n	800a24e <_scanf_float+0x196>
 800a288:	f1ba 0f02 	cmp.w	sl, #2
 800a28c:	d055      	beq.n	800a33a <_scanf_float+0x282>
 800a28e:	2d01      	cmp	r5, #1
 800a290:	d002      	beq.n	800a298 <_scanf_float+0x1e0>
 800a292:	2d04      	cmp	r5, #4
 800a294:	f47f af43 	bne.w	800a11e <_scanf_float+0x66>
 800a298:	3501      	adds	r5, #1
 800a29a:	b2ed      	uxtb	r5, r5
 800a29c:	e7d7      	b.n	800a24e <_scanf_float+0x196>
 800a29e:	f1ba 0f01 	cmp.w	sl, #1
 800a2a2:	f47f af3c 	bne.w	800a11e <_scanf_float+0x66>
 800a2a6:	f04f 0a02 	mov.w	sl, #2
 800a2aa:	e7d0      	b.n	800a24e <_scanf_float+0x196>
 800a2ac:	b97d      	cbnz	r5, 800a2ce <_scanf_float+0x216>
 800a2ae:	f1b9 0f00 	cmp.w	r9, #0
 800a2b2:	f47f af37 	bne.w	800a124 <_scanf_float+0x6c>
 800a2b6:	6822      	ldr	r2, [r4, #0]
 800a2b8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a2bc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a2c0:	f040 8103 	bne.w	800a4ca <_scanf_float+0x412>
 800a2c4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a2c8:	2501      	movs	r5, #1
 800a2ca:	6022      	str	r2, [r4, #0]
 800a2cc:	e7bf      	b.n	800a24e <_scanf_float+0x196>
 800a2ce:	2d03      	cmp	r5, #3
 800a2d0:	d0e2      	beq.n	800a298 <_scanf_float+0x1e0>
 800a2d2:	2d05      	cmp	r5, #5
 800a2d4:	e7de      	b.n	800a294 <_scanf_float+0x1dc>
 800a2d6:	2d02      	cmp	r5, #2
 800a2d8:	f47f af21 	bne.w	800a11e <_scanf_float+0x66>
 800a2dc:	2503      	movs	r5, #3
 800a2de:	e7b6      	b.n	800a24e <_scanf_float+0x196>
 800a2e0:	2d06      	cmp	r5, #6
 800a2e2:	f47f af1c 	bne.w	800a11e <_scanf_float+0x66>
 800a2e6:	2507      	movs	r5, #7
 800a2e8:	e7b1      	b.n	800a24e <_scanf_float+0x196>
 800a2ea:	6822      	ldr	r2, [r4, #0]
 800a2ec:	0591      	lsls	r1, r2, #22
 800a2ee:	f57f af16 	bpl.w	800a11e <_scanf_float+0x66>
 800a2f2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a2f6:	6022      	str	r2, [r4, #0]
 800a2f8:	f8cd 9008 	str.w	r9, [sp, #8]
 800a2fc:	e7a7      	b.n	800a24e <_scanf_float+0x196>
 800a2fe:	6822      	ldr	r2, [r4, #0]
 800a300:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a304:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a308:	d006      	beq.n	800a318 <_scanf_float+0x260>
 800a30a:	0550      	lsls	r0, r2, #21
 800a30c:	f57f af07 	bpl.w	800a11e <_scanf_float+0x66>
 800a310:	f1b9 0f00 	cmp.w	r9, #0
 800a314:	f000 80d9 	beq.w	800a4ca <_scanf_float+0x412>
 800a318:	0591      	lsls	r1, r2, #22
 800a31a:	bf58      	it	pl
 800a31c:	9902      	ldrpl	r1, [sp, #8]
 800a31e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a322:	bf58      	it	pl
 800a324:	eba9 0101 	subpl.w	r1, r9, r1
 800a328:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a32c:	f04f 0900 	mov.w	r9, #0
 800a330:	bf58      	it	pl
 800a332:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a336:	6022      	str	r2, [r4, #0]
 800a338:	e789      	b.n	800a24e <_scanf_float+0x196>
 800a33a:	f04f 0a03 	mov.w	sl, #3
 800a33e:	e786      	b.n	800a24e <_scanf_float+0x196>
 800a340:	4639      	mov	r1, r7
 800a342:	4640      	mov	r0, r8
 800a344:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a348:	4798      	blx	r3
 800a34a:	2800      	cmp	r0, #0
 800a34c:	f43f aeda 	beq.w	800a104 <_scanf_float+0x4c>
 800a350:	e6e5      	b.n	800a11e <_scanf_float+0x66>
 800a352:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a356:	463a      	mov	r2, r7
 800a358:	4640      	mov	r0, r8
 800a35a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a35e:	4798      	blx	r3
 800a360:	6923      	ldr	r3, [r4, #16]
 800a362:	3b01      	subs	r3, #1
 800a364:	6123      	str	r3, [r4, #16]
 800a366:	e6e7      	b.n	800a138 <_scanf_float+0x80>
 800a368:	1e6b      	subs	r3, r5, #1
 800a36a:	2b06      	cmp	r3, #6
 800a36c:	d824      	bhi.n	800a3b8 <_scanf_float+0x300>
 800a36e:	2d02      	cmp	r5, #2
 800a370:	d836      	bhi.n	800a3e0 <_scanf_float+0x328>
 800a372:	9b01      	ldr	r3, [sp, #4]
 800a374:	429e      	cmp	r6, r3
 800a376:	f67f aee3 	bls.w	800a140 <_scanf_float+0x88>
 800a37a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a37e:	463a      	mov	r2, r7
 800a380:	4640      	mov	r0, r8
 800a382:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a386:	4798      	blx	r3
 800a388:	6923      	ldr	r3, [r4, #16]
 800a38a:	3b01      	subs	r3, #1
 800a38c:	6123      	str	r3, [r4, #16]
 800a38e:	e7f0      	b.n	800a372 <_scanf_float+0x2ba>
 800a390:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a394:	463a      	mov	r2, r7
 800a396:	4640      	mov	r0, r8
 800a398:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a39c:	4798      	blx	r3
 800a39e:	6923      	ldr	r3, [r4, #16]
 800a3a0:	3b01      	subs	r3, #1
 800a3a2:	6123      	str	r3, [r4, #16]
 800a3a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a3a8:	fa5f fa8a 	uxtb.w	sl, sl
 800a3ac:	f1ba 0f02 	cmp.w	sl, #2
 800a3b0:	d1ee      	bne.n	800a390 <_scanf_float+0x2d8>
 800a3b2:	3d03      	subs	r5, #3
 800a3b4:	b2ed      	uxtb	r5, r5
 800a3b6:	1b76      	subs	r6, r6, r5
 800a3b8:	6823      	ldr	r3, [r4, #0]
 800a3ba:	05da      	lsls	r2, r3, #23
 800a3bc:	d530      	bpl.n	800a420 <_scanf_float+0x368>
 800a3be:	055b      	lsls	r3, r3, #21
 800a3c0:	d511      	bpl.n	800a3e6 <_scanf_float+0x32e>
 800a3c2:	9b01      	ldr	r3, [sp, #4]
 800a3c4:	429e      	cmp	r6, r3
 800a3c6:	f67f aebb 	bls.w	800a140 <_scanf_float+0x88>
 800a3ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a3ce:	463a      	mov	r2, r7
 800a3d0:	4640      	mov	r0, r8
 800a3d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a3d6:	4798      	blx	r3
 800a3d8:	6923      	ldr	r3, [r4, #16]
 800a3da:	3b01      	subs	r3, #1
 800a3dc:	6123      	str	r3, [r4, #16]
 800a3de:	e7f0      	b.n	800a3c2 <_scanf_float+0x30a>
 800a3e0:	46aa      	mov	sl, r5
 800a3e2:	46b3      	mov	fp, r6
 800a3e4:	e7de      	b.n	800a3a4 <_scanf_float+0x2ec>
 800a3e6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a3ea:	6923      	ldr	r3, [r4, #16]
 800a3ec:	2965      	cmp	r1, #101	@ 0x65
 800a3ee:	f103 33ff 	add.w	r3, r3, #4294967295
 800a3f2:	f106 35ff 	add.w	r5, r6, #4294967295
 800a3f6:	6123      	str	r3, [r4, #16]
 800a3f8:	d00c      	beq.n	800a414 <_scanf_float+0x35c>
 800a3fa:	2945      	cmp	r1, #69	@ 0x45
 800a3fc:	d00a      	beq.n	800a414 <_scanf_float+0x35c>
 800a3fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a402:	463a      	mov	r2, r7
 800a404:	4640      	mov	r0, r8
 800a406:	4798      	blx	r3
 800a408:	6923      	ldr	r3, [r4, #16]
 800a40a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a40e:	3b01      	subs	r3, #1
 800a410:	1eb5      	subs	r5, r6, #2
 800a412:	6123      	str	r3, [r4, #16]
 800a414:	463a      	mov	r2, r7
 800a416:	4640      	mov	r0, r8
 800a418:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a41c:	4798      	blx	r3
 800a41e:	462e      	mov	r6, r5
 800a420:	6822      	ldr	r2, [r4, #0]
 800a422:	f012 0210 	ands.w	r2, r2, #16
 800a426:	d001      	beq.n	800a42c <_scanf_float+0x374>
 800a428:	2000      	movs	r0, #0
 800a42a:	e68a      	b.n	800a142 <_scanf_float+0x8a>
 800a42c:	7032      	strb	r2, [r6, #0]
 800a42e:	6823      	ldr	r3, [r4, #0]
 800a430:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a434:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a438:	d11c      	bne.n	800a474 <_scanf_float+0x3bc>
 800a43a:	9b02      	ldr	r3, [sp, #8]
 800a43c:	454b      	cmp	r3, r9
 800a43e:	eba3 0209 	sub.w	r2, r3, r9
 800a442:	d123      	bne.n	800a48c <_scanf_float+0x3d4>
 800a444:	2200      	movs	r2, #0
 800a446:	4640      	mov	r0, r8
 800a448:	9901      	ldr	r1, [sp, #4]
 800a44a:	f002 fc01 	bl	800cc50 <_strtod_r>
 800a44e:	9b03      	ldr	r3, [sp, #12]
 800a450:	6825      	ldr	r5, [r4, #0]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f015 0f02 	tst.w	r5, #2
 800a458:	4606      	mov	r6, r0
 800a45a:	460f      	mov	r7, r1
 800a45c:	f103 0204 	add.w	r2, r3, #4
 800a460:	d01f      	beq.n	800a4a2 <_scanf_float+0x3ea>
 800a462:	9903      	ldr	r1, [sp, #12]
 800a464:	600a      	str	r2, [r1, #0]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	e9c3 6700 	strd	r6, r7, [r3]
 800a46c:	68e3      	ldr	r3, [r4, #12]
 800a46e:	3301      	adds	r3, #1
 800a470:	60e3      	str	r3, [r4, #12]
 800a472:	e7d9      	b.n	800a428 <_scanf_float+0x370>
 800a474:	9b04      	ldr	r3, [sp, #16]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d0e4      	beq.n	800a444 <_scanf_float+0x38c>
 800a47a:	9905      	ldr	r1, [sp, #20]
 800a47c:	230a      	movs	r3, #10
 800a47e:	4640      	mov	r0, r8
 800a480:	3101      	adds	r1, #1
 800a482:	f002 fc65 	bl	800cd50 <_strtol_r>
 800a486:	9b04      	ldr	r3, [sp, #16]
 800a488:	9e05      	ldr	r6, [sp, #20]
 800a48a:	1ac2      	subs	r2, r0, r3
 800a48c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a490:	429e      	cmp	r6, r3
 800a492:	bf28      	it	cs
 800a494:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a498:	4630      	mov	r0, r6
 800a49a:	490d      	ldr	r1, [pc, #52]	@ (800a4d0 <_scanf_float+0x418>)
 800a49c:	f000 f8f0 	bl	800a680 <siprintf>
 800a4a0:	e7d0      	b.n	800a444 <_scanf_float+0x38c>
 800a4a2:	076d      	lsls	r5, r5, #29
 800a4a4:	d4dd      	bmi.n	800a462 <_scanf_float+0x3aa>
 800a4a6:	9d03      	ldr	r5, [sp, #12]
 800a4a8:	602a      	str	r2, [r5, #0]
 800a4aa:	681d      	ldr	r5, [r3, #0]
 800a4ac:	4602      	mov	r2, r0
 800a4ae:	460b      	mov	r3, r1
 800a4b0:	f7f6 fbcc 	bl	8000c4c <__aeabi_dcmpun>
 800a4b4:	b120      	cbz	r0, 800a4c0 <_scanf_float+0x408>
 800a4b6:	4807      	ldr	r0, [pc, #28]	@ (800a4d4 <_scanf_float+0x41c>)
 800a4b8:	f000 f9d4 	bl	800a864 <nanf>
 800a4bc:	6028      	str	r0, [r5, #0]
 800a4be:	e7d5      	b.n	800a46c <_scanf_float+0x3b4>
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	4639      	mov	r1, r7
 800a4c4:	f7f6 fc20 	bl	8000d08 <__aeabi_d2f>
 800a4c8:	e7f8      	b.n	800a4bc <_scanf_float+0x404>
 800a4ca:	f04f 0900 	mov.w	r9, #0
 800a4ce:	e62d      	b.n	800a12c <_scanf_float+0x74>
 800a4d0:	08010fc2 	.word	0x08010fc2
 800a4d4:	0801135d 	.word	0x0801135d

0800a4d8 <std>:
 800a4d8:	2300      	movs	r3, #0
 800a4da:	b510      	push	{r4, lr}
 800a4dc:	4604      	mov	r4, r0
 800a4de:	e9c0 3300 	strd	r3, r3, [r0]
 800a4e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4e6:	6083      	str	r3, [r0, #8]
 800a4e8:	8181      	strh	r1, [r0, #12]
 800a4ea:	6643      	str	r3, [r0, #100]	@ 0x64
 800a4ec:	81c2      	strh	r2, [r0, #14]
 800a4ee:	6183      	str	r3, [r0, #24]
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	2208      	movs	r2, #8
 800a4f4:	305c      	adds	r0, #92	@ 0x5c
 800a4f6:	f000 f926 	bl	800a746 <memset>
 800a4fa:	4b0d      	ldr	r3, [pc, #52]	@ (800a530 <std+0x58>)
 800a4fc:	6224      	str	r4, [r4, #32]
 800a4fe:	6263      	str	r3, [r4, #36]	@ 0x24
 800a500:	4b0c      	ldr	r3, [pc, #48]	@ (800a534 <std+0x5c>)
 800a502:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a504:	4b0c      	ldr	r3, [pc, #48]	@ (800a538 <std+0x60>)
 800a506:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a508:	4b0c      	ldr	r3, [pc, #48]	@ (800a53c <std+0x64>)
 800a50a:	6323      	str	r3, [r4, #48]	@ 0x30
 800a50c:	4b0c      	ldr	r3, [pc, #48]	@ (800a540 <std+0x68>)
 800a50e:	429c      	cmp	r4, r3
 800a510:	d006      	beq.n	800a520 <std+0x48>
 800a512:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a516:	4294      	cmp	r4, r2
 800a518:	d002      	beq.n	800a520 <std+0x48>
 800a51a:	33d0      	adds	r3, #208	@ 0xd0
 800a51c:	429c      	cmp	r4, r3
 800a51e:	d105      	bne.n	800a52c <std+0x54>
 800a520:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a528:	f000 b98a 	b.w	800a840 <__retarget_lock_init_recursive>
 800a52c:	bd10      	pop	{r4, pc}
 800a52e:	bf00      	nop
 800a530:	0800a6c1 	.word	0x0800a6c1
 800a534:	0800a6e3 	.word	0x0800a6e3
 800a538:	0800a71b 	.word	0x0800a71b
 800a53c:	0800a73f 	.word	0x0800a73f
 800a540:	20000494 	.word	0x20000494

0800a544 <stdio_exit_handler>:
 800a544:	4a02      	ldr	r2, [pc, #8]	@ (800a550 <stdio_exit_handler+0xc>)
 800a546:	4903      	ldr	r1, [pc, #12]	@ (800a554 <stdio_exit_handler+0x10>)
 800a548:	4803      	ldr	r0, [pc, #12]	@ (800a558 <stdio_exit_handler+0x14>)
 800a54a:	f000 b869 	b.w	800a620 <_fwalk_sglue>
 800a54e:	bf00      	nop
 800a550:	20000014 	.word	0x20000014
 800a554:	0800d385 	.word	0x0800d385
 800a558:	20000024 	.word	0x20000024

0800a55c <cleanup_stdio>:
 800a55c:	6841      	ldr	r1, [r0, #4]
 800a55e:	4b0c      	ldr	r3, [pc, #48]	@ (800a590 <cleanup_stdio+0x34>)
 800a560:	b510      	push	{r4, lr}
 800a562:	4299      	cmp	r1, r3
 800a564:	4604      	mov	r4, r0
 800a566:	d001      	beq.n	800a56c <cleanup_stdio+0x10>
 800a568:	f002 ff0c 	bl	800d384 <_fflush_r>
 800a56c:	68a1      	ldr	r1, [r4, #8]
 800a56e:	4b09      	ldr	r3, [pc, #36]	@ (800a594 <cleanup_stdio+0x38>)
 800a570:	4299      	cmp	r1, r3
 800a572:	d002      	beq.n	800a57a <cleanup_stdio+0x1e>
 800a574:	4620      	mov	r0, r4
 800a576:	f002 ff05 	bl	800d384 <_fflush_r>
 800a57a:	68e1      	ldr	r1, [r4, #12]
 800a57c:	4b06      	ldr	r3, [pc, #24]	@ (800a598 <cleanup_stdio+0x3c>)
 800a57e:	4299      	cmp	r1, r3
 800a580:	d004      	beq.n	800a58c <cleanup_stdio+0x30>
 800a582:	4620      	mov	r0, r4
 800a584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a588:	f002 befc 	b.w	800d384 <_fflush_r>
 800a58c:	bd10      	pop	{r4, pc}
 800a58e:	bf00      	nop
 800a590:	20000494 	.word	0x20000494
 800a594:	200004fc 	.word	0x200004fc
 800a598:	20000564 	.word	0x20000564

0800a59c <global_stdio_init.part.0>:
 800a59c:	b510      	push	{r4, lr}
 800a59e:	4b0b      	ldr	r3, [pc, #44]	@ (800a5cc <global_stdio_init.part.0+0x30>)
 800a5a0:	4c0b      	ldr	r4, [pc, #44]	@ (800a5d0 <global_stdio_init.part.0+0x34>)
 800a5a2:	4a0c      	ldr	r2, [pc, #48]	@ (800a5d4 <global_stdio_init.part.0+0x38>)
 800a5a4:	4620      	mov	r0, r4
 800a5a6:	601a      	str	r2, [r3, #0]
 800a5a8:	2104      	movs	r1, #4
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	f7ff ff94 	bl	800a4d8 <std>
 800a5b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	2109      	movs	r1, #9
 800a5b8:	f7ff ff8e 	bl	800a4d8 <std>
 800a5bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a5c0:	2202      	movs	r2, #2
 800a5c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5c6:	2112      	movs	r1, #18
 800a5c8:	f7ff bf86 	b.w	800a4d8 <std>
 800a5cc:	200005cc 	.word	0x200005cc
 800a5d0:	20000494 	.word	0x20000494
 800a5d4:	0800a545 	.word	0x0800a545

0800a5d8 <__sfp_lock_acquire>:
 800a5d8:	4801      	ldr	r0, [pc, #4]	@ (800a5e0 <__sfp_lock_acquire+0x8>)
 800a5da:	f000 b932 	b.w	800a842 <__retarget_lock_acquire_recursive>
 800a5de:	bf00      	nop
 800a5e0:	200005d5 	.word	0x200005d5

0800a5e4 <__sfp_lock_release>:
 800a5e4:	4801      	ldr	r0, [pc, #4]	@ (800a5ec <__sfp_lock_release+0x8>)
 800a5e6:	f000 b92d 	b.w	800a844 <__retarget_lock_release_recursive>
 800a5ea:	bf00      	nop
 800a5ec:	200005d5 	.word	0x200005d5

0800a5f0 <__sinit>:
 800a5f0:	b510      	push	{r4, lr}
 800a5f2:	4604      	mov	r4, r0
 800a5f4:	f7ff fff0 	bl	800a5d8 <__sfp_lock_acquire>
 800a5f8:	6a23      	ldr	r3, [r4, #32]
 800a5fa:	b11b      	cbz	r3, 800a604 <__sinit+0x14>
 800a5fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a600:	f7ff bff0 	b.w	800a5e4 <__sfp_lock_release>
 800a604:	4b04      	ldr	r3, [pc, #16]	@ (800a618 <__sinit+0x28>)
 800a606:	6223      	str	r3, [r4, #32]
 800a608:	4b04      	ldr	r3, [pc, #16]	@ (800a61c <__sinit+0x2c>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d1f5      	bne.n	800a5fc <__sinit+0xc>
 800a610:	f7ff ffc4 	bl	800a59c <global_stdio_init.part.0>
 800a614:	e7f2      	b.n	800a5fc <__sinit+0xc>
 800a616:	bf00      	nop
 800a618:	0800a55d 	.word	0x0800a55d
 800a61c:	200005cc 	.word	0x200005cc

0800a620 <_fwalk_sglue>:
 800a620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a624:	4607      	mov	r7, r0
 800a626:	4688      	mov	r8, r1
 800a628:	4614      	mov	r4, r2
 800a62a:	2600      	movs	r6, #0
 800a62c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a630:	f1b9 0901 	subs.w	r9, r9, #1
 800a634:	d505      	bpl.n	800a642 <_fwalk_sglue+0x22>
 800a636:	6824      	ldr	r4, [r4, #0]
 800a638:	2c00      	cmp	r4, #0
 800a63a:	d1f7      	bne.n	800a62c <_fwalk_sglue+0xc>
 800a63c:	4630      	mov	r0, r6
 800a63e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a642:	89ab      	ldrh	r3, [r5, #12]
 800a644:	2b01      	cmp	r3, #1
 800a646:	d907      	bls.n	800a658 <_fwalk_sglue+0x38>
 800a648:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a64c:	3301      	adds	r3, #1
 800a64e:	d003      	beq.n	800a658 <_fwalk_sglue+0x38>
 800a650:	4629      	mov	r1, r5
 800a652:	4638      	mov	r0, r7
 800a654:	47c0      	blx	r8
 800a656:	4306      	orrs	r6, r0
 800a658:	3568      	adds	r5, #104	@ 0x68
 800a65a:	e7e9      	b.n	800a630 <_fwalk_sglue+0x10>

0800a65c <iprintf>:
 800a65c:	b40f      	push	{r0, r1, r2, r3}
 800a65e:	b507      	push	{r0, r1, r2, lr}
 800a660:	4906      	ldr	r1, [pc, #24]	@ (800a67c <iprintf+0x20>)
 800a662:	ab04      	add	r3, sp, #16
 800a664:	6808      	ldr	r0, [r1, #0]
 800a666:	f853 2b04 	ldr.w	r2, [r3], #4
 800a66a:	6881      	ldr	r1, [r0, #8]
 800a66c:	9301      	str	r3, [sp, #4]
 800a66e:	f002 fcf1 	bl	800d054 <_vfiprintf_r>
 800a672:	b003      	add	sp, #12
 800a674:	f85d eb04 	ldr.w	lr, [sp], #4
 800a678:	b004      	add	sp, #16
 800a67a:	4770      	bx	lr
 800a67c:	20000020 	.word	0x20000020

0800a680 <siprintf>:
 800a680:	b40e      	push	{r1, r2, r3}
 800a682:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a686:	b500      	push	{lr}
 800a688:	b09c      	sub	sp, #112	@ 0x70
 800a68a:	ab1d      	add	r3, sp, #116	@ 0x74
 800a68c:	9002      	str	r0, [sp, #8]
 800a68e:	9006      	str	r0, [sp, #24]
 800a690:	9107      	str	r1, [sp, #28]
 800a692:	9104      	str	r1, [sp, #16]
 800a694:	4808      	ldr	r0, [pc, #32]	@ (800a6b8 <siprintf+0x38>)
 800a696:	4909      	ldr	r1, [pc, #36]	@ (800a6bc <siprintf+0x3c>)
 800a698:	f853 2b04 	ldr.w	r2, [r3], #4
 800a69c:	9105      	str	r1, [sp, #20]
 800a69e:	6800      	ldr	r0, [r0, #0]
 800a6a0:	a902      	add	r1, sp, #8
 800a6a2:	9301      	str	r3, [sp, #4]
 800a6a4:	f002 fbb2 	bl	800ce0c <_svfiprintf_r>
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	9b02      	ldr	r3, [sp, #8]
 800a6ac:	701a      	strb	r2, [r3, #0]
 800a6ae:	b01c      	add	sp, #112	@ 0x70
 800a6b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6b4:	b003      	add	sp, #12
 800a6b6:	4770      	bx	lr
 800a6b8:	20000020 	.word	0x20000020
 800a6bc:	ffff0208 	.word	0xffff0208

0800a6c0 <__sread>:
 800a6c0:	b510      	push	{r4, lr}
 800a6c2:	460c      	mov	r4, r1
 800a6c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6c8:	f000 f86c 	bl	800a7a4 <_read_r>
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	bfab      	itete	ge
 800a6d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a6d2:	89a3      	ldrhlt	r3, [r4, #12]
 800a6d4:	181b      	addge	r3, r3, r0
 800a6d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a6da:	bfac      	ite	ge
 800a6dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a6de:	81a3      	strhlt	r3, [r4, #12]
 800a6e0:	bd10      	pop	{r4, pc}

0800a6e2 <__swrite>:
 800a6e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6e6:	461f      	mov	r7, r3
 800a6e8:	898b      	ldrh	r3, [r1, #12]
 800a6ea:	4605      	mov	r5, r0
 800a6ec:	05db      	lsls	r3, r3, #23
 800a6ee:	460c      	mov	r4, r1
 800a6f0:	4616      	mov	r6, r2
 800a6f2:	d505      	bpl.n	800a700 <__swrite+0x1e>
 800a6f4:	2302      	movs	r3, #2
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6fc:	f000 f840 	bl	800a780 <_lseek_r>
 800a700:	89a3      	ldrh	r3, [r4, #12]
 800a702:	4632      	mov	r2, r6
 800a704:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a708:	81a3      	strh	r3, [r4, #12]
 800a70a:	4628      	mov	r0, r5
 800a70c:	463b      	mov	r3, r7
 800a70e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a712:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a716:	f000 b857 	b.w	800a7c8 <_write_r>

0800a71a <__sseek>:
 800a71a:	b510      	push	{r4, lr}
 800a71c:	460c      	mov	r4, r1
 800a71e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a722:	f000 f82d 	bl	800a780 <_lseek_r>
 800a726:	1c43      	adds	r3, r0, #1
 800a728:	89a3      	ldrh	r3, [r4, #12]
 800a72a:	bf15      	itete	ne
 800a72c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a72e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a732:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a736:	81a3      	strheq	r3, [r4, #12]
 800a738:	bf18      	it	ne
 800a73a:	81a3      	strhne	r3, [r4, #12]
 800a73c:	bd10      	pop	{r4, pc}

0800a73e <__sclose>:
 800a73e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a742:	f000 b80d 	b.w	800a760 <_close_r>

0800a746 <memset>:
 800a746:	4603      	mov	r3, r0
 800a748:	4402      	add	r2, r0
 800a74a:	4293      	cmp	r3, r2
 800a74c:	d100      	bne.n	800a750 <memset+0xa>
 800a74e:	4770      	bx	lr
 800a750:	f803 1b01 	strb.w	r1, [r3], #1
 800a754:	e7f9      	b.n	800a74a <memset+0x4>
	...

0800a758 <_localeconv_r>:
 800a758:	4800      	ldr	r0, [pc, #0]	@ (800a75c <_localeconv_r+0x4>)
 800a75a:	4770      	bx	lr
 800a75c:	20000160 	.word	0x20000160

0800a760 <_close_r>:
 800a760:	b538      	push	{r3, r4, r5, lr}
 800a762:	2300      	movs	r3, #0
 800a764:	4d05      	ldr	r5, [pc, #20]	@ (800a77c <_close_r+0x1c>)
 800a766:	4604      	mov	r4, r0
 800a768:	4608      	mov	r0, r1
 800a76a:	602b      	str	r3, [r5, #0]
 800a76c:	f7f7 fea1 	bl	80024b2 <_close>
 800a770:	1c43      	adds	r3, r0, #1
 800a772:	d102      	bne.n	800a77a <_close_r+0x1a>
 800a774:	682b      	ldr	r3, [r5, #0]
 800a776:	b103      	cbz	r3, 800a77a <_close_r+0x1a>
 800a778:	6023      	str	r3, [r4, #0]
 800a77a:	bd38      	pop	{r3, r4, r5, pc}
 800a77c:	200005d0 	.word	0x200005d0

0800a780 <_lseek_r>:
 800a780:	b538      	push	{r3, r4, r5, lr}
 800a782:	4604      	mov	r4, r0
 800a784:	4608      	mov	r0, r1
 800a786:	4611      	mov	r1, r2
 800a788:	2200      	movs	r2, #0
 800a78a:	4d05      	ldr	r5, [pc, #20]	@ (800a7a0 <_lseek_r+0x20>)
 800a78c:	602a      	str	r2, [r5, #0]
 800a78e:	461a      	mov	r2, r3
 800a790:	f7f7 feb3 	bl	80024fa <_lseek>
 800a794:	1c43      	adds	r3, r0, #1
 800a796:	d102      	bne.n	800a79e <_lseek_r+0x1e>
 800a798:	682b      	ldr	r3, [r5, #0]
 800a79a:	b103      	cbz	r3, 800a79e <_lseek_r+0x1e>
 800a79c:	6023      	str	r3, [r4, #0]
 800a79e:	bd38      	pop	{r3, r4, r5, pc}
 800a7a0:	200005d0 	.word	0x200005d0

0800a7a4 <_read_r>:
 800a7a4:	b538      	push	{r3, r4, r5, lr}
 800a7a6:	4604      	mov	r4, r0
 800a7a8:	4608      	mov	r0, r1
 800a7aa:	4611      	mov	r1, r2
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	4d05      	ldr	r5, [pc, #20]	@ (800a7c4 <_read_r+0x20>)
 800a7b0:	602a      	str	r2, [r5, #0]
 800a7b2:	461a      	mov	r2, r3
 800a7b4:	f7f7 fe44 	bl	8002440 <_read>
 800a7b8:	1c43      	adds	r3, r0, #1
 800a7ba:	d102      	bne.n	800a7c2 <_read_r+0x1e>
 800a7bc:	682b      	ldr	r3, [r5, #0]
 800a7be:	b103      	cbz	r3, 800a7c2 <_read_r+0x1e>
 800a7c0:	6023      	str	r3, [r4, #0]
 800a7c2:	bd38      	pop	{r3, r4, r5, pc}
 800a7c4:	200005d0 	.word	0x200005d0

0800a7c8 <_write_r>:
 800a7c8:	b538      	push	{r3, r4, r5, lr}
 800a7ca:	4604      	mov	r4, r0
 800a7cc:	4608      	mov	r0, r1
 800a7ce:	4611      	mov	r1, r2
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	4d05      	ldr	r5, [pc, #20]	@ (800a7e8 <_write_r+0x20>)
 800a7d4:	602a      	str	r2, [r5, #0]
 800a7d6:	461a      	mov	r2, r3
 800a7d8:	f7f7 fe4f 	bl	800247a <_write>
 800a7dc:	1c43      	adds	r3, r0, #1
 800a7de:	d102      	bne.n	800a7e6 <_write_r+0x1e>
 800a7e0:	682b      	ldr	r3, [r5, #0]
 800a7e2:	b103      	cbz	r3, 800a7e6 <_write_r+0x1e>
 800a7e4:	6023      	str	r3, [r4, #0]
 800a7e6:	bd38      	pop	{r3, r4, r5, pc}
 800a7e8:	200005d0 	.word	0x200005d0

0800a7ec <__errno>:
 800a7ec:	4b01      	ldr	r3, [pc, #4]	@ (800a7f4 <__errno+0x8>)
 800a7ee:	6818      	ldr	r0, [r3, #0]
 800a7f0:	4770      	bx	lr
 800a7f2:	bf00      	nop
 800a7f4:	20000020 	.word	0x20000020

0800a7f8 <__libc_init_array>:
 800a7f8:	b570      	push	{r4, r5, r6, lr}
 800a7fa:	2600      	movs	r6, #0
 800a7fc:	4d0c      	ldr	r5, [pc, #48]	@ (800a830 <__libc_init_array+0x38>)
 800a7fe:	4c0d      	ldr	r4, [pc, #52]	@ (800a834 <__libc_init_array+0x3c>)
 800a800:	1b64      	subs	r4, r4, r5
 800a802:	10a4      	asrs	r4, r4, #2
 800a804:	42a6      	cmp	r6, r4
 800a806:	d109      	bne.n	800a81c <__libc_init_array+0x24>
 800a808:	f003 fb6a 	bl	800dee0 <_init>
 800a80c:	2600      	movs	r6, #0
 800a80e:	4d0a      	ldr	r5, [pc, #40]	@ (800a838 <__libc_init_array+0x40>)
 800a810:	4c0a      	ldr	r4, [pc, #40]	@ (800a83c <__libc_init_array+0x44>)
 800a812:	1b64      	subs	r4, r4, r5
 800a814:	10a4      	asrs	r4, r4, #2
 800a816:	42a6      	cmp	r6, r4
 800a818:	d105      	bne.n	800a826 <__libc_init_array+0x2e>
 800a81a:	bd70      	pop	{r4, r5, r6, pc}
 800a81c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a820:	4798      	blx	r3
 800a822:	3601      	adds	r6, #1
 800a824:	e7ee      	b.n	800a804 <__libc_init_array+0xc>
 800a826:	f855 3b04 	ldr.w	r3, [r5], #4
 800a82a:	4798      	blx	r3
 800a82c:	3601      	adds	r6, #1
 800a82e:	e7f2      	b.n	800a816 <__libc_init_array+0x1e>
 800a830:	080113c8 	.word	0x080113c8
 800a834:	080113c8 	.word	0x080113c8
 800a838:	080113c8 	.word	0x080113c8
 800a83c:	080113cc 	.word	0x080113cc

0800a840 <__retarget_lock_init_recursive>:
 800a840:	4770      	bx	lr

0800a842 <__retarget_lock_acquire_recursive>:
 800a842:	4770      	bx	lr

0800a844 <__retarget_lock_release_recursive>:
 800a844:	4770      	bx	lr

0800a846 <memchr>:
 800a846:	4603      	mov	r3, r0
 800a848:	b510      	push	{r4, lr}
 800a84a:	b2c9      	uxtb	r1, r1
 800a84c:	4402      	add	r2, r0
 800a84e:	4293      	cmp	r3, r2
 800a850:	4618      	mov	r0, r3
 800a852:	d101      	bne.n	800a858 <memchr+0x12>
 800a854:	2000      	movs	r0, #0
 800a856:	e003      	b.n	800a860 <memchr+0x1a>
 800a858:	7804      	ldrb	r4, [r0, #0]
 800a85a:	3301      	adds	r3, #1
 800a85c:	428c      	cmp	r4, r1
 800a85e:	d1f6      	bne.n	800a84e <memchr+0x8>
 800a860:	bd10      	pop	{r4, pc}
	...

0800a864 <nanf>:
 800a864:	4800      	ldr	r0, [pc, #0]	@ (800a868 <nanf+0x4>)
 800a866:	4770      	bx	lr
 800a868:	7fc00000 	.word	0x7fc00000

0800a86c <quorem>:
 800a86c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a870:	6903      	ldr	r3, [r0, #16]
 800a872:	690c      	ldr	r4, [r1, #16]
 800a874:	4607      	mov	r7, r0
 800a876:	42a3      	cmp	r3, r4
 800a878:	db7e      	blt.n	800a978 <quorem+0x10c>
 800a87a:	3c01      	subs	r4, #1
 800a87c:	00a3      	lsls	r3, r4, #2
 800a87e:	f100 0514 	add.w	r5, r0, #20
 800a882:	f101 0814 	add.w	r8, r1, #20
 800a886:	9300      	str	r3, [sp, #0]
 800a888:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a88c:	9301      	str	r3, [sp, #4]
 800a88e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a892:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a896:	3301      	adds	r3, #1
 800a898:	429a      	cmp	r2, r3
 800a89a:	fbb2 f6f3 	udiv	r6, r2, r3
 800a89e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a8a2:	d32e      	bcc.n	800a902 <quorem+0x96>
 800a8a4:	f04f 0a00 	mov.w	sl, #0
 800a8a8:	46c4      	mov	ip, r8
 800a8aa:	46ae      	mov	lr, r5
 800a8ac:	46d3      	mov	fp, sl
 800a8ae:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a8b2:	b298      	uxth	r0, r3
 800a8b4:	fb06 a000 	mla	r0, r6, r0, sl
 800a8b8:	0c1b      	lsrs	r3, r3, #16
 800a8ba:	0c02      	lsrs	r2, r0, #16
 800a8bc:	fb06 2303 	mla	r3, r6, r3, r2
 800a8c0:	f8de 2000 	ldr.w	r2, [lr]
 800a8c4:	b280      	uxth	r0, r0
 800a8c6:	b292      	uxth	r2, r2
 800a8c8:	1a12      	subs	r2, r2, r0
 800a8ca:	445a      	add	r2, fp
 800a8cc:	f8de 0000 	ldr.w	r0, [lr]
 800a8d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a8d4:	b29b      	uxth	r3, r3
 800a8d6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a8da:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a8de:	b292      	uxth	r2, r2
 800a8e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a8e4:	45e1      	cmp	r9, ip
 800a8e6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a8ea:	f84e 2b04 	str.w	r2, [lr], #4
 800a8ee:	d2de      	bcs.n	800a8ae <quorem+0x42>
 800a8f0:	9b00      	ldr	r3, [sp, #0]
 800a8f2:	58eb      	ldr	r3, [r5, r3]
 800a8f4:	b92b      	cbnz	r3, 800a902 <quorem+0x96>
 800a8f6:	9b01      	ldr	r3, [sp, #4]
 800a8f8:	3b04      	subs	r3, #4
 800a8fa:	429d      	cmp	r5, r3
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	d32f      	bcc.n	800a960 <quorem+0xf4>
 800a900:	613c      	str	r4, [r7, #16]
 800a902:	4638      	mov	r0, r7
 800a904:	f001 f9c4 	bl	800bc90 <__mcmp>
 800a908:	2800      	cmp	r0, #0
 800a90a:	db25      	blt.n	800a958 <quorem+0xec>
 800a90c:	4629      	mov	r1, r5
 800a90e:	2000      	movs	r0, #0
 800a910:	f858 2b04 	ldr.w	r2, [r8], #4
 800a914:	f8d1 c000 	ldr.w	ip, [r1]
 800a918:	fa1f fe82 	uxth.w	lr, r2
 800a91c:	fa1f f38c 	uxth.w	r3, ip
 800a920:	eba3 030e 	sub.w	r3, r3, lr
 800a924:	4403      	add	r3, r0
 800a926:	0c12      	lsrs	r2, r2, #16
 800a928:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a92c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a930:	b29b      	uxth	r3, r3
 800a932:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a936:	45c1      	cmp	r9, r8
 800a938:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a93c:	f841 3b04 	str.w	r3, [r1], #4
 800a940:	d2e6      	bcs.n	800a910 <quorem+0xa4>
 800a942:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a946:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a94a:	b922      	cbnz	r2, 800a956 <quorem+0xea>
 800a94c:	3b04      	subs	r3, #4
 800a94e:	429d      	cmp	r5, r3
 800a950:	461a      	mov	r2, r3
 800a952:	d30b      	bcc.n	800a96c <quorem+0x100>
 800a954:	613c      	str	r4, [r7, #16]
 800a956:	3601      	adds	r6, #1
 800a958:	4630      	mov	r0, r6
 800a95a:	b003      	add	sp, #12
 800a95c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a960:	6812      	ldr	r2, [r2, #0]
 800a962:	3b04      	subs	r3, #4
 800a964:	2a00      	cmp	r2, #0
 800a966:	d1cb      	bne.n	800a900 <quorem+0x94>
 800a968:	3c01      	subs	r4, #1
 800a96a:	e7c6      	b.n	800a8fa <quorem+0x8e>
 800a96c:	6812      	ldr	r2, [r2, #0]
 800a96e:	3b04      	subs	r3, #4
 800a970:	2a00      	cmp	r2, #0
 800a972:	d1ef      	bne.n	800a954 <quorem+0xe8>
 800a974:	3c01      	subs	r4, #1
 800a976:	e7ea      	b.n	800a94e <quorem+0xe2>
 800a978:	2000      	movs	r0, #0
 800a97a:	e7ee      	b.n	800a95a <quorem+0xee>
 800a97c:	0000      	movs	r0, r0
	...

0800a980 <_dtoa_r>:
 800a980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a984:	4614      	mov	r4, r2
 800a986:	461d      	mov	r5, r3
 800a988:	69c7      	ldr	r7, [r0, #28]
 800a98a:	b097      	sub	sp, #92	@ 0x5c
 800a98c:	4683      	mov	fp, r0
 800a98e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a992:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800a994:	b97f      	cbnz	r7, 800a9b6 <_dtoa_r+0x36>
 800a996:	2010      	movs	r0, #16
 800a998:	f000 fe02 	bl	800b5a0 <malloc>
 800a99c:	4602      	mov	r2, r0
 800a99e:	f8cb 001c 	str.w	r0, [fp, #28]
 800a9a2:	b920      	cbnz	r0, 800a9ae <_dtoa_r+0x2e>
 800a9a4:	21ef      	movs	r1, #239	@ 0xef
 800a9a6:	4ba8      	ldr	r3, [pc, #672]	@ (800ac48 <_dtoa_r+0x2c8>)
 800a9a8:	48a8      	ldr	r0, [pc, #672]	@ (800ac4c <_dtoa_r+0x2cc>)
 800a9aa:	f002 fdf7 	bl	800d59c <__assert_func>
 800a9ae:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a9b2:	6007      	str	r7, [r0, #0]
 800a9b4:	60c7      	str	r7, [r0, #12]
 800a9b6:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a9ba:	6819      	ldr	r1, [r3, #0]
 800a9bc:	b159      	cbz	r1, 800a9d6 <_dtoa_r+0x56>
 800a9be:	685a      	ldr	r2, [r3, #4]
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	4093      	lsls	r3, r2
 800a9c4:	604a      	str	r2, [r1, #4]
 800a9c6:	608b      	str	r3, [r1, #8]
 800a9c8:	4658      	mov	r0, fp
 800a9ca:	f000 fedf 	bl	800b78c <_Bfree>
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a9d4:	601a      	str	r2, [r3, #0]
 800a9d6:	1e2b      	subs	r3, r5, #0
 800a9d8:	bfaf      	iteee	ge
 800a9da:	2300      	movge	r3, #0
 800a9dc:	2201      	movlt	r2, #1
 800a9de:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a9e2:	9303      	strlt	r3, [sp, #12]
 800a9e4:	bfa8      	it	ge
 800a9e6:	6033      	strge	r3, [r6, #0]
 800a9e8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a9ec:	4b98      	ldr	r3, [pc, #608]	@ (800ac50 <_dtoa_r+0x2d0>)
 800a9ee:	bfb8      	it	lt
 800a9f0:	6032      	strlt	r2, [r6, #0]
 800a9f2:	ea33 0308 	bics.w	r3, r3, r8
 800a9f6:	d112      	bne.n	800aa1e <_dtoa_r+0x9e>
 800a9f8:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a9fc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a9fe:	6013      	str	r3, [r2, #0]
 800aa00:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800aa04:	4323      	orrs	r3, r4
 800aa06:	f000 8550 	beq.w	800b4aa <_dtoa_r+0xb2a>
 800aa0a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800aa0c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800ac54 <_dtoa_r+0x2d4>
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	f000 8552 	beq.w	800b4ba <_dtoa_r+0xb3a>
 800aa16:	f10a 0303 	add.w	r3, sl, #3
 800aa1a:	f000 bd4c 	b.w	800b4b6 <_dtoa_r+0xb36>
 800aa1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aa22:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800aa26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	f7f6 f8db 	bl	8000be8 <__aeabi_dcmpeq>
 800aa32:	4607      	mov	r7, r0
 800aa34:	b158      	cbz	r0, 800aa4e <_dtoa_r+0xce>
 800aa36:	2301      	movs	r3, #1
 800aa38:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800aa3a:	6013      	str	r3, [r2, #0]
 800aa3c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800aa3e:	b113      	cbz	r3, 800aa46 <_dtoa_r+0xc6>
 800aa40:	4b85      	ldr	r3, [pc, #532]	@ (800ac58 <_dtoa_r+0x2d8>)
 800aa42:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800aa44:	6013      	str	r3, [r2, #0]
 800aa46:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800ac5c <_dtoa_r+0x2dc>
 800aa4a:	f000 bd36 	b.w	800b4ba <_dtoa_r+0xb3a>
 800aa4e:	ab14      	add	r3, sp, #80	@ 0x50
 800aa50:	9301      	str	r3, [sp, #4]
 800aa52:	ab15      	add	r3, sp, #84	@ 0x54
 800aa54:	9300      	str	r3, [sp, #0]
 800aa56:	4658      	mov	r0, fp
 800aa58:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800aa5c:	f001 fa30 	bl	800bec0 <__d2b>
 800aa60:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800aa64:	4681      	mov	r9, r0
 800aa66:	2e00      	cmp	r6, #0
 800aa68:	d077      	beq.n	800ab5a <_dtoa_r+0x1da>
 800aa6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa70:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aa74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa78:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aa7c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aa80:	9712      	str	r7, [sp, #72]	@ 0x48
 800aa82:	4619      	mov	r1, r3
 800aa84:	2200      	movs	r2, #0
 800aa86:	4b76      	ldr	r3, [pc, #472]	@ (800ac60 <_dtoa_r+0x2e0>)
 800aa88:	f7f5 fc8e 	bl	80003a8 <__aeabi_dsub>
 800aa8c:	a368      	add	r3, pc, #416	@ (adr r3, 800ac30 <_dtoa_r+0x2b0>)
 800aa8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa92:	f7f5 fe41 	bl	8000718 <__aeabi_dmul>
 800aa96:	a368      	add	r3, pc, #416	@ (adr r3, 800ac38 <_dtoa_r+0x2b8>)
 800aa98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9c:	f7f5 fc86 	bl	80003ac <__adddf3>
 800aaa0:	4604      	mov	r4, r0
 800aaa2:	4630      	mov	r0, r6
 800aaa4:	460d      	mov	r5, r1
 800aaa6:	f7f5 fdcd 	bl	8000644 <__aeabi_i2d>
 800aaaa:	a365      	add	r3, pc, #404	@ (adr r3, 800ac40 <_dtoa_r+0x2c0>)
 800aaac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab0:	f7f5 fe32 	bl	8000718 <__aeabi_dmul>
 800aab4:	4602      	mov	r2, r0
 800aab6:	460b      	mov	r3, r1
 800aab8:	4620      	mov	r0, r4
 800aaba:	4629      	mov	r1, r5
 800aabc:	f7f5 fc76 	bl	80003ac <__adddf3>
 800aac0:	4604      	mov	r4, r0
 800aac2:	460d      	mov	r5, r1
 800aac4:	f7f6 f8d8 	bl	8000c78 <__aeabi_d2iz>
 800aac8:	2200      	movs	r2, #0
 800aaca:	4607      	mov	r7, r0
 800aacc:	2300      	movs	r3, #0
 800aace:	4620      	mov	r0, r4
 800aad0:	4629      	mov	r1, r5
 800aad2:	f7f6 f893 	bl	8000bfc <__aeabi_dcmplt>
 800aad6:	b140      	cbz	r0, 800aaea <_dtoa_r+0x16a>
 800aad8:	4638      	mov	r0, r7
 800aada:	f7f5 fdb3 	bl	8000644 <__aeabi_i2d>
 800aade:	4622      	mov	r2, r4
 800aae0:	462b      	mov	r3, r5
 800aae2:	f7f6 f881 	bl	8000be8 <__aeabi_dcmpeq>
 800aae6:	b900      	cbnz	r0, 800aaea <_dtoa_r+0x16a>
 800aae8:	3f01      	subs	r7, #1
 800aaea:	2f16      	cmp	r7, #22
 800aaec:	d853      	bhi.n	800ab96 <_dtoa_r+0x216>
 800aaee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aaf2:	4b5c      	ldr	r3, [pc, #368]	@ (800ac64 <_dtoa_r+0x2e4>)
 800aaf4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aaf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aafc:	f7f6 f87e 	bl	8000bfc <__aeabi_dcmplt>
 800ab00:	2800      	cmp	r0, #0
 800ab02:	d04a      	beq.n	800ab9a <_dtoa_r+0x21a>
 800ab04:	2300      	movs	r3, #0
 800ab06:	3f01      	subs	r7, #1
 800ab08:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab0a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ab0c:	1b9b      	subs	r3, r3, r6
 800ab0e:	1e5a      	subs	r2, r3, #1
 800ab10:	bf46      	itte	mi
 800ab12:	f1c3 0801 	rsbmi	r8, r3, #1
 800ab16:	2300      	movmi	r3, #0
 800ab18:	f04f 0800 	movpl.w	r8, #0
 800ab1c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab1e:	bf48      	it	mi
 800ab20:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800ab22:	2f00      	cmp	r7, #0
 800ab24:	db3b      	blt.n	800ab9e <_dtoa_r+0x21e>
 800ab26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab28:	970e      	str	r7, [sp, #56]	@ 0x38
 800ab2a:	443b      	add	r3, r7
 800ab2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab2e:	2300      	movs	r3, #0
 800ab30:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab32:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ab34:	2b09      	cmp	r3, #9
 800ab36:	d866      	bhi.n	800ac06 <_dtoa_r+0x286>
 800ab38:	2b05      	cmp	r3, #5
 800ab3a:	bfc4      	itt	gt
 800ab3c:	3b04      	subgt	r3, #4
 800ab3e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800ab40:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ab42:	bfc8      	it	gt
 800ab44:	2400      	movgt	r4, #0
 800ab46:	f1a3 0302 	sub.w	r3, r3, #2
 800ab4a:	bfd8      	it	le
 800ab4c:	2401      	movle	r4, #1
 800ab4e:	2b03      	cmp	r3, #3
 800ab50:	d864      	bhi.n	800ac1c <_dtoa_r+0x29c>
 800ab52:	e8df f003 	tbb	[pc, r3]
 800ab56:	382b      	.short	0x382b
 800ab58:	5636      	.short	0x5636
 800ab5a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ab5e:	441e      	add	r6, r3
 800ab60:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ab64:	2b20      	cmp	r3, #32
 800ab66:	bfc1      	itttt	gt
 800ab68:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ab6c:	fa08 f803 	lslgt.w	r8, r8, r3
 800ab70:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ab74:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ab78:	bfd6      	itet	le
 800ab7a:	f1c3 0320 	rsble	r3, r3, #32
 800ab7e:	ea48 0003 	orrgt.w	r0, r8, r3
 800ab82:	fa04 f003 	lslle.w	r0, r4, r3
 800ab86:	f7f5 fd4d 	bl	8000624 <__aeabi_ui2d>
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ab90:	3e01      	subs	r6, #1
 800ab92:	9212      	str	r2, [sp, #72]	@ 0x48
 800ab94:	e775      	b.n	800aa82 <_dtoa_r+0x102>
 800ab96:	2301      	movs	r3, #1
 800ab98:	e7b6      	b.n	800ab08 <_dtoa_r+0x188>
 800ab9a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ab9c:	e7b5      	b.n	800ab0a <_dtoa_r+0x18a>
 800ab9e:	427b      	negs	r3, r7
 800aba0:	930a      	str	r3, [sp, #40]	@ 0x28
 800aba2:	2300      	movs	r3, #0
 800aba4:	eba8 0807 	sub.w	r8, r8, r7
 800aba8:	930e      	str	r3, [sp, #56]	@ 0x38
 800abaa:	e7c2      	b.n	800ab32 <_dtoa_r+0x1b2>
 800abac:	2300      	movs	r3, #0
 800abae:	930b      	str	r3, [sp, #44]	@ 0x2c
 800abb0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	dc35      	bgt.n	800ac22 <_dtoa_r+0x2a2>
 800abb6:	2301      	movs	r3, #1
 800abb8:	461a      	mov	r2, r3
 800abba:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800abbe:	9221      	str	r2, [sp, #132]	@ 0x84
 800abc0:	e00b      	b.n	800abda <_dtoa_r+0x25a>
 800abc2:	2301      	movs	r3, #1
 800abc4:	e7f3      	b.n	800abae <_dtoa_r+0x22e>
 800abc6:	2300      	movs	r3, #0
 800abc8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800abca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800abcc:	18fb      	adds	r3, r7, r3
 800abce:	9308      	str	r3, [sp, #32]
 800abd0:	3301      	adds	r3, #1
 800abd2:	2b01      	cmp	r3, #1
 800abd4:	9307      	str	r3, [sp, #28]
 800abd6:	bfb8      	it	lt
 800abd8:	2301      	movlt	r3, #1
 800abda:	2100      	movs	r1, #0
 800abdc:	2204      	movs	r2, #4
 800abde:	f8db 001c 	ldr.w	r0, [fp, #28]
 800abe2:	f102 0514 	add.w	r5, r2, #20
 800abe6:	429d      	cmp	r5, r3
 800abe8:	d91f      	bls.n	800ac2a <_dtoa_r+0x2aa>
 800abea:	6041      	str	r1, [r0, #4]
 800abec:	4658      	mov	r0, fp
 800abee:	f000 fd8d 	bl	800b70c <_Balloc>
 800abf2:	4682      	mov	sl, r0
 800abf4:	2800      	cmp	r0, #0
 800abf6:	d139      	bne.n	800ac6c <_dtoa_r+0x2ec>
 800abf8:	4602      	mov	r2, r0
 800abfa:	f240 11af 	movw	r1, #431	@ 0x1af
 800abfe:	4b1a      	ldr	r3, [pc, #104]	@ (800ac68 <_dtoa_r+0x2e8>)
 800ac00:	e6d2      	b.n	800a9a8 <_dtoa_r+0x28>
 800ac02:	2301      	movs	r3, #1
 800ac04:	e7e0      	b.n	800abc8 <_dtoa_r+0x248>
 800ac06:	2401      	movs	r4, #1
 800ac08:	2300      	movs	r3, #0
 800ac0a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ac0c:	9320      	str	r3, [sp, #128]	@ 0x80
 800ac0e:	f04f 33ff 	mov.w	r3, #4294967295
 800ac12:	2200      	movs	r2, #0
 800ac14:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800ac18:	2312      	movs	r3, #18
 800ac1a:	e7d0      	b.n	800abbe <_dtoa_r+0x23e>
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac20:	e7f5      	b.n	800ac0e <_dtoa_r+0x28e>
 800ac22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac24:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800ac28:	e7d7      	b.n	800abda <_dtoa_r+0x25a>
 800ac2a:	3101      	adds	r1, #1
 800ac2c:	0052      	lsls	r2, r2, #1
 800ac2e:	e7d8      	b.n	800abe2 <_dtoa_r+0x262>
 800ac30:	636f4361 	.word	0x636f4361
 800ac34:	3fd287a7 	.word	0x3fd287a7
 800ac38:	8b60c8b3 	.word	0x8b60c8b3
 800ac3c:	3fc68a28 	.word	0x3fc68a28
 800ac40:	509f79fb 	.word	0x509f79fb
 800ac44:	3fd34413 	.word	0x3fd34413
 800ac48:	08010fd4 	.word	0x08010fd4
 800ac4c:	08010feb 	.word	0x08010feb
 800ac50:	7ff00000 	.word	0x7ff00000
 800ac54:	08010fd0 	.word	0x08010fd0
 800ac58:	08010f9f 	.word	0x08010f9f
 800ac5c:	08010f9e 	.word	0x08010f9e
 800ac60:	3ff80000 	.word	0x3ff80000
 800ac64:	080110e8 	.word	0x080110e8
 800ac68:	08011043 	.word	0x08011043
 800ac6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ac70:	6018      	str	r0, [r3, #0]
 800ac72:	9b07      	ldr	r3, [sp, #28]
 800ac74:	2b0e      	cmp	r3, #14
 800ac76:	f200 80a4 	bhi.w	800adc2 <_dtoa_r+0x442>
 800ac7a:	2c00      	cmp	r4, #0
 800ac7c:	f000 80a1 	beq.w	800adc2 <_dtoa_r+0x442>
 800ac80:	2f00      	cmp	r7, #0
 800ac82:	dd33      	ble.n	800acec <_dtoa_r+0x36c>
 800ac84:	4b86      	ldr	r3, [pc, #536]	@ (800aea0 <_dtoa_r+0x520>)
 800ac86:	f007 020f 	and.w	r2, r7, #15
 800ac8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac8e:	05f8      	lsls	r0, r7, #23
 800ac90:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ac94:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ac98:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ac9c:	d516      	bpl.n	800accc <_dtoa_r+0x34c>
 800ac9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aca2:	4b80      	ldr	r3, [pc, #512]	@ (800aea4 <_dtoa_r+0x524>)
 800aca4:	2603      	movs	r6, #3
 800aca6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800acaa:	f7f5 fe5f 	bl	800096c <__aeabi_ddiv>
 800acae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acb2:	f004 040f 	and.w	r4, r4, #15
 800acb6:	4d7b      	ldr	r5, [pc, #492]	@ (800aea4 <_dtoa_r+0x524>)
 800acb8:	b954      	cbnz	r4, 800acd0 <_dtoa_r+0x350>
 800acba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acc2:	f7f5 fe53 	bl	800096c <__aeabi_ddiv>
 800acc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acca:	e028      	b.n	800ad1e <_dtoa_r+0x39e>
 800accc:	2602      	movs	r6, #2
 800acce:	e7f2      	b.n	800acb6 <_dtoa_r+0x336>
 800acd0:	07e1      	lsls	r1, r4, #31
 800acd2:	d508      	bpl.n	800ace6 <_dtoa_r+0x366>
 800acd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acd8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800acdc:	f7f5 fd1c 	bl	8000718 <__aeabi_dmul>
 800ace0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ace4:	3601      	adds	r6, #1
 800ace6:	1064      	asrs	r4, r4, #1
 800ace8:	3508      	adds	r5, #8
 800acea:	e7e5      	b.n	800acb8 <_dtoa_r+0x338>
 800acec:	f000 80d2 	beq.w	800ae94 <_dtoa_r+0x514>
 800acf0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800acf4:	427c      	negs	r4, r7
 800acf6:	4b6a      	ldr	r3, [pc, #424]	@ (800aea0 <_dtoa_r+0x520>)
 800acf8:	f004 020f 	and.w	r2, r4, #15
 800acfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad04:	f7f5 fd08 	bl	8000718 <__aeabi_dmul>
 800ad08:	2602      	movs	r6, #2
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad10:	4d64      	ldr	r5, [pc, #400]	@ (800aea4 <_dtoa_r+0x524>)
 800ad12:	1124      	asrs	r4, r4, #4
 800ad14:	2c00      	cmp	r4, #0
 800ad16:	f040 80b2 	bne.w	800ae7e <_dtoa_r+0x4fe>
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d1d3      	bne.n	800acc6 <_dtoa_r+0x346>
 800ad1e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ad22:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	f000 80b7 	beq.w	800ae98 <_dtoa_r+0x518>
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	4620      	mov	r0, r4
 800ad2e:	4629      	mov	r1, r5
 800ad30:	4b5d      	ldr	r3, [pc, #372]	@ (800aea8 <_dtoa_r+0x528>)
 800ad32:	f7f5 ff63 	bl	8000bfc <__aeabi_dcmplt>
 800ad36:	2800      	cmp	r0, #0
 800ad38:	f000 80ae 	beq.w	800ae98 <_dtoa_r+0x518>
 800ad3c:	9b07      	ldr	r3, [sp, #28]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	f000 80aa 	beq.w	800ae98 <_dtoa_r+0x518>
 800ad44:	9b08      	ldr	r3, [sp, #32]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	dd37      	ble.n	800adba <_dtoa_r+0x43a>
 800ad4a:	1e7b      	subs	r3, r7, #1
 800ad4c:	4620      	mov	r0, r4
 800ad4e:	9304      	str	r3, [sp, #16]
 800ad50:	2200      	movs	r2, #0
 800ad52:	4629      	mov	r1, r5
 800ad54:	4b55      	ldr	r3, [pc, #340]	@ (800aeac <_dtoa_r+0x52c>)
 800ad56:	f7f5 fcdf 	bl	8000718 <__aeabi_dmul>
 800ad5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad5e:	9c08      	ldr	r4, [sp, #32]
 800ad60:	3601      	adds	r6, #1
 800ad62:	4630      	mov	r0, r6
 800ad64:	f7f5 fc6e 	bl	8000644 <__aeabi_i2d>
 800ad68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad6c:	f7f5 fcd4 	bl	8000718 <__aeabi_dmul>
 800ad70:	2200      	movs	r2, #0
 800ad72:	4b4f      	ldr	r3, [pc, #316]	@ (800aeb0 <_dtoa_r+0x530>)
 800ad74:	f7f5 fb1a 	bl	80003ac <__adddf3>
 800ad78:	4605      	mov	r5, r0
 800ad7a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ad7e:	2c00      	cmp	r4, #0
 800ad80:	f040 809a 	bne.w	800aeb8 <_dtoa_r+0x538>
 800ad84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad88:	2200      	movs	r2, #0
 800ad8a:	4b4a      	ldr	r3, [pc, #296]	@ (800aeb4 <_dtoa_r+0x534>)
 800ad8c:	f7f5 fb0c 	bl	80003a8 <__aeabi_dsub>
 800ad90:	4602      	mov	r2, r0
 800ad92:	460b      	mov	r3, r1
 800ad94:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ad98:	462a      	mov	r2, r5
 800ad9a:	4633      	mov	r3, r6
 800ad9c:	f7f5 ff4c 	bl	8000c38 <__aeabi_dcmpgt>
 800ada0:	2800      	cmp	r0, #0
 800ada2:	f040 828e 	bne.w	800b2c2 <_dtoa_r+0x942>
 800ada6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800adaa:	462a      	mov	r2, r5
 800adac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800adb0:	f7f5 ff24 	bl	8000bfc <__aeabi_dcmplt>
 800adb4:	2800      	cmp	r0, #0
 800adb6:	f040 8127 	bne.w	800b008 <_dtoa_r+0x688>
 800adba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800adbe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800adc2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	f2c0 8163 	blt.w	800b090 <_dtoa_r+0x710>
 800adca:	2f0e      	cmp	r7, #14
 800adcc:	f300 8160 	bgt.w	800b090 <_dtoa_r+0x710>
 800add0:	4b33      	ldr	r3, [pc, #204]	@ (800aea0 <_dtoa_r+0x520>)
 800add2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800add6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800adda:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800adde:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	da03      	bge.n	800adec <_dtoa_r+0x46c>
 800ade4:	9b07      	ldr	r3, [sp, #28]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	f340 8100 	ble.w	800afec <_dtoa_r+0x66c>
 800adec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800adf0:	4656      	mov	r6, sl
 800adf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800adf6:	4620      	mov	r0, r4
 800adf8:	4629      	mov	r1, r5
 800adfa:	f7f5 fdb7 	bl	800096c <__aeabi_ddiv>
 800adfe:	f7f5 ff3b 	bl	8000c78 <__aeabi_d2iz>
 800ae02:	4680      	mov	r8, r0
 800ae04:	f7f5 fc1e 	bl	8000644 <__aeabi_i2d>
 800ae08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae0c:	f7f5 fc84 	bl	8000718 <__aeabi_dmul>
 800ae10:	4602      	mov	r2, r0
 800ae12:	460b      	mov	r3, r1
 800ae14:	4620      	mov	r0, r4
 800ae16:	4629      	mov	r1, r5
 800ae18:	f7f5 fac6 	bl	80003a8 <__aeabi_dsub>
 800ae1c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ae20:	9d07      	ldr	r5, [sp, #28]
 800ae22:	f806 4b01 	strb.w	r4, [r6], #1
 800ae26:	eba6 040a 	sub.w	r4, r6, sl
 800ae2a:	42a5      	cmp	r5, r4
 800ae2c:	4602      	mov	r2, r0
 800ae2e:	460b      	mov	r3, r1
 800ae30:	f040 8116 	bne.w	800b060 <_dtoa_r+0x6e0>
 800ae34:	f7f5 faba 	bl	80003ac <__adddf3>
 800ae38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae3c:	4604      	mov	r4, r0
 800ae3e:	460d      	mov	r5, r1
 800ae40:	f7f5 fefa 	bl	8000c38 <__aeabi_dcmpgt>
 800ae44:	2800      	cmp	r0, #0
 800ae46:	f040 80f8 	bne.w	800b03a <_dtoa_r+0x6ba>
 800ae4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae4e:	4620      	mov	r0, r4
 800ae50:	4629      	mov	r1, r5
 800ae52:	f7f5 fec9 	bl	8000be8 <__aeabi_dcmpeq>
 800ae56:	b118      	cbz	r0, 800ae60 <_dtoa_r+0x4e0>
 800ae58:	f018 0f01 	tst.w	r8, #1
 800ae5c:	f040 80ed 	bne.w	800b03a <_dtoa_r+0x6ba>
 800ae60:	4649      	mov	r1, r9
 800ae62:	4658      	mov	r0, fp
 800ae64:	f000 fc92 	bl	800b78c <_Bfree>
 800ae68:	2300      	movs	r3, #0
 800ae6a:	7033      	strb	r3, [r6, #0]
 800ae6c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ae6e:	3701      	adds	r7, #1
 800ae70:	601f      	str	r7, [r3, #0]
 800ae72:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	f000 8320 	beq.w	800b4ba <_dtoa_r+0xb3a>
 800ae7a:	601e      	str	r6, [r3, #0]
 800ae7c:	e31d      	b.n	800b4ba <_dtoa_r+0xb3a>
 800ae7e:	07e2      	lsls	r2, r4, #31
 800ae80:	d505      	bpl.n	800ae8e <_dtoa_r+0x50e>
 800ae82:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae86:	f7f5 fc47 	bl	8000718 <__aeabi_dmul>
 800ae8a:	2301      	movs	r3, #1
 800ae8c:	3601      	adds	r6, #1
 800ae8e:	1064      	asrs	r4, r4, #1
 800ae90:	3508      	adds	r5, #8
 800ae92:	e73f      	b.n	800ad14 <_dtoa_r+0x394>
 800ae94:	2602      	movs	r6, #2
 800ae96:	e742      	b.n	800ad1e <_dtoa_r+0x39e>
 800ae98:	9c07      	ldr	r4, [sp, #28]
 800ae9a:	9704      	str	r7, [sp, #16]
 800ae9c:	e761      	b.n	800ad62 <_dtoa_r+0x3e2>
 800ae9e:	bf00      	nop
 800aea0:	080110e8 	.word	0x080110e8
 800aea4:	080110c0 	.word	0x080110c0
 800aea8:	3ff00000 	.word	0x3ff00000
 800aeac:	40240000 	.word	0x40240000
 800aeb0:	401c0000 	.word	0x401c0000
 800aeb4:	40140000 	.word	0x40140000
 800aeb8:	4b70      	ldr	r3, [pc, #448]	@ (800b07c <_dtoa_r+0x6fc>)
 800aeba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aebc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aec0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aec4:	4454      	add	r4, sl
 800aec6:	2900      	cmp	r1, #0
 800aec8:	d045      	beq.n	800af56 <_dtoa_r+0x5d6>
 800aeca:	2000      	movs	r0, #0
 800aecc:	496c      	ldr	r1, [pc, #432]	@ (800b080 <_dtoa_r+0x700>)
 800aece:	f7f5 fd4d 	bl	800096c <__aeabi_ddiv>
 800aed2:	4633      	mov	r3, r6
 800aed4:	462a      	mov	r2, r5
 800aed6:	f7f5 fa67 	bl	80003a8 <__aeabi_dsub>
 800aeda:	4656      	mov	r6, sl
 800aedc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800aee0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aee4:	f7f5 fec8 	bl	8000c78 <__aeabi_d2iz>
 800aee8:	4605      	mov	r5, r0
 800aeea:	f7f5 fbab 	bl	8000644 <__aeabi_i2d>
 800aeee:	4602      	mov	r2, r0
 800aef0:	460b      	mov	r3, r1
 800aef2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aef6:	f7f5 fa57 	bl	80003a8 <__aeabi_dsub>
 800aefa:	4602      	mov	r2, r0
 800aefc:	460b      	mov	r3, r1
 800aefe:	3530      	adds	r5, #48	@ 0x30
 800af00:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af04:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800af08:	f806 5b01 	strb.w	r5, [r6], #1
 800af0c:	f7f5 fe76 	bl	8000bfc <__aeabi_dcmplt>
 800af10:	2800      	cmp	r0, #0
 800af12:	d163      	bne.n	800afdc <_dtoa_r+0x65c>
 800af14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af18:	2000      	movs	r0, #0
 800af1a:	495a      	ldr	r1, [pc, #360]	@ (800b084 <_dtoa_r+0x704>)
 800af1c:	f7f5 fa44 	bl	80003a8 <__aeabi_dsub>
 800af20:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800af24:	f7f5 fe6a 	bl	8000bfc <__aeabi_dcmplt>
 800af28:	2800      	cmp	r0, #0
 800af2a:	f040 8087 	bne.w	800b03c <_dtoa_r+0x6bc>
 800af2e:	42a6      	cmp	r6, r4
 800af30:	f43f af43 	beq.w	800adba <_dtoa_r+0x43a>
 800af34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800af38:	2200      	movs	r2, #0
 800af3a:	4b53      	ldr	r3, [pc, #332]	@ (800b088 <_dtoa_r+0x708>)
 800af3c:	f7f5 fbec 	bl	8000718 <__aeabi_dmul>
 800af40:	2200      	movs	r2, #0
 800af42:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800af46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af4a:	4b4f      	ldr	r3, [pc, #316]	@ (800b088 <_dtoa_r+0x708>)
 800af4c:	f7f5 fbe4 	bl	8000718 <__aeabi_dmul>
 800af50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af54:	e7c4      	b.n	800aee0 <_dtoa_r+0x560>
 800af56:	4631      	mov	r1, r6
 800af58:	4628      	mov	r0, r5
 800af5a:	f7f5 fbdd 	bl	8000718 <__aeabi_dmul>
 800af5e:	4656      	mov	r6, sl
 800af60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800af64:	9413      	str	r4, [sp, #76]	@ 0x4c
 800af66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af6a:	f7f5 fe85 	bl	8000c78 <__aeabi_d2iz>
 800af6e:	4605      	mov	r5, r0
 800af70:	f7f5 fb68 	bl	8000644 <__aeabi_i2d>
 800af74:	4602      	mov	r2, r0
 800af76:	460b      	mov	r3, r1
 800af78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af7c:	f7f5 fa14 	bl	80003a8 <__aeabi_dsub>
 800af80:	4602      	mov	r2, r0
 800af82:	460b      	mov	r3, r1
 800af84:	3530      	adds	r5, #48	@ 0x30
 800af86:	f806 5b01 	strb.w	r5, [r6], #1
 800af8a:	42a6      	cmp	r6, r4
 800af8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af90:	f04f 0200 	mov.w	r2, #0
 800af94:	d124      	bne.n	800afe0 <_dtoa_r+0x660>
 800af96:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800af9a:	4b39      	ldr	r3, [pc, #228]	@ (800b080 <_dtoa_r+0x700>)
 800af9c:	f7f5 fa06 	bl	80003ac <__adddf3>
 800afa0:	4602      	mov	r2, r0
 800afa2:	460b      	mov	r3, r1
 800afa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afa8:	f7f5 fe46 	bl	8000c38 <__aeabi_dcmpgt>
 800afac:	2800      	cmp	r0, #0
 800afae:	d145      	bne.n	800b03c <_dtoa_r+0x6bc>
 800afb0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800afb4:	2000      	movs	r0, #0
 800afb6:	4932      	ldr	r1, [pc, #200]	@ (800b080 <_dtoa_r+0x700>)
 800afb8:	f7f5 f9f6 	bl	80003a8 <__aeabi_dsub>
 800afbc:	4602      	mov	r2, r0
 800afbe:	460b      	mov	r3, r1
 800afc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afc4:	f7f5 fe1a 	bl	8000bfc <__aeabi_dcmplt>
 800afc8:	2800      	cmp	r0, #0
 800afca:	f43f aef6 	beq.w	800adba <_dtoa_r+0x43a>
 800afce:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800afd0:	1e73      	subs	r3, r6, #1
 800afd2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800afd4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800afd8:	2b30      	cmp	r3, #48	@ 0x30
 800afda:	d0f8      	beq.n	800afce <_dtoa_r+0x64e>
 800afdc:	9f04      	ldr	r7, [sp, #16]
 800afde:	e73f      	b.n	800ae60 <_dtoa_r+0x4e0>
 800afe0:	4b29      	ldr	r3, [pc, #164]	@ (800b088 <_dtoa_r+0x708>)
 800afe2:	f7f5 fb99 	bl	8000718 <__aeabi_dmul>
 800afe6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800afea:	e7bc      	b.n	800af66 <_dtoa_r+0x5e6>
 800afec:	d10c      	bne.n	800b008 <_dtoa_r+0x688>
 800afee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aff2:	2200      	movs	r2, #0
 800aff4:	4b25      	ldr	r3, [pc, #148]	@ (800b08c <_dtoa_r+0x70c>)
 800aff6:	f7f5 fb8f 	bl	8000718 <__aeabi_dmul>
 800affa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800affe:	f7f5 fe11 	bl	8000c24 <__aeabi_dcmpge>
 800b002:	2800      	cmp	r0, #0
 800b004:	f000 815b 	beq.w	800b2be <_dtoa_r+0x93e>
 800b008:	2400      	movs	r4, #0
 800b00a:	4625      	mov	r5, r4
 800b00c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b00e:	4656      	mov	r6, sl
 800b010:	43db      	mvns	r3, r3
 800b012:	9304      	str	r3, [sp, #16]
 800b014:	2700      	movs	r7, #0
 800b016:	4621      	mov	r1, r4
 800b018:	4658      	mov	r0, fp
 800b01a:	f000 fbb7 	bl	800b78c <_Bfree>
 800b01e:	2d00      	cmp	r5, #0
 800b020:	d0dc      	beq.n	800afdc <_dtoa_r+0x65c>
 800b022:	b12f      	cbz	r7, 800b030 <_dtoa_r+0x6b0>
 800b024:	42af      	cmp	r7, r5
 800b026:	d003      	beq.n	800b030 <_dtoa_r+0x6b0>
 800b028:	4639      	mov	r1, r7
 800b02a:	4658      	mov	r0, fp
 800b02c:	f000 fbae 	bl	800b78c <_Bfree>
 800b030:	4629      	mov	r1, r5
 800b032:	4658      	mov	r0, fp
 800b034:	f000 fbaa 	bl	800b78c <_Bfree>
 800b038:	e7d0      	b.n	800afdc <_dtoa_r+0x65c>
 800b03a:	9704      	str	r7, [sp, #16]
 800b03c:	4633      	mov	r3, r6
 800b03e:	461e      	mov	r6, r3
 800b040:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b044:	2a39      	cmp	r2, #57	@ 0x39
 800b046:	d107      	bne.n	800b058 <_dtoa_r+0x6d8>
 800b048:	459a      	cmp	sl, r3
 800b04a:	d1f8      	bne.n	800b03e <_dtoa_r+0x6be>
 800b04c:	9a04      	ldr	r2, [sp, #16]
 800b04e:	3201      	adds	r2, #1
 800b050:	9204      	str	r2, [sp, #16]
 800b052:	2230      	movs	r2, #48	@ 0x30
 800b054:	f88a 2000 	strb.w	r2, [sl]
 800b058:	781a      	ldrb	r2, [r3, #0]
 800b05a:	3201      	adds	r2, #1
 800b05c:	701a      	strb	r2, [r3, #0]
 800b05e:	e7bd      	b.n	800afdc <_dtoa_r+0x65c>
 800b060:	2200      	movs	r2, #0
 800b062:	4b09      	ldr	r3, [pc, #36]	@ (800b088 <_dtoa_r+0x708>)
 800b064:	f7f5 fb58 	bl	8000718 <__aeabi_dmul>
 800b068:	2200      	movs	r2, #0
 800b06a:	2300      	movs	r3, #0
 800b06c:	4604      	mov	r4, r0
 800b06e:	460d      	mov	r5, r1
 800b070:	f7f5 fdba 	bl	8000be8 <__aeabi_dcmpeq>
 800b074:	2800      	cmp	r0, #0
 800b076:	f43f aebc 	beq.w	800adf2 <_dtoa_r+0x472>
 800b07a:	e6f1      	b.n	800ae60 <_dtoa_r+0x4e0>
 800b07c:	080110e8 	.word	0x080110e8
 800b080:	3fe00000 	.word	0x3fe00000
 800b084:	3ff00000 	.word	0x3ff00000
 800b088:	40240000 	.word	0x40240000
 800b08c:	40140000 	.word	0x40140000
 800b090:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b092:	2a00      	cmp	r2, #0
 800b094:	f000 80db 	beq.w	800b24e <_dtoa_r+0x8ce>
 800b098:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b09a:	2a01      	cmp	r2, #1
 800b09c:	f300 80bf 	bgt.w	800b21e <_dtoa_r+0x89e>
 800b0a0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b0a2:	2a00      	cmp	r2, #0
 800b0a4:	f000 80b7 	beq.w	800b216 <_dtoa_r+0x896>
 800b0a8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b0ac:	4646      	mov	r6, r8
 800b0ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b0b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0b2:	2101      	movs	r1, #1
 800b0b4:	441a      	add	r2, r3
 800b0b6:	4658      	mov	r0, fp
 800b0b8:	4498      	add	r8, r3
 800b0ba:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0bc:	f000 fc64 	bl	800b988 <__i2b>
 800b0c0:	4605      	mov	r5, r0
 800b0c2:	b15e      	cbz	r6, 800b0dc <_dtoa_r+0x75c>
 800b0c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	dd08      	ble.n	800b0dc <_dtoa_r+0x75c>
 800b0ca:	42b3      	cmp	r3, r6
 800b0cc:	bfa8      	it	ge
 800b0ce:	4633      	movge	r3, r6
 800b0d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0d2:	eba8 0803 	sub.w	r8, r8, r3
 800b0d6:	1af6      	subs	r6, r6, r3
 800b0d8:	1ad3      	subs	r3, r2, r3
 800b0da:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0de:	b1f3      	cbz	r3, 800b11e <_dtoa_r+0x79e>
 800b0e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	f000 80b7 	beq.w	800b256 <_dtoa_r+0x8d6>
 800b0e8:	b18c      	cbz	r4, 800b10e <_dtoa_r+0x78e>
 800b0ea:	4629      	mov	r1, r5
 800b0ec:	4622      	mov	r2, r4
 800b0ee:	4658      	mov	r0, fp
 800b0f0:	f000 fd08 	bl	800bb04 <__pow5mult>
 800b0f4:	464a      	mov	r2, r9
 800b0f6:	4601      	mov	r1, r0
 800b0f8:	4605      	mov	r5, r0
 800b0fa:	4658      	mov	r0, fp
 800b0fc:	f000 fc5a 	bl	800b9b4 <__multiply>
 800b100:	4649      	mov	r1, r9
 800b102:	9004      	str	r0, [sp, #16]
 800b104:	4658      	mov	r0, fp
 800b106:	f000 fb41 	bl	800b78c <_Bfree>
 800b10a:	9b04      	ldr	r3, [sp, #16]
 800b10c:	4699      	mov	r9, r3
 800b10e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b110:	1b1a      	subs	r2, r3, r4
 800b112:	d004      	beq.n	800b11e <_dtoa_r+0x79e>
 800b114:	4649      	mov	r1, r9
 800b116:	4658      	mov	r0, fp
 800b118:	f000 fcf4 	bl	800bb04 <__pow5mult>
 800b11c:	4681      	mov	r9, r0
 800b11e:	2101      	movs	r1, #1
 800b120:	4658      	mov	r0, fp
 800b122:	f000 fc31 	bl	800b988 <__i2b>
 800b126:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b128:	4604      	mov	r4, r0
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	f000 81c9 	beq.w	800b4c2 <_dtoa_r+0xb42>
 800b130:	461a      	mov	r2, r3
 800b132:	4601      	mov	r1, r0
 800b134:	4658      	mov	r0, fp
 800b136:	f000 fce5 	bl	800bb04 <__pow5mult>
 800b13a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b13c:	4604      	mov	r4, r0
 800b13e:	2b01      	cmp	r3, #1
 800b140:	f300 808f 	bgt.w	800b262 <_dtoa_r+0x8e2>
 800b144:	9b02      	ldr	r3, [sp, #8]
 800b146:	2b00      	cmp	r3, #0
 800b148:	f040 8087 	bne.w	800b25a <_dtoa_r+0x8da>
 800b14c:	9b03      	ldr	r3, [sp, #12]
 800b14e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b152:	2b00      	cmp	r3, #0
 800b154:	f040 8083 	bne.w	800b25e <_dtoa_r+0x8de>
 800b158:	9b03      	ldr	r3, [sp, #12]
 800b15a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b15e:	0d1b      	lsrs	r3, r3, #20
 800b160:	051b      	lsls	r3, r3, #20
 800b162:	b12b      	cbz	r3, 800b170 <_dtoa_r+0x7f0>
 800b164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b166:	f108 0801 	add.w	r8, r8, #1
 800b16a:	3301      	adds	r3, #1
 800b16c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b16e:	2301      	movs	r3, #1
 800b170:	930a      	str	r3, [sp, #40]	@ 0x28
 800b172:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b174:	2b00      	cmp	r3, #0
 800b176:	f000 81aa 	beq.w	800b4ce <_dtoa_r+0xb4e>
 800b17a:	6923      	ldr	r3, [r4, #16]
 800b17c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b180:	6918      	ldr	r0, [r3, #16]
 800b182:	f000 fbb5 	bl	800b8f0 <__hi0bits>
 800b186:	f1c0 0020 	rsb	r0, r0, #32
 800b18a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b18c:	4418      	add	r0, r3
 800b18e:	f010 001f 	ands.w	r0, r0, #31
 800b192:	d071      	beq.n	800b278 <_dtoa_r+0x8f8>
 800b194:	f1c0 0320 	rsb	r3, r0, #32
 800b198:	2b04      	cmp	r3, #4
 800b19a:	dd65      	ble.n	800b268 <_dtoa_r+0x8e8>
 800b19c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b19e:	f1c0 001c 	rsb	r0, r0, #28
 800b1a2:	4403      	add	r3, r0
 800b1a4:	4480      	add	r8, r0
 800b1a6:	4406      	add	r6, r0
 800b1a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1aa:	f1b8 0f00 	cmp.w	r8, #0
 800b1ae:	dd05      	ble.n	800b1bc <_dtoa_r+0x83c>
 800b1b0:	4649      	mov	r1, r9
 800b1b2:	4642      	mov	r2, r8
 800b1b4:	4658      	mov	r0, fp
 800b1b6:	f000 fcff 	bl	800bbb8 <__lshift>
 800b1ba:	4681      	mov	r9, r0
 800b1bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	dd05      	ble.n	800b1ce <_dtoa_r+0x84e>
 800b1c2:	4621      	mov	r1, r4
 800b1c4:	461a      	mov	r2, r3
 800b1c6:	4658      	mov	r0, fp
 800b1c8:	f000 fcf6 	bl	800bbb8 <__lshift>
 800b1cc:	4604      	mov	r4, r0
 800b1ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d053      	beq.n	800b27c <_dtoa_r+0x8fc>
 800b1d4:	4621      	mov	r1, r4
 800b1d6:	4648      	mov	r0, r9
 800b1d8:	f000 fd5a 	bl	800bc90 <__mcmp>
 800b1dc:	2800      	cmp	r0, #0
 800b1de:	da4d      	bge.n	800b27c <_dtoa_r+0x8fc>
 800b1e0:	1e7b      	subs	r3, r7, #1
 800b1e2:	4649      	mov	r1, r9
 800b1e4:	9304      	str	r3, [sp, #16]
 800b1e6:	220a      	movs	r2, #10
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	4658      	mov	r0, fp
 800b1ec:	f000 faf0 	bl	800b7d0 <__multadd>
 800b1f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1f2:	4681      	mov	r9, r0
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	f000 816c 	beq.w	800b4d2 <_dtoa_r+0xb52>
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	4629      	mov	r1, r5
 800b1fe:	220a      	movs	r2, #10
 800b200:	4658      	mov	r0, fp
 800b202:	f000 fae5 	bl	800b7d0 <__multadd>
 800b206:	9b08      	ldr	r3, [sp, #32]
 800b208:	4605      	mov	r5, r0
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	dc61      	bgt.n	800b2d2 <_dtoa_r+0x952>
 800b20e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b210:	2b02      	cmp	r3, #2
 800b212:	dc3b      	bgt.n	800b28c <_dtoa_r+0x90c>
 800b214:	e05d      	b.n	800b2d2 <_dtoa_r+0x952>
 800b216:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b218:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b21c:	e746      	b.n	800b0ac <_dtoa_r+0x72c>
 800b21e:	9b07      	ldr	r3, [sp, #28]
 800b220:	1e5c      	subs	r4, r3, #1
 800b222:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b224:	42a3      	cmp	r3, r4
 800b226:	bfbf      	itttt	lt
 800b228:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b22a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800b22c:	1ae3      	sublt	r3, r4, r3
 800b22e:	18d2      	addlt	r2, r2, r3
 800b230:	bfa8      	it	ge
 800b232:	1b1c      	subge	r4, r3, r4
 800b234:	9b07      	ldr	r3, [sp, #28]
 800b236:	bfbe      	ittt	lt
 800b238:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b23a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800b23c:	2400      	movlt	r4, #0
 800b23e:	2b00      	cmp	r3, #0
 800b240:	bfb5      	itete	lt
 800b242:	eba8 0603 	sublt.w	r6, r8, r3
 800b246:	4646      	movge	r6, r8
 800b248:	2300      	movlt	r3, #0
 800b24a:	9b07      	ldrge	r3, [sp, #28]
 800b24c:	e730      	b.n	800b0b0 <_dtoa_r+0x730>
 800b24e:	4646      	mov	r6, r8
 800b250:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b252:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b254:	e735      	b.n	800b0c2 <_dtoa_r+0x742>
 800b256:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b258:	e75c      	b.n	800b114 <_dtoa_r+0x794>
 800b25a:	2300      	movs	r3, #0
 800b25c:	e788      	b.n	800b170 <_dtoa_r+0x7f0>
 800b25e:	9b02      	ldr	r3, [sp, #8]
 800b260:	e786      	b.n	800b170 <_dtoa_r+0x7f0>
 800b262:	2300      	movs	r3, #0
 800b264:	930a      	str	r3, [sp, #40]	@ 0x28
 800b266:	e788      	b.n	800b17a <_dtoa_r+0x7fa>
 800b268:	d09f      	beq.n	800b1aa <_dtoa_r+0x82a>
 800b26a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b26c:	331c      	adds	r3, #28
 800b26e:	441a      	add	r2, r3
 800b270:	4498      	add	r8, r3
 800b272:	441e      	add	r6, r3
 800b274:	9209      	str	r2, [sp, #36]	@ 0x24
 800b276:	e798      	b.n	800b1aa <_dtoa_r+0x82a>
 800b278:	4603      	mov	r3, r0
 800b27a:	e7f6      	b.n	800b26a <_dtoa_r+0x8ea>
 800b27c:	9b07      	ldr	r3, [sp, #28]
 800b27e:	9704      	str	r7, [sp, #16]
 800b280:	2b00      	cmp	r3, #0
 800b282:	dc20      	bgt.n	800b2c6 <_dtoa_r+0x946>
 800b284:	9308      	str	r3, [sp, #32]
 800b286:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b288:	2b02      	cmp	r3, #2
 800b28a:	dd1e      	ble.n	800b2ca <_dtoa_r+0x94a>
 800b28c:	9b08      	ldr	r3, [sp, #32]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	f47f aebc 	bne.w	800b00c <_dtoa_r+0x68c>
 800b294:	4621      	mov	r1, r4
 800b296:	2205      	movs	r2, #5
 800b298:	4658      	mov	r0, fp
 800b29a:	f000 fa99 	bl	800b7d0 <__multadd>
 800b29e:	4601      	mov	r1, r0
 800b2a0:	4604      	mov	r4, r0
 800b2a2:	4648      	mov	r0, r9
 800b2a4:	f000 fcf4 	bl	800bc90 <__mcmp>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	f77f aeaf 	ble.w	800b00c <_dtoa_r+0x68c>
 800b2ae:	2331      	movs	r3, #49	@ 0x31
 800b2b0:	4656      	mov	r6, sl
 800b2b2:	f806 3b01 	strb.w	r3, [r6], #1
 800b2b6:	9b04      	ldr	r3, [sp, #16]
 800b2b8:	3301      	adds	r3, #1
 800b2ba:	9304      	str	r3, [sp, #16]
 800b2bc:	e6aa      	b.n	800b014 <_dtoa_r+0x694>
 800b2be:	9c07      	ldr	r4, [sp, #28]
 800b2c0:	9704      	str	r7, [sp, #16]
 800b2c2:	4625      	mov	r5, r4
 800b2c4:	e7f3      	b.n	800b2ae <_dtoa_r+0x92e>
 800b2c6:	9b07      	ldr	r3, [sp, #28]
 800b2c8:	9308      	str	r3, [sp, #32]
 800b2ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	f000 8104 	beq.w	800b4da <_dtoa_r+0xb5a>
 800b2d2:	2e00      	cmp	r6, #0
 800b2d4:	dd05      	ble.n	800b2e2 <_dtoa_r+0x962>
 800b2d6:	4629      	mov	r1, r5
 800b2d8:	4632      	mov	r2, r6
 800b2da:	4658      	mov	r0, fp
 800b2dc:	f000 fc6c 	bl	800bbb8 <__lshift>
 800b2e0:	4605      	mov	r5, r0
 800b2e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d05a      	beq.n	800b39e <_dtoa_r+0xa1e>
 800b2e8:	4658      	mov	r0, fp
 800b2ea:	6869      	ldr	r1, [r5, #4]
 800b2ec:	f000 fa0e 	bl	800b70c <_Balloc>
 800b2f0:	4606      	mov	r6, r0
 800b2f2:	b928      	cbnz	r0, 800b300 <_dtoa_r+0x980>
 800b2f4:	4602      	mov	r2, r0
 800b2f6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b2fa:	4b83      	ldr	r3, [pc, #524]	@ (800b508 <_dtoa_r+0xb88>)
 800b2fc:	f7ff bb54 	b.w	800a9a8 <_dtoa_r+0x28>
 800b300:	692a      	ldr	r2, [r5, #16]
 800b302:	f105 010c 	add.w	r1, r5, #12
 800b306:	3202      	adds	r2, #2
 800b308:	0092      	lsls	r2, r2, #2
 800b30a:	300c      	adds	r0, #12
 800b30c:	f002 f932 	bl	800d574 <memcpy>
 800b310:	2201      	movs	r2, #1
 800b312:	4631      	mov	r1, r6
 800b314:	4658      	mov	r0, fp
 800b316:	f000 fc4f 	bl	800bbb8 <__lshift>
 800b31a:	462f      	mov	r7, r5
 800b31c:	4605      	mov	r5, r0
 800b31e:	f10a 0301 	add.w	r3, sl, #1
 800b322:	9307      	str	r3, [sp, #28]
 800b324:	9b08      	ldr	r3, [sp, #32]
 800b326:	4453      	add	r3, sl
 800b328:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b32a:	9b02      	ldr	r3, [sp, #8]
 800b32c:	f003 0301 	and.w	r3, r3, #1
 800b330:	930a      	str	r3, [sp, #40]	@ 0x28
 800b332:	9b07      	ldr	r3, [sp, #28]
 800b334:	4621      	mov	r1, r4
 800b336:	3b01      	subs	r3, #1
 800b338:	4648      	mov	r0, r9
 800b33a:	9302      	str	r3, [sp, #8]
 800b33c:	f7ff fa96 	bl	800a86c <quorem>
 800b340:	4639      	mov	r1, r7
 800b342:	9008      	str	r0, [sp, #32]
 800b344:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b348:	4648      	mov	r0, r9
 800b34a:	f000 fca1 	bl	800bc90 <__mcmp>
 800b34e:	462a      	mov	r2, r5
 800b350:	9009      	str	r0, [sp, #36]	@ 0x24
 800b352:	4621      	mov	r1, r4
 800b354:	4658      	mov	r0, fp
 800b356:	f000 fcb7 	bl	800bcc8 <__mdiff>
 800b35a:	68c2      	ldr	r2, [r0, #12]
 800b35c:	4606      	mov	r6, r0
 800b35e:	bb02      	cbnz	r2, 800b3a2 <_dtoa_r+0xa22>
 800b360:	4601      	mov	r1, r0
 800b362:	4648      	mov	r0, r9
 800b364:	f000 fc94 	bl	800bc90 <__mcmp>
 800b368:	4602      	mov	r2, r0
 800b36a:	4631      	mov	r1, r6
 800b36c:	4658      	mov	r0, fp
 800b36e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b370:	f000 fa0c 	bl	800b78c <_Bfree>
 800b374:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b376:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b378:	9e07      	ldr	r6, [sp, #28]
 800b37a:	ea43 0102 	orr.w	r1, r3, r2
 800b37e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b380:	4319      	orrs	r1, r3
 800b382:	d110      	bne.n	800b3a6 <_dtoa_r+0xa26>
 800b384:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b388:	d029      	beq.n	800b3de <_dtoa_r+0xa5e>
 800b38a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	dd02      	ble.n	800b396 <_dtoa_r+0xa16>
 800b390:	9b08      	ldr	r3, [sp, #32]
 800b392:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b396:	9b02      	ldr	r3, [sp, #8]
 800b398:	f883 8000 	strb.w	r8, [r3]
 800b39c:	e63b      	b.n	800b016 <_dtoa_r+0x696>
 800b39e:	4628      	mov	r0, r5
 800b3a0:	e7bb      	b.n	800b31a <_dtoa_r+0x99a>
 800b3a2:	2201      	movs	r2, #1
 800b3a4:	e7e1      	b.n	800b36a <_dtoa_r+0x9ea>
 800b3a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	db04      	blt.n	800b3b6 <_dtoa_r+0xa36>
 800b3ac:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800b3ae:	430b      	orrs	r3, r1
 800b3b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b3b2:	430b      	orrs	r3, r1
 800b3b4:	d120      	bne.n	800b3f8 <_dtoa_r+0xa78>
 800b3b6:	2a00      	cmp	r2, #0
 800b3b8:	dded      	ble.n	800b396 <_dtoa_r+0xa16>
 800b3ba:	4649      	mov	r1, r9
 800b3bc:	2201      	movs	r2, #1
 800b3be:	4658      	mov	r0, fp
 800b3c0:	f000 fbfa 	bl	800bbb8 <__lshift>
 800b3c4:	4621      	mov	r1, r4
 800b3c6:	4681      	mov	r9, r0
 800b3c8:	f000 fc62 	bl	800bc90 <__mcmp>
 800b3cc:	2800      	cmp	r0, #0
 800b3ce:	dc03      	bgt.n	800b3d8 <_dtoa_r+0xa58>
 800b3d0:	d1e1      	bne.n	800b396 <_dtoa_r+0xa16>
 800b3d2:	f018 0f01 	tst.w	r8, #1
 800b3d6:	d0de      	beq.n	800b396 <_dtoa_r+0xa16>
 800b3d8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b3dc:	d1d8      	bne.n	800b390 <_dtoa_r+0xa10>
 800b3de:	2339      	movs	r3, #57	@ 0x39
 800b3e0:	9a02      	ldr	r2, [sp, #8]
 800b3e2:	7013      	strb	r3, [r2, #0]
 800b3e4:	4633      	mov	r3, r6
 800b3e6:	461e      	mov	r6, r3
 800b3e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b3ec:	3b01      	subs	r3, #1
 800b3ee:	2a39      	cmp	r2, #57	@ 0x39
 800b3f0:	d052      	beq.n	800b498 <_dtoa_r+0xb18>
 800b3f2:	3201      	adds	r2, #1
 800b3f4:	701a      	strb	r2, [r3, #0]
 800b3f6:	e60e      	b.n	800b016 <_dtoa_r+0x696>
 800b3f8:	2a00      	cmp	r2, #0
 800b3fa:	dd07      	ble.n	800b40c <_dtoa_r+0xa8c>
 800b3fc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b400:	d0ed      	beq.n	800b3de <_dtoa_r+0xa5e>
 800b402:	9a02      	ldr	r2, [sp, #8]
 800b404:	f108 0301 	add.w	r3, r8, #1
 800b408:	7013      	strb	r3, [r2, #0]
 800b40a:	e604      	b.n	800b016 <_dtoa_r+0x696>
 800b40c:	9b07      	ldr	r3, [sp, #28]
 800b40e:	9a07      	ldr	r2, [sp, #28]
 800b410:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b414:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b416:	4293      	cmp	r3, r2
 800b418:	d028      	beq.n	800b46c <_dtoa_r+0xaec>
 800b41a:	4649      	mov	r1, r9
 800b41c:	2300      	movs	r3, #0
 800b41e:	220a      	movs	r2, #10
 800b420:	4658      	mov	r0, fp
 800b422:	f000 f9d5 	bl	800b7d0 <__multadd>
 800b426:	42af      	cmp	r7, r5
 800b428:	4681      	mov	r9, r0
 800b42a:	f04f 0300 	mov.w	r3, #0
 800b42e:	f04f 020a 	mov.w	r2, #10
 800b432:	4639      	mov	r1, r7
 800b434:	4658      	mov	r0, fp
 800b436:	d107      	bne.n	800b448 <_dtoa_r+0xac8>
 800b438:	f000 f9ca 	bl	800b7d0 <__multadd>
 800b43c:	4607      	mov	r7, r0
 800b43e:	4605      	mov	r5, r0
 800b440:	9b07      	ldr	r3, [sp, #28]
 800b442:	3301      	adds	r3, #1
 800b444:	9307      	str	r3, [sp, #28]
 800b446:	e774      	b.n	800b332 <_dtoa_r+0x9b2>
 800b448:	f000 f9c2 	bl	800b7d0 <__multadd>
 800b44c:	4629      	mov	r1, r5
 800b44e:	4607      	mov	r7, r0
 800b450:	2300      	movs	r3, #0
 800b452:	220a      	movs	r2, #10
 800b454:	4658      	mov	r0, fp
 800b456:	f000 f9bb 	bl	800b7d0 <__multadd>
 800b45a:	4605      	mov	r5, r0
 800b45c:	e7f0      	b.n	800b440 <_dtoa_r+0xac0>
 800b45e:	9b08      	ldr	r3, [sp, #32]
 800b460:	2700      	movs	r7, #0
 800b462:	2b00      	cmp	r3, #0
 800b464:	bfcc      	ite	gt
 800b466:	461e      	movgt	r6, r3
 800b468:	2601      	movle	r6, #1
 800b46a:	4456      	add	r6, sl
 800b46c:	4649      	mov	r1, r9
 800b46e:	2201      	movs	r2, #1
 800b470:	4658      	mov	r0, fp
 800b472:	f000 fba1 	bl	800bbb8 <__lshift>
 800b476:	4621      	mov	r1, r4
 800b478:	4681      	mov	r9, r0
 800b47a:	f000 fc09 	bl	800bc90 <__mcmp>
 800b47e:	2800      	cmp	r0, #0
 800b480:	dcb0      	bgt.n	800b3e4 <_dtoa_r+0xa64>
 800b482:	d102      	bne.n	800b48a <_dtoa_r+0xb0a>
 800b484:	f018 0f01 	tst.w	r8, #1
 800b488:	d1ac      	bne.n	800b3e4 <_dtoa_r+0xa64>
 800b48a:	4633      	mov	r3, r6
 800b48c:	461e      	mov	r6, r3
 800b48e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b492:	2a30      	cmp	r2, #48	@ 0x30
 800b494:	d0fa      	beq.n	800b48c <_dtoa_r+0xb0c>
 800b496:	e5be      	b.n	800b016 <_dtoa_r+0x696>
 800b498:	459a      	cmp	sl, r3
 800b49a:	d1a4      	bne.n	800b3e6 <_dtoa_r+0xa66>
 800b49c:	9b04      	ldr	r3, [sp, #16]
 800b49e:	3301      	adds	r3, #1
 800b4a0:	9304      	str	r3, [sp, #16]
 800b4a2:	2331      	movs	r3, #49	@ 0x31
 800b4a4:	f88a 3000 	strb.w	r3, [sl]
 800b4a8:	e5b5      	b.n	800b016 <_dtoa_r+0x696>
 800b4aa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b4ac:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b50c <_dtoa_r+0xb8c>
 800b4b0:	b11b      	cbz	r3, 800b4ba <_dtoa_r+0xb3a>
 800b4b2:	f10a 0308 	add.w	r3, sl, #8
 800b4b6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b4b8:	6013      	str	r3, [r2, #0]
 800b4ba:	4650      	mov	r0, sl
 800b4bc:	b017      	add	sp, #92	@ 0x5c
 800b4be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b4c4:	2b01      	cmp	r3, #1
 800b4c6:	f77f ae3d 	ble.w	800b144 <_dtoa_r+0x7c4>
 800b4ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4cc:	930a      	str	r3, [sp, #40]	@ 0x28
 800b4ce:	2001      	movs	r0, #1
 800b4d0:	e65b      	b.n	800b18a <_dtoa_r+0x80a>
 800b4d2:	9b08      	ldr	r3, [sp, #32]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	f77f aed6 	ble.w	800b286 <_dtoa_r+0x906>
 800b4da:	4656      	mov	r6, sl
 800b4dc:	4621      	mov	r1, r4
 800b4de:	4648      	mov	r0, r9
 800b4e0:	f7ff f9c4 	bl	800a86c <quorem>
 800b4e4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b4e8:	9b08      	ldr	r3, [sp, #32]
 800b4ea:	f806 8b01 	strb.w	r8, [r6], #1
 800b4ee:	eba6 020a 	sub.w	r2, r6, sl
 800b4f2:	4293      	cmp	r3, r2
 800b4f4:	ddb3      	ble.n	800b45e <_dtoa_r+0xade>
 800b4f6:	4649      	mov	r1, r9
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	220a      	movs	r2, #10
 800b4fc:	4658      	mov	r0, fp
 800b4fe:	f000 f967 	bl	800b7d0 <__multadd>
 800b502:	4681      	mov	r9, r0
 800b504:	e7ea      	b.n	800b4dc <_dtoa_r+0xb5c>
 800b506:	bf00      	nop
 800b508:	08011043 	.word	0x08011043
 800b50c:	08010fc7 	.word	0x08010fc7

0800b510 <_free_r>:
 800b510:	b538      	push	{r3, r4, r5, lr}
 800b512:	4605      	mov	r5, r0
 800b514:	2900      	cmp	r1, #0
 800b516:	d040      	beq.n	800b59a <_free_r+0x8a>
 800b518:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b51c:	1f0c      	subs	r4, r1, #4
 800b51e:	2b00      	cmp	r3, #0
 800b520:	bfb8      	it	lt
 800b522:	18e4      	addlt	r4, r4, r3
 800b524:	f000 f8e6 	bl	800b6f4 <__malloc_lock>
 800b528:	4a1c      	ldr	r2, [pc, #112]	@ (800b59c <_free_r+0x8c>)
 800b52a:	6813      	ldr	r3, [r2, #0]
 800b52c:	b933      	cbnz	r3, 800b53c <_free_r+0x2c>
 800b52e:	6063      	str	r3, [r4, #4]
 800b530:	6014      	str	r4, [r2, #0]
 800b532:	4628      	mov	r0, r5
 800b534:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b538:	f000 b8e2 	b.w	800b700 <__malloc_unlock>
 800b53c:	42a3      	cmp	r3, r4
 800b53e:	d908      	bls.n	800b552 <_free_r+0x42>
 800b540:	6820      	ldr	r0, [r4, #0]
 800b542:	1821      	adds	r1, r4, r0
 800b544:	428b      	cmp	r3, r1
 800b546:	bf01      	itttt	eq
 800b548:	6819      	ldreq	r1, [r3, #0]
 800b54a:	685b      	ldreq	r3, [r3, #4]
 800b54c:	1809      	addeq	r1, r1, r0
 800b54e:	6021      	streq	r1, [r4, #0]
 800b550:	e7ed      	b.n	800b52e <_free_r+0x1e>
 800b552:	461a      	mov	r2, r3
 800b554:	685b      	ldr	r3, [r3, #4]
 800b556:	b10b      	cbz	r3, 800b55c <_free_r+0x4c>
 800b558:	42a3      	cmp	r3, r4
 800b55a:	d9fa      	bls.n	800b552 <_free_r+0x42>
 800b55c:	6811      	ldr	r1, [r2, #0]
 800b55e:	1850      	adds	r0, r2, r1
 800b560:	42a0      	cmp	r0, r4
 800b562:	d10b      	bne.n	800b57c <_free_r+0x6c>
 800b564:	6820      	ldr	r0, [r4, #0]
 800b566:	4401      	add	r1, r0
 800b568:	1850      	adds	r0, r2, r1
 800b56a:	4283      	cmp	r3, r0
 800b56c:	6011      	str	r1, [r2, #0]
 800b56e:	d1e0      	bne.n	800b532 <_free_r+0x22>
 800b570:	6818      	ldr	r0, [r3, #0]
 800b572:	685b      	ldr	r3, [r3, #4]
 800b574:	4408      	add	r0, r1
 800b576:	6010      	str	r0, [r2, #0]
 800b578:	6053      	str	r3, [r2, #4]
 800b57a:	e7da      	b.n	800b532 <_free_r+0x22>
 800b57c:	d902      	bls.n	800b584 <_free_r+0x74>
 800b57e:	230c      	movs	r3, #12
 800b580:	602b      	str	r3, [r5, #0]
 800b582:	e7d6      	b.n	800b532 <_free_r+0x22>
 800b584:	6820      	ldr	r0, [r4, #0]
 800b586:	1821      	adds	r1, r4, r0
 800b588:	428b      	cmp	r3, r1
 800b58a:	bf01      	itttt	eq
 800b58c:	6819      	ldreq	r1, [r3, #0]
 800b58e:	685b      	ldreq	r3, [r3, #4]
 800b590:	1809      	addeq	r1, r1, r0
 800b592:	6021      	streq	r1, [r4, #0]
 800b594:	6063      	str	r3, [r4, #4]
 800b596:	6054      	str	r4, [r2, #4]
 800b598:	e7cb      	b.n	800b532 <_free_r+0x22>
 800b59a:	bd38      	pop	{r3, r4, r5, pc}
 800b59c:	200005dc 	.word	0x200005dc

0800b5a0 <malloc>:
 800b5a0:	4b02      	ldr	r3, [pc, #8]	@ (800b5ac <malloc+0xc>)
 800b5a2:	4601      	mov	r1, r0
 800b5a4:	6818      	ldr	r0, [r3, #0]
 800b5a6:	f000 b825 	b.w	800b5f4 <_malloc_r>
 800b5aa:	bf00      	nop
 800b5ac:	20000020 	.word	0x20000020

0800b5b0 <sbrk_aligned>:
 800b5b0:	b570      	push	{r4, r5, r6, lr}
 800b5b2:	4e0f      	ldr	r6, [pc, #60]	@ (800b5f0 <sbrk_aligned+0x40>)
 800b5b4:	460c      	mov	r4, r1
 800b5b6:	6831      	ldr	r1, [r6, #0]
 800b5b8:	4605      	mov	r5, r0
 800b5ba:	b911      	cbnz	r1, 800b5c2 <sbrk_aligned+0x12>
 800b5bc:	f001 ffca 	bl	800d554 <_sbrk_r>
 800b5c0:	6030      	str	r0, [r6, #0]
 800b5c2:	4621      	mov	r1, r4
 800b5c4:	4628      	mov	r0, r5
 800b5c6:	f001 ffc5 	bl	800d554 <_sbrk_r>
 800b5ca:	1c43      	adds	r3, r0, #1
 800b5cc:	d103      	bne.n	800b5d6 <sbrk_aligned+0x26>
 800b5ce:	f04f 34ff 	mov.w	r4, #4294967295
 800b5d2:	4620      	mov	r0, r4
 800b5d4:	bd70      	pop	{r4, r5, r6, pc}
 800b5d6:	1cc4      	adds	r4, r0, #3
 800b5d8:	f024 0403 	bic.w	r4, r4, #3
 800b5dc:	42a0      	cmp	r0, r4
 800b5de:	d0f8      	beq.n	800b5d2 <sbrk_aligned+0x22>
 800b5e0:	1a21      	subs	r1, r4, r0
 800b5e2:	4628      	mov	r0, r5
 800b5e4:	f001 ffb6 	bl	800d554 <_sbrk_r>
 800b5e8:	3001      	adds	r0, #1
 800b5ea:	d1f2      	bne.n	800b5d2 <sbrk_aligned+0x22>
 800b5ec:	e7ef      	b.n	800b5ce <sbrk_aligned+0x1e>
 800b5ee:	bf00      	nop
 800b5f0:	200005d8 	.word	0x200005d8

0800b5f4 <_malloc_r>:
 800b5f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5f8:	1ccd      	adds	r5, r1, #3
 800b5fa:	f025 0503 	bic.w	r5, r5, #3
 800b5fe:	3508      	adds	r5, #8
 800b600:	2d0c      	cmp	r5, #12
 800b602:	bf38      	it	cc
 800b604:	250c      	movcc	r5, #12
 800b606:	2d00      	cmp	r5, #0
 800b608:	4606      	mov	r6, r0
 800b60a:	db01      	blt.n	800b610 <_malloc_r+0x1c>
 800b60c:	42a9      	cmp	r1, r5
 800b60e:	d904      	bls.n	800b61a <_malloc_r+0x26>
 800b610:	230c      	movs	r3, #12
 800b612:	6033      	str	r3, [r6, #0]
 800b614:	2000      	movs	r0, #0
 800b616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b61a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b6f0 <_malloc_r+0xfc>
 800b61e:	f000 f869 	bl	800b6f4 <__malloc_lock>
 800b622:	f8d8 3000 	ldr.w	r3, [r8]
 800b626:	461c      	mov	r4, r3
 800b628:	bb44      	cbnz	r4, 800b67c <_malloc_r+0x88>
 800b62a:	4629      	mov	r1, r5
 800b62c:	4630      	mov	r0, r6
 800b62e:	f7ff ffbf 	bl	800b5b0 <sbrk_aligned>
 800b632:	1c43      	adds	r3, r0, #1
 800b634:	4604      	mov	r4, r0
 800b636:	d158      	bne.n	800b6ea <_malloc_r+0xf6>
 800b638:	f8d8 4000 	ldr.w	r4, [r8]
 800b63c:	4627      	mov	r7, r4
 800b63e:	2f00      	cmp	r7, #0
 800b640:	d143      	bne.n	800b6ca <_malloc_r+0xd6>
 800b642:	2c00      	cmp	r4, #0
 800b644:	d04b      	beq.n	800b6de <_malloc_r+0xea>
 800b646:	6823      	ldr	r3, [r4, #0]
 800b648:	4639      	mov	r1, r7
 800b64a:	4630      	mov	r0, r6
 800b64c:	eb04 0903 	add.w	r9, r4, r3
 800b650:	f001 ff80 	bl	800d554 <_sbrk_r>
 800b654:	4581      	cmp	r9, r0
 800b656:	d142      	bne.n	800b6de <_malloc_r+0xea>
 800b658:	6821      	ldr	r1, [r4, #0]
 800b65a:	4630      	mov	r0, r6
 800b65c:	1a6d      	subs	r5, r5, r1
 800b65e:	4629      	mov	r1, r5
 800b660:	f7ff ffa6 	bl	800b5b0 <sbrk_aligned>
 800b664:	3001      	adds	r0, #1
 800b666:	d03a      	beq.n	800b6de <_malloc_r+0xea>
 800b668:	6823      	ldr	r3, [r4, #0]
 800b66a:	442b      	add	r3, r5
 800b66c:	6023      	str	r3, [r4, #0]
 800b66e:	f8d8 3000 	ldr.w	r3, [r8]
 800b672:	685a      	ldr	r2, [r3, #4]
 800b674:	bb62      	cbnz	r2, 800b6d0 <_malloc_r+0xdc>
 800b676:	f8c8 7000 	str.w	r7, [r8]
 800b67a:	e00f      	b.n	800b69c <_malloc_r+0xa8>
 800b67c:	6822      	ldr	r2, [r4, #0]
 800b67e:	1b52      	subs	r2, r2, r5
 800b680:	d420      	bmi.n	800b6c4 <_malloc_r+0xd0>
 800b682:	2a0b      	cmp	r2, #11
 800b684:	d917      	bls.n	800b6b6 <_malloc_r+0xc2>
 800b686:	1961      	adds	r1, r4, r5
 800b688:	42a3      	cmp	r3, r4
 800b68a:	6025      	str	r5, [r4, #0]
 800b68c:	bf18      	it	ne
 800b68e:	6059      	strne	r1, [r3, #4]
 800b690:	6863      	ldr	r3, [r4, #4]
 800b692:	bf08      	it	eq
 800b694:	f8c8 1000 	streq.w	r1, [r8]
 800b698:	5162      	str	r2, [r4, r5]
 800b69a:	604b      	str	r3, [r1, #4]
 800b69c:	4630      	mov	r0, r6
 800b69e:	f000 f82f 	bl	800b700 <__malloc_unlock>
 800b6a2:	f104 000b 	add.w	r0, r4, #11
 800b6a6:	1d23      	adds	r3, r4, #4
 800b6a8:	f020 0007 	bic.w	r0, r0, #7
 800b6ac:	1ac2      	subs	r2, r0, r3
 800b6ae:	bf1c      	itt	ne
 800b6b0:	1a1b      	subne	r3, r3, r0
 800b6b2:	50a3      	strne	r3, [r4, r2]
 800b6b4:	e7af      	b.n	800b616 <_malloc_r+0x22>
 800b6b6:	6862      	ldr	r2, [r4, #4]
 800b6b8:	42a3      	cmp	r3, r4
 800b6ba:	bf0c      	ite	eq
 800b6bc:	f8c8 2000 	streq.w	r2, [r8]
 800b6c0:	605a      	strne	r2, [r3, #4]
 800b6c2:	e7eb      	b.n	800b69c <_malloc_r+0xa8>
 800b6c4:	4623      	mov	r3, r4
 800b6c6:	6864      	ldr	r4, [r4, #4]
 800b6c8:	e7ae      	b.n	800b628 <_malloc_r+0x34>
 800b6ca:	463c      	mov	r4, r7
 800b6cc:	687f      	ldr	r7, [r7, #4]
 800b6ce:	e7b6      	b.n	800b63e <_malloc_r+0x4a>
 800b6d0:	461a      	mov	r2, r3
 800b6d2:	685b      	ldr	r3, [r3, #4]
 800b6d4:	42a3      	cmp	r3, r4
 800b6d6:	d1fb      	bne.n	800b6d0 <_malloc_r+0xdc>
 800b6d8:	2300      	movs	r3, #0
 800b6da:	6053      	str	r3, [r2, #4]
 800b6dc:	e7de      	b.n	800b69c <_malloc_r+0xa8>
 800b6de:	230c      	movs	r3, #12
 800b6e0:	4630      	mov	r0, r6
 800b6e2:	6033      	str	r3, [r6, #0]
 800b6e4:	f000 f80c 	bl	800b700 <__malloc_unlock>
 800b6e8:	e794      	b.n	800b614 <_malloc_r+0x20>
 800b6ea:	6005      	str	r5, [r0, #0]
 800b6ec:	e7d6      	b.n	800b69c <_malloc_r+0xa8>
 800b6ee:	bf00      	nop
 800b6f0:	200005dc 	.word	0x200005dc

0800b6f4 <__malloc_lock>:
 800b6f4:	4801      	ldr	r0, [pc, #4]	@ (800b6fc <__malloc_lock+0x8>)
 800b6f6:	f7ff b8a4 	b.w	800a842 <__retarget_lock_acquire_recursive>
 800b6fa:	bf00      	nop
 800b6fc:	200005d4 	.word	0x200005d4

0800b700 <__malloc_unlock>:
 800b700:	4801      	ldr	r0, [pc, #4]	@ (800b708 <__malloc_unlock+0x8>)
 800b702:	f7ff b89f 	b.w	800a844 <__retarget_lock_release_recursive>
 800b706:	bf00      	nop
 800b708:	200005d4 	.word	0x200005d4

0800b70c <_Balloc>:
 800b70c:	b570      	push	{r4, r5, r6, lr}
 800b70e:	69c6      	ldr	r6, [r0, #28]
 800b710:	4604      	mov	r4, r0
 800b712:	460d      	mov	r5, r1
 800b714:	b976      	cbnz	r6, 800b734 <_Balloc+0x28>
 800b716:	2010      	movs	r0, #16
 800b718:	f7ff ff42 	bl	800b5a0 <malloc>
 800b71c:	4602      	mov	r2, r0
 800b71e:	61e0      	str	r0, [r4, #28]
 800b720:	b920      	cbnz	r0, 800b72c <_Balloc+0x20>
 800b722:	216b      	movs	r1, #107	@ 0x6b
 800b724:	4b17      	ldr	r3, [pc, #92]	@ (800b784 <_Balloc+0x78>)
 800b726:	4818      	ldr	r0, [pc, #96]	@ (800b788 <_Balloc+0x7c>)
 800b728:	f001 ff38 	bl	800d59c <__assert_func>
 800b72c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b730:	6006      	str	r6, [r0, #0]
 800b732:	60c6      	str	r6, [r0, #12]
 800b734:	69e6      	ldr	r6, [r4, #28]
 800b736:	68f3      	ldr	r3, [r6, #12]
 800b738:	b183      	cbz	r3, 800b75c <_Balloc+0x50>
 800b73a:	69e3      	ldr	r3, [r4, #28]
 800b73c:	68db      	ldr	r3, [r3, #12]
 800b73e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b742:	b9b8      	cbnz	r0, 800b774 <_Balloc+0x68>
 800b744:	2101      	movs	r1, #1
 800b746:	fa01 f605 	lsl.w	r6, r1, r5
 800b74a:	1d72      	adds	r2, r6, #5
 800b74c:	4620      	mov	r0, r4
 800b74e:	0092      	lsls	r2, r2, #2
 800b750:	f001 ff42 	bl	800d5d8 <_calloc_r>
 800b754:	b160      	cbz	r0, 800b770 <_Balloc+0x64>
 800b756:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b75a:	e00e      	b.n	800b77a <_Balloc+0x6e>
 800b75c:	2221      	movs	r2, #33	@ 0x21
 800b75e:	2104      	movs	r1, #4
 800b760:	4620      	mov	r0, r4
 800b762:	f001 ff39 	bl	800d5d8 <_calloc_r>
 800b766:	69e3      	ldr	r3, [r4, #28]
 800b768:	60f0      	str	r0, [r6, #12]
 800b76a:	68db      	ldr	r3, [r3, #12]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d1e4      	bne.n	800b73a <_Balloc+0x2e>
 800b770:	2000      	movs	r0, #0
 800b772:	bd70      	pop	{r4, r5, r6, pc}
 800b774:	6802      	ldr	r2, [r0, #0]
 800b776:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b77a:	2300      	movs	r3, #0
 800b77c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b780:	e7f7      	b.n	800b772 <_Balloc+0x66>
 800b782:	bf00      	nop
 800b784:	08010fd4 	.word	0x08010fd4
 800b788:	08011054 	.word	0x08011054

0800b78c <_Bfree>:
 800b78c:	b570      	push	{r4, r5, r6, lr}
 800b78e:	69c6      	ldr	r6, [r0, #28]
 800b790:	4605      	mov	r5, r0
 800b792:	460c      	mov	r4, r1
 800b794:	b976      	cbnz	r6, 800b7b4 <_Bfree+0x28>
 800b796:	2010      	movs	r0, #16
 800b798:	f7ff ff02 	bl	800b5a0 <malloc>
 800b79c:	4602      	mov	r2, r0
 800b79e:	61e8      	str	r0, [r5, #28]
 800b7a0:	b920      	cbnz	r0, 800b7ac <_Bfree+0x20>
 800b7a2:	218f      	movs	r1, #143	@ 0x8f
 800b7a4:	4b08      	ldr	r3, [pc, #32]	@ (800b7c8 <_Bfree+0x3c>)
 800b7a6:	4809      	ldr	r0, [pc, #36]	@ (800b7cc <_Bfree+0x40>)
 800b7a8:	f001 fef8 	bl	800d59c <__assert_func>
 800b7ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7b0:	6006      	str	r6, [r0, #0]
 800b7b2:	60c6      	str	r6, [r0, #12]
 800b7b4:	b13c      	cbz	r4, 800b7c6 <_Bfree+0x3a>
 800b7b6:	69eb      	ldr	r3, [r5, #28]
 800b7b8:	6862      	ldr	r2, [r4, #4]
 800b7ba:	68db      	ldr	r3, [r3, #12]
 800b7bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b7c0:	6021      	str	r1, [r4, #0]
 800b7c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b7c6:	bd70      	pop	{r4, r5, r6, pc}
 800b7c8:	08010fd4 	.word	0x08010fd4
 800b7cc:	08011054 	.word	0x08011054

0800b7d0 <__multadd>:
 800b7d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7d4:	4607      	mov	r7, r0
 800b7d6:	460c      	mov	r4, r1
 800b7d8:	461e      	mov	r6, r3
 800b7da:	2000      	movs	r0, #0
 800b7dc:	690d      	ldr	r5, [r1, #16]
 800b7de:	f101 0c14 	add.w	ip, r1, #20
 800b7e2:	f8dc 3000 	ldr.w	r3, [ip]
 800b7e6:	3001      	adds	r0, #1
 800b7e8:	b299      	uxth	r1, r3
 800b7ea:	fb02 6101 	mla	r1, r2, r1, r6
 800b7ee:	0c1e      	lsrs	r6, r3, #16
 800b7f0:	0c0b      	lsrs	r3, r1, #16
 800b7f2:	fb02 3306 	mla	r3, r2, r6, r3
 800b7f6:	b289      	uxth	r1, r1
 800b7f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b7fc:	4285      	cmp	r5, r0
 800b7fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b802:	f84c 1b04 	str.w	r1, [ip], #4
 800b806:	dcec      	bgt.n	800b7e2 <__multadd+0x12>
 800b808:	b30e      	cbz	r6, 800b84e <__multadd+0x7e>
 800b80a:	68a3      	ldr	r3, [r4, #8]
 800b80c:	42ab      	cmp	r3, r5
 800b80e:	dc19      	bgt.n	800b844 <__multadd+0x74>
 800b810:	6861      	ldr	r1, [r4, #4]
 800b812:	4638      	mov	r0, r7
 800b814:	3101      	adds	r1, #1
 800b816:	f7ff ff79 	bl	800b70c <_Balloc>
 800b81a:	4680      	mov	r8, r0
 800b81c:	b928      	cbnz	r0, 800b82a <__multadd+0x5a>
 800b81e:	4602      	mov	r2, r0
 800b820:	21ba      	movs	r1, #186	@ 0xba
 800b822:	4b0c      	ldr	r3, [pc, #48]	@ (800b854 <__multadd+0x84>)
 800b824:	480c      	ldr	r0, [pc, #48]	@ (800b858 <__multadd+0x88>)
 800b826:	f001 feb9 	bl	800d59c <__assert_func>
 800b82a:	6922      	ldr	r2, [r4, #16]
 800b82c:	f104 010c 	add.w	r1, r4, #12
 800b830:	3202      	adds	r2, #2
 800b832:	0092      	lsls	r2, r2, #2
 800b834:	300c      	adds	r0, #12
 800b836:	f001 fe9d 	bl	800d574 <memcpy>
 800b83a:	4621      	mov	r1, r4
 800b83c:	4638      	mov	r0, r7
 800b83e:	f7ff ffa5 	bl	800b78c <_Bfree>
 800b842:	4644      	mov	r4, r8
 800b844:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b848:	3501      	adds	r5, #1
 800b84a:	615e      	str	r6, [r3, #20]
 800b84c:	6125      	str	r5, [r4, #16]
 800b84e:	4620      	mov	r0, r4
 800b850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b854:	08011043 	.word	0x08011043
 800b858:	08011054 	.word	0x08011054

0800b85c <__s2b>:
 800b85c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b860:	4615      	mov	r5, r2
 800b862:	2209      	movs	r2, #9
 800b864:	461f      	mov	r7, r3
 800b866:	3308      	adds	r3, #8
 800b868:	460c      	mov	r4, r1
 800b86a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b86e:	4606      	mov	r6, r0
 800b870:	2201      	movs	r2, #1
 800b872:	2100      	movs	r1, #0
 800b874:	429a      	cmp	r2, r3
 800b876:	db09      	blt.n	800b88c <__s2b+0x30>
 800b878:	4630      	mov	r0, r6
 800b87a:	f7ff ff47 	bl	800b70c <_Balloc>
 800b87e:	b940      	cbnz	r0, 800b892 <__s2b+0x36>
 800b880:	4602      	mov	r2, r0
 800b882:	21d3      	movs	r1, #211	@ 0xd3
 800b884:	4b18      	ldr	r3, [pc, #96]	@ (800b8e8 <__s2b+0x8c>)
 800b886:	4819      	ldr	r0, [pc, #100]	@ (800b8ec <__s2b+0x90>)
 800b888:	f001 fe88 	bl	800d59c <__assert_func>
 800b88c:	0052      	lsls	r2, r2, #1
 800b88e:	3101      	adds	r1, #1
 800b890:	e7f0      	b.n	800b874 <__s2b+0x18>
 800b892:	9b08      	ldr	r3, [sp, #32]
 800b894:	2d09      	cmp	r5, #9
 800b896:	6143      	str	r3, [r0, #20]
 800b898:	f04f 0301 	mov.w	r3, #1
 800b89c:	6103      	str	r3, [r0, #16]
 800b89e:	dd16      	ble.n	800b8ce <__s2b+0x72>
 800b8a0:	f104 0909 	add.w	r9, r4, #9
 800b8a4:	46c8      	mov	r8, r9
 800b8a6:	442c      	add	r4, r5
 800b8a8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b8ac:	4601      	mov	r1, r0
 800b8ae:	220a      	movs	r2, #10
 800b8b0:	4630      	mov	r0, r6
 800b8b2:	3b30      	subs	r3, #48	@ 0x30
 800b8b4:	f7ff ff8c 	bl	800b7d0 <__multadd>
 800b8b8:	45a0      	cmp	r8, r4
 800b8ba:	d1f5      	bne.n	800b8a8 <__s2b+0x4c>
 800b8bc:	f1a5 0408 	sub.w	r4, r5, #8
 800b8c0:	444c      	add	r4, r9
 800b8c2:	1b2d      	subs	r5, r5, r4
 800b8c4:	1963      	adds	r3, r4, r5
 800b8c6:	42bb      	cmp	r3, r7
 800b8c8:	db04      	blt.n	800b8d4 <__s2b+0x78>
 800b8ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8ce:	2509      	movs	r5, #9
 800b8d0:	340a      	adds	r4, #10
 800b8d2:	e7f6      	b.n	800b8c2 <__s2b+0x66>
 800b8d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b8d8:	4601      	mov	r1, r0
 800b8da:	220a      	movs	r2, #10
 800b8dc:	4630      	mov	r0, r6
 800b8de:	3b30      	subs	r3, #48	@ 0x30
 800b8e0:	f7ff ff76 	bl	800b7d0 <__multadd>
 800b8e4:	e7ee      	b.n	800b8c4 <__s2b+0x68>
 800b8e6:	bf00      	nop
 800b8e8:	08011043 	.word	0x08011043
 800b8ec:	08011054 	.word	0x08011054

0800b8f0 <__hi0bits>:
 800b8f0:	4603      	mov	r3, r0
 800b8f2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b8f6:	bf3a      	itte	cc
 800b8f8:	0403      	lslcc	r3, r0, #16
 800b8fa:	2010      	movcc	r0, #16
 800b8fc:	2000      	movcs	r0, #0
 800b8fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b902:	bf3c      	itt	cc
 800b904:	021b      	lslcc	r3, r3, #8
 800b906:	3008      	addcc	r0, #8
 800b908:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b90c:	bf3c      	itt	cc
 800b90e:	011b      	lslcc	r3, r3, #4
 800b910:	3004      	addcc	r0, #4
 800b912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b916:	bf3c      	itt	cc
 800b918:	009b      	lslcc	r3, r3, #2
 800b91a:	3002      	addcc	r0, #2
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	db05      	blt.n	800b92c <__hi0bits+0x3c>
 800b920:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b924:	f100 0001 	add.w	r0, r0, #1
 800b928:	bf08      	it	eq
 800b92a:	2020      	moveq	r0, #32
 800b92c:	4770      	bx	lr

0800b92e <__lo0bits>:
 800b92e:	6803      	ldr	r3, [r0, #0]
 800b930:	4602      	mov	r2, r0
 800b932:	f013 0007 	ands.w	r0, r3, #7
 800b936:	d00b      	beq.n	800b950 <__lo0bits+0x22>
 800b938:	07d9      	lsls	r1, r3, #31
 800b93a:	d421      	bmi.n	800b980 <__lo0bits+0x52>
 800b93c:	0798      	lsls	r0, r3, #30
 800b93e:	bf49      	itett	mi
 800b940:	085b      	lsrmi	r3, r3, #1
 800b942:	089b      	lsrpl	r3, r3, #2
 800b944:	2001      	movmi	r0, #1
 800b946:	6013      	strmi	r3, [r2, #0]
 800b948:	bf5c      	itt	pl
 800b94a:	2002      	movpl	r0, #2
 800b94c:	6013      	strpl	r3, [r2, #0]
 800b94e:	4770      	bx	lr
 800b950:	b299      	uxth	r1, r3
 800b952:	b909      	cbnz	r1, 800b958 <__lo0bits+0x2a>
 800b954:	2010      	movs	r0, #16
 800b956:	0c1b      	lsrs	r3, r3, #16
 800b958:	b2d9      	uxtb	r1, r3
 800b95a:	b909      	cbnz	r1, 800b960 <__lo0bits+0x32>
 800b95c:	3008      	adds	r0, #8
 800b95e:	0a1b      	lsrs	r3, r3, #8
 800b960:	0719      	lsls	r1, r3, #28
 800b962:	bf04      	itt	eq
 800b964:	091b      	lsreq	r3, r3, #4
 800b966:	3004      	addeq	r0, #4
 800b968:	0799      	lsls	r1, r3, #30
 800b96a:	bf04      	itt	eq
 800b96c:	089b      	lsreq	r3, r3, #2
 800b96e:	3002      	addeq	r0, #2
 800b970:	07d9      	lsls	r1, r3, #31
 800b972:	d403      	bmi.n	800b97c <__lo0bits+0x4e>
 800b974:	085b      	lsrs	r3, r3, #1
 800b976:	f100 0001 	add.w	r0, r0, #1
 800b97a:	d003      	beq.n	800b984 <__lo0bits+0x56>
 800b97c:	6013      	str	r3, [r2, #0]
 800b97e:	4770      	bx	lr
 800b980:	2000      	movs	r0, #0
 800b982:	4770      	bx	lr
 800b984:	2020      	movs	r0, #32
 800b986:	4770      	bx	lr

0800b988 <__i2b>:
 800b988:	b510      	push	{r4, lr}
 800b98a:	460c      	mov	r4, r1
 800b98c:	2101      	movs	r1, #1
 800b98e:	f7ff febd 	bl	800b70c <_Balloc>
 800b992:	4602      	mov	r2, r0
 800b994:	b928      	cbnz	r0, 800b9a2 <__i2b+0x1a>
 800b996:	f240 1145 	movw	r1, #325	@ 0x145
 800b99a:	4b04      	ldr	r3, [pc, #16]	@ (800b9ac <__i2b+0x24>)
 800b99c:	4804      	ldr	r0, [pc, #16]	@ (800b9b0 <__i2b+0x28>)
 800b99e:	f001 fdfd 	bl	800d59c <__assert_func>
 800b9a2:	2301      	movs	r3, #1
 800b9a4:	6144      	str	r4, [r0, #20]
 800b9a6:	6103      	str	r3, [r0, #16]
 800b9a8:	bd10      	pop	{r4, pc}
 800b9aa:	bf00      	nop
 800b9ac:	08011043 	.word	0x08011043
 800b9b0:	08011054 	.word	0x08011054

0800b9b4 <__multiply>:
 800b9b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9b8:	4614      	mov	r4, r2
 800b9ba:	690a      	ldr	r2, [r1, #16]
 800b9bc:	6923      	ldr	r3, [r4, #16]
 800b9be:	460f      	mov	r7, r1
 800b9c0:	429a      	cmp	r2, r3
 800b9c2:	bfa2      	ittt	ge
 800b9c4:	4623      	movge	r3, r4
 800b9c6:	460c      	movge	r4, r1
 800b9c8:	461f      	movge	r7, r3
 800b9ca:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b9ce:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b9d2:	68a3      	ldr	r3, [r4, #8]
 800b9d4:	6861      	ldr	r1, [r4, #4]
 800b9d6:	eb0a 0609 	add.w	r6, sl, r9
 800b9da:	42b3      	cmp	r3, r6
 800b9dc:	b085      	sub	sp, #20
 800b9de:	bfb8      	it	lt
 800b9e0:	3101      	addlt	r1, #1
 800b9e2:	f7ff fe93 	bl	800b70c <_Balloc>
 800b9e6:	b930      	cbnz	r0, 800b9f6 <__multiply+0x42>
 800b9e8:	4602      	mov	r2, r0
 800b9ea:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b9ee:	4b43      	ldr	r3, [pc, #268]	@ (800bafc <__multiply+0x148>)
 800b9f0:	4843      	ldr	r0, [pc, #268]	@ (800bb00 <__multiply+0x14c>)
 800b9f2:	f001 fdd3 	bl	800d59c <__assert_func>
 800b9f6:	f100 0514 	add.w	r5, r0, #20
 800b9fa:	462b      	mov	r3, r5
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ba02:	4543      	cmp	r3, r8
 800ba04:	d321      	bcc.n	800ba4a <__multiply+0x96>
 800ba06:	f107 0114 	add.w	r1, r7, #20
 800ba0a:	f104 0214 	add.w	r2, r4, #20
 800ba0e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ba12:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ba16:	9302      	str	r3, [sp, #8]
 800ba18:	1b13      	subs	r3, r2, r4
 800ba1a:	3b15      	subs	r3, #21
 800ba1c:	f023 0303 	bic.w	r3, r3, #3
 800ba20:	3304      	adds	r3, #4
 800ba22:	f104 0715 	add.w	r7, r4, #21
 800ba26:	42ba      	cmp	r2, r7
 800ba28:	bf38      	it	cc
 800ba2a:	2304      	movcc	r3, #4
 800ba2c:	9301      	str	r3, [sp, #4]
 800ba2e:	9b02      	ldr	r3, [sp, #8]
 800ba30:	9103      	str	r1, [sp, #12]
 800ba32:	428b      	cmp	r3, r1
 800ba34:	d80c      	bhi.n	800ba50 <__multiply+0x9c>
 800ba36:	2e00      	cmp	r6, #0
 800ba38:	dd03      	ble.n	800ba42 <__multiply+0x8e>
 800ba3a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d05a      	beq.n	800baf8 <__multiply+0x144>
 800ba42:	6106      	str	r6, [r0, #16]
 800ba44:	b005      	add	sp, #20
 800ba46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba4a:	f843 2b04 	str.w	r2, [r3], #4
 800ba4e:	e7d8      	b.n	800ba02 <__multiply+0x4e>
 800ba50:	f8b1 a000 	ldrh.w	sl, [r1]
 800ba54:	f1ba 0f00 	cmp.w	sl, #0
 800ba58:	d023      	beq.n	800baa2 <__multiply+0xee>
 800ba5a:	46a9      	mov	r9, r5
 800ba5c:	f04f 0c00 	mov.w	ip, #0
 800ba60:	f104 0e14 	add.w	lr, r4, #20
 800ba64:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ba68:	f8d9 3000 	ldr.w	r3, [r9]
 800ba6c:	fa1f fb87 	uxth.w	fp, r7
 800ba70:	b29b      	uxth	r3, r3
 800ba72:	fb0a 330b 	mla	r3, sl, fp, r3
 800ba76:	4463      	add	r3, ip
 800ba78:	f8d9 c000 	ldr.w	ip, [r9]
 800ba7c:	0c3f      	lsrs	r7, r7, #16
 800ba7e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800ba82:	fb0a c707 	mla	r7, sl, r7, ip
 800ba86:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ba8a:	b29b      	uxth	r3, r3
 800ba8c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ba90:	4572      	cmp	r2, lr
 800ba92:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ba96:	f849 3b04 	str.w	r3, [r9], #4
 800ba9a:	d8e3      	bhi.n	800ba64 <__multiply+0xb0>
 800ba9c:	9b01      	ldr	r3, [sp, #4]
 800ba9e:	f845 c003 	str.w	ip, [r5, r3]
 800baa2:	9b03      	ldr	r3, [sp, #12]
 800baa4:	3104      	adds	r1, #4
 800baa6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800baaa:	f1b9 0f00 	cmp.w	r9, #0
 800baae:	d021      	beq.n	800baf4 <__multiply+0x140>
 800bab0:	46ae      	mov	lr, r5
 800bab2:	f04f 0a00 	mov.w	sl, #0
 800bab6:	682b      	ldr	r3, [r5, #0]
 800bab8:	f104 0c14 	add.w	ip, r4, #20
 800babc:	f8bc b000 	ldrh.w	fp, [ip]
 800bac0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800bac4:	b29b      	uxth	r3, r3
 800bac6:	fb09 770b 	mla	r7, r9, fp, r7
 800baca:	4457      	add	r7, sl
 800bacc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bad0:	f84e 3b04 	str.w	r3, [lr], #4
 800bad4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bad8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800badc:	f8be 3000 	ldrh.w	r3, [lr]
 800bae0:	4562      	cmp	r2, ip
 800bae2:	fb09 330a 	mla	r3, r9, sl, r3
 800bae6:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800baea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800baee:	d8e5      	bhi.n	800babc <__multiply+0x108>
 800baf0:	9f01      	ldr	r7, [sp, #4]
 800baf2:	51eb      	str	r3, [r5, r7]
 800baf4:	3504      	adds	r5, #4
 800baf6:	e79a      	b.n	800ba2e <__multiply+0x7a>
 800baf8:	3e01      	subs	r6, #1
 800bafa:	e79c      	b.n	800ba36 <__multiply+0x82>
 800bafc:	08011043 	.word	0x08011043
 800bb00:	08011054 	.word	0x08011054

0800bb04 <__pow5mult>:
 800bb04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb08:	4615      	mov	r5, r2
 800bb0a:	f012 0203 	ands.w	r2, r2, #3
 800bb0e:	4607      	mov	r7, r0
 800bb10:	460e      	mov	r6, r1
 800bb12:	d007      	beq.n	800bb24 <__pow5mult+0x20>
 800bb14:	4c25      	ldr	r4, [pc, #148]	@ (800bbac <__pow5mult+0xa8>)
 800bb16:	3a01      	subs	r2, #1
 800bb18:	2300      	movs	r3, #0
 800bb1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb1e:	f7ff fe57 	bl	800b7d0 <__multadd>
 800bb22:	4606      	mov	r6, r0
 800bb24:	10ad      	asrs	r5, r5, #2
 800bb26:	d03d      	beq.n	800bba4 <__pow5mult+0xa0>
 800bb28:	69fc      	ldr	r4, [r7, #28]
 800bb2a:	b97c      	cbnz	r4, 800bb4c <__pow5mult+0x48>
 800bb2c:	2010      	movs	r0, #16
 800bb2e:	f7ff fd37 	bl	800b5a0 <malloc>
 800bb32:	4602      	mov	r2, r0
 800bb34:	61f8      	str	r0, [r7, #28]
 800bb36:	b928      	cbnz	r0, 800bb44 <__pow5mult+0x40>
 800bb38:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bb3c:	4b1c      	ldr	r3, [pc, #112]	@ (800bbb0 <__pow5mult+0xac>)
 800bb3e:	481d      	ldr	r0, [pc, #116]	@ (800bbb4 <__pow5mult+0xb0>)
 800bb40:	f001 fd2c 	bl	800d59c <__assert_func>
 800bb44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb48:	6004      	str	r4, [r0, #0]
 800bb4a:	60c4      	str	r4, [r0, #12]
 800bb4c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bb50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb54:	b94c      	cbnz	r4, 800bb6a <__pow5mult+0x66>
 800bb56:	f240 2171 	movw	r1, #625	@ 0x271
 800bb5a:	4638      	mov	r0, r7
 800bb5c:	f7ff ff14 	bl	800b988 <__i2b>
 800bb60:	2300      	movs	r3, #0
 800bb62:	4604      	mov	r4, r0
 800bb64:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb68:	6003      	str	r3, [r0, #0]
 800bb6a:	f04f 0900 	mov.w	r9, #0
 800bb6e:	07eb      	lsls	r3, r5, #31
 800bb70:	d50a      	bpl.n	800bb88 <__pow5mult+0x84>
 800bb72:	4631      	mov	r1, r6
 800bb74:	4622      	mov	r2, r4
 800bb76:	4638      	mov	r0, r7
 800bb78:	f7ff ff1c 	bl	800b9b4 <__multiply>
 800bb7c:	4680      	mov	r8, r0
 800bb7e:	4631      	mov	r1, r6
 800bb80:	4638      	mov	r0, r7
 800bb82:	f7ff fe03 	bl	800b78c <_Bfree>
 800bb86:	4646      	mov	r6, r8
 800bb88:	106d      	asrs	r5, r5, #1
 800bb8a:	d00b      	beq.n	800bba4 <__pow5mult+0xa0>
 800bb8c:	6820      	ldr	r0, [r4, #0]
 800bb8e:	b938      	cbnz	r0, 800bba0 <__pow5mult+0x9c>
 800bb90:	4622      	mov	r2, r4
 800bb92:	4621      	mov	r1, r4
 800bb94:	4638      	mov	r0, r7
 800bb96:	f7ff ff0d 	bl	800b9b4 <__multiply>
 800bb9a:	6020      	str	r0, [r4, #0]
 800bb9c:	f8c0 9000 	str.w	r9, [r0]
 800bba0:	4604      	mov	r4, r0
 800bba2:	e7e4      	b.n	800bb6e <__pow5mult+0x6a>
 800bba4:	4630      	mov	r0, r6
 800bba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbaa:	bf00      	nop
 800bbac:	080110b0 	.word	0x080110b0
 800bbb0:	08010fd4 	.word	0x08010fd4
 800bbb4:	08011054 	.word	0x08011054

0800bbb8 <__lshift>:
 800bbb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbbc:	460c      	mov	r4, r1
 800bbbe:	4607      	mov	r7, r0
 800bbc0:	4691      	mov	r9, r2
 800bbc2:	6923      	ldr	r3, [r4, #16]
 800bbc4:	6849      	ldr	r1, [r1, #4]
 800bbc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bbca:	68a3      	ldr	r3, [r4, #8]
 800bbcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bbd0:	f108 0601 	add.w	r6, r8, #1
 800bbd4:	42b3      	cmp	r3, r6
 800bbd6:	db0b      	blt.n	800bbf0 <__lshift+0x38>
 800bbd8:	4638      	mov	r0, r7
 800bbda:	f7ff fd97 	bl	800b70c <_Balloc>
 800bbde:	4605      	mov	r5, r0
 800bbe0:	b948      	cbnz	r0, 800bbf6 <__lshift+0x3e>
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bbe8:	4b27      	ldr	r3, [pc, #156]	@ (800bc88 <__lshift+0xd0>)
 800bbea:	4828      	ldr	r0, [pc, #160]	@ (800bc8c <__lshift+0xd4>)
 800bbec:	f001 fcd6 	bl	800d59c <__assert_func>
 800bbf0:	3101      	adds	r1, #1
 800bbf2:	005b      	lsls	r3, r3, #1
 800bbf4:	e7ee      	b.n	800bbd4 <__lshift+0x1c>
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	f100 0114 	add.w	r1, r0, #20
 800bbfc:	f100 0210 	add.w	r2, r0, #16
 800bc00:	4618      	mov	r0, r3
 800bc02:	4553      	cmp	r3, sl
 800bc04:	db33      	blt.n	800bc6e <__lshift+0xb6>
 800bc06:	6920      	ldr	r0, [r4, #16]
 800bc08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc0c:	f104 0314 	add.w	r3, r4, #20
 800bc10:	f019 091f 	ands.w	r9, r9, #31
 800bc14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc18:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc1c:	d02b      	beq.n	800bc76 <__lshift+0xbe>
 800bc1e:	468a      	mov	sl, r1
 800bc20:	2200      	movs	r2, #0
 800bc22:	f1c9 0e20 	rsb	lr, r9, #32
 800bc26:	6818      	ldr	r0, [r3, #0]
 800bc28:	fa00 f009 	lsl.w	r0, r0, r9
 800bc2c:	4310      	orrs	r0, r2
 800bc2e:	f84a 0b04 	str.w	r0, [sl], #4
 800bc32:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc36:	459c      	cmp	ip, r3
 800bc38:	fa22 f20e 	lsr.w	r2, r2, lr
 800bc3c:	d8f3      	bhi.n	800bc26 <__lshift+0x6e>
 800bc3e:	ebac 0304 	sub.w	r3, ip, r4
 800bc42:	3b15      	subs	r3, #21
 800bc44:	f023 0303 	bic.w	r3, r3, #3
 800bc48:	3304      	adds	r3, #4
 800bc4a:	f104 0015 	add.w	r0, r4, #21
 800bc4e:	4584      	cmp	ip, r0
 800bc50:	bf38      	it	cc
 800bc52:	2304      	movcc	r3, #4
 800bc54:	50ca      	str	r2, [r1, r3]
 800bc56:	b10a      	cbz	r2, 800bc5c <__lshift+0xa4>
 800bc58:	f108 0602 	add.w	r6, r8, #2
 800bc5c:	3e01      	subs	r6, #1
 800bc5e:	4638      	mov	r0, r7
 800bc60:	4621      	mov	r1, r4
 800bc62:	612e      	str	r6, [r5, #16]
 800bc64:	f7ff fd92 	bl	800b78c <_Bfree>
 800bc68:	4628      	mov	r0, r5
 800bc6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc6e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc72:	3301      	adds	r3, #1
 800bc74:	e7c5      	b.n	800bc02 <__lshift+0x4a>
 800bc76:	3904      	subs	r1, #4
 800bc78:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc7c:	459c      	cmp	ip, r3
 800bc7e:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc82:	d8f9      	bhi.n	800bc78 <__lshift+0xc0>
 800bc84:	e7ea      	b.n	800bc5c <__lshift+0xa4>
 800bc86:	bf00      	nop
 800bc88:	08011043 	.word	0x08011043
 800bc8c:	08011054 	.word	0x08011054

0800bc90 <__mcmp>:
 800bc90:	4603      	mov	r3, r0
 800bc92:	690a      	ldr	r2, [r1, #16]
 800bc94:	6900      	ldr	r0, [r0, #16]
 800bc96:	b530      	push	{r4, r5, lr}
 800bc98:	1a80      	subs	r0, r0, r2
 800bc9a:	d10e      	bne.n	800bcba <__mcmp+0x2a>
 800bc9c:	3314      	adds	r3, #20
 800bc9e:	3114      	adds	r1, #20
 800bca0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bca4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bca8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bcac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bcb0:	4295      	cmp	r5, r2
 800bcb2:	d003      	beq.n	800bcbc <__mcmp+0x2c>
 800bcb4:	d205      	bcs.n	800bcc2 <__mcmp+0x32>
 800bcb6:	f04f 30ff 	mov.w	r0, #4294967295
 800bcba:	bd30      	pop	{r4, r5, pc}
 800bcbc:	42a3      	cmp	r3, r4
 800bcbe:	d3f3      	bcc.n	800bca8 <__mcmp+0x18>
 800bcc0:	e7fb      	b.n	800bcba <__mcmp+0x2a>
 800bcc2:	2001      	movs	r0, #1
 800bcc4:	e7f9      	b.n	800bcba <__mcmp+0x2a>
	...

0800bcc8 <__mdiff>:
 800bcc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bccc:	4689      	mov	r9, r1
 800bcce:	4606      	mov	r6, r0
 800bcd0:	4611      	mov	r1, r2
 800bcd2:	4648      	mov	r0, r9
 800bcd4:	4614      	mov	r4, r2
 800bcd6:	f7ff ffdb 	bl	800bc90 <__mcmp>
 800bcda:	1e05      	subs	r5, r0, #0
 800bcdc:	d112      	bne.n	800bd04 <__mdiff+0x3c>
 800bcde:	4629      	mov	r1, r5
 800bce0:	4630      	mov	r0, r6
 800bce2:	f7ff fd13 	bl	800b70c <_Balloc>
 800bce6:	4602      	mov	r2, r0
 800bce8:	b928      	cbnz	r0, 800bcf6 <__mdiff+0x2e>
 800bcea:	f240 2137 	movw	r1, #567	@ 0x237
 800bcee:	4b3e      	ldr	r3, [pc, #248]	@ (800bde8 <__mdiff+0x120>)
 800bcf0:	483e      	ldr	r0, [pc, #248]	@ (800bdec <__mdiff+0x124>)
 800bcf2:	f001 fc53 	bl	800d59c <__assert_func>
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bcfc:	4610      	mov	r0, r2
 800bcfe:	b003      	add	sp, #12
 800bd00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd04:	bfbc      	itt	lt
 800bd06:	464b      	movlt	r3, r9
 800bd08:	46a1      	movlt	r9, r4
 800bd0a:	4630      	mov	r0, r6
 800bd0c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bd10:	bfba      	itte	lt
 800bd12:	461c      	movlt	r4, r3
 800bd14:	2501      	movlt	r5, #1
 800bd16:	2500      	movge	r5, #0
 800bd18:	f7ff fcf8 	bl	800b70c <_Balloc>
 800bd1c:	4602      	mov	r2, r0
 800bd1e:	b918      	cbnz	r0, 800bd28 <__mdiff+0x60>
 800bd20:	f240 2145 	movw	r1, #581	@ 0x245
 800bd24:	4b30      	ldr	r3, [pc, #192]	@ (800bde8 <__mdiff+0x120>)
 800bd26:	e7e3      	b.n	800bcf0 <__mdiff+0x28>
 800bd28:	f100 0b14 	add.w	fp, r0, #20
 800bd2c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bd30:	f109 0310 	add.w	r3, r9, #16
 800bd34:	60c5      	str	r5, [r0, #12]
 800bd36:	f04f 0c00 	mov.w	ip, #0
 800bd3a:	f109 0514 	add.w	r5, r9, #20
 800bd3e:	46d9      	mov	r9, fp
 800bd40:	6926      	ldr	r6, [r4, #16]
 800bd42:	f104 0e14 	add.w	lr, r4, #20
 800bd46:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bd4a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bd4e:	9301      	str	r3, [sp, #4]
 800bd50:	9b01      	ldr	r3, [sp, #4]
 800bd52:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bd56:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bd5a:	b281      	uxth	r1, r0
 800bd5c:	9301      	str	r3, [sp, #4]
 800bd5e:	fa1f f38a 	uxth.w	r3, sl
 800bd62:	1a5b      	subs	r3, r3, r1
 800bd64:	0c00      	lsrs	r0, r0, #16
 800bd66:	4463      	add	r3, ip
 800bd68:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bd6c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bd70:	b29b      	uxth	r3, r3
 800bd72:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bd76:	4576      	cmp	r6, lr
 800bd78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bd7c:	f849 3b04 	str.w	r3, [r9], #4
 800bd80:	d8e6      	bhi.n	800bd50 <__mdiff+0x88>
 800bd82:	1b33      	subs	r3, r6, r4
 800bd84:	3b15      	subs	r3, #21
 800bd86:	f023 0303 	bic.w	r3, r3, #3
 800bd8a:	3415      	adds	r4, #21
 800bd8c:	3304      	adds	r3, #4
 800bd8e:	42a6      	cmp	r6, r4
 800bd90:	bf38      	it	cc
 800bd92:	2304      	movcc	r3, #4
 800bd94:	441d      	add	r5, r3
 800bd96:	445b      	add	r3, fp
 800bd98:	461e      	mov	r6, r3
 800bd9a:	462c      	mov	r4, r5
 800bd9c:	4544      	cmp	r4, r8
 800bd9e:	d30e      	bcc.n	800bdbe <__mdiff+0xf6>
 800bda0:	f108 0103 	add.w	r1, r8, #3
 800bda4:	1b49      	subs	r1, r1, r5
 800bda6:	f021 0103 	bic.w	r1, r1, #3
 800bdaa:	3d03      	subs	r5, #3
 800bdac:	45a8      	cmp	r8, r5
 800bdae:	bf38      	it	cc
 800bdb0:	2100      	movcc	r1, #0
 800bdb2:	440b      	add	r3, r1
 800bdb4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bdb8:	b199      	cbz	r1, 800bde2 <__mdiff+0x11a>
 800bdba:	6117      	str	r7, [r2, #16]
 800bdbc:	e79e      	b.n	800bcfc <__mdiff+0x34>
 800bdbe:	46e6      	mov	lr, ip
 800bdc0:	f854 1b04 	ldr.w	r1, [r4], #4
 800bdc4:	fa1f fc81 	uxth.w	ip, r1
 800bdc8:	44f4      	add	ip, lr
 800bdca:	0c08      	lsrs	r0, r1, #16
 800bdcc:	4471      	add	r1, lr
 800bdce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bdd2:	b289      	uxth	r1, r1
 800bdd4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bdd8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bddc:	f846 1b04 	str.w	r1, [r6], #4
 800bde0:	e7dc      	b.n	800bd9c <__mdiff+0xd4>
 800bde2:	3f01      	subs	r7, #1
 800bde4:	e7e6      	b.n	800bdb4 <__mdiff+0xec>
 800bde6:	bf00      	nop
 800bde8:	08011043 	.word	0x08011043
 800bdec:	08011054 	.word	0x08011054

0800bdf0 <__ulp>:
 800bdf0:	4b0e      	ldr	r3, [pc, #56]	@ (800be2c <__ulp+0x3c>)
 800bdf2:	400b      	ands	r3, r1
 800bdf4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	dc08      	bgt.n	800be0e <__ulp+0x1e>
 800bdfc:	425b      	negs	r3, r3
 800bdfe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800be02:	ea4f 5223 	mov.w	r2, r3, asr #20
 800be06:	da04      	bge.n	800be12 <__ulp+0x22>
 800be08:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800be0c:	4113      	asrs	r3, r2
 800be0e:	2200      	movs	r2, #0
 800be10:	e008      	b.n	800be24 <__ulp+0x34>
 800be12:	f1a2 0314 	sub.w	r3, r2, #20
 800be16:	2b1e      	cmp	r3, #30
 800be18:	bfd6      	itet	le
 800be1a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800be1e:	2201      	movgt	r2, #1
 800be20:	40da      	lsrle	r2, r3
 800be22:	2300      	movs	r3, #0
 800be24:	4619      	mov	r1, r3
 800be26:	4610      	mov	r0, r2
 800be28:	4770      	bx	lr
 800be2a:	bf00      	nop
 800be2c:	7ff00000 	.word	0x7ff00000

0800be30 <__b2d>:
 800be30:	6902      	ldr	r2, [r0, #16]
 800be32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be34:	f100 0614 	add.w	r6, r0, #20
 800be38:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800be3c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800be40:	4f1e      	ldr	r7, [pc, #120]	@ (800bebc <__b2d+0x8c>)
 800be42:	4620      	mov	r0, r4
 800be44:	f7ff fd54 	bl	800b8f0 <__hi0bits>
 800be48:	4603      	mov	r3, r0
 800be4a:	f1c0 0020 	rsb	r0, r0, #32
 800be4e:	2b0a      	cmp	r3, #10
 800be50:	f1a2 0504 	sub.w	r5, r2, #4
 800be54:	6008      	str	r0, [r1, #0]
 800be56:	dc12      	bgt.n	800be7e <__b2d+0x4e>
 800be58:	42ae      	cmp	r6, r5
 800be5a:	bf2c      	ite	cs
 800be5c:	2200      	movcs	r2, #0
 800be5e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800be62:	f1c3 0c0b 	rsb	ip, r3, #11
 800be66:	3315      	adds	r3, #21
 800be68:	fa24 fe0c 	lsr.w	lr, r4, ip
 800be6c:	fa04 f303 	lsl.w	r3, r4, r3
 800be70:	fa22 f20c 	lsr.w	r2, r2, ip
 800be74:	ea4e 0107 	orr.w	r1, lr, r7
 800be78:	431a      	orrs	r2, r3
 800be7a:	4610      	mov	r0, r2
 800be7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be7e:	42ae      	cmp	r6, r5
 800be80:	bf36      	itet	cc
 800be82:	f1a2 0508 	subcc.w	r5, r2, #8
 800be86:	2200      	movcs	r2, #0
 800be88:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800be8c:	3b0b      	subs	r3, #11
 800be8e:	d012      	beq.n	800beb6 <__b2d+0x86>
 800be90:	f1c3 0720 	rsb	r7, r3, #32
 800be94:	fa22 f107 	lsr.w	r1, r2, r7
 800be98:	409c      	lsls	r4, r3
 800be9a:	430c      	orrs	r4, r1
 800be9c:	42b5      	cmp	r5, r6
 800be9e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800bea2:	bf94      	ite	ls
 800bea4:	2400      	movls	r4, #0
 800bea6:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800beaa:	409a      	lsls	r2, r3
 800beac:	40fc      	lsrs	r4, r7
 800beae:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800beb2:	4322      	orrs	r2, r4
 800beb4:	e7e1      	b.n	800be7a <__b2d+0x4a>
 800beb6:	ea44 0107 	orr.w	r1, r4, r7
 800beba:	e7de      	b.n	800be7a <__b2d+0x4a>
 800bebc:	3ff00000 	.word	0x3ff00000

0800bec0 <__d2b>:
 800bec0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800bec4:	2101      	movs	r1, #1
 800bec6:	4690      	mov	r8, r2
 800bec8:	4699      	mov	r9, r3
 800beca:	9e08      	ldr	r6, [sp, #32]
 800becc:	f7ff fc1e 	bl	800b70c <_Balloc>
 800bed0:	4604      	mov	r4, r0
 800bed2:	b930      	cbnz	r0, 800bee2 <__d2b+0x22>
 800bed4:	4602      	mov	r2, r0
 800bed6:	f240 310f 	movw	r1, #783	@ 0x30f
 800beda:	4b23      	ldr	r3, [pc, #140]	@ (800bf68 <__d2b+0xa8>)
 800bedc:	4823      	ldr	r0, [pc, #140]	@ (800bf6c <__d2b+0xac>)
 800bede:	f001 fb5d 	bl	800d59c <__assert_func>
 800bee2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bee6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800beea:	b10d      	cbz	r5, 800bef0 <__d2b+0x30>
 800beec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bef0:	9301      	str	r3, [sp, #4]
 800bef2:	f1b8 0300 	subs.w	r3, r8, #0
 800bef6:	d024      	beq.n	800bf42 <__d2b+0x82>
 800bef8:	4668      	mov	r0, sp
 800befa:	9300      	str	r3, [sp, #0]
 800befc:	f7ff fd17 	bl	800b92e <__lo0bits>
 800bf00:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bf04:	b1d8      	cbz	r0, 800bf3e <__d2b+0x7e>
 800bf06:	f1c0 0320 	rsb	r3, r0, #32
 800bf0a:	fa02 f303 	lsl.w	r3, r2, r3
 800bf0e:	430b      	orrs	r3, r1
 800bf10:	40c2      	lsrs	r2, r0
 800bf12:	6163      	str	r3, [r4, #20]
 800bf14:	9201      	str	r2, [sp, #4]
 800bf16:	9b01      	ldr	r3, [sp, #4]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	bf0c      	ite	eq
 800bf1c:	2201      	moveq	r2, #1
 800bf1e:	2202      	movne	r2, #2
 800bf20:	61a3      	str	r3, [r4, #24]
 800bf22:	6122      	str	r2, [r4, #16]
 800bf24:	b1ad      	cbz	r5, 800bf52 <__d2b+0x92>
 800bf26:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bf2a:	4405      	add	r5, r0
 800bf2c:	6035      	str	r5, [r6, #0]
 800bf2e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bf32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf34:	6018      	str	r0, [r3, #0]
 800bf36:	4620      	mov	r0, r4
 800bf38:	b002      	add	sp, #8
 800bf3a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800bf3e:	6161      	str	r1, [r4, #20]
 800bf40:	e7e9      	b.n	800bf16 <__d2b+0x56>
 800bf42:	a801      	add	r0, sp, #4
 800bf44:	f7ff fcf3 	bl	800b92e <__lo0bits>
 800bf48:	9b01      	ldr	r3, [sp, #4]
 800bf4a:	2201      	movs	r2, #1
 800bf4c:	6163      	str	r3, [r4, #20]
 800bf4e:	3020      	adds	r0, #32
 800bf50:	e7e7      	b.n	800bf22 <__d2b+0x62>
 800bf52:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bf56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bf5a:	6030      	str	r0, [r6, #0]
 800bf5c:	6918      	ldr	r0, [r3, #16]
 800bf5e:	f7ff fcc7 	bl	800b8f0 <__hi0bits>
 800bf62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bf66:	e7e4      	b.n	800bf32 <__d2b+0x72>
 800bf68:	08011043 	.word	0x08011043
 800bf6c:	08011054 	.word	0x08011054

0800bf70 <__ratio>:
 800bf70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf74:	b085      	sub	sp, #20
 800bf76:	e9cd 1000 	strd	r1, r0, [sp]
 800bf7a:	a902      	add	r1, sp, #8
 800bf7c:	f7ff ff58 	bl	800be30 <__b2d>
 800bf80:	468b      	mov	fp, r1
 800bf82:	4606      	mov	r6, r0
 800bf84:	460f      	mov	r7, r1
 800bf86:	9800      	ldr	r0, [sp, #0]
 800bf88:	a903      	add	r1, sp, #12
 800bf8a:	f7ff ff51 	bl	800be30 <__b2d>
 800bf8e:	460d      	mov	r5, r1
 800bf90:	9b01      	ldr	r3, [sp, #4]
 800bf92:	4689      	mov	r9, r1
 800bf94:	6919      	ldr	r1, [r3, #16]
 800bf96:	9b00      	ldr	r3, [sp, #0]
 800bf98:	4604      	mov	r4, r0
 800bf9a:	691b      	ldr	r3, [r3, #16]
 800bf9c:	4630      	mov	r0, r6
 800bf9e:	1ac9      	subs	r1, r1, r3
 800bfa0:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800bfa4:	1a9b      	subs	r3, r3, r2
 800bfa6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	bfcd      	iteet	gt
 800bfae:	463a      	movgt	r2, r7
 800bfb0:	462a      	movle	r2, r5
 800bfb2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bfb6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800bfba:	bfd8      	it	le
 800bfbc:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800bfc0:	464b      	mov	r3, r9
 800bfc2:	4622      	mov	r2, r4
 800bfc4:	4659      	mov	r1, fp
 800bfc6:	f7f4 fcd1 	bl	800096c <__aeabi_ddiv>
 800bfca:	b005      	add	sp, #20
 800bfcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bfd0 <__copybits>:
 800bfd0:	3901      	subs	r1, #1
 800bfd2:	b570      	push	{r4, r5, r6, lr}
 800bfd4:	1149      	asrs	r1, r1, #5
 800bfd6:	6914      	ldr	r4, [r2, #16]
 800bfd8:	3101      	adds	r1, #1
 800bfda:	f102 0314 	add.w	r3, r2, #20
 800bfde:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bfe2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bfe6:	1f05      	subs	r5, r0, #4
 800bfe8:	42a3      	cmp	r3, r4
 800bfea:	d30c      	bcc.n	800c006 <__copybits+0x36>
 800bfec:	1aa3      	subs	r3, r4, r2
 800bfee:	3b11      	subs	r3, #17
 800bff0:	f023 0303 	bic.w	r3, r3, #3
 800bff4:	3211      	adds	r2, #17
 800bff6:	42a2      	cmp	r2, r4
 800bff8:	bf88      	it	hi
 800bffa:	2300      	movhi	r3, #0
 800bffc:	4418      	add	r0, r3
 800bffe:	2300      	movs	r3, #0
 800c000:	4288      	cmp	r0, r1
 800c002:	d305      	bcc.n	800c010 <__copybits+0x40>
 800c004:	bd70      	pop	{r4, r5, r6, pc}
 800c006:	f853 6b04 	ldr.w	r6, [r3], #4
 800c00a:	f845 6f04 	str.w	r6, [r5, #4]!
 800c00e:	e7eb      	b.n	800bfe8 <__copybits+0x18>
 800c010:	f840 3b04 	str.w	r3, [r0], #4
 800c014:	e7f4      	b.n	800c000 <__copybits+0x30>

0800c016 <__any_on>:
 800c016:	f100 0214 	add.w	r2, r0, #20
 800c01a:	6900      	ldr	r0, [r0, #16]
 800c01c:	114b      	asrs	r3, r1, #5
 800c01e:	4298      	cmp	r0, r3
 800c020:	b510      	push	{r4, lr}
 800c022:	db11      	blt.n	800c048 <__any_on+0x32>
 800c024:	dd0a      	ble.n	800c03c <__any_on+0x26>
 800c026:	f011 011f 	ands.w	r1, r1, #31
 800c02a:	d007      	beq.n	800c03c <__any_on+0x26>
 800c02c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c030:	fa24 f001 	lsr.w	r0, r4, r1
 800c034:	fa00 f101 	lsl.w	r1, r0, r1
 800c038:	428c      	cmp	r4, r1
 800c03a:	d10b      	bne.n	800c054 <__any_on+0x3e>
 800c03c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c040:	4293      	cmp	r3, r2
 800c042:	d803      	bhi.n	800c04c <__any_on+0x36>
 800c044:	2000      	movs	r0, #0
 800c046:	bd10      	pop	{r4, pc}
 800c048:	4603      	mov	r3, r0
 800c04a:	e7f7      	b.n	800c03c <__any_on+0x26>
 800c04c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c050:	2900      	cmp	r1, #0
 800c052:	d0f5      	beq.n	800c040 <__any_on+0x2a>
 800c054:	2001      	movs	r0, #1
 800c056:	e7f6      	b.n	800c046 <__any_on+0x30>

0800c058 <sulp>:
 800c058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c05c:	460f      	mov	r7, r1
 800c05e:	4690      	mov	r8, r2
 800c060:	f7ff fec6 	bl	800bdf0 <__ulp>
 800c064:	4604      	mov	r4, r0
 800c066:	460d      	mov	r5, r1
 800c068:	f1b8 0f00 	cmp.w	r8, #0
 800c06c:	d011      	beq.n	800c092 <sulp+0x3a>
 800c06e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c072:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c076:	2b00      	cmp	r3, #0
 800c078:	dd0b      	ble.n	800c092 <sulp+0x3a>
 800c07a:	2400      	movs	r4, #0
 800c07c:	051b      	lsls	r3, r3, #20
 800c07e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c082:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c086:	4622      	mov	r2, r4
 800c088:	462b      	mov	r3, r5
 800c08a:	f7f4 fb45 	bl	8000718 <__aeabi_dmul>
 800c08e:	4604      	mov	r4, r0
 800c090:	460d      	mov	r5, r1
 800c092:	4620      	mov	r0, r4
 800c094:	4629      	mov	r1, r5
 800c096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c09a:	0000      	movs	r0, r0
 800c09c:	0000      	movs	r0, r0
	...

0800c0a0 <_strtod_l>:
 800c0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0a4:	b09f      	sub	sp, #124	@ 0x7c
 800c0a6:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	460c      	mov	r4, r1
 800c0ac:	921a      	str	r2, [sp, #104]	@ 0x68
 800c0ae:	f04f 0a00 	mov.w	sl, #0
 800c0b2:	f04f 0b00 	mov.w	fp, #0
 800c0b6:	460a      	mov	r2, r1
 800c0b8:	9005      	str	r0, [sp, #20]
 800c0ba:	9219      	str	r2, [sp, #100]	@ 0x64
 800c0bc:	7811      	ldrb	r1, [r2, #0]
 800c0be:	292b      	cmp	r1, #43	@ 0x2b
 800c0c0:	d048      	beq.n	800c154 <_strtod_l+0xb4>
 800c0c2:	d836      	bhi.n	800c132 <_strtod_l+0x92>
 800c0c4:	290d      	cmp	r1, #13
 800c0c6:	d830      	bhi.n	800c12a <_strtod_l+0x8a>
 800c0c8:	2908      	cmp	r1, #8
 800c0ca:	d830      	bhi.n	800c12e <_strtod_l+0x8e>
 800c0cc:	2900      	cmp	r1, #0
 800c0ce:	d039      	beq.n	800c144 <_strtod_l+0xa4>
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c0d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c0d6:	782a      	ldrb	r2, [r5, #0]
 800c0d8:	2a30      	cmp	r2, #48	@ 0x30
 800c0da:	f040 80b1 	bne.w	800c240 <_strtod_l+0x1a0>
 800c0de:	786a      	ldrb	r2, [r5, #1]
 800c0e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c0e4:	2a58      	cmp	r2, #88	@ 0x58
 800c0e6:	d16c      	bne.n	800c1c2 <_strtod_l+0x122>
 800c0e8:	9302      	str	r3, [sp, #8]
 800c0ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c0ec:	4a8e      	ldr	r2, [pc, #568]	@ (800c328 <_strtod_l+0x288>)
 800c0ee:	9301      	str	r3, [sp, #4]
 800c0f0:	ab1a      	add	r3, sp, #104	@ 0x68
 800c0f2:	9300      	str	r3, [sp, #0]
 800c0f4:	9805      	ldr	r0, [sp, #20]
 800c0f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c0f8:	a919      	add	r1, sp, #100	@ 0x64
 800c0fa:	f001 fae9 	bl	800d6d0 <__gethex>
 800c0fe:	f010 060f 	ands.w	r6, r0, #15
 800c102:	4604      	mov	r4, r0
 800c104:	d005      	beq.n	800c112 <_strtod_l+0x72>
 800c106:	2e06      	cmp	r6, #6
 800c108:	d126      	bne.n	800c158 <_strtod_l+0xb8>
 800c10a:	2300      	movs	r3, #0
 800c10c:	3501      	adds	r5, #1
 800c10e:	9519      	str	r5, [sp, #100]	@ 0x64
 800c110:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c112:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c114:	2b00      	cmp	r3, #0
 800c116:	f040 8584 	bne.w	800cc22 <_strtod_l+0xb82>
 800c11a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c11c:	b1bb      	cbz	r3, 800c14e <_strtod_l+0xae>
 800c11e:	4650      	mov	r0, sl
 800c120:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800c124:	b01f      	add	sp, #124	@ 0x7c
 800c126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c12a:	2920      	cmp	r1, #32
 800c12c:	d1d0      	bne.n	800c0d0 <_strtod_l+0x30>
 800c12e:	3201      	adds	r2, #1
 800c130:	e7c3      	b.n	800c0ba <_strtod_l+0x1a>
 800c132:	292d      	cmp	r1, #45	@ 0x2d
 800c134:	d1cc      	bne.n	800c0d0 <_strtod_l+0x30>
 800c136:	2101      	movs	r1, #1
 800c138:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c13a:	1c51      	adds	r1, r2, #1
 800c13c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c13e:	7852      	ldrb	r2, [r2, #1]
 800c140:	2a00      	cmp	r2, #0
 800c142:	d1c7      	bne.n	800c0d4 <_strtod_l+0x34>
 800c144:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c146:	9419      	str	r4, [sp, #100]	@ 0x64
 800c148:	2b00      	cmp	r3, #0
 800c14a:	f040 8568 	bne.w	800cc1e <_strtod_l+0xb7e>
 800c14e:	4650      	mov	r0, sl
 800c150:	4659      	mov	r1, fp
 800c152:	e7e7      	b.n	800c124 <_strtod_l+0x84>
 800c154:	2100      	movs	r1, #0
 800c156:	e7ef      	b.n	800c138 <_strtod_l+0x98>
 800c158:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c15a:	b13a      	cbz	r2, 800c16c <_strtod_l+0xcc>
 800c15c:	2135      	movs	r1, #53	@ 0x35
 800c15e:	a81c      	add	r0, sp, #112	@ 0x70
 800c160:	f7ff ff36 	bl	800bfd0 <__copybits>
 800c164:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c166:	9805      	ldr	r0, [sp, #20]
 800c168:	f7ff fb10 	bl	800b78c <_Bfree>
 800c16c:	3e01      	subs	r6, #1
 800c16e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c170:	2e04      	cmp	r6, #4
 800c172:	d806      	bhi.n	800c182 <_strtod_l+0xe2>
 800c174:	e8df f006 	tbb	[pc, r6]
 800c178:	201d0314 	.word	0x201d0314
 800c17c:	14          	.byte	0x14
 800c17d:	00          	.byte	0x00
 800c17e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c182:	05e1      	lsls	r1, r4, #23
 800c184:	bf48      	it	mi
 800c186:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c18a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c18e:	0d1b      	lsrs	r3, r3, #20
 800c190:	051b      	lsls	r3, r3, #20
 800c192:	2b00      	cmp	r3, #0
 800c194:	d1bd      	bne.n	800c112 <_strtod_l+0x72>
 800c196:	f7fe fb29 	bl	800a7ec <__errno>
 800c19a:	2322      	movs	r3, #34	@ 0x22
 800c19c:	6003      	str	r3, [r0, #0]
 800c19e:	e7b8      	b.n	800c112 <_strtod_l+0x72>
 800c1a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c1a4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c1a8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c1ac:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c1b0:	e7e7      	b.n	800c182 <_strtod_l+0xe2>
 800c1b2:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800c32c <_strtod_l+0x28c>
 800c1b6:	e7e4      	b.n	800c182 <_strtod_l+0xe2>
 800c1b8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c1bc:	f04f 3aff 	mov.w	sl, #4294967295
 800c1c0:	e7df      	b.n	800c182 <_strtod_l+0xe2>
 800c1c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c1c4:	1c5a      	adds	r2, r3, #1
 800c1c6:	9219      	str	r2, [sp, #100]	@ 0x64
 800c1c8:	785b      	ldrb	r3, [r3, #1]
 800c1ca:	2b30      	cmp	r3, #48	@ 0x30
 800c1cc:	d0f9      	beq.n	800c1c2 <_strtod_l+0x122>
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d09f      	beq.n	800c112 <_strtod_l+0x72>
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c1d8:	220a      	movs	r2, #10
 800c1da:	930c      	str	r3, [sp, #48]	@ 0x30
 800c1dc:	2300      	movs	r3, #0
 800c1de:	461f      	mov	r7, r3
 800c1e0:	9308      	str	r3, [sp, #32]
 800c1e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c1e4:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c1e6:	7805      	ldrb	r5, [r0, #0]
 800c1e8:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c1ec:	b2d9      	uxtb	r1, r3
 800c1ee:	2909      	cmp	r1, #9
 800c1f0:	d928      	bls.n	800c244 <_strtod_l+0x1a4>
 800c1f2:	2201      	movs	r2, #1
 800c1f4:	494e      	ldr	r1, [pc, #312]	@ (800c330 <_strtod_l+0x290>)
 800c1f6:	f001 f99b 	bl	800d530 <strncmp>
 800c1fa:	2800      	cmp	r0, #0
 800c1fc:	d032      	beq.n	800c264 <_strtod_l+0x1c4>
 800c1fe:	2000      	movs	r0, #0
 800c200:	462a      	mov	r2, r5
 800c202:	4681      	mov	r9, r0
 800c204:	463d      	mov	r5, r7
 800c206:	4603      	mov	r3, r0
 800c208:	2a65      	cmp	r2, #101	@ 0x65
 800c20a:	d001      	beq.n	800c210 <_strtod_l+0x170>
 800c20c:	2a45      	cmp	r2, #69	@ 0x45
 800c20e:	d114      	bne.n	800c23a <_strtod_l+0x19a>
 800c210:	b91d      	cbnz	r5, 800c21a <_strtod_l+0x17a>
 800c212:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c214:	4302      	orrs	r2, r0
 800c216:	d095      	beq.n	800c144 <_strtod_l+0xa4>
 800c218:	2500      	movs	r5, #0
 800c21a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c21c:	1c62      	adds	r2, r4, #1
 800c21e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c220:	7862      	ldrb	r2, [r4, #1]
 800c222:	2a2b      	cmp	r2, #43	@ 0x2b
 800c224:	d077      	beq.n	800c316 <_strtod_l+0x276>
 800c226:	2a2d      	cmp	r2, #45	@ 0x2d
 800c228:	d07b      	beq.n	800c322 <_strtod_l+0x282>
 800c22a:	f04f 0c00 	mov.w	ip, #0
 800c22e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c232:	2909      	cmp	r1, #9
 800c234:	f240 8082 	bls.w	800c33c <_strtod_l+0x29c>
 800c238:	9419      	str	r4, [sp, #100]	@ 0x64
 800c23a:	f04f 0800 	mov.w	r8, #0
 800c23e:	e0a2      	b.n	800c386 <_strtod_l+0x2e6>
 800c240:	2300      	movs	r3, #0
 800c242:	e7c7      	b.n	800c1d4 <_strtod_l+0x134>
 800c244:	2f08      	cmp	r7, #8
 800c246:	bfd5      	itete	le
 800c248:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800c24a:	9908      	ldrgt	r1, [sp, #32]
 800c24c:	fb02 3301 	mlale	r3, r2, r1, r3
 800c250:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c254:	f100 0001 	add.w	r0, r0, #1
 800c258:	bfd4      	ite	le
 800c25a:	930a      	strle	r3, [sp, #40]	@ 0x28
 800c25c:	9308      	strgt	r3, [sp, #32]
 800c25e:	3701      	adds	r7, #1
 800c260:	9019      	str	r0, [sp, #100]	@ 0x64
 800c262:	e7bf      	b.n	800c1e4 <_strtod_l+0x144>
 800c264:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c266:	1c5a      	adds	r2, r3, #1
 800c268:	9219      	str	r2, [sp, #100]	@ 0x64
 800c26a:	785a      	ldrb	r2, [r3, #1]
 800c26c:	b37f      	cbz	r7, 800c2ce <_strtod_l+0x22e>
 800c26e:	4681      	mov	r9, r0
 800c270:	463d      	mov	r5, r7
 800c272:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c276:	2b09      	cmp	r3, #9
 800c278:	d912      	bls.n	800c2a0 <_strtod_l+0x200>
 800c27a:	2301      	movs	r3, #1
 800c27c:	e7c4      	b.n	800c208 <_strtod_l+0x168>
 800c27e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c280:	3001      	adds	r0, #1
 800c282:	1c5a      	adds	r2, r3, #1
 800c284:	9219      	str	r2, [sp, #100]	@ 0x64
 800c286:	785a      	ldrb	r2, [r3, #1]
 800c288:	2a30      	cmp	r2, #48	@ 0x30
 800c28a:	d0f8      	beq.n	800c27e <_strtod_l+0x1de>
 800c28c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c290:	2b08      	cmp	r3, #8
 800c292:	f200 84cb 	bhi.w	800cc2c <_strtod_l+0xb8c>
 800c296:	4681      	mov	r9, r0
 800c298:	2000      	movs	r0, #0
 800c29a:	4605      	mov	r5, r0
 800c29c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c29e:	930c      	str	r3, [sp, #48]	@ 0x30
 800c2a0:	3a30      	subs	r2, #48	@ 0x30
 800c2a2:	f100 0301 	add.w	r3, r0, #1
 800c2a6:	d02a      	beq.n	800c2fe <_strtod_l+0x25e>
 800c2a8:	4499      	add	r9, r3
 800c2aa:	210a      	movs	r1, #10
 800c2ac:	462b      	mov	r3, r5
 800c2ae:	eb00 0c05 	add.w	ip, r0, r5
 800c2b2:	4563      	cmp	r3, ip
 800c2b4:	d10d      	bne.n	800c2d2 <_strtod_l+0x232>
 800c2b6:	1c69      	adds	r1, r5, #1
 800c2b8:	4401      	add	r1, r0
 800c2ba:	4428      	add	r0, r5
 800c2bc:	2808      	cmp	r0, #8
 800c2be:	dc16      	bgt.n	800c2ee <_strtod_l+0x24e>
 800c2c0:	230a      	movs	r3, #10
 800c2c2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c2c4:	fb03 2300 	mla	r3, r3, r0, r2
 800c2c8:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	e018      	b.n	800c300 <_strtod_l+0x260>
 800c2ce:	4638      	mov	r0, r7
 800c2d0:	e7da      	b.n	800c288 <_strtod_l+0x1e8>
 800c2d2:	2b08      	cmp	r3, #8
 800c2d4:	f103 0301 	add.w	r3, r3, #1
 800c2d8:	dc03      	bgt.n	800c2e2 <_strtod_l+0x242>
 800c2da:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c2dc:	434e      	muls	r6, r1
 800c2de:	960a      	str	r6, [sp, #40]	@ 0x28
 800c2e0:	e7e7      	b.n	800c2b2 <_strtod_l+0x212>
 800c2e2:	2b10      	cmp	r3, #16
 800c2e4:	bfde      	ittt	le
 800c2e6:	9e08      	ldrle	r6, [sp, #32]
 800c2e8:	434e      	mulle	r6, r1
 800c2ea:	9608      	strle	r6, [sp, #32]
 800c2ec:	e7e1      	b.n	800c2b2 <_strtod_l+0x212>
 800c2ee:	280f      	cmp	r0, #15
 800c2f0:	dceb      	bgt.n	800c2ca <_strtod_l+0x22a>
 800c2f2:	230a      	movs	r3, #10
 800c2f4:	9808      	ldr	r0, [sp, #32]
 800c2f6:	fb03 2300 	mla	r3, r3, r0, r2
 800c2fa:	9308      	str	r3, [sp, #32]
 800c2fc:	e7e5      	b.n	800c2ca <_strtod_l+0x22a>
 800c2fe:	4629      	mov	r1, r5
 800c300:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c302:	460d      	mov	r5, r1
 800c304:	1c50      	adds	r0, r2, #1
 800c306:	9019      	str	r0, [sp, #100]	@ 0x64
 800c308:	7852      	ldrb	r2, [r2, #1]
 800c30a:	4618      	mov	r0, r3
 800c30c:	e7b1      	b.n	800c272 <_strtod_l+0x1d2>
 800c30e:	f04f 0900 	mov.w	r9, #0
 800c312:	2301      	movs	r3, #1
 800c314:	e77d      	b.n	800c212 <_strtod_l+0x172>
 800c316:	f04f 0c00 	mov.w	ip, #0
 800c31a:	1ca2      	adds	r2, r4, #2
 800c31c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c31e:	78a2      	ldrb	r2, [r4, #2]
 800c320:	e785      	b.n	800c22e <_strtod_l+0x18e>
 800c322:	f04f 0c01 	mov.w	ip, #1
 800c326:	e7f8      	b.n	800c31a <_strtod_l+0x27a>
 800c328:	080111c8 	.word	0x080111c8
 800c32c:	7ff00000 	.word	0x7ff00000
 800c330:	080111b0 	.word	0x080111b0
 800c334:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c336:	1c51      	adds	r1, r2, #1
 800c338:	9119      	str	r1, [sp, #100]	@ 0x64
 800c33a:	7852      	ldrb	r2, [r2, #1]
 800c33c:	2a30      	cmp	r2, #48	@ 0x30
 800c33e:	d0f9      	beq.n	800c334 <_strtod_l+0x294>
 800c340:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c344:	2908      	cmp	r1, #8
 800c346:	f63f af78 	bhi.w	800c23a <_strtod_l+0x19a>
 800c34a:	f04f 080a 	mov.w	r8, #10
 800c34e:	3a30      	subs	r2, #48	@ 0x30
 800c350:	920e      	str	r2, [sp, #56]	@ 0x38
 800c352:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c354:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c356:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c358:	1c56      	adds	r6, r2, #1
 800c35a:	9619      	str	r6, [sp, #100]	@ 0x64
 800c35c:	7852      	ldrb	r2, [r2, #1]
 800c35e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c362:	f1be 0f09 	cmp.w	lr, #9
 800c366:	d939      	bls.n	800c3dc <_strtod_l+0x33c>
 800c368:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c36a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c36e:	1a76      	subs	r6, r6, r1
 800c370:	2e08      	cmp	r6, #8
 800c372:	dc03      	bgt.n	800c37c <_strtod_l+0x2dc>
 800c374:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c376:	4588      	cmp	r8, r1
 800c378:	bfa8      	it	ge
 800c37a:	4688      	movge	r8, r1
 800c37c:	f1bc 0f00 	cmp.w	ip, #0
 800c380:	d001      	beq.n	800c386 <_strtod_l+0x2e6>
 800c382:	f1c8 0800 	rsb	r8, r8, #0
 800c386:	2d00      	cmp	r5, #0
 800c388:	d14e      	bne.n	800c428 <_strtod_l+0x388>
 800c38a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c38c:	4308      	orrs	r0, r1
 800c38e:	f47f aec0 	bne.w	800c112 <_strtod_l+0x72>
 800c392:	2b00      	cmp	r3, #0
 800c394:	f47f aed6 	bne.w	800c144 <_strtod_l+0xa4>
 800c398:	2a69      	cmp	r2, #105	@ 0x69
 800c39a:	d028      	beq.n	800c3ee <_strtod_l+0x34e>
 800c39c:	dc25      	bgt.n	800c3ea <_strtod_l+0x34a>
 800c39e:	2a49      	cmp	r2, #73	@ 0x49
 800c3a0:	d025      	beq.n	800c3ee <_strtod_l+0x34e>
 800c3a2:	2a4e      	cmp	r2, #78	@ 0x4e
 800c3a4:	f47f aece 	bne.w	800c144 <_strtod_l+0xa4>
 800c3a8:	499a      	ldr	r1, [pc, #616]	@ (800c614 <_strtod_l+0x574>)
 800c3aa:	a819      	add	r0, sp, #100	@ 0x64
 800c3ac:	f001 fbb2 	bl	800db14 <__match>
 800c3b0:	2800      	cmp	r0, #0
 800c3b2:	f43f aec7 	beq.w	800c144 <_strtod_l+0xa4>
 800c3b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3b8:	781b      	ldrb	r3, [r3, #0]
 800c3ba:	2b28      	cmp	r3, #40	@ 0x28
 800c3bc:	d12e      	bne.n	800c41c <_strtod_l+0x37c>
 800c3be:	4996      	ldr	r1, [pc, #600]	@ (800c618 <_strtod_l+0x578>)
 800c3c0:	aa1c      	add	r2, sp, #112	@ 0x70
 800c3c2:	a819      	add	r0, sp, #100	@ 0x64
 800c3c4:	f001 fbba 	bl	800db3c <__hexnan>
 800c3c8:	2805      	cmp	r0, #5
 800c3ca:	d127      	bne.n	800c41c <_strtod_l+0x37c>
 800c3cc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c3ce:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c3d2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c3d6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c3da:	e69a      	b.n	800c112 <_strtod_l+0x72>
 800c3dc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c3de:	fb08 2101 	mla	r1, r8, r1, r2
 800c3e2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c3e6:	920e      	str	r2, [sp, #56]	@ 0x38
 800c3e8:	e7b5      	b.n	800c356 <_strtod_l+0x2b6>
 800c3ea:	2a6e      	cmp	r2, #110	@ 0x6e
 800c3ec:	e7da      	b.n	800c3a4 <_strtod_l+0x304>
 800c3ee:	498b      	ldr	r1, [pc, #556]	@ (800c61c <_strtod_l+0x57c>)
 800c3f0:	a819      	add	r0, sp, #100	@ 0x64
 800c3f2:	f001 fb8f 	bl	800db14 <__match>
 800c3f6:	2800      	cmp	r0, #0
 800c3f8:	f43f aea4 	beq.w	800c144 <_strtod_l+0xa4>
 800c3fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3fe:	4988      	ldr	r1, [pc, #544]	@ (800c620 <_strtod_l+0x580>)
 800c400:	3b01      	subs	r3, #1
 800c402:	a819      	add	r0, sp, #100	@ 0x64
 800c404:	9319      	str	r3, [sp, #100]	@ 0x64
 800c406:	f001 fb85 	bl	800db14 <__match>
 800c40a:	b910      	cbnz	r0, 800c412 <_strtod_l+0x372>
 800c40c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c40e:	3301      	adds	r3, #1
 800c410:	9319      	str	r3, [sp, #100]	@ 0x64
 800c412:	f04f 0a00 	mov.w	sl, #0
 800c416:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800c624 <_strtod_l+0x584>
 800c41a:	e67a      	b.n	800c112 <_strtod_l+0x72>
 800c41c:	4882      	ldr	r0, [pc, #520]	@ (800c628 <_strtod_l+0x588>)
 800c41e:	f001 f8b7 	bl	800d590 <nan>
 800c422:	4682      	mov	sl, r0
 800c424:	468b      	mov	fp, r1
 800c426:	e674      	b.n	800c112 <_strtod_l+0x72>
 800c428:	eba8 0309 	sub.w	r3, r8, r9
 800c42c:	2f00      	cmp	r7, #0
 800c42e:	bf08      	it	eq
 800c430:	462f      	moveq	r7, r5
 800c432:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c434:	2d10      	cmp	r5, #16
 800c436:	462c      	mov	r4, r5
 800c438:	9309      	str	r3, [sp, #36]	@ 0x24
 800c43a:	bfa8      	it	ge
 800c43c:	2410      	movge	r4, #16
 800c43e:	f7f4 f8f1 	bl	8000624 <__aeabi_ui2d>
 800c442:	2d09      	cmp	r5, #9
 800c444:	4682      	mov	sl, r0
 800c446:	468b      	mov	fp, r1
 800c448:	dc11      	bgt.n	800c46e <_strtod_l+0x3ce>
 800c44a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	f43f ae60 	beq.w	800c112 <_strtod_l+0x72>
 800c452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c454:	dd76      	ble.n	800c544 <_strtod_l+0x4a4>
 800c456:	2b16      	cmp	r3, #22
 800c458:	dc5d      	bgt.n	800c516 <_strtod_l+0x476>
 800c45a:	4974      	ldr	r1, [pc, #464]	@ (800c62c <_strtod_l+0x58c>)
 800c45c:	4652      	mov	r2, sl
 800c45e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c462:	465b      	mov	r3, fp
 800c464:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c468:	f7f4 f956 	bl	8000718 <__aeabi_dmul>
 800c46c:	e7d9      	b.n	800c422 <_strtod_l+0x382>
 800c46e:	4b6f      	ldr	r3, [pc, #444]	@ (800c62c <_strtod_l+0x58c>)
 800c470:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c474:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c478:	f7f4 f94e 	bl	8000718 <__aeabi_dmul>
 800c47c:	4682      	mov	sl, r0
 800c47e:	9808      	ldr	r0, [sp, #32]
 800c480:	468b      	mov	fp, r1
 800c482:	f7f4 f8cf 	bl	8000624 <__aeabi_ui2d>
 800c486:	4602      	mov	r2, r0
 800c488:	460b      	mov	r3, r1
 800c48a:	4650      	mov	r0, sl
 800c48c:	4659      	mov	r1, fp
 800c48e:	f7f3 ff8d 	bl	80003ac <__adddf3>
 800c492:	2d0f      	cmp	r5, #15
 800c494:	4682      	mov	sl, r0
 800c496:	468b      	mov	fp, r1
 800c498:	ddd7      	ble.n	800c44a <_strtod_l+0x3aa>
 800c49a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c49c:	1b2c      	subs	r4, r5, r4
 800c49e:	441c      	add	r4, r3
 800c4a0:	2c00      	cmp	r4, #0
 800c4a2:	f340 8096 	ble.w	800c5d2 <_strtod_l+0x532>
 800c4a6:	f014 030f 	ands.w	r3, r4, #15
 800c4aa:	d00a      	beq.n	800c4c2 <_strtod_l+0x422>
 800c4ac:	495f      	ldr	r1, [pc, #380]	@ (800c62c <_strtod_l+0x58c>)
 800c4ae:	4652      	mov	r2, sl
 800c4b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c4b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4b8:	465b      	mov	r3, fp
 800c4ba:	f7f4 f92d 	bl	8000718 <__aeabi_dmul>
 800c4be:	4682      	mov	sl, r0
 800c4c0:	468b      	mov	fp, r1
 800c4c2:	f034 040f 	bics.w	r4, r4, #15
 800c4c6:	d073      	beq.n	800c5b0 <_strtod_l+0x510>
 800c4c8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c4cc:	dd48      	ble.n	800c560 <_strtod_l+0x4c0>
 800c4ce:	2400      	movs	r4, #0
 800c4d0:	46a0      	mov	r8, r4
 800c4d2:	46a1      	mov	r9, r4
 800c4d4:	940a      	str	r4, [sp, #40]	@ 0x28
 800c4d6:	2322      	movs	r3, #34	@ 0x22
 800c4d8:	f04f 0a00 	mov.w	sl, #0
 800c4dc:	9a05      	ldr	r2, [sp, #20]
 800c4de:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800c624 <_strtod_l+0x584>
 800c4e2:	6013      	str	r3, [r2, #0]
 800c4e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	f43f ae13 	beq.w	800c112 <_strtod_l+0x72>
 800c4ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c4ee:	9805      	ldr	r0, [sp, #20]
 800c4f0:	f7ff f94c 	bl	800b78c <_Bfree>
 800c4f4:	4649      	mov	r1, r9
 800c4f6:	9805      	ldr	r0, [sp, #20]
 800c4f8:	f7ff f948 	bl	800b78c <_Bfree>
 800c4fc:	4641      	mov	r1, r8
 800c4fe:	9805      	ldr	r0, [sp, #20]
 800c500:	f7ff f944 	bl	800b78c <_Bfree>
 800c504:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c506:	9805      	ldr	r0, [sp, #20]
 800c508:	f7ff f940 	bl	800b78c <_Bfree>
 800c50c:	4621      	mov	r1, r4
 800c50e:	9805      	ldr	r0, [sp, #20]
 800c510:	f7ff f93c 	bl	800b78c <_Bfree>
 800c514:	e5fd      	b.n	800c112 <_strtod_l+0x72>
 800c516:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c518:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c51c:	4293      	cmp	r3, r2
 800c51e:	dbbc      	blt.n	800c49a <_strtod_l+0x3fa>
 800c520:	4c42      	ldr	r4, [pc, #264]	@ (800c62c <_strtod_l+0x58c>)
 800c522:	f1c5 050f 	rsb	r5, r5, #15
 800c526:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c52a:	4652      	mov	r2, sl
 800c52c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c530:	465b      	mov	r3, fp
 800c532:	f7f4 f8f1 	bl	8000718 <__aeabi_dmul>
 800c536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c538:	1b5d      	subs	r5, r3, r5
 800c53a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c53e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c542:	e791      	b.n	800c468 <_strtod_l+0x3c8>
 800c544:	3316      	adds	r3, #22
 800c546:	dba8      	blt.n	800c49a <_strtod_l+0x3fa>
 800c548:	4b38      	ldr	r3, [pc, #224]	@ (800c62c <_strtod_l+0x58c>)
 800c54a:	eba9 0808 	sub.w	r8, r9, r8
 800c54e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c552:	4650      	mov	r0, sl
 800c554:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c558:	4659      	mov	r1, fp
 800c55a:	f7f4 fa07 	bl	800096c <__aeabi_ddiv>
 800c55e:	e760      	b.n	800c422 <_strtod_l+0x382>
 800c560:	4b33      	ldr	r3, [pc, #204]	@ (800c630 <_strtod_l+0x590>)
 800c562:	4650      	mov	r0, sl
 800c564:	9308      	str	r3, [sp, #32]
 800c566:	2300      	movs	r3, #0
 800c568:	4659      	mov	r1, fp
 800c56a:	461e      	mov	r6, r3
 800c56c:	1124      	asrs	r4, r4, #4
 800c56e:	2c01      	cmp	r4, #1
 800c570:	dc21      	bgt.n	800c5b6 <_strtod_l+0x516>
 800c572:	b10b      	cbz	r3, 800c578 <_strtod_l+0x4d8>
 800c574:	4682      	mov	sl, r0
 800c576:	468b      	mov	fp, r1
 800c578:	492d      	ldr	r1, [pc, #180]	@ (800c630 <_strtod_l+0x590>)
 800c57a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c57e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c582:	4652      	mov	r2, sl
 800c584:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c588:	465b      	mov	r3, fp
 800c58a:	f7f4 f8c5 	bl	8000718 <__aeabi_dmul>
 800c58e:	4b25      	ldr	r3, [pc, #148]	@ (800c624 <_strtod_l+0x584>)
 800c590:	460a      	mov	r2, r1
 800c592:	400b      	ands	r3, r1
 800c594:	4927      	ldr	r1, [pc, #156]	@ (800c634 <_strtod_l+0x594>)
 800c596:	4682      	mov	sl, r0
 800c598:	428b      	cmp	r3, r1
 800c59a:	d898      	bhi.n	800c4ce <_strtod_l+0x42e>
 800c59c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c5a0:	428b      	cmp	r3, r1
 800c5a2:	bf86      	itte	hi
 800c5a4:	f04f 3aff 	movhi.w	sl, #4294967295
 800c5a8:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800c638 <_strtod_l+0x598>
 800c5ac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	9308      	str	r3, [sp, #32]
 800c5b4:	e07a      	b.n	800c6ac <_strtod_l+0x60c>
 800c5b6:	07e2      	lsls	r2, r4, #31
 800c5b8:	d505      	bpl.n	800c5c6 <_strtod_l+0x526>
 800c5ba:	9b08      	ldr	r3, [sp, #32]
 800c5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c0:	f7f4 f8aa 	bl	8000718 <__aeabi_dmul>
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	9a08      	ldr	r2, [sp, #32]
 800c5c8:	3601      	adds	r6, #1
 800c5ca:	3208      	adds	r2, #8
 800c5cc:	1064      	asrs	r4, r4, #1
 800c5ce:	9208      	str	r2, [sp, #32]
 800c5d0:	e7cd      	b.n	800c56e <_strtod_l+0x4ce>
 800c5d2:	d0ed      	beq.n	800c5b0 <_strtod_l+0x510>
 800c5d4:	4264      	negs	r4, r4
 800c5d6:	f014 020f 	ands.w	r2, r4, #15
 800c5da:	d00a      	beq.n	800c5f2 <_strtod_l+0x552>
 800c5dc:	4b13      	ldr	r3, [pc, #76]	@ (800c62c <_strtod_l+0x58c>)
 800c5de:	4650      	mov	r0, sl
 800c5e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5e4:	4659      	mov	r1, fp
 800c5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ea:	f7f4 f9bf 	bl	800096c <__aeabi_ddiv>
 800c5ee:	4682      	mov	sl, r0
 800c5f0:	468b      	mov	fp, r1
 800c5f2:	1124      	asrs	r4, r4, #4
 800c5f4:	d0dc      	beq.n	800c5b0 <_strtod_l+0x510>
 800c5f6:	2c1f      	cmp	r4, #31
 800c5f8:	dd20      	ble.n	800c63c <_strtod_l+0x59c>
 800c5fa:	2400      	movs	r4, #0
 800c5fc:	46a0      	mov	r8, r4
 800c5fe:	46a1      	mov	r9, r4
 800c600:	940a      	str	r4, [sp, #40]	@ 0x28
 800c602:	2322      	movs	r3, #34	@ 0x22
 800c604:	9a05      	ldr	r2, [sp, #20]
 800c606:	f04f 0a00 	mov.w	sl, #0
 800c60a:	f04f 0b00 	mov.w	fp, #0
 800c60e:	6013      	str	r3, [r2, #0]
 800c610:	e768      	b.n	800c4e4 <_strtod_l+0x444>
 800c612:	bf00      	nop
 800c614:	08010f9b 	.word	0x08010f9b
 800c618:	080111b4 	.word	0x080111b4
 800c61c:	08010f93 	.word	0x08010f93
 800c620:	08010fca 	.word	0x08010fca
 800c624:	7ff00000 	.word	0x7ff00000
 800c628:	0801135d 	.word	0x0801135d
 800c62c:	080110e8 	.word	0x080110e8
 800c630:	080110c0 	.word	0x080110c0
 800c634:	7ca00000 	.word	0x7ca00000
 800c638:	7fefffff 	.word	0x7fefffff
 800c63c:	f014 0310 	ands.w	r3, r4, #16
 800c640:	bf18      	it	ne
 800c642:	236a      	movne	r3, #106	@ 0x6a
 800c644:	4650      	mov	r0, sl
 800c646:	9308      	str	r3, [sp, #32]
 800c648:	4659      	mov	r1, fp
 800c64a:	2300      	movs	r3, #0
 800c64c:	4ea9      	ldr	r6, [pc, #676]	@ (800c8f4 <_strtod_l+0x854>)
 800c64e:	07e2      	lsls	r2, r4, #31
 800c650:	d504      	bpl.n	800c65c <_strtod_l+0x5bc>
 800c652:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c656:	f7f4 f85f 	bl	8000718 <__aeabi_dmul>
 800c65a:	2301      	movs	r3, #1
 800c65c:	1064      	asrs	r4, r4, #1
 800c65e:	f106 0608 	add.w	r6, r6, #8
 800c662:	d1f4      	bne.n	800c64e <_strtod_l+0x5ae>
 800c664:	b10b      	cbz	r3, 800c66a <_strtod_l+0x5ca>
 800c666:	4682      	mov	sl, r0
 800c668:	468b      	mov	fp, r1
 800c66a:	9b08      	ldr	r3, [sp, #32]
 800c66c:	b1b3      	cbz	r3, 800c69c <_strtod_l+0x5fc>
 800c66e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c672:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c676:	2b00      	cmp	r3, #0
 800c678:	4659      	mov	r1, fp
 800c67a:	dd0f      	ble.n	800c69c <_strtod_l+0x5fc>
 800c67c:	2b1f      	cmp	r3, #31
 800c67e:	dd57      	ble.n	800c730 <_strtod_l+0x690>
 800c680:	2b34      	cmp	r3, #52	@ 0x34
 800c682:	bfd8      	it	le
 800c684:	f04f 33ff 	movle.w	r3, #4294967295
 800c688:	f04f 0a00 	mov.w	sl, #0
 800c68c:	bfcf      	iteee	gt
 800c68e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c692:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c696:	4093      	lslle	r3, r2
 800c698:	ea03 0b01 	andle.w	fp, r3, r1
 800c69c:	2200      	movs	r2, #0
 800c69e:	2300      	movs	r3, #0
 800c6a0:	4650      	mov	r0, sl
 800c6a2:	4659      	mov	r1, fp
 800c6a4:	f7f4 faa0 	bl	8000be8 <__aeabi_dcmpeq>
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	d1a6      	bne.n	800c5fa <_strtod_l+0x55a>
 800c6ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6ae:	463a      	mov	r2, r7
 800c6b0:	9300      	str	r3, [sp, #0]
 800c6b2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c6b4:	462b      	mov	r3, r5
 800c6b6:	9805      	ldr	r0, [sp, #20]
 800c6b8:	f7ff f8d0 	bl	800b85c <__s2b>
 800c6bc:	900a      	str	r0, [sp, #40]	@ 0x28
 800c6be:	2800      	cmp	r0, #0
 800c6c0:	f43f af05 	beq.w	800c4ce <_strtod_l+0x42e>
 800c6c4:	2400      	movs	r4, #0
 800c6c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6c8:	eba9 0308 	sub.w	r3, r9, r8
 800c6cc:	2a00      	cmp	r2, #0
 800c6ce:	bfa8      	it	ge
 800c6d0:	2300      	movge	r3, #0
 800c6d2:	46a0      	mov	r8, r4
 800c6d4:	9312      	str	r3, [sp, #72]	@ 0x48
 800c6d6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c6da:	9316      	str	r3, [sp, #88]	@ 0x58
 800c6dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6de:	9805      	ldr	r0, [sp, #20]
 800c6e0:	6859      	ldr	r1, [r3, #4]
 800c6e2:	f7ff f813 	bl	800b70c <_Balloc>
 800c6e6:	4681      	mov	r9, r0
 800c6e8:	2800      	cmp	r0, #0
 800c6ea:	f43f aef4 	beq.w	800c4d6 <_strtod_l+0x436>
 800c6ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6f0:	300c      	adds	r0, #12
 800c6f2:	691a      	ldr	r2, [r3, #16]
 800c6f4:	f103 010c 	add.w	r1, r3, #12
 800c6f8:	3202      	adds	r2, #2
 800c6fa:	0092      	lsls	r2, r2, #2
 800c6fc:	f000 ff3a 	bl	800d574 <memcpy>
 800c700:	ab1c      	add	r3, sp, #112	@ 0x70
 800c702:	9301      	str	r3, [sp, #4]
 800c704:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c706:	9300      	str	r3, [sp, #0]
 800c708:	4652      	mov	r2, sl
 800c70a:	465b      	mov	r3, fp
 800c70c:	9805      	ldr	r0, [sp, #20]
 800c70e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c712:	f7ff fbd5 	bl	800bec0 <__d2b>
 800c716:	901a      	str	r0, [sp, #104]	@ 0x68
 800c718:	2800      	cmp	r0, #0
 800c71a:	f43f aedc 	beq.w	800c4d6 <_strtod_l+0x436>
 800c71e:	2101      	movs	r1, #1
 800c720:	9805      	ldr	r0, [sp, #20]
 800c722:	f7ff f931 	bl	800b988 <__i2b>
 800c726:	4680      	mov	r8, r0
 800c728:	b948      	cbnz	r0, 800c73e <_strtod_l+0x69e>
 800c72a:	f04f 0800 	mov.w	r8, #0
 800c72e:	e6d2      	b.n	800c4d6 <_strtod_l+0x436>
 800c730:	f04f 32ff 	mov.w	r2, #4294967295
 800c734:	fa02 f303 	lsl.w	r3, r2, r3
 800c738:	ea03 0a0a 	and.w	sl, r3, sl
 800c73c:	e7ae      	b.n	800c69c <_strtod_l+0x5fc>
 800c73e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c740:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c742:	2d00      	cmp	r5, #0
 800c744:	bfab      	itete	ge
 800c746:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c748:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c74a:	18ef      	addge	r7, r5, r3
 800c74c:	1b5e      	sublt	r6, r3, r5
 800c74e:	9b08      	ldr	r3, [sp, #32]
 800c750:	bfa8      	it	ge
 800c752:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c754:	eba5 0503 	sub.w	r5, r5, r3
 800c758:	4415      	add	r5, r2
 800c75a:	4b67      	ldr	r3, [pc, #412]	@ (800c8f8 <_strtod_l+0x858>)
 800c75c:	f105 35ff 	add.w	r5, r5, #4294967295
 800c760:	bfb8      	it	lt
 800c762:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c764:	429d      	cmp	r5, r3
 800c766:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c76a:	da50      	bge.n	800c80e <_strtod_l+0x76e>
 800c76c:	1b5b      	subs	r3, r3, r5
 800c76e:	2b1f      	cmp	r3, #31
 800c770:	f04f 0101 	mov.w	r1, #1
 800c774:	eba2 0203 	sub.w	r2, r2, r3
 800c778:	dc3d      	bgt.n	800c7f6 <_strtod_l+0x756>
 800c77a:	fa01 f303 	lsl.w	r3, r1, r3
 800c77e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c780:	2300      	movs	r3, #0
 800c782:	9310      	str	r3, [sp, #64]	@ 0x40
 800c784:	18bd      	adds	r5, r7, r2
 800c786:	9b08      	ldr	r3, [sp, #32]
 800c788:	42af      	cmp	r7, r5
 800c78a:	4416      	add	r6, r2
 800c78c:	441e      	add	r6, r3
 800c78e:	463b      	mov	r3, r7
 800c790:	bfa8      	it	ge
 800c792:	462b      	movge	r3, r5
 800c794:	42b3      	cmp	r3, r6
 800c796:	bfa8      	it	ge
 800c798:	4633      	movge	r3, r6
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	bfc2      	ittt	gt
 800c79e:	1aed      	subgt	r5, r5, r3
 800c7a0:	1af6      	subgt	r6, r6, r3
 800c7a2:	1aff      	subgt	r7, r7, r3
 800c7a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	dd16      	ble.n	800c7d8 <_strtod_l+0x738>
 800c7aa:	4641      	mov	r1, r8
 800c7ac:	461a      	mov	r2, r3
 800c7ae:	9805      	ldr	r0, [sp, #20]
 800c7b0:	f7ff f9a8 	bl	800bb04 <__pow5mult>
 800c7b4:	4680      	mov	r8, r0
 800c7b6:	2800      	cmp	r0, #0
 800c7b8:	d0b7      	beq.n	800c72a <_strtod_l+0x68a>
 800c7ba:	4601      	mov	r1, r0
 800c7bc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c7be:	9805      	ldr	r0, [sp, #20]
 800c7c0:	f7ff f8f8 	bl	800b9b4 <__multiply>
 800c7c4:	900e      	str	r0, [sp, #56]	@ 0x38
 800c7c6:	2800      	cmp	r0, #0
 800c7c8:	f43f ae85 	beq.w	800c4d6 <_strtod_l+0x436>
 800c7cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c7ce:	9805      	ldr	r0, [sp, #20]
 800c7d0:	f7fe ffdc 	bl	800b78c <_Bfree>
 800c7d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7d6:	931a      	str	r3, [sp, #104]	@ 0x68
 800c7d8:	2d00      	cmp	r5, #0
 800c7da:	dc1d      	bgt.n	800c818 <_strtod_l+0x778>
 800c7dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	dd23      	ble.n	800c82a <_strtod_l+0x78a>
 800c7e2:	4649      	mov	r1, r9
 800c7e4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c7e6:	9805      	ldr	r0, [sp, #20]
 800c7e8:	f7ff f98c 	bl	800bb04 <__pow5mult>
 800c7ec:	4681      	mov	r9, r0
 800c7ee:	b9e0      	cbnz	r0, 800c82a <_strtod_l+0x78a>
 800c7f0:	f04f 0900 	mov.w	r9, #0
 800c7f4:	e66f      	b.n	800c4d6 <_strtod_l+0x436>
 800c7f6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c7fa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c7fe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c802:	35e2      	adds	r5, #226	@ 0xe2
 800c804:	fa01 f305 	lsl.w	r3, r1, r5
 800c808:	9310      	str	r3, [sp, #64]	@ 0x40
 800c80a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c80c:	e7ba      	b.n	800c784 <_strtod_l+0x6e4>
 800c80e:	2300      	movs	r3, #0
 800c810:	9310      	str	r3, [sp, #64]	@ 0x40
 800c812:	2301      	movs	r3, #1
 800c814:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c816:	e7b5      	b.n	800c784 <_strtod_l+0x6e4>
 800c818:	462a      	mov	r2, r5
 800c81a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c81c:	9805      	ldr	r0, [sp, #20]
 800c81e:	f7ff f9cb 	bl	800bbb8 <__lshift>
 800c822:	901a      	str	r0, [sp, #104]	@ 0x68
 800c824:	2800      	cmp	r0, #0
 800c826:	d1d9      	bne.n	800c7dc <_strtod_l+0x73c>
 800c828:	e655      	b.n	800c4d6 <_strtod_l+0x436>
 800c82a:	2e00      	cmp	r6, #0
 800c82c:	dd07      	ble.n	800c83e <_strtod_l+0x79e>
 800c82e:	4649      	mov	r1, r9
 800c830:	4632      	mov	r2, r6
 800c832:	9805      	ldr	r0, [sp, #20]
 800c834:	f7ff f9c0 	bl	800bbb8 <__lshift>
 800c838:	4681      	mov	r9, r0
 800c83a:	2800      	cmp	r0, #0
 800c83c:	d0d8      	beq.n	800c7f0 <_strtod_l+0x750>
 800c83e:	2f00      	cmp	r7, #0
 800c840:	dd08      	ble.n	800c854 <_strtod_l+0x7b4>
 800c842:	4641      	mov	r1, r8
 800c844:	463a      	mov	r2, r7
 800c846:	9805      	ldr	r0, [sp, #20]
 800c848:	f7ff f9b6 	bl	800bbb8 <__lshift>
 800c84c:	4680      	mov	r8, r0
 800c84e:	2800      	cmp	r0, #0
 800c850:	f43f ae41 	beq.w	800c4d6 <_strtod_l+0x436>
 800c854:	464a      	mov	r2, r9
 800c856:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c858:	9805      	ldr	r0, [sp, #20]
 800c85a:	f7ff fa35 	bl	800bcc8 <__mdiff>
 800c85e:	4604      	mov	r4, r0
 800c860:	2800      	cmp	r0, #0
 800c862:	f43f ae38 	beq.w	800c4d6 <_strtod_l+0x436>
 800c866:	68c3      	ldr	r3, [r0, #12]
 800c868:	4641      	mov	r1, r8
 800c86a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c86c:	2300      	movs	r3, #0
 800c86e:	60c3      	str	r3, [r0, #12]
 800c870:	f7ff fa0e 	bl	800bc90 <__mcmp>
 800c874:	2800      	cmp	r0, #0
 800c876:	da45      	bge.n	800c904 <_strtod_l+0x864>
 800c878:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c87a:	ea53 030a 	orrs.w	r3, r3, sl
 800c87e:	d16b      	bne.n	800c958 <_strtod_l+0x8b8>
 800c880:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c884:	2b00      	cmp	r3, #0
 800c886:	d167      	bne.n	800c958 <_strtod_l+0x8b8>
 800c888:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c88c:	0d1b      	lsrs	r3, r3, #20
 800c88e:	051b      	lsls	r3, r3, #20
 800c890:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c894:	d960      	bls.n	800c958 <_strtod_l+0x8b8>
 800c896:	6963      	ldr	r3, [r4, #20]
 800c898:	b913      	cbnz	r3, 800c8a0 <_strtod_l+0x800>
 800c89a:	6923      	ldr	r3, [r4, #16]
 800c89c:	2b01      	cmp	r3, #1
 800c89e:	dd5b      	ble.n	800c958 <_strtod_l+0x8b8>
 800c8a0:	4621      	mov	r1, r4
 800c8a2:	2201      	movs	r2, #1
 800c8a4:	9805      	ldr	r0, [sp, #20]
 800c8a6:	f7ff f987 	bl	800bbb8 <__lshift>
 800c8aa:	4641      	mov	r1, r8
 800c8ac:	4604      	mov	r4, r0
 800c8ae:	f7ff f9ef 	bl	800bc90 <__mcmp>
 800c8b2:	2800      	cmp	r0, #0
 800c8b4:	dd50      	ble.n	800c958 <_strtod_l+0x8b8>
 800c8b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c8ba:	9a08      	ldr	r2, [sp, #32]
 800c8bc:	0d1b      	lsrs	r3, r3, #20
 800c8be:	051b      	lsls	r3, r3, #20
 800c8c0:	2a00      	cmp	r2, #0
 800c8c2:	d06a      	beq.n	800c99a <_strtod_l+0x8fa>
 800c8c4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c8c8:	d867      	bhi.n	800c99a <_strtod_l+0x8fa>
 800c8ca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c8ce:	f67f ae98 	bls.w	800c602 <_strtod_l+0x562>
 800c8d2:	4650      	mov	r0, sl
 800c8d4:	4659      	mov	r1, fp
 800c8d6:	4b09      	ldr	r3, [pc, #36]	@ (800c8fc <_strtod_l+0x85c>)
 800c8d8:	2200      	movs	r2, #0
 800c8da:	f7f3 ff1d 	bl	8000718 <__aeabi_dmul>
 800c8de:	4b08      	ldr	r3, [pc, #32]	@ (800c900 <_strtod_l+0x860>)
 800c8e0:	4682      	mov	sl, r0
 800c8e2:	400b      	ands	r3, r1
 800c8e4:	468b      	mov	fp, r1
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	f47f ae00 	bne.w	800c4ec <_strtod_l+0x44c>
 800c8ec:	2322      	movs	r3, #34	@ 0x22
 800c8ee:	9a05      	ldr	r2, [sp, #20]
 800c8f0:	6013      	str	r3, [r2, #0]
 800c8f2:	e5fb      	b.n	800c4ec <_strtod_l+0x44c>
 800c8f4:	080111e0 	.word	0x080111e0
 800c8f8:	fffffc02 	.word	0xfffffc02
 800c8fc:	39500000 	.word	0x39500000
 800c900:	7ff00000 	.word	0x7ff00000
 800c904:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c908:	d165      	bne.n	800c9d6 <_strtod_l+0x936>
 800c90a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c90c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c910:	b35a      	cbz	r2, 800c96a <_strtod_l+0x8ca>
 800c912:	4a99      	ldr	r2, [pc, #612]	@ (800cb78 <_strtod_l+0xad8>)
 800c914:	4293      	cmp	r3, r2
 800c916:	d12b      	bne.n	800c970 <_strtod_l+0x8d0>
 800c918:	9b08      	ldr	r3, [sp, #32]
 800c91a:	4651      	mov	r1, sl
 800c91c:	b303      	cbz	r3, 800c960 <_strtod_l+0x8c0>
 800c91e:	465a      	mov	r2, fp
 800c920:	4b96      	ldr	r3, [pc, #600]	@ (800cb7c <_strtod_l+0xadc>)
 800c922:	4013      	ands	r3, r2
 800c924:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c928:	f04f 32ff 	mov.w	r2, #4294967295
 800c92c:	d81b      	bhi.n	800c966 <_strtod_l+0x8c6>
 800c92e:	0d1b      	lsrs	r3, r3, #20
 800c930:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c934:	fa02 f303 	lsl.w	r3, r2, r3
 800c938:	4299      	cmp	r1, r3
 800c93a:	d119      	bne.n	800c970 <_strtod_l+0x8d0>
 800c93c:	4b90      	ldr	r3, [pc, #576]	@ (800cb80 <_strtod_l+0xae0>)
 800c93e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c940:	429a      	cmp	r2, r3
 800c942:	d102      	bne.n	800c94a <_strtod_l+0x8aa>
 800c944:	3101      	adds	r1, #1
 800c946:	f43f adc6 	beq.w	800c4d6 <_strtod_l+0x436>
 800c94a:	f04f 0a00 	mov.w	sl, #0
 800c94e:	4b8b      	ldr	r3, [pc, #556]	@ (800cb7c <_strtod_l+0xadc>)
 800c950:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c952:	401a      	ands	r2, r3
 800c954:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c958:	9b08      	ldr	r3, [sp, #32]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d1b9      	bne.n	800c8d2 <_strtod_l+0x832>
 800c95e:	e5c5      	b.n	800c4ec <_strtod_l+0x44c>
 800c960:	f04f 33ff 	mov.w	r3, #4294967295
 800c964:	e7e8      	b.n	800c938 <_strtod_l+0x898>
 800c966:	4613      	mov	r3, r2
 800c968:	e7e6      	b.n	800c938 <_strtod_l+0x898>
 800c96a:	ea53 030a 	orrs.w	r3, r3, sl
 800c96e:	d0a2      	beq.n	800c8b6 <_strtod_l+0x816>
 800c970:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c972:	b1db      	cbz	r3, 800c9ac <_strtod_l+0x90c>
 800c974:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c976:	4213      	tst	r3, r2
 800c978:	d0ee      	beq.n	800c958 <_strtod_l+0x8b8>
 800c97a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c97c:	4650      	mov	r0, sl
 800c97e:	4659      	mov	r1, fp
 800c980:	9a08      	ldr	r2, [sp, #32]
 800c982:	b1bb      	cbz	r3, 800c9b4 <_strtod_l+0x914>
 800c984:	f7ff fb68 	bl	800c058 <sulp>
 800c988:	4602      	mov	r2, r0
 800c98a:	460b      	mov	r3, r1
 800c98c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c990:	f7f3 fd0c 	bl	80003ac <__adddf3>
 800c994:	4682      	mov	sl, r0
 800c996:	468b      	mov	fp, r1
 800c998:	e7de      	b.n	800c958 <_strtod_l+0x8b8>
 800c99a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c99e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c9a2:	f04f 3aff 	mov.w	sl, #4294967295
 800c9a6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c9aa:	e7d5      	b.n	800c958 <_strtod_l+0x8b8>
 800c9ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c9ae:	ea13 0f0a 	tst.w	r3, sl
 800c9b2:	e7e1      	b.n	800c978 <_strtod_l+0x8d8>
 800c9b4:	f7ff fb50 	bl	800c058 <sulp>
 800c9b8:	4602      	mov	r2, r0
 800c9ba:	460b      	mov	r3, r1
 800c9bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c9c0:	f7f3 fcf2 	bl	80003a8 <__aeabi_dsub>
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	4682      	mov	sl, r0
 800c9ca:	468b      	mov	fp, r1
 800c9cc:	f7f4 f90c 	bl	8000be8 <__aeabi_dcmpeq>
 800c9d0:	2800      	cmp	r0, #0
 800c9d2:	d0c1      	beq.n	800c958 <_strtod_l+0x8b8>
 800c9d4:	e615      	b.n	800c602 <_strtod_l+0x562>
 800c9d6:	4641      	mov	r1, r8
 800c9d8:	4620      	mov	r0, r4
 800c9da:	f7ff fac9 	bl	800bf70 <__ratio>
 800c9de:	2200      	movs	r2, #0
 800c9e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c9e4:	4606      	mov	r6, r0
 800c9e6:	460f      	mov	r7, r1
 800c9e8:	f7f4 f912 	bl	8000c10 <__aeabi_dcmple>
 800c9ec:	2800      	cmp	r0, #0
 800c9ee:	d06d      	beq.n	800cacc <_strtod_l+0xa2c>
 800c9f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d178      	bne.n	800cae8 <_strtod_l+0xa48>
 800c9f6:	f1ba 0f00 	cmp.w	sl, #0
 800c9fa:	d156      	bne.n	800caaa <_strtod_l+0xa0a>
 800c9fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c9fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d158      	bne.n	800cab8 <_strtod_l+0xa18>
 800ca06:	2200      	movs	r2, #0
 800ca08:	4630      	mov	r0, r6
 800ca0a:	4639      	mov	r1, r7
 800ca0c:	4b5d      	ldr	r3, [pc, #372]	@ (800cb84 <_strtod_l+0xae4>)
 800ca0e:	f7f4 f8f5 	bl	8000bfc <__aeabi_dcmplt>
 800ca12:	2800      	cmp	r0, #0
 800ca14:	d157      	bne.n	800cac6 <_strtod_l+0xa26>
 800ca16:	4630      	mov	r0, r6
 800ca18:	4639      	mov	r1, r7
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	4b5a      	ldr	r3, [pc, #360]	@ (800cb88 <_strtod_l+0xae8>)
 800ca1e:	f7f3 fe7b 	bl	8000718 <__aeabi_dmul>
 800ca22:	4606      	mov	r6, r0
 800ca24:	460f      	mov	r7, r1
 800ca26:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ca2a:	9606      	str	r6, [sp, #24]
 800ca2c:	9307      	str	r3, [sp, #28]
 800ca2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca32:	4d52      	ldr	r5, [pc, #328]	@ (800cb7c <_strtod_l+0xadc>)
 800ca34:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ca38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca3a:	401d      	ands	r5, r3
 800ca3c:	4b53      	ldr	r3, [pc, #332]	@ (800cb8c <_strtod_l+0xaec>)
 800ca3e:	429d      	cmp	r5, r3
 800ca40:	f040 80aa 	bne.w	800cb98 <_strtod_l+0xaf8>
 800ca44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca46:	4650      	mov	r0, sl
 800ca48:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ca4c:	4659      	mov	r1, fp
 800ca4e:	f7ff f9cf 	bl	800bdf0 <__ulp>
 800ca52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca56:	f7f3 fe5f 	bl	8000718 <__aeabi_dmul>
 800ca5a:	4652      	mov	r2, sl
 800ca5c:	465b      	mov	r3, fp
 800ca5e:	f7f3 fca5 	bl	80003ac <__adddf3>
 800ca62:	460b      	mov	r3, r1
 800ca64:	4945      	ldr	r1, [pc, #276]	@ (800cb7c <_strtod_l+0xadc>)
 800ca66:	4a4a      	ldr	r2, [pc, #296]	@ (800cb90 <_strtod_l+0xaf0>)
 800ca68:	4019      	ands	r1, r3
 800ca6a:	4291      	cmp	r1, r2
 800ca6c:	4682      	mov	sl, r0
 800ca6e:	d942      	bls.n	800caf6 <_strtod_l+0xa56>
 800ca70:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ca72:	4b43      	ldr	r3, [pc, #268]	@ (800cb80 <_strtod_l+0xae0>)
 800ca74:	429a      	cmp	r2, r3
 800ca76:	d103      	bne.n	800ca80 <_strtod_l+0x9e0>
 800ca78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca7a:	3301      	adds	r3, #1
 800ca7c:	f43f ad2b 	beq.w	800c4d6 <_strtod_l+0x436>
 800ca80:	f04f 3aff 	mov.w	sl, #4294967295
 800ca84:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 800cb80 <_strtod_l+0xae0>
 800ca88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca8a:	9805      	ldr	r0, [sp, #20]
 800ca8c:	f7fe fe7e 	bl	800b78c <_Bfree>
 800ca90:	4649      	mov	r1, r9
 800ca92:	9805      	ldr	r0, [sp, #20]
 800ca94:	f7fe fe7a 	bl	800b78c <_Bfree>
 800ca98:	4641      	mov	r1, r8
 800ca9a:	9805      	ldr	r0, [sp, #20]
 800ca9c:	f7fe fe76 	bl	800b78c <_Bfree>
 800caa0:	4621      	mov	r1, r4
 800caa2:	9805      	ldr	r0, [sp, #20]
 800caa4:	f7fe fe72 	bl	800b78c <_Bfree>
 800caa8:	e618      	b.n	800c6dc <_strtod_l+0x63c>
 800caaa:	f1ba 0f01 	cmp.w	sl, #1
 800caae:	d103      	bne.n	800cab8 <_strtod_l+0xa18>
 800cab0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	f43f ada5 	beq.w	800c602 <_strtod_l+0x562>
 800cab8:	2200      	movs	r2, #0
 800caba:	4b36      	ldr	r3, [pc, #216]	@ (800cb94 <_strtod_l+0xaf4>)
 800cabc:	2600      	movs	r6, #0
 800cabe:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cac2:	4f30      	ldr	r7, [pc, #192]	@ (800cb84 <_strtod_l+0xae4>)
 800cac4:	e7b3      	b.n	800ca2e <_strtod_l+0x98e>
 800cac6:	2600      	movs	r6, #0
 800cac8:	4f2f      	ldr	r7, [pc, #188]	@ (800cb88 <_strtod_l+0xae8>)
 800caca:	e7ac      	b.n	800ca26 <_strtod_l+0x986>
 800cacc:	4630      	mov	r0, r6
 800cace:	4639      	mov	r1, r7
 800cad0:	4b2d      	ldr	r3, [pc, #180]	@ (800cb88 <_strtod_l+0xae8>)
 800cad2:	2200      	movs	r2, #0
 800cad4:	f7f3 fe20 	bl	8000718 <__aeabi_dmul>
 800cad8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cada:	4606      	mov	r6, r0
 800cadc:	460f      	mov	r7, r1
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d0a1      	beq.n	800ca26 <_strtod_l+0x986>
 800cae2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cae6:	e7a2      	b.n	800ca2e <_strtod_l+0x98e>
 800cae8:	2200      	movs	r2, #0
 800caea:	4b26      	ldr	r3, [pc, #152]	@ (800cb84 <_strtod_l+0xae4>)
 800caec:	4616      	mov	r6, r2
 800caee:	461f      	mov	r7, r3
 800caf0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800caf4:	e79b      	b.n	800ca2e <_strtod_l+0x98e>
 800caf6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cafa:	9b08      	ldr	r3, [sp, #32]
 800cafc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d1c1      	bne.n	800ca88 <_strtod_l+0x9e8>
 800cb04:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cb08:	0d1b      	lsrs	r3, r3, #20
 800cb0a:	051b      	lsls	r3, r3, #20
 800cb0c:	429d      	cmp	r5, r3
 800cb0e:	d1bb      	bne.n	800ca88 <_strtod_l+0x9e8>
 800cb10:	4630      	mov	r0, r6
 800cb12:	4639      	mov	r1, r7
 800cb14:	f7f4 fb12 	bl	800113c <__aeabi_d2lz>
 800cb18:	f7f3 fdd0 	bl	80006bc <__aeabi_l2d>
 800cb1c:	4602      	mov	r2, r0
 800cb1e:	460b      	mov	r3, r1
 800cb20:	4630      	mov	r0, r6
 800cb22:	4639      	mov	r1, r7
 800cb24:	f7f3 fc40 	bl	80003a8 <__aeabi_dsub>
 800cb28:	460b      	mov	r3, r1
 800cb2a:	4602      	mov	r2, r0
 800cb2c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cb30:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cb34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb36:	ea46 060a 	orr.w	r6, r6, sl
 800cb3a:	431e      	orrs	r6, r3
 800cb3c:	d069      	beq.n	800cc12 <_strtod_l+0xb72>
 800cb3e:	a30a      	add	r3, pc, #40	@ (adr r3, 800cb68 <_strtod_l+0xac8>)
 800cb40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb44:	f7f4 f85a 	bl	8000bfc <__aeabi_dcmplt>
 800cb48:	2800      	cmp	r0, #0
 800cb4a:	f47f accf 	bne.w	800c4ec <_strtod_l+0x44c>
 800cb4e:	a308      	add	r3, pc, #32	@ (adr r3, 800cb70 <_strtod_l+0xad0>)
 800cb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb58:	f7f4 f86e 	bl	8000c38 <__aeabi_dcmpgt>
 800cb5c:	2800      	cmp	r0, #0
 800cb5e:	d093      	beq.n	800ca88 <_strtod_l+0x9e8>
 800cb60:	e4c4      	b.n	800c4ec <_strtod_l+0x44c>
 800cb62:	bf00      	nop
 800cb64:	f3af 8000 	nop.w
 800cb68:	94a03595 	.word	0x94a03595
 800cb6c:	3fdfffff 	.word	0x3fdfffff
 800cb70:	35afe535 	.word	0x35afe535
 800cb74:	3fe00000 	.word	0x3fe00000
 800cb78:	000fffff 	.word	0x000fffff
 800cb7c:	7ff00000 	.word	0x7ff00000
 800cb80:	7fefffff 	.word	0x7fefffff
 800cb84:	3ff00000 	.word	0x3ff00000
 800cb88:	3fe00000 	.word	0x3fe00000
 800cb8c:	7fe00000 	.word	0x7fe00000
 800cb90:	7c9fffff 	.word	0x7c9fffff
 800cb94:	bff00000 	.word	0xbff00000
 800cb98:	9b08      	ldr	r3, [sp, #32]
 800cb9a:	b323      	cbz	r3, 800cbe6 <_strtod_l+0xb46>
 800cb9c:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800cba0:	d821      	bhi.n	800cbe6 <_strtod_l+0xb46>
 800cba2:	a327      	add	r3, pc, #156	@ (adr r3, 800cc40 <_strtod_l+0xba0>)
 800cba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba8:	4630      	mov	r0, r6
 800cbaa:	4639      	mov	r1, r7
 800cbac:	f7f4 f830 	bl	8000c10 <__aeabi_dcmple>
 800cbb0:	b1a0      	cbz	r0, 800cbdc <_strtod_l+0xb3c>
 800cbb2:	4639      	mov	r1, r7
 800cbb4:	4630      	mov	r0, r6
 800cbb6:	f7f4 f887 	bl	8000cc8 <__aeabi_d2uiz>
 800cbba:	2801      	cmp	r0, #1
 800cbbc:	bf38      	it	cc
 800cbbe:	2001      	movcc	r0, #1
 800cbc0:	f7f3 fd30 	bl	8000624 <__aeabi_ui2d>
 800cbc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbc6:	4606      	mov	r6, r0
 800cbc8:	460f      	mov	r7, r1
 800cbca:	b9fb      	cbnz	r3, 800cc0c <_strtod_l+0xb6c>
 800cbcc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cbd0:	9014      	str	r0, [sp, #80]	@ 0x50
 800cbd2:	9315      	str	r3, [sp, #84]	@ 0x54
 800cbd4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800cbd8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cbdc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cbde:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800cbe2:	1b5b      	subs	r3, r3, r5
 800cbe4:	9311      	str	r3, [sp, #68]	@ 0x44
 800cbe6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cbea:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cbee:	f7ff f8ff 	bl	800bdf0 <__ulp>
 800cbf2:	4602      	mov	r2, r0
 800cbf4:	460b      	mov	r3, r1
 800cbf6:	4650      	mov	r0, sl
 800cbf8:	4659      	mov	r1, fp
 800cbfa:	f7f3 fd8d 	bl	8000718 <__aeabi_dmul>
 800cbfe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cc02:	f7f3 fbd3 	bl	80003ac <__adddf3>
 800cc06:	4682      	mov	sl, r0
 800cc08:	468b      	mov	fp, r1
 800cc0a:	e776      	b.n	800cafa <_strtod_l+0xa5a>
 800cc0c:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cc10:	e7e0      	b.n	800cbd4 <_strtod_l+0xb34>
 800cc12:	a30d      	add	r3, pc, #52	@ (adr r3, 800cc48 <_strtod_l+0xba8>)
 800cc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc18:	f7f3 fff0 	bl	8000bfc <__aeabi_dcmplt>
 800cc1c:	e79e      	b.n	800cb5c <_strtod_l+0xabc>
 800cc1e:	2300      	movs	r3, #0
 800cc20:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cc22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc24:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800cc26:	6013      	str	r3, [r2, #0]
 800cc28:	f7ff ba77 	b.w	800c11a <_strtod_l+0x7a>
 800cc2c:	2a65      	cmp	r2, #101	@ 0x65
 800cc2e:	f43f ab6e 	beq.w	800c30e <_strtod_l+0x26e>
 800cc32:	2a45      	cmp	r2, #69	@ 0x45
 800cc34:	f43f ab6b 	beq.w	800c30e <_strtod_l+0x26e>
 800cc38:	2301      	movs	r3, #1
 800cc3a:	f7ff bba6 	b.w	800c38a <_strtod_l+0x2ea>
 800cc3e:	bf00      	nop
 800cc40:	ffc00000 	.word	0xffc00000
 800cc44:	41dfffff 	.word	0x41dfffff
 800cc48:	94a03595 	.word	0x94a03595
 800cc4c:	3fcfffff 	.word	0x3fcfffff

0800cc50 <_strtod_r>:
 800cc50:	4b01      	ldr	r3, [pc, #4]	@ (800cc58 <_strtod_r+0x8>)
 800cc52:	f7ff ba25 	b.w	800c0a0 <_strtod_l>
 800cc56:	bf00      	nop
 800cc58:	20000070 	.word	0x20000070

0800cc5c <_strtol_l.constprop.0>:
 800cc5c:	2b24      	cmp	r3, #36	@ 0x24
 800cc5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc62:	4686      	mov	lr, r0
 800cc64:	4690      	mov	r8, r2
 800cc66:	d801      	bhi.n	800cc6c <_strtol_l.constprop.0+0x10>
 800cc68:	2b01      	cmp	r3, #1
 800cc6a:	d106      	bne.n	800cc7a <_strtol_l.constprop.0+0x1e>
 800cc6c:	f7fd fdbe 	bl	800a7ec <__errno>
 800cc70:	2316      	movs	r3, #22
 800cc72:	6003      	str	r3, [r0, #0]
 800cc74:	2000      	movs	r0, #0
 800cc76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc7a:	460d      	mov	r5, r1
 800cc7c:	4833      	ldr	r0, [pc, #204]	@ (800cd4c <_strtol_l.constprop.0+0xf0>)
 800cc7e:	462a      	mov	r2, r5
 800cc80:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc84:	5d06      	ldrb	r6, [r0, r4]
 800cc86:	f016 0608 	ands.w	r6, r6, #8
 800cc8a:	d1f8      	bne.n	800cc7e <_strtol_l.constprop.0+0x22>
 800cc8c:	2c2d      	cmp	r4, #45	@ 0x2d
 800cc8e:	d12d      	bne.n	800ccec <_strtol_l.constprop.0+0x90>
 800cc90:	2601      	movs	r6, #1
 800cc92:	782c      	ldrb	r4, [r5, #0]
 800cc94:	1c95      	adds	r5, r2, #2
 800cc96:	f033 0210 	bics.w	r2, r3, #16
 800cc9a:	d109      	bne.n	800ccb0 <_strtol_l.constprop.0+0x54>
 800cc9c:	2c30      	cmp	r4, #48	@ 0x30
 800cc9e:	d12a      	bne.n	800ccf6 <_strtol_l.constprop.0+0x9a>
 800cca0:	782a      	ldrb	r2, [r5, #0]
 800cca2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cca6:	2a58      	cmp	r2, #88	@ 0x58
 800cca8:	d125      	bne.n	800ccf6 <_strtol_l.constprop.0+0x9a>
 800ccaa:	2310      	movs	r3, #16
 800ccac:	786c      	ldrb	r4, [r5, #1]
 800ccae:	3502      	adds	r5, #2
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ccb6:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ccba:	fbbc f9f3 	udiv	r9, ip, r3
 800ccbe:	4610      	mov	r0, r2
 800ccc0:	fb03 ca19 	mls	sl, r3, r9, ip
 800ccc4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ccc8:	2f09      	cmp	r7, #9
 800ccca:	d81b      	bhi.n	800cd04 <_strtol_l.constprop.0+0xa8>
 800cccc:	463c      	mov	r4, r7
 800ccce:	42a3      	cmp	r3, r4
 800ccd0:	dd27      	ble.n	800cd22 <_strtol_l.constprop.0+0xc6>
 800ccd2:	1c57      	adds	r7, r2, #1
 800ccd4:	d007      	beq.n	800cce6 <_strtol_l.constprop.0+0x8a>
 800ccd6:	4581      	cmp	r9, r0
 800ccd8:	d320      	bcc.n	800cd1c <_strtol_l.constprop.0+0xc0>
 800ccda:	d101      	bne.n	800cce0 <_strtol_l.constprop.0+0x84>
 800ccdc:	45a2      	cmp	sl, r4
 800ccde:	db1d      	blt.n	800cd1c <_strtol_l.constprop.0+0xc0>
 800cce0:	2201      	movs	r2, #1
 800cce2:	fb00 4003 	mla	r0, r0, r3, r4
 800cce6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ccea:	e7eb      	b.n	800ccc4 <_strtol_l.constprop.0+0x68>
 800ccec:	2c2b      	cmp	r4, #43	@ 0x2b
 800ccee:	bf04      	itt	eq
 800ccf0:	782c      	ldrbeq	r4, [r5, #0]
 800ccf2:	1c95      	addeq	r5, r2, #2
 800ccf4:	e7cf      	b.n	800cc96 <_strtol_l.constprop.0+0x3a>
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d1da      	bne.n	800ccb0 <_strtol_l.constprop.0+0x54>
 800ccfa:	2c30      	cmp	r4, #48	@ 0x30
 800ccfc:	bf0c      	ite	eq
 800ccfe:	2308      	moveq	r3, #8
 800cd00:	230a      	movne	r3, #10
 800cd02:	e7d5      	b.n	800ccb0 <_strtol_l.constprop.0+0x54>
 800cd04:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cd08:	2f19      	cmp	r7, #25
 800cd0a:	d801      	bhi.n	800cd10 <_strtol_l.constprop.0+0xb4>
 800cd0c:	3c37      	subs	r4, #55	@ 0x37
 800cd0e:	e7de      	b.n	800ccce <_strtol_l.constprop.0+0x72>
 800cd10:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cd14:	2f19      	cmp	r7, #25
 800cd16:	d804      	bhi.n	800cd22 <_strtol_l.constprop.0+0xc6>
 800cd18:	3c57      	subs	r4, #87	@ 0x57
 800cd1a:	e7d8      	b.n	800ccce <_strtol_l.constprop.0+0x72>
 800cd1c:	f04f 32ff 	mov.w	r2, #4294967295
 800cd20:	e7e1      	b.n	800cce6 <_strtol_l.constprop.0+0x8a>
 800cd22:	1c53      	adds	r3, r2, #1
 800cd24:	d108      	bne.n	800cd38 <_strtol_l.constprop.0+0xdc>
 800cd26:	2322      	movs	r3, #34	@ 0x22
 800cd28:	4660      	mov	r0, ip
 800cd2a:	f8ce 3000 	str.w	r3, [lr]
 800cd2e:	f1b8 0f00 	cmp.w	r8, #0
 800cd32:	d0a0      	beq.n	800cc76 <_strtol_l.constprop.0+0x1a>
 800cd34:	1e69      	subs	r1, r5, #1
 800cd36:	e006      	b.n	800cd46 <_strtol_l.constprop.0+0xea>
 800cd38:	b106      	cbz	r6, 800cd3c <_strtol_l.constprop.0+0xe0>
 800cd3a:	4240      	negs	r0, r0
 800cd3c:	f1b8 0f00 	cmp.w	r8, #0
 800cd40:	d099      	beq.n	800cc76 <_strtol_l.constprop.0+0x1a>
 800cd42:	2a00      	cmp	r2, #0
 800cd44:	d1f6      	bne.n	800cd34 <_strtol_l.constprop.0+0xd8>
 800cd46:	f8c8 1000 	str.w	r1, [r8]
 800cd4a:	e794      	b.n	800cc76 <_strtol_l.constprop.0+0x1a>
 800cd4c:	08011209 	.word	0x08011209

0800cd50 <_strtol_r>:
 800cd50:	f7ff bf84 	b.w	800cc5c <_strtol_l.constprop.0>

0800cd54 <__ssputs_r>:
 800cd54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd58:	461f      	mov	r7, r3
 800cd5a:	688e      	ldr	r6, [r1, #8]
 800cd5c:	4682      	mov	sl, r0
 800cd5e:	42be      	cmp	r6, r7
 800cd60:	460c      	mov	r4, r1
 800cd62:	4690      	mov	r8, r2
 800cd64:	680b      	ldr	r3, [r1, #0]
 800cd66:	d82d      	bhi.n	800cdc4 <__ssputs_r+0x70>
 800cd68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cd6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cd70:	d026      	beq.n	800cdc0 <__ssputs_r+0x6c>
 800cd72:	6965      	ldr	r5, [r4, #20]
 800cd74:	6909      	ldr	r1, [r1, #16]
 800cd76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd7a:	eba3 0901 	sub.w	r9, r3, r1
 800cd7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cd82:	1c7b      	adds	r3, r7, #1
 800cd84:	444b      	add	r3, r9
 800cd86:	106d      	asrs	r5, r5, #1
 800cd88:	429d      	cmp	r5, r3
 800cd8a:	bf38      	it	cc
 800cd8c:	461d      	movcc	r5, r3
 800cd8e:	0553      	lsls	r3, r2, #21
 800cd90:	d527      	bpl.n	800cde2 <__ssputs_r+0x8e>
 800cd92:	4629      	mov	r1, r5
 800cd94:	f7fe fc2e 	bl	800b5f4 <_malloc_r>
 800cd98:	4606      	mov	r6, r0
 800cd9a:	b360      	cbz	r0, 800cdf6 <__ssputs_r+0xa2>
 800cd9c:	464a      	mov	r2, r9
 800cd9e:	6921      	ldr	r1, [r4, #16]
 800cda0:	f000 fbe8 	bl	800d574 <memcpy>
 800cda4:	89a3      	ldrh	r3, [r4, #12]
 800cda6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cdaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cdae:	81a3      	strh	r3, [r4, #12]
 800cdb0:	6126      	str	r6, [r4, #16]
 800cdb2:	444e      	add	r6, r9
 800cdb4:	6026      	str	r6, [r4, #0]
 800cdb6:	463e      	mov	r6, r7
 800cdb8:	6165      	str	r5, [r4, #20]
 800cdba:	eba5 0509 	sub.w	r5, r5, r9
 800cdbe:	60a5      	str	r5, [r4, #8]
 800cdc0:	42be      	cmp	r6, r7
 800cdc2:	d900      	bls.n	800cdc6 <__ssputs_r+0x72>
 800cdc4:	463e      	mov	r6, r7
 800cdc6:	4632      	mov	r2, r6
 800cdc8:	4641      	mov	r1, r8
 800cdca:	6820      	ldr	r0, [r4, #0]
 800cdcc:	f000 fb96 	bl	800d4fc <memmove>
 800cdd0:	2000      	movs	r0, #0
 800cdd2:	68a3      	ldr	r3, [r4, #8]
 800cdd4:	1b9b      	subs	r3, r3, r6
 800cdd6:	60a3      	str	r3, [r4, #8]
 800cdd8:	6823      	ldr	r3, [r4, #0]
 800cdda:	4433      	add	r3, r6
 800cddc:	6023      	str	r3, [r4, #0]
 800cdde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cde2:	462a      	mov	r2, r5
 800cde4:	f000 ff57 	bl	800dc96 <_realloc_r>
 800cde8:	4606      	mov	r6, r0
 800cdea:	2800      	cmp	r0, #0
 800cdec:	d1e0      	bne.n	800cdb0 <__ssputs_r+0x5c>
 800cdee:	4650      	mov	r0, sl
 800cdf0:	6921      	ldr	r1, [r4, #16]
 800cdf2:	f7fe fb8d 	bl	800b510 <_free_r>
 800cdf6:	230c      	movs	r3, #12
 800cdf8:	f8ca 3000 	str.w	r3, [sl]
 800cdfc:	89a3      	ldrh	r3, [r4, #12]
 800cdfe:	f04f 30ff 	mov.w	r0, #4294967295
 800ce02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce06:	81a3      	strh	r3, [r4, #12]
 800ce08:	e7e9      	b.n	800cdde <__ssputs_r+0x8a>
	...

0800ce0c <_svfiprintf_r>:
 800ce0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce10:	4698      	mov	r8, r3
 800ce12:	898b      	ldrh	r3, [r1, #12]
 800ce14:	4607      	mov	r7, r0
 800ce16:	061b      	lsls	r3, r3, #24
 800ce18:	460d      	mov	r5, r1
 800ce1a:	4614      	mov	r4, r2
 800ce1c:	b09d      	sub	sp, #116	@ 0x74
 800ce1e:	d510      	bpl.n	800ce42 <_svfiprintf_r+0x36>
 800ce20:	690b      	ldr	r3, [r1, #16]
 800ce22:	b973      	cbnz	r3, 800ce42 <_svfiprintf_r+0x36>
 800ce24:	2140      	movs	r1, #64	@ 0x40
 800ce26:	f7fe fbe5 	bl	800b5f4 <_malloc_r>
 800ce2a:	6028      	str	r0, [r5, #0]
 800ce2c:	6128      	str	r0, [r5, #16]
 800ce2e:	b930      	cbnz	r0, 800ce3e <_svfiprintf_r+0x32>
 800ce30:	230c      	movs	r3, #12
 800ce32:	603b      	str	r3, [r7, #0]
 800ce34:	f04f 30ff 	mov.w	r0, #4294967295
 800ce38:	b01d      	add	sp, #116	@ 0x74
 800ce3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce3e:	2340      	movs	r3, #64	@ 0x40
 800ce40:	616b      	str	r3, [r5, #20]
 800ce42:	2300      	movs	r3, #0
 800ce44:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce46:	2320      	movs	r3, #32
 800ce48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ce4c:	2330      	movs	r3, #48	@ 0x30
 800ce4e:	f04f 0901 	mov.w	r9, #1
 800ce52:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce56:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800cff0 <_svfiprintf_r+0x1e4>
 800ce5a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ce5e:	4623      	mov	r3, r4
 800ce60:	469a      	mov	sl, r3
 800ce62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce66:	b10a      	cbz	r2, 800ce6c <_svfiprintf_r+0x60>
 800ce68:	2a25      	cmp	r2, #37	@ 0x25
 800ce6a:	d1f9      	bne.n	800ce60 <_svfiprintf_r+0x54>
 800ce6c:	ebba 0b04 	subs.w	fp, sl, r4
 800ce70:	d00b      	beq.n	800ce8a <_svfiprintf_r+0x7e>
 800ce72:	465b      	mov	r3, fp
 800ce74:	4622      	mov	r2, r4
 800ce76:	4629      	mov	r1, r5
 800ce78:	4638      	mov	r0, r7
 800ce7a:	f7ff ff6b 	bl	800cd54 <__ssputs_r>
 800ce7e:	3001      	adds	r0, #1
 800ce80:	f000 80a7 	beq.w	800cfd2 <_svfiprintf_r+0x1c6>
 800ce84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce86:	445a      	add	r2, fp
 800ce88:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce8a:	f89a 3000 	ldrb.w	r3, [sl]
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	f000 809f 	beq.w	800cfd2 <_svfiprintf_r+0x1c6>
 800ce94:	2300      	movs	r3, #0
 800ce96:	f04f 32ff 	mov.w	r2, #4294967295
 800ce9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce9e:	f10a 0a01 	add.w	sl, sl, #1
 800cea2:	9304      	str	r3, [sp, #16]
 800cea4:	9307      	str	r3, [sp, #28]
 800cea6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ceaa:	931a      	str	r3, [sp, #104]	@ 0x68
 800ceac:	4654      	mov	r4, sl
 800ceae:	2205      	movs	r2, #5
 800ceb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ceb4:	484e      	ldr	r0, [pc, #312]	@ (800cff0 <_svfiprintf_r+0x1e4>)
 800ceb6:	f7fd fcc6 	bl	800a846 <memchr>
 800ceba:	9a04      	ldr	r2, [sp, #16]
 800cebc:	b9d8      	cbnz	r0, 800cef6 <_svfiprintf_r+0xea>
 800cebe:	06d0      	lsls	r0, r2, #27
 800cec0:	bf44      	itt	mi
 800cec2:	2320      	movmi	r3, #32
 800cec4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cec8:	0711      	lsls	r1, r2, #28
 800ceca:	bf44      	itt	mi
 800cecc:	232b      	movmi	r3, #43	@ 0x2b
 800cece:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ced2:	f89a 3000 	ldrb.w	r3, [sl]
 800ced6:	2b2a      	cmp	r3, #42	@ 0x2a
 800ced8:	d015      	beq.n	800cf06 <_svfiprintf_r+0xfa>
 800ceda:	4654      	mov	r4, sl
 800cedc:	2000      	movs	r0, #0
 800cede:	f04f 0c0a 	mov.w	ip, #10
 800cee2:	9a07      	ldr	r2, [sp, #28]
 800cee4:	4621      	mov	r1, r4
 800cee6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ceea:	3b30      	subs	r3, #48	@ 0x30
 800ceec:	2b09      	cmp	r3, #9
 800ceee:	d94b      	bls.n	800cf88 <_svfiprintf_r+0x17c>
 800cef0:	b1b0      	cbz	r0, 800cf20 <_svfiprintf_r+0x114>
 800cef2:	9207      	str	r2, [sp, #28]
 800cef4:	e014      	b.n	800cf20 <_svfiprintf_r+0x114>
 800cef6:	eba0 0308 	sub.w	r3, r0, r8
 800cefa:	fa09 f303 	lsl.w	r3, r9, r3
 800cefe:	4313      	orrs	r3, r2
 800cf00:	46a2      	mov	sl, r4
 800cf02:	9304      	str	r3, [sp, #16]
 800cf04:	e7d2      	b.n	800ceac <_svfiprintf_r+0xa0>
 800cf06:	9b03      	ldr	r3, [sp, #12]
 800cf08:	1d19      	adds	r1, r3, #4
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	9103      	str	r1, [sp, #12]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	bfbb      	ittet	lt
 800cf12:	425b      	neglt	r3, r3
 800cf14:	f042 0202 	orrlt.w	r2, r2, #2
 800cf18:	9307      	strge	r3, [sp, #28]
 800cf1a:	9307      	strlt	r3, [sp, #28]
 800cf1c:	bfb8      	it	lt
 800cf1e:	9204      	strlt	r2, [sp, #16]
 800cf20:	7823      	ldrb	r3, [r4, #0]
 800cf22:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf24:	d10a      	bne.n	800cf3c <_svfiprintf_r+0x130>
 800cf26:	7863      	ldrb	r3, [r4, #1]
 800cf28:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf2a:	d132      	bne.n	800cf92 <_svfiprintf_r+0x186>
 800cf2c:	9b03      	ldr	r3, [sp, #12]
 800cf2e:	3402      	adds	r4, #2
 800cf30:	1d1a      	adds	r2, r3, #4
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	9203      	str	r2, [sp, #12]
 800cf36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cf3a:	9305      	str	r3, [sp, #20]
 800cf3c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800cff4 <_svfiprintf_r+0x1e8>
 800cf40:	2203      	movs	r2, #3
 800cf42:	4650      	mov	r0, sl
 800cf44:	7821      	ldrb	r1, [r4, #0]
 800cf46:	f7fd fc7e 	bl	800a846 <memchr>
 800cf4a:	b138      	cbz	r0, 800cf5c <_svfiprintf_r+0x150>
 800cf4c:	2240      	movs	r2, #64	@ 0x40
 800cf4e:	9b04      	ldr	r3, [sp, #16]
 800cf50:	eba0 000a 	sub.w	r0, r0, sl
 800cf54:	4082      	lsls	r2, r0
 800cf56:	4313      	orrs	r3, r2
 800cf58:	3401      	adds	r4, #1
 800cf5a:	9304      	str	r3, [sp, #16]
 800cf5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf60:	2206      	movs	r2, #6
 800cf62:	4825      	ldr	r0, [pc, #148]	@ (800cff8 <_svfiprintf_r+0x1ec>)
 800cf64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cf68:	f7fd fc6d 	bl	800a846 <memchr>
 800cf6c:	2800      	cmp	r0, #0
 800cf6e:	d036      	beq.n	800cfde <_svfiprintf_r+0x1d2>
 800cf70:	4b22      	ldr	r3, [pc, #136]	@ (800cffc <_svfiprintf_r+0x1f0>)
 800cf72:	bb1b      	cbnz	r3, 800cfbc <_svfiprintf_r+0x1b0>
 800cf74:	9b03      	ldr	r3, [sp, #12]
 800cf76:	3307      	adds	r3, #7
 800cf78:	f023 0307 	bic.w	r3, r3, #7
 800cf7c:	3308      	adds	r3, #8
 800cf7e:	9303      	str	r3, [sp, #12]
 800cf80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf82:	4433      	add	r3, r6
 800cf84:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf86:	e76a      	b.n	800ce5e <_svfiprintf_r+0x52>
 800cf88:	460c      	mov	r4, r1
 800cf8a:	2001      	movs	r0, #1
 800cf8c:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf90:	e7a8      	b.n	800cee4 <_svfiprintf_r+0xd8>
 800cf92:	2300      	movs	r3, #0
 800cf94:	f04f 0c0a 	mov.w	ip, #10
 800cf98:	4619      	mov	r1, r3
 800cf9a:	3401      	adds	r4, #1
 800cf9c:	9305      	str	r3, [sp, #20]
 800cf9e:	4620      	mov	r0, r4
 800cfa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cfa4:	3a30      	subs	r2, #48	@ 0x30
 800cfa6:	2a09      	cmp	r2, #9
 800cfa8:	d903      	bls.n	800cfb2 <_svfiprintf_r+0x1a6>
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d0c6      	beq.n	800cf3c <_svfiprintf_r+0x130>
 800cfae:	9105      	str	r1, [sp, #20]
 800cfb0:	e7c4      	b.n	800cf3c <_svfiprintf_r+0x130>
 800cfb2:	4604      	mov	r4, r0
 800cfb4:	2301      	movs	r3, #1
 800cfb6:	fb0c 2101 	mla	r1, ip, r1, r2
 800cfba:	e7f0      	b.n	800cf9e <_svfiprintf_r+0x192>
 800cfbc:	ab03      	add	r3, sp, #12
 800cfbe:	9300      	str	r3, [sp, #0]
 800cfc0:	462a      	mov	r2, r5
 800cfc2:	4638      	mov	r0, r7
 800cfc4:	4b0e      	ldr	r3, [pc, #56]	@ (800d000 <_svfiprintf_r+0x1f4>)
 800cfc6:	a904      	add	r1, sp, #16
 800cfc8:	f7fc fcb8 	bl	800993c <_printf_float>
 800cfcc:	1c42      	adds	r2, r0, #1
 800cfce:	4606      	mov	r6, r0
 800cfd0:	d1d6      	bne.n	800cf80 <_svfiprintf_r+0x174>
 800cfd2:	89ab      	ldrh	r3, [r5, #12]
 800cfd4:	065b      	lsls	r3, r3, #25
 800cfd6:	f53f af2d 	bmi.w	800ce34 <_svfiprintf_r+0x28>
 800cfda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cfdc:	e72c      	b.n	800ce38 <_svfiprintf_r+0x2c>
 800cfde:	ab03      	add	r3, sp, #12
 800cfe0:	9300      	str	r3, [sp, #0]
 800cfe2:	462a      	mov	r2, r5
 800cfe4:	4638      	mov	r0, r7
 800cfe6:	4b06      	ldr	r3, [pc, #24]	@ (800d000 <_svfiprintf_r+0x1f4>)
 800cfe8:	a904      	add	r1, sp, #16
 800cfea:	f7fc ff45 	bl	8009e78 <_printf_i>
 800cfee:	e7ed      	b.n	800cfcc <_svfiprintf_r+0x1c0>
 800cff0:	08011309 	.word	0x08011309
 800cff4:	0801130f 	.word	0x0801130f
 800cff8:	08011313 	.word	0x08011313
 800cffc:	0800993d 	.word	0x0800993d
 800d000:	0800cd55 	.word	0x0800cd55

0800d004 <__sfputc_r>:
 800d004:	6893      	ldr	r3, [r2, #8]
 800d006:	b410      	push	{r4}
 800d008:	3b01      	subs	r3, #1
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	6093      	str	r3, [r2, #8]
 800d00e:	da07      	bge.n	800d020 <__sfputc_r+0x1c>
 800d010:	6994      	ldr	r4, [r2, #24]
 800d012:	42a3      	cmp	r3, r4
 800d014:	db01      	blt.n	800d01a <__sfputc_r+0x16>
 800d016:	290a      	cmp	r1, #10
 800d018:	d102      	bne.n	800d020 <__sfputc_r+0x1c>
 800d01a:	bc10      	pop	{r4}
 800d01c:	f000 b9da 	b.w	800d3d4 <__swbuf_r>
 800d020:	6813      	ldr	r3, [r2, #0]
 800d022:	1c58      	adds	r0, r3, #1
 800d024:	6010      	str	r0, [r2, #0]
 800d026:	7019      	strb	r1, [r3, #0]
 800d028:	4608      	mov	r0, r1
 800d02a:	bc10      	pop	{r4}
 800d02c:	4770      	bx	lr

0800d02e <__sfputs_r>:
 800d02e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d030:	4606      	mov	r6, r0
 800d032:	460f      	mov	r7, r1
 800d034:	4614      	mov	r4, r2
 800d036:	18d5      	adds	r5, r2, r3
 800d038:	42ac      	cmp	r4, r5
 800d03a:	d101      	bne.n	800d040 <__sfputs_r+0x12>
 800d03c:	2000      	movs	r0, #0
 800d03e:	e007      	b.n	800d050 <__sfputs_r+0x22>
 800d040:	463a      	mov	r2, r7
 800d042:	4630      	mov	r0, r6
 800d044:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d048:	f7ff ffdc 	bl	800d004 <__sfputc_r>
 800d04c:	1c43      	adds	r3, r0, #1
 800d04e:	d1f3      	bne.n	800d038 <__sfputs_r+0xa>
 800d050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d054 <_vfiprintf_r>:
 800d054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d058:	460d      	mov	r5, r1
 800d05a:	4614      	mov	r4, r2
 800d05c:	4698      	mov	r8, r3
 800d05e:	4606      	mov	r6, r0
 800d060:	b09d      	sub	sp, #116	@ 0x74
 800d062:	b118      	cbz	r0, 800d06c <_vfiprintf_r+0x18>
 800d064:	6a03      	ldr	r3, [r0, #32]
 800d066:	b90b      	cbnz	r3, 800d06c <_vfiprintf_r+0x18>
 800d068:	f7fd fac2 	bl	800a5f0 <__sinit>
 800d06c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d06e:	07d9      	lsls	r1, r3, #31
 800d070:	d405      	bmi.n	800d07e <_vfiprintf_r+0x2a>
 800d072:	89ab      	ldrh	r3, [r5, #12]
 800d074:	059a      	lsls	r2, r3, #22
 800d076:	d402      	bmi.n	800d07e <_vfiprintf_r+0x2a>
 800d078:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d07a:	f7fd fbe2 	bl	800a842 <__retarget_lock_acquire_recursive>
 800d07e:	89ab      	ldrh	r3, [r5, #12]
 800d080:	071b      	lsls	r3, r3, #28
 800d082:	d501      	bpl.n	800d088 <_vfiprintf_r+0x34>
 800d084:	692b      	ldr	r3, [r5, #16]
 800d086:	b99b      	cbnz	r3, 800d0b0 <_vfiprintf_r+0x5c>
 800d088:	4629      	mov	r1, r5
 800d08a:	4630      	mov	r0, r6
 800d08c:	f000 f9e0 	bl	800d450 <__swsetup_r>
 800d090:	b170      	cbz	r0, 800d0b0 <_vfiprintf_r+0x5c>
 800d092:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d094:	07dc      	lsls	r4, r3, #31
 800d096:	d504      	bpl.n	800d0a2 <_vfiprintf_r+0x4e>
 800d098:	f04f 30ff 	mov.w	r0, #4294967295
 800d09c:	b01d      	add	sp, #116	@ 0x74
 800d09e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0a2:	89ab      	ldrh	r3, [r5, #12]
 800d0a4:	0598      	lsls	r0, r3, #22
 800d0a6:	d4f7      	bmi.n	800d098 <_vfiprintf_r+0x44>
 800d0a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d0aa:	f7fd fbcb 	bl	800a844 <__retarget_lock_release_recursive>
 800d0ae:	e7f3      	b.n	800d098 <_vfiprintf_r+0x44>
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0b4:	2320      	movs	r3, #32
 800d0b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d0ba:	2330      	movs	r3, #48	@ 0x30
 800d0bc:	f04f 0901 	mov.w	r9, #1
 800d0c0:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0c4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800d270 <_vfiprintf_r+0x21c>
 800d0c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d0cc:	4623      	mov	r3, r4
 800d0ce:	469a      	mov	sl, r3
 800d0d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0d4:	b10a      	cbz	r2, 800d0da <_vfiprintf_r+0x86>
 800d0d6:	2a25      	cmp	r2, #37	@ 0x25
 800d0d8:	d1f9      	bne.n	800d0ce <_vfiprintf_r+0x7a>
 800d0da:	ebba 0b04 	subs.w	fp, sl, r4
 800d0de:	d00b      	beq.n	800d0f8 <_vfiprintf_r+0xa4>
 800d0e0:	465b      	mov	r3, fp
 800d0e2:	4622      	mov	r2, r4
 800d0e4:	4629      	mov	r1, r5
 800d0e6:	4630      	mov	r0, r6
 800d0e8:	f7ff ffa1 	bl	800d02e <__sfputs_r>
 800d0ec:	3001      	adds	r0, #1
 800d0ee:	f000 80a7 	beq.w	800d240 <_vfiprintf_r+0x1ec>
 800d0f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0f4:	445a      	add	r2, fp
 800d0f6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d0f8:	f89a 3000 	ldrb.w	r3, [sl]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	f000 809f 	beq.w	800d240 <_vfiprintf_r+0x1ec>
 800d102:	2300      	movs	r3, #0
 800d104:	f04f 32ff 	mov.w	r2, #4294967295
 800d108:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d10c:	f10a 0a01 	add.w	sl, sl, #1
 800d110:	9304      	str	r3, [sp, #16]
 800d112:	9307      	str	r3, [sp, #28]
 800d114:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d118:	931a      	str	r3, [sp, #104]	@ 0x68
 800d11a:	4654      	mov	r4, sl
 800d11c:	2205      	movs	r2, #5
 800d11e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d122:	4853      	ldr	r0, [pc, #332]	@ (800d270 <_vfiprintf_r+0x21c>)
 800d124:	f7fd fb8f 	bl	800a846 <memchr>
 800d128:	9a04      	ldr	r2, [sp, #16]
 800d12a:	b9d8      	cbnz	r0, 800d164 <_vfiprintf_r+0x110>
 800d12c:	06d1      	lsls	r1, r2, #27
 800d12e:	bf44      	itt	mi
 800d130:	2320      	movmi	r3, #32
 800d132:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d136:	0713      	lsls	r3, r2, #28
 800d138:	bf44      	itt	mi
 800d13a:	232b      	movmi	r3, #43	@ 0x2b
 800d13c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d140:	f89a 3000 	ldrb.w	r3, [sl]
 800d144:	2b2a      	cmp	r3, #42	@ 0x2a
 800d146:	d015      	beq.n	800d174 <_vfiprintf_r+0x120>
 800d148:	4654      	mov	r4, sl
 800d14a:	2000      	movs	r0, #0
 800d14c:	f04f 0c0a 	mov.w	ip, #10
 800d150:	9a07      	ldr	r2, [sp, #28]
 800d152:	4621      	mov	r1, r4
 800d154:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d158:	3b30      	subs	r3, #48	@ 0x30
 800d15a:	2b09      	cmp	r3, #9
 800d15c:	d94b      	bls.n	800d1f6 <_vfiprintf_r+0x1a2>
 800d15e:	b1b0      	cbz	r0, 800d18e <_vfiprintf_r+0x13a>
 800d160:	9207      	str	r2, [sp, #28]
 800d162:	e014      	b.n	800d18e <_vfiprintf_r+0x13a>
 800d164:	eba0 0308 	sub.w	r3, r0, r8
 800d168:	fa09 f303 	lsl.w	r3, r9, r3
 800d16c:	4313      	orrs	r3, r2
 800d16e:	46a2      	mov	sl, r4
 800d170:	9304      	str	r3, [sp, #16]
 800d172:	e7d2      	b.n	800d11a <_vfiprintf_r+0xc6>
 800d174:	9b03      	ldr	r3, [sp, #12]
 800d176:	1d19      	adds	r1, r3, #4
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	9103      	str	r1, [sp, #12]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	bfbb      	ittet	lt
 800d180:	425b      	neglt	r3, r3
 800d182:	f042 0202 	orrlt.w	r2, r2, #2
 800d186:	9307      	strge	r3, [sp, #28]
 800d188:	9307      	strlt	r3, [sp, #28]
 800d18a:	bfb8      	it	lt
 800d18c:	9204      	strlt	r2, [sp, #16]
 800d18e:	7823      	ldrb	r3, [r4, #0]
 800d190:	2b2e      	cmp	r3, #46	@ 0x2e
 800d192:	d10a      	bne.n	800d1aa <_vfiprintf_r+0x156>
 800d194:	7863      	ldrb	r3, [r4, #1]
 800d196:	2b2a      	cmp	r3, #42	@ 0x2a
 800d198:	d132      	bne.n	800d200 <_vfiprintf_r+0x1ac>
 800d19a:	9b03      	ldr	r3, [sp, #12]
 800d19c:	3402      	adds	r4, #2
 800d19e:	1d1a      	adds	r2, r3, #4
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	9203      	str	r2, [sp, #12]
 800d1a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d1a8:	9305      	str	r3, [sp, #20]
 800d1aa:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800d274 <_vfiprintf_r+0x220>
 800d1ae:	2203      	movs	r2, #3
 800d1b0:	4650      	mov	r0, sl
 800d1b2:	7821      	ldrb	r1, [r4, #0]
 800d1b4:	f7fd fb47 	bl	800a846 <memchr>
 800d1b8:	b138      	cbz	r0, 800d1ca <_vfiprintf_r+0x176>
 800d1ba:	2240      	movs	r2, #64	@ 0x40
 800d1bc:	9b04      	ldr	r3, [sp, #16]
 800d1be:	eba0 000a 	sub.w	r0, r0, sl
 800d1c2:	4082      	lsls	r2, r0
 800d1c4:	4313      	orrs	r3, r2
 800d1c6:	3401      	adds	r4, #1
 800d1c8:	9304      	str	r3, [sp, #16]
 800d1ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1ce:	2206      	movs	r2, #6
 800d1d0:	4829      	ldr	r0, [pc, #164]	@ (800d278 <_vfiprintf_r+0x224>)
 800d1d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d1d6:	f7fd fb36 	bl	800a846 <memchr>
 800d1da:	2800      	cmp	r0, #0
 800d1dc:	d03f      	beq.n	800d25e <_vfiprintf_r+0x20a>
 800d1de:	4b27      	ldr	r3, [pc, #156]	@ (800d27c <_vfiprintf_r+0x228>)
 800d1e0:	bb1b      	cbnz	r3, 800d22a <_vfiprintf_r+0x1d6>
 800d1e2:	9b03      	ldr	r3, [sp, #12]
 800d1e4:	3307      	adds	r3, #7
 800d1e6:	f023 0307 	bic.w	r3, r3, #7
 800d1ea:	3308      	adds	r3, #8
 800d1ec:	9303      	str	r3, [sp, #12]
 800d1ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1f0:	443b      	add	r3, r7
 800d1f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1f4:	e76a      	b.n	800d0cc <_vfiprintf_r+0x78>
 800d1f6:	460c      	mov	r4, r1
 800d1f8:	2001      	movs	r0, #1
 800d1fa:	fb0c 3202 	mla	r2, ip, r2, r3
 800d1fe:	e7a8      	b.n	800d152 <_vfiprintf_r+0xfe>
 800d200:	2300      	movs	r3, #0
 800d202:	f04f 0c0a 	mov.w	ip, #10
 800d206:	4619      	mov	r1, r3
 800d208:	3401      	adds	r4, #1
 800d20a:	9305      	str	r3, [sp, #20]
 800d20c:	4620      	mov	r0, r4
 800d20e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d212:	3a30      	subs	r2, #48	@ 0x30
 800d214:	2a09      	cmp	r2, #9
 800d216:	d903      	bls.n	800d220 <_vfiprintf_r+0x1cc>
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d0c6      	beq.n	800d1aa <_vfiprintf_r+0x156>
 800d21c:	9105      	str	r1, [sp, #20]
 800d21e:	e7c4      	b.n	800d1aa <_vfiprintf_r+0x156>
 800d220:	4604      	mov	r4, r0
 800d222:	2301      	movs	r3, #1
 800d224:	fb0c 2101 	mla	r1, ip, r1, r2
 800d228:	e7f0      	b.n	800d20c <_vfiprintf_r+0x1b8>
 800d22a:	ab03      	add	r3, sp, #12
 800d22c:	9300      	str	r3, [sp, #0]
 800d22e:	462a      	mov	r2, r5
 800d230:	4630      	mov	r0, r6
 800d232:	4b13      	ldr	r3, [pc, #76]	@ (800d280 <_vfiprintf_r+0x22c>)
 800d234:	a904      	add	r1, sp, #16
 800d236:	f7fc fb81 	bl	800993c <_printf_float>
 800d23a:	4607      	mov	r7, r0
 800d23c:	1c78      	adds	r0, r7, #1
 800d23e:	d1d6      	bne.n	800d1ee <_vfiprintf_r+0x19a>
 800d240:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d242:	07d9      	lsls	r1, r3, #31
 800d244:	d405      	bmi.n	800d252 <_vfiprintf_r+0x1fe>
 800d246:	89ab      	ldrh	r3, [r5, #12]
 800d248:	059a      	lsls	r2, r3, #22
 800d24a:	d402      	bmi.n	800d252 <_vfiprintf_r+0x1fe>
 800d24c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d24e:	f7fd faf9 	bl	800a844 <__retarget_lock_release_recursive>
 800d252:	89ab      	ldrh	r3, [r5, #12]
 800d254:	065b      	lsls	r3, r3, #25
 800d256:	f53f af1f 	bmi.w	800d098 <_vfiprintf_r+0x44>
 800d25a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d25c:	e71e      	b.n	800d09c <_vfiprintf_r+0x48>
 800d25e:	ab03      	add	r3, sp, #12
 800d260:	9300      	str	r3, [sp, #0]
 800d262:	462a      	mov	r2, r5
 800d264:	4630      	mov	r0, r6
 800d266:	4b06      	ldr	r3, [pc, #24]	@ (800d280 <_vfiprintf_r+0x22c>)
 800d268:	a904      	add	r1, sp, #16
 800d26a:	f7fc fe05 	bl	8009e78 <_printf_i>
 800d26e:	e7e4      	b.n	800d23a <_vfiprintf_r+0x1e6>
 800d270:	08011309 	.word	0x08011309
 800d274:	0801130f 	.word	0x0801130f
 800d278:	08011313 	.word	0x08011313
 800d27c:	0800993d 	.word	0x0800993d
 800d280:	0800d02f 	.word	0x0800d02f

0800d284 <__sflush_r>:
 800d284:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d28a:	0716      	lsls	r6, r2, #28
 800d28c:	4605      	mov	r5, r0
 800d28e:	460c      	mov	r4, r1
 800d290:	d454      	bmi.n	800d33c <__sflush_r+0xb8>
 800d292:	684b      	ldr	r3, [r1, #4]
 800d294:	2b00      	cmp	r3, #0
 800d296:	dc02      	bgt.n	800d29e <__sflush_r+0x1a>
 800d298:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	dd48      	ble.n	800d330 <__sflush_r+0xac>
 800d29e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d2a0:	2e00      	cmp	r6, #0
 800d2a2:	d045      	beq.n	800d330 <__sflush_r+0xac>
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d2aa:	682f      	ldr	r7, [r5, #0]
 800d2ac:	6a21      	ldr	r1, [r4, #32]
 800d2ae:	602b      	str	r3, [r5, #0]
 800d2b0:	d030      	beq.n	800d314 <__sflush_r+0x90>
 800d2b2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d2b4:	89a3      	ldrh	r3, [r4, #12]
 800d2b6:	0759      	lsls	r1, r3, #29
 800d2b8:	d505      	bpl.n	800d2c6 <__sflush_r+0x42>
 800d2ba:	6863      	ldr	r3, [r4, #4]
 800d2bc:	1ad2      	subs	r2, r2, r3
 800d2be:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d2c0:	b10b      	cbz	r3, 800d2c6 <__sflush_r+0x42>
 800d2c2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d2c4:	1ad2      	subs	r2, r2, r3
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	4628      	mov	r0, r5
 800d2ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d2cc:	6a21      	ldr	r1, [r4, #32]
 800d2ce:	47b0      	blx	r6
 800d2d0:	1c43      	adds	r3, r0, #1
 800d2d2:	89a3      	ldrh	r3, [r4, #12]
 800d2d4:	d106      	bne.n	800d2e4 <__sflush_r+0x60>
 800d2d6:	6829      	ldr	r1, [r5, #0]
 800d2d8:	291d      	cmp	r1, #29
 800d2da:	d82b      	bhi.n	800d334 <__sflush_r+0xb0>
 800d2dc:	4a28      	ldr	r2, [pc, #160]	@ (800d380 <__sflush_r+0xfc>)
 800d2de:	410a      	asrs	r2, r1
 800d2e0:	07d6      	lsls	r6, r2, #31
 800d2e2:	d427      	bmi.n	800d334 <__sflush_r+0xb0>
 800d2e4:	2200      	movs	r2, #0
 800d2e6:	6062      	str	r2, [r4, #4]
 800d2e8:	6922      	ldr	r2, [r4, #16]
 800d2ea:	04d9      	lsls	r1, r3, #19
 800d2ec:	6022      	str	r2, [r4, #0]
 800d2ee:	d504      	bpl.n	800d2fa <__sflush_r+0x76>
 800d2f0:	1c42      	adds	r2, r0, #1
 800d2f2:	d101      	bne.n	800d2f8 <__sflush_r+0x74>
 800d2f4:	682b      	ldr	r3, [r5, #0]
 800d2f6:	b903      	cbnz	r3, 800d2fa <__sflush_r+0x76>
 800d2f8:	6560      	str	r0, [r4, #84]	@ 0x54
 800d2fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d2fc:	602f      	str	r7, [r5, #0]
 800d2fe:	b1b9      	cbz	r1, 800d330 <__sflush_r+0xac>
 800d300:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d304:	4299      	cmp	r1, r3
 800d306:	d002      	beq.n	800d30e <__sflush_r+0x8a>
 800d308:	4628      	mov	r0, r5
 800d30a:	f7fe f901 	bl	800b510 <_free_r>
 800d30e:	2300      	movs	r3, #0
 800d310:	6363      	str	r3, [r4, #52]	@ 0x34
 800d312:	e00d      	b.n	800d330 <__sflush_r+0xac>
 800d314:	2301      	movs	r3, #1
 800d316:	4628      	mov	r0, r5
 800d318:	47b0      	blx	r6
 800d31a:	4602      	mov	r2, r0
 800d31c:	1c50      	adds	r0, r2, #1
 800d31e:	d1c9      	bne.n	800d2b4 <__sflush_r+0x30>
 800d320:	682b      	ldr	r3, [r5, #0]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d0c6      	beq.n	800d2b4 <__sflush_r+0x30>
 800d326:	2b1d      	cmp	r3, #29
 800d328:	d001      	beq.n	800d32e <__sflush_r+0xaa>
 800d32a:	2b16      	cmp	r3, #22
 800d32c:	d11d      	bne.n	800d36a <__sflush_r+0xe6>
 800d32e:	602f      	str	r7, [r5, #0]
 800d330:	2000      	movs	r0, #0
 800d332:	e021      	b.n	800d378 <__sflush_r+0xf4>
 800d334:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d338:	b21b      	sxth	r3, r3
 800d33a:	e01a      	b.n	800d372 <__sflush_r+0xee>
 800d33c:	690f      	ldr	r7, [r1, #16]
 800d33e:	2f00      	cmp	r7, #0
 800d340:	d0f6      	beq.n	800d330 <__sflush_r+0xac>
 800d342:	0793      	lsls	r3, r2, #30
 800d344:	bf18      	it	ne
 800d346:	2300      	movne	r3, #0
 800d348:	680e      	ldr	r6, [r1, #0]
 800d34a:	bf08      	it	eq
 800d34c:	694b      	ldreq	r3, [r1, #20]
 800d34e:	1bf6      	subs	r6, r6, r7
 800d350:	600f      	str	r7, [r1, #0]
 800d352:	608b      	str	r3, [r1, #8]
 800d354:	2e00      	cmp	r6, #0
 800d356:	ddeb      	ble.n	800d330 <__sflush_r+0xac>
 800d358:	4633      	mov	r3, r6
 800d35a:	463a      	mov	r2, r7
 800d35c:	4628      	mov	r0, r5
 800d35e:	6a21      	ldr	r1, [r4, #32]
 800d360:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800d364:	47e0      	blx	ip
 800d366:	2800      	cmp	r0, #0
 800d368:	dc07      	bgt.n	800d37a <__sflush_r+0xf6>
 800d36a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d36e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d372:	f04f 30ff 	mov.w	r0, #4294967295
 800d376:	81a3      	strh	r3, [r4, #12]
 800d378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d37a:	4407      	add	r7, r0
 800d37c:	1a36      	subs	r6, r6, r0
 800d37e:	e7e9      	b.n	800d354 <__sflush_r+0xd0>
 800d380:	dfbffffe 	.word	0xdfbffffe

0800d384 <_fflush_r>:
 800d384:	b538      	push	{r3, r4, r5, lr}
 800d386:	690b      	ldr	r3, [r1, #16]
 800d388:	4605      	mov	r5, r0
 800d38a:	460c      	mov	r4, r1
 800d38c:	b913      	cbnz	r3, 800d394 <_fflush_r+0x10>
 800d38e:	2500      	movs	r5, #0
 800d390:	4628      	mov	r0, r5
 800d392:	bd38      	pop	{r3, r4, r5, pc}
 800d394:	b118      	cbz	r0, 800d39e <_fflush_r+0x1a>
 800d396:	6a03      	ldr	r3, [r0, #32]
 800d398:	b90b      	cbnz	r3, 800d39e <_fflush_r+0x1a>
 800d39a:	f7fd f929 	bl	800a5f0 <__sinit>
 800d39e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d0f3      	beq.n	800d38e <_fflush_r+0xa>
 800d3a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d3a8:	07d0      	lsls	r0, r2, #31
 800d3aa:	d404      	bmi.n	800d3b6 <_fflush_r+0x32>
 800d3ac:	0599      	lsls	r1, r3, #22
 800d3ae:	d402      	bmi.n	800d3b6 <_fflush_r+0x32>
 800d3b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d3b2:	f7fd fa46 	bl	800a842 <__retarget_lock_acquire_recursive>
 800d3b6:	4628      	mov	r0, r5
 800d3b8:	4621      	mov	r1, r4
 800d3ba:	f7ff ff63 	bl	800d284 <__sflush_r>
 800d3be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d3c0:	4605      	mov	r5, r0
 800d3c2:	07da      	lsls	r2, r3, #31
 800d3c4:	d4e4      	bmi.n	800d390 <_fflush_r+0xc>
 800d3c6:	89a3      	ldrh	r3, [r4, #12]
 800d3c8:	059b      	lsls	r3, r3, #22
 800d3ca:	d4e1      	bmi.n	800d390 <_fflush_r+0xc>
 800d3cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d3ce:	f7fd fa39 	bl	800a844 <__retarget_lock_release_recursive>
 800d3d2:	e7dd      	b.n	800d390 <_fflush_r+0xc>

0800d3d4 <__swbuf_r>:
 800d3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3d6:	460e      	mov	r6, r1
 800d3d8:	4614      	mov	r4, r2
 800d3da:	4605      	mov	r5, r0
 800d3dc:	b118      	cbz	r0, 800d3e6 <__swbuf_r+0x12>
 800d3de:	6a03      	ldr	r3, [r0, #32]
 800d3e0:	b90b      	cbnz	r3, 800d3e6 <__swbuf_r+0x12>
 800d3e2:	f7fd f905 	bl	800a5f0 <__sinit>
 800d3e6:	69a3      	ldr	r3, [r4, #24]
 800d3e8:	60a3      	str	r3, [r4, #8]
 800d3ea:	89a3      	ldrh	r3, [r4, #12]
 800d3ec:	071a      	lsls	r2, r3, #28
 800d3ee:	d501      	bpl.n	800d3f4 <__swbuf_r+0x20>
 800d3f0:	6923      	ldr	r3, [r4, #16]
 800d3f2:	b943      	cbnz	r3, 800d406 <__swbuf_r+0x32>
 800d3f4:	4621      	mov	r1, r4
 800d3f6:	4628      	mov	r0, r5
 800d3f8:	f000 f82a 	bl	800d450 <__swsetup_r>
 800d3fc:	b118      	cbz	r0, 800d406 <__swbuf_r+0x32>
 800d3fe:	f04f 37ff 	mov.w	r7, #4294967295
 800d402:	4638      	mov	r0, r7
 800d404:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d406:	6823      	ldr	r3, [r4, #0]
 800d408:	6922      	ldr	r2, [r4, #16]
 800d40a:	b2f6      	uxtb	r6, r6
 800d40c:	1a98      	subs	r0, r3, r2
 800d40e:	6963      	ldr	r3, [r4, #20]
 800d410:	4637      	mov	r7, r6
 800d412:	4283      	cmp	r3, r0
 800d414:	dc05      	bgt.n	800d422 <__swbuf_r+0x4e>
 800d416:	4621      	mov	r1, r4
 800d418:	4628      	mov	r0, r5
 800d41a:	f7ff ffb3 	bl	800d384 <_fflush_r>
 800d41e:	2800      	cmp	r0, #0
 800d420:	d1ed      	bne.n	800d3fe <__swbuf_r+0x2a>
 800d422:	68a3      	ldr	r3, [r4, #8]
 800d424:	3b01      	subs	r3, #1
 800d426:	60a3      	str	r3, [r4, #8]
 800d428:	6823      	ldr	r3, [r4, #0]
 800d42a:	1c5a      	adds	r2, r3, #1
 800d42c:	6022      	str	r2, [r4, #0]
 800d42e:	701e      	strb	r6, [r3, #0]
 800d430:	6962      	ldr	r2, [r4, #20]
 800d432:	1c43      	adds	r3, r0, #1
 800d434:	429a      	cmp	r2, r3
 800d436:	d004      	beq.n	800d442 <__swbuf_r+0x6e>
 800d438:	89a3      	ldrh	r3, [r4, #12]
 800d43a:	07db      	lsls	r3, r3, #31
 800d43c:	d5e1      	bpl.n	800d402 <__swbuf_r+0x2e>
 800d43e:	2e0a      	cmp	r6, #10
 800d440:	d1df      	bne.n	800d402 <__swbuf_r+0x2e>
 800d442:	4621      	mov	r1, r4
 800d444:	4628      	mov	r0, r5
 800d446:	f7ff ff9d 	bl	800d384 <_fflush_r>
 800d44a:	2800      	cmp	r0, #0
 800d44c:	d0d9      	beq.n	800d402 <__swbuf_r+0x2e>
 800d44e:	e7d6      	b.n	800d3fe <__swbuf_r+0x2a>

0800d450 <__swsetup_r>:
 800d450:	b538      	push	{r3, r4, r5, lr}
 800d452:	4b29      	ldr	r3, [pc, #164]	@ (800d4f8 <__swsetup_r+0xa8>)
 800d454:	4605      	mov	r5, r0
 800d456:	6818      	ldr	r0, [r3, #0]
 800d458:	460c      	mov	r4, r1
 800d45a:	b118      	cbz	r0, 800d464 <__swsetup_r+0x14>
 800d45c:	6a03      	ldr	r3, [r0, #32]
 800d45e:	b90b      	cbnz	r3, 800d464 <__swsetup_r+0x14>
 800d460:	f7fd f8c6 	bl	800a5f0 <__sinit>
 800d464:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d468:	0719      	lsls	r1, r3, #28
 800d46a:	d422      	bmi.n	800d4b2 <__swsetup_r+0x62>
 800d46c:	06da      	lsls	r2, r3, #27
 800d46e:	d407      	bmi.n	800d480 <__swsetup_r+0x30>
 800d470:	2209      	movs	r2, #9
 800d472:	602a      	str	r2, [r5, #0]
 800d474:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d478:	f04f 30ff 	mov.w	r0, #4294967295
 800d47c:	81a3      	strh	r3, [r4, #12]
 800d47e:	e033      	b.n	800d4e8 <__swsetup_r+0x98>
 800d480:	0758      	lsls	r0, r3, #29
 800d482:	d512      	bpl.n	800d4aa <__swsetup_r+0x5a>
 800d484:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d486:	b141      	cbz	r1, 800d49a <__swsetup_r+0x4a>
 800d488:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d48c:	4299      	cmp	r1, r3
 800d48e:	d002      	beq.n	800d496 <__swsetup_r+0x46>
 800d490:	4628      	mov	r0, r5
 800d492:	f7fe f83d 	bl	800b510 <_free_r>
 800d496:	2300      	movs	r3, #0
 800d498:	6363      	str	r3, [r4, #52]	@ 0x34
 800d49a:	89a3      	ldrh	r3, [r4, #12]
 800d49c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d4a0:	81a3      	strh	r3, [r4, #12]
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	6063      	str	r3, [r4, #4]
 800d4a6:	6923      	ldr	r3, [r4, #16]
 800d4a8:	6023      	str	r3, [r4, #0]
 800d4aa:	89a3      	ldrh	r3, [r4, #12]
 800d4ac:	f043 0308 	orr.w	r3, r3, #8
 800d4b0:	81a3      	strh	r3, [r4, #12]
 800d4b2:	6923      	ldr	r3, [r4, #16]
 800d4b4:	b94b      	cbnz	r3, 800d4ca <__swsetup_r+0x7a>
 800d4b6:	89a3      	ldrh	r3, [r4, #12]
 800d4b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d4bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d4c0:	d003      	beq.n	800d4ca <__swsetup_r+0x7a>
 800d4c2:	4621      	mov	r1, r4
 800d4c4:	4628      	mov	r0, r5
 800d4c6:	f000 fc58 	bl	800dd7a <__smakebuf_r>
 800d4ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4ce:	f013 0201 	ands.w	r2, r3, #1
 800d4d2:	d00a      	beq.n	800d4ea <__swsetup_r+0x9a>
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	60a2      	str	r2, [r4, #8]
 800d4d8:	6962      	ldr	r2, [r4, #20]
 800d4da:	4252      	negs	r2, r2
 800d4dc:	61a2      	str	r2, [r4, #24]
 800d4de:	6922      	ldr	r2, [r4, #16]
 800d4e0:	b942      	cbnz	r2, 800d4f4 <__swsetup_r+0xa4>
 800d4e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d4e6:	d1c5      	bne.n	800d474 <__swsetup_r+0x24>
 800d4e8:	bd38      	pop	{r3, r4, r5, pc}
 800d4ea:	0799      	lsls	r1, r3, #30
 800d4ec:	bf58      	it	pl
 800d4ee:	6962      	ldrpl	r2, [r4, #20]
 800d4f0:	60a2      	str	r2, [r4, #8]
 800d4f2:	e7f4      	b.n	800d4de <__swsetup_r+0x8e>
 800d4f4:	2000      	movs	r0, #0
 800d4f6:	e7f7      	b.n	800d4e8 <__swsetup_r+0x98>
 800d4f8:	20000020 	.word	0x20000020

0800d4fc <memmove>:
 800d4fc:	4288      	cmp	r0, r1
 800d4fe:	b510      	push	{r4, lr}
 800d500:	eb01 0402 	add.w	r4, r1, r2
 800d504:	d902      	bls.n	800d50c <memmove+0x10>
 800d506:	4284      	cmp	r4, r0
 800d508:	4623      	mov	r3, r4
 800d50a:	d807      	bhi.n	800d51c <memmove+0x20>
 800d50c:	1e43      	subs	r3, r0, #1
 800d50e:	42a1      	cmp	r1, r4
 800d510:	d008      	beq.n	800d524 <memmove+0x28>
 800d512:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d516:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d51a:	e7f8      	b.n	800d50e <memmove+0x12>
 800d51c:	4601      	mov	r1, r0
 800d51e:	4402      	add	r2, r0
 800d520:	428a      	cmp	r2, r1
 800d522:	d100      	bne.n	800d526 <memmove+0x2a>
 800d524:	bd10      	pop	{r4, pc}
 800d526:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d52a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d52e:	e7f7      	b.n	800d520 <memmove+0x24>

0800d530 <strncmp>:
 800d530:	b510      	push	{r4, lr}
 800d532:	b16a      	cbz	r2, 800d550 <strncmp+0x20>
 800d534:	3901      	subs	r1, #1
 800d536:	1884      	adds	r4, r0, r2
 800d538:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d53c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d540:	429a      	cmp	r2, r3
 800d542:	d103      	bne.n	800d54c <strncmp+0x1c>
 800d544:	42a0      	cmp	r0, r4
 800d546:	d001      	beq.n	800d54c <strncmp+0x1c>
 800d548:	2a00      	cmp	r2, #0
 800d54a:	d1f5      	bne.n	800d538 <strncmp+0x8>
 800d54c:	1ad0      	subs	r0, r2, r3
 800d54e:	bd10      	pop	{r4, pc}
 800d550:	4610      	mov	r0, r2
 800d552:	e7fc      	b.n	800d54e <strncmp+0x1e>

0800d554 <_sbrk_r>:
 800d554:	b538      	push	{r3, r4, r5, lr}
 800d556:	2300      	movs	r3, #0
 800d558:	4d05      	ldr	r5, [pc, #20]	@ (800d570 <_sbrk_r+0x1c>)
 800d55a:	4604      	mov	r4, r0
 800d55c:	4608      	mov	r0, r1
 800d55e:	602b      	str	r3, [r5, #0]
 800d560:	f7f4 ffd8 	bl	8002514 <_sbrk>
 800d564:	1c43      	adds	r3, r0, #1
 800d566:	d102      	bne.n	800d56e <_sbrk_r+0x1a>
 800d568:	682b      	ldr	r3, [r5, #0]
 800d56a:	b103      	cbz	r3, 800d56e <_sbrk_r+0x1a>
 800d56c:	6023      	str	r3, [r4, #0]
 800d56e:	bd38      	pop	{r3, r4, r5, pc}
 800d570:	200005d0 	.word	0x200005d0

0800d574 <memcpy>:
 800d574:	440a      	add	r2, r1
 800d576:	4291      	cmp	r1, r2
 800d578:	f100 33ff 	add.w	r3, r0, #4294967295
 800d57c:	d100      	bne.n	800d580 <memcpy+0xc>
 800d57e:	4770      	bx	lr
 800d580:	b510      	push	{r4, lr}
 800d582:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d586:	4291      	cmp	r1, r2
 800d588:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d58c:	d1f9      	bne.n	800d582 <memcpy+0xe>
 800d58e:	bd10      	pop	{r4, pc}

0800d590 <nan>:
 800d590:	2000      	movs	r0, #0
 800d592:	4901      	ldr	r1, [pc, #4]	@ (800d598 <nan+0x8>)
 800d594:	4770      	bx	lr
 800d596:	bf00      	nop
 800d598:	7ff80000 	.word	0x7ff80000

0800d59c <__assert_func>:
 800d59c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d59e:	4614      	mov	r4, r2
 800d5a0:	461a      	mov	r2, r3
 800d5a2:	4b09      	ldr	r3, [pc, #36]	@ (800d5c8 <__assert_func+0x2c>)
 800d5a4:	4605      	mov	r5, r0
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	68d8      	ldr	r0, [r3, #12]
 800d5aa:	b954      	cbnz	r4, 800d5c2 <__assert_func+0x26>
 800d5ac:	4b07      	ldr	r3, [pc, #28]	@ (800d5cc <__assert_func+0x30>)
 800d5ae:	461c      	mov	r4, r3
 800d5b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d5b4:	9100      	str	r1, [sp, #0]
 800d5b6:	462b      	mov	r3, r5
 800d5b8:	4905      	ldr	r1, [pc, #20]	@ (800d5d0 <__assert_func+0x34>)
 800d5ba:	f000 fba7 	bl	800dd0c <fiprintf>
 800d5be:	f000 fc3b 	bl	800de38 <abort>
 800d5c2:	4b04      	ldr	r3, [pc, #16]	@ (800d5d4 <__assert_func+0x38>)
 800d5c4:	e7f4      	b.n	800d5b0 <__assert_func+0x14>
 800d5c6:	bf00      	nop
 800d5c8:	20000020 	.word	0x20000020
 800d5cc:	0801135d 	.word	0x0801135d
 800d5d0:	0801132f 	.word	0x0801132f
 800d5d4:	08011322 	.word	0x08011322

0800d5d8 <_calloc_r>:
 800d5d8:	b570      	push	{r4, r5, r6, lr}
 800d5da:	fba1 5402 	umull	r5, r4, r1, r2
 800d5de:	b93c      	cbnz	r4, 800d5f0 <_calloc_r+0x18>
 800d5e0:	4629      	mov	r1, r5
 800d5e2:	f7fe f807 	bl	800b5f4 <_malloc_r>
 800d5e6:	4606      	mov	r6, r0
 800d5e8:	b928      	cbnz	r0, 800d5f6 <_calloc_r+0x1e>
 800d5ea:	2600      	movs	r6, #0
 800d5ec:	4630      	mov	r0, r6
 800d5ee:	bd70      	pop	{r4, r5, r6, pc}
 800d5f0:	220c      	movs	r2, #12
 800d5f2:	6002      	str	r2, [r0, #0]
 800d5f4:	e7f9      	b.n	800d5ea <_calloc_r+0x12>
 800d5f6:	462a      	mov	r2, r5
 800d5f8:	4621      	mov	r1, r4
 800d5fa:	f7fd f8a4 	bl	800a746 <memset>
 800d5fe:	e7f5      	b.n	800d5ec <_calloc_r+0x14>

0800d600 <rshift>:
 800d600:	6903      	ldr	r3, [r0, #16]
 800d602:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d606:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d60a:	f100 0414 	add.w	r4, r0, #20
 800d60e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d612:	dd46      	ble.n	800d6a2 <rshift+0xa2>
 800d614:	f011 011f 	ands.w	r1, r1, #31
 800d618:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d61c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d620:	d10c      	bne.n	800d63c <rshift+0x3c>
 800d622:	4629      	mov	r1, r5
 800d624:	f100 0710 	add.w	r7, r0, #16
 800d628:	42b1      	cmp	r1, r6
 800d62a:	d335      	bcc.n	800d698 <rshift+0x98>
 800d62c:	1a9b      	subs	r3, r3, r2
 800d62e:	009b      	lsls	r3, r3, #2
 800d630:	1eea      	subs	r2, r5, #3
 800d632:	4296      	cmp	r6, r2
 800d634:	bf38      	it	cc
 800d636:	2300      	movcc	r3, #0
 800d638:	4423      	add	r3, r4
 800d63a:	e015      	b.n	800d668 <rshift+0x68>
 800d63c:	46a1      	mov	r9, r4
 800d63e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d642:	f1c1 0820 	rsb	r8, r1, #32
 800d646:	40cf      	lsrs	r7, r1
 800d648:	f105 0e04 	add.w	lr, r5, #4
 800d64c:	4576      	cmp	r6, lr
 800d64e:	46f4      	mov	ip, lr
 800d650:	d816      	bhi.n	800d680 <rshift+0x80>
 800d652:	1a9a      	subs	r2, r3, r2
 800d654:	0092      	lsls	r2, r2, #2
 800d656:	3a04      	subs	r2, #4
 800d658:	3501      	adds	r5, #1
 800d65a:	42ae      	cmp	r6, r5
 800d65c:	bf38      	it	cc
 800d65e:	2200      	movcc	r2, #0
 800d660:	18a3      	adds	r3, r4, r2
 800d662:	50a7      	str	r7, [r4, r2]
 800d664:	b107      	cbz	r7, 800d668 <rshift+0x68>
 800d666:	3304      	adds	r3, #4
 800d668:	42a3      	cmp	r3, r4
 800d66a:	eba3 0204 	sub.w	r2, r3, r4
 800d66e:	bf08      	it	eq
 800d670:	2300      	moveq	r3, #0
 800d672:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d676:	6102      	str	r2, [r0, #16]
 800d678:	bf08      	it	eq
 800d67a:	6143      	streq	r3, [r0, #20]
 800d67c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d680:	f8dc c000 	ldr.w	ip, [ip]
 800d684:	fa0c fc08 	lsl.w	ip, ip, r8
 800d688:	ea4c 0707 	orr.w	r7, ip, r7
 800d68c:	f849 7b04 	str.w	r7, [r9], #4
 800d690:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d694:	40cf      	lsrs	r7, r1
 800d696:	e7d9      	b.n	800d64c <rshift+0x4c>
 800d698:	f851 cb04 	ldr.w	ip, [r1], #4
 800d69c:	f847 cf04 	str.w	ip, [r7, #4]!
 800d6a0:	e7c2      	b.n	800d628 <rshift+0x28>
 800d6a2:	4623      	mov	r3, r4
 800d6a4:	e7e0      	b.n	800d668 <rshift+0x68>

0800d6a6 <__hexdig_fun>:
 800d6a6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d6aa:	2b09      	cmp	r3, #9
 800d6ac:	d802      	bhi.n	800d6b4 <__hexdig_fun+0xe>
 800d6ae:	3820      	subs	r0, #32
 800d6b0:	b2c0      	uxtb	r0, r0
 800d6b2:	4770      	bx	lr
 800d6b4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d6b8:	2b05      	cmp	r3, #5
 800d6ba:	d801      	bhi.n	800d6c0 <__hexdig_fun+0x1a>
 800d6bc:	3847      	subs	r0, #71	@ 0x47
 800d6be:	e7f7      	b.n	800d6b0 <__hexdig_fun+0xa>
 800d6c0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d6c4:	2b05      	cmp	r3, #5
 800d6c6:	d801      	bhi.n	800d6cc <__hexdig_fun+0x26>
 800d6c8:	3827      	subs	r0, #39	@ 0x27
 800d6ca:	e7f1      	b.n	800d6b0 <__hexdig_fun+0xa>
 800d6cc:	2000      	movs	r0, #0
 800d6ce:	4770      	bx	lr

0800d6d0 <__gethex>:
 800d6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6d4:	468a      	mov	sl, r1
 800d6d6:	4690      	mov	r8, r2
 800d6d8:	b085      	sub	sp, #20
 800d6da:	9302      	str	r3, [sp, #8]
 800d6dc:	680b      	ldr	r3, [r1, #0]
 800d6de:	9001      	str	r0, [sp, #4]
 800d6e0:	1c9c      	adds	r4, r3, #2
 800d6e2:	46a1      	mov	r9, r4
 800d6e4:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d6e8:	2830      	cmp	r0, #48	@ 0x30
 800d6ea:	d0fa      	beq.n	800d6e2 <__gethex+0x12>
 800d6ec:	eba9 0303 	sub.w	r3, r9, r3
 800d6f0:	f1a3 0b02 	sub.w	fp, r3, #2
 800d6f4:	f7ff ffd7 	bl	800d6a6 <__hexdig_fun>
 800d6f8:	4605      	mov	r5, r0
 800d6fa:	2800      	cmp	r0, #0
 800d6fc:	d168      	bne.n	800d7d0 <__gethex+0x100>
 800d6fe:	2201      	movs	r2, #1
 800d700:	4648      	mov	r0, r9
 800d702:	499f      	ldr	r1, [pc, #636]	@ (800d980 <__gethex+0x2b0>)
 800d704:	f7ff ff14 	bl	800d530 <strncmp>
 800d708:	4607      	mov	r7, r0
 800d70a:	2800      	cmp	r0, #0
 800d70c:	d167      	bne.n	800d7de <__gethex+0x10e>
 800d70e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d712:	4626      	mov	r6, r4
 800d714:	f7ff ffc7 	bl	800d6a6 <__hexdig_fun>
 800d718:	2800      	cmp	r0, #0
 800d71a:	d062      	beq.n	800d7e2 <__gethex+0x112>
 800d71c:	4623      	mov	r3, r4
 800d71e:	7818      	ldrb	r0, [r3, #0]
 800d720:	4699      	mov	r9, r3
 800d722:	2830      	cmp	r0, #48	@ 0x30
 800d724:	f103 0301 	add.w	r3, r3, #1
 800d728:	d0f9      	beq.n	800d71e <__gethex+0x4e>
 800d72a:	f7ff ffbc 	bl	800d6a6 <__hexdig_fun>
 800d72e:	fab0 f580 	clz	r5, r0
 800d732:	f04f 0b01 	mov.w	fp, #1
 800d736:	096d      	lsrs	r5, r5, #5
 800d738:	464a      	mov	r2, r9
 800d73a:	4616      	mov	r6, r2
 800d73c:	7830      	ldrb	r0, [r6, #0]
 800d73e:	3201      	adds	r2, #1
 800d740:	f7ff ffb1 	bl	800d6a6 <__hexdig_fun>
 800d744:	2800      	cmp	r0, #0
 800d746:	d1f8      	bne.n	800d73a <__gethex+0x6a>
 800d748:	2201      	movs	r2, #1
 800d74a:	4630      	mov	r0, r6
 800d74c:	498c      	ldr	r1, [pc, #560]	@ (800d980 <__gethex+0x2b0>)
 800d74e:	f7ff feef 	bl	800d530 <strncmp>
 800d752:	2800      	cmp	r0, #0
 800d754:	d13f      	bne.n	800d7d6 <__gethex+0x106>
 800d756:	b944      	cbnz	r4, 800d76a <__gethex+0x9a>
 800d758:	1c74      	adds	r4, r6, #1
 800d75a:	4622      	mov	r2, r4
 800d75c:	4616      	mov	r6, r2
 800d75e:	7830      	ldrb	r0, [r6, #0]
 800d760:	3201      	adds	r2, #1
 800d762:	f7ff ffa0 	bl	800d6a6 <__hexdig_fun>
 800d766:	2800      	cmp	r0, #0
 800d768:	d1f8      	bne.n	800d75c <__gethex+0x8c>
 800d76a:	1ba4      	subs	r4, r4, r6
 800d76c:	00a7      	lsls	r7, r4, #2
 800d76e:	7833      	ldrb	r3, [r6, #0]
 800d770:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d774:	2b50      	cmp	r3, #80	@ 0x50
 800d776:	d13e      	bne.n	800d7f6 <__gethex+0x126>
 800d778:	7873      	ldrb	r3, [r6, #1]
 800d77a:	2b2b      	cmp	r3, #43	@ 0x2b
 800d77c:	d033      	beq.n	800d7e6 <__gethex+0x116>
 800d77e:	2b2d      	cmp	r3, #45	@ 0x2d
 800d780:	d034      	beq.n	800d7ec <__gethex+0x11c>
 800d782:	2400      	movs	r4, #0
 800d784:	1c71      	adds	r1, r6, #1
 800d786:	7808      	ldrb	r0, [r1, #0]
 800d788:	f7ff ff8d 	bl	800d6a6 <__hexdig_fun>
 800d78c:	1e43      	subs	r3, r0, #1
 800d78e:	b2db      	uxtb	r3, r3
 800d790:	2b18      	cmp	r3, #24
 800d792:	d830      	bhi.n	800d7f6 <__gethex+0x126>
 800d794:	f1a0 0210 	sub.w	r2, r0, #16
 800d798:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d79c:	f7ff ff83 	bl	800d6a6 <__hexdig_fun>
 800d7a0:	f100 3cff 	add.w	ip, r0, #4294967295
 800d7a4:	fa5f fc8c 	uxtb.w	ip, ip
 800d7a8:	f1bc 0f18 	cmp.w	ip, #24
 800d7ac:	f04f 030a 	mov.w	r3, #10
 800d7b0:	d91e      	bls.n	800d7f0 <__gethex+0x120>
 800d7b2:	b104      	cbz	r4, 800d7b6 <__gethex+0xe6>
 800d7b4:	4252      	negs	r2, r2
 800d7b6:	4417      	add	r7, r2
 800d7b8:	f8ca 1000 	str.w	r1, [sl]
 800d7bc:	b1ed      	cbz	r5, 800d7fa <__gethex+0x12a>
 800d7be:	f1bb 0f00 	cmp.w	fp, #0
 800d7c2:	bf0c      	ite	eq
 800d7c4:	2506      	moveq	r5, #6
 800d7c6:	2500      	movne	r5, #0
 800d7c8:	4628      	mov	r0, r5
 800d7ca:	b005      	add	sp, #20
 800d7cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7d0:	2500      	movs	r5, #0
 800d7d2:	462c      	mov	r4, r5
 800d7d4:	e7b0      	b.n	800d738 <__gethex+0x68>
 800d7d6:	2c00      	cmp	r4, #0
 800d7d8:	d1c7      	bne.n	800d76a <__gethex+0x9a>
 800d7da:	4627      	mov	r7, r4
 800d7dc:	e7c7      	b.n	800d76e <__gethex+0x9e>
 800d7de:	464e      	mov	r6, r9
 800d7e0:	462f      	mov	r7, r5
 800d7e2:	2501      	movs	r5, #1
 800d7e4:	e7c3      	b.n	800d76e <__gethex+0x9e>
 800d7e6:	2400      	movs	r4, #0
 800d7e8:	1cb1      	adds	r1, r6, #2
 800d7ea:	e7cc      	b.n	800d786 <__gethex+0xb6>
 800d7ec:	2401      	movs	r4, #1
 800d7ee:	e7fb      	b.n	800d7e8 <__gethex+0x118>
 800d7f0:	fb03 0002 	mla	r0, r3, r2, r0
 800d7f4:	e7ce      	b.n	800d794 <__gethex+0xc4>
 800d7f6:	4631      	mov	r1, r6
 800d7f8:	e7de      	b.n	800d7b8 <__gethex+0xe8>
 800d7fa:	4629      	mov	r1, r5
 800d7fc:	eba6 0309 	sub.w	r3, r6, r9
 800d800:	3b01      	subs	r3, #1
 800d802:	2b07      	cmp	r3, #7
 800d804:	dc0a      	bgt.n	800d81c <__gethex+0x14c>
 800d806:	9801      	ldr	r0, [sp, #4]
 800d808:	f7fd ff80 	bl	800b70c <_Balloc>
 800d80c:	4604      	mov	r4, r0
 800d80e:	b940      	cbnz	r0, 800d822 <__gethex+0x152>
 800d810:	4602      	mov	r2, r0
 800d812:	21e4      	movs	r1, #228	@ 0xe4
 800d814:	4b5b      	ldr	r3, [pc, #364]	@ (800d984 <__gethex+0x2b4>)
 800d816:	485c      	ldr	r0, [pc, #368]	@ (800d988 <__gethex+0x2b8>)
 800d818:	f7ff fec0 	bl	800d59c <__assert_func>
 800d81c:	3101      	adds	r1, #1
 800d81e:	105b      	asrs	r3, r3, #1
 800d820:	e7ef      	b.n	800d802 <__gethex+0x132>
 800d822:	2300      	movs	r3, #0
 800d824:	f100 0a14 	add.w	sl, r0, #20
 800d828:	4655      	mov	r5, sl
 800d82a:	469b      	mov	fp, r3
 800d82c:	45b1      	cmp	r9, r6
 800d82e:	d337      	bcc.n	800d8a0 <__gethex+0x1d0>
 800d830:	f845 bb04 	str.w	fp, [r5], #4
 800d834:	eba5 050a 	sub.w	r5, r5, sl
 800d838:	10ad      	asrs	r5, r5, #2
 800d83a:	6125      	str	r5, [r4, #16]
 800d83c:	4658      	mov	r0, fp
 800d83e:	f7fe f857 	bl	800b8f0 <__hi0bits>
 800d842:	016d      	lsls	r5, r5, #5
 800d844:	f8d8 6000 	ldr.w	r6, [r8]
 800d848:	1a2d      	subs	r5, r5, r0
 800d84a:	42b5      	cmp	r5, r6
 800d84c:	dd54      	ble.n	800d8f8 <__gethex+0x228>
 800d84e:	1bad      	subs	r5, r5, r6
 800d850:	4629      	mov	r1, r5
 800d852:	4620      	mov	r0, r4
 800d854:	f7fe fbdf 	bl	800c016 <__any_on>
 800d858:	4681      	mov	r9, r0
 800d85a:	b178      	cbz	r0, 800d87c <__gethex+0x1ac>
 800d85c:	f04f 0901 	mov.w	r9, #1
 800d860:	1e6b      	subs	r3, r5, #1
 800d862:	1159      	asrs	r1, r3, #5
 800d864:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d868:	f003 021f 	and.w	r2, r3, #31
 800d86c:	fa09 f202 	lsl.w	r2, r9, r2
 800d870:	420a      	tst	r2, r1
 800d872:	d003      	beq.n	800d87c <__gethex+0x1ac>
 800d874:	454b      	cmp	r3, r9
 800d876:	dc36      	bgt.n	800d8e6 <__gethex+0x216>
 800d878:	f04f 0902 	mov.w	r9, #2
 800d87c:	4629      	mov	r1, r5
 800d87e:	4620      	mov	r0, r4
 800d880:	f7ff febe 	bl	800d600 <rshift>
 800d884:	442f      	add	r7, r5
 800d886:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d88a:	42bb      	cmp	r3, r7
 800d88c:	da42      	bge.n	800d914 <__gethex+0x244>
 800d88e:	4621      	mov	r1, r4
 800d890:	9801      	ldr	r0, [sp, #4]
 800d892:	f7fd ff7b 	bl	800b78c <_Bfree>
 800d896:	2300      	movs	r3, #0
 800d898:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d89a:	25a3      	movs	r5, #163	@ 0xa3
 800d89c:	6013      	str	r3, [r2, #0]
 800d89e:	e793      	b.n	800d7c8 <__gethex+0xf8>
 800d8a0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d8a4:	2a2e      	cmp	r2, #46	@ 0x2e
 800d8a6:	d012      	beq.n	800d8ce <__gethex+0x1fe>
 800d8a8:	2b20      	cmp	r3, #32
 800d8aa:	d104      	bne.n	800d8b6 <__gethex+0x1e6>
 800d8ac:	f845 bb04 	str.w	fp, [r5], #4
 800d8b0:	f04f 0b00 	mov.w	fp, #0
 800d8b4:	465b      	mov	r3, fp
 800d8b6:	7830      	ldrb	r0, [r6, #0]
 800d8b8:	9303      	str	r3, [sp, #12]
 800d8ba:	f7ff fef4 	bl	800d6a6 <__hexdig_fun>
 800d8be:	9b03      	ldr	r3, [sp, #12]
 800d8c0:	f000 000f 	and.w	r0, r0, #15
 800d8c4:	4098      	lsls	r0, r3
 800d8c6:	ea4b 0b00 	orr.w	fp, fp, r0
 800d8ca:	3304      	adds	r3, #4
 800d8cc:	e7ae      	b.n	800d82c <__gethex+0x15c>
 800d8ce:	45b1      	cmp	r9, r6
 800d8d0:	d8ea      	bhi.n	800d8a8 <__gethex+0x1d8>
 800d8d2:	2201      	movs	r2, #1
 800d8d4:	4630      	mov	r0, r6
 800d8d6:	492a      	ldr	r1, [pc, #168]	@ (800d980 <__gethex+0x2b0>)
 800d8d8:	9303      	str	r3, [sp, #12]
 800d8da:	f7ff fe29 	bl	800d530 <strncmp>
 800d8de:	9b03      	ldr	r3, [sp, #12]
 800d8e0:	2800      	cmp	r0, #0
 800d8e2:	d1e1      	bne.n	800d8a8 <__gethex+0x1d8>
 800d8e4:	e7a2      	b.n	800d82c <__gethex+0x15c>
 800d8e6:	4620      	mov	r0, r4
 800d8e8:	1ea9      	subs	r1, r5, #2
 800d8ea:	f7fe fb94 	bl	800c016 <__any_on>
 800d8ee:	2800      	cmp	r0, #0
 800d8f0:	d0c2      	beq.n	800d878 <__gethex+0x1a8>
 800d8f2:	f04f 0903 	mov.w	r9, #3
 800d8f6:	e7c1      	b.n	800d87c <__gethex+0x1ac>
 800d8f8:	da09      	bge.n	800d90e <__gethex+0x23e>
 800d8fa:	1b75      	subs	r5, r6, r5
 800d8fc:	4621      	mov	r1, r4
 800d8fe:	462a      	mov	r2, r5
 800d900:	9801      	ldr	r0, [sp, #4]
 800d902:	f7fe f959 	bl	800bbb8 <__lshift>
 800d906:	4604      	mov	r4, r0
 800d908:	1b7f      	subs	r7, r7, r5
 800d90a:	f100 0a14 	add.w	sl, r0, #20
 800d90e:	f04f 0900 	mov.w	r9, #0
 800d912:	e7b8      	b.n	800d886 <__gethex+0x1b6>
 800d914:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d918:	42bd      	cmp	r5, r7
 800d91a:	dd6f      	ble.n	800d9fc <__gethex+0x32c>
 800d91c:	1bed      	subs	r5, r5, r7
 800d91e:	42ae      	cmp	r6, r5
 800d920:	dc34      	bgt.n	800d98c <__gethex+0x2bc>
 800d922:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d926:	2b02      	cmp	r3, #2
 800d928:	d022      	beq.n	800d970 <__gethex+0x2a0>
 800d92a:	2b03      	cmp	r3, #3
 800d92c:	d024      	beq.n	800d978 <__gethex+0x2a8>
 800d92e:	2b01      	cmp	r3, #1
 800d930:	d115      	bne.n	800d95e <__gethex+0x28e>
 800d932:	42ae      	cmp	r6, r5
 800d934:	d113      	bne.n	800d95e <__gethex+0x28e>
 800d936:	2e01      	cmp	r6, #1
 800d938:	d10b      	bne.n	800d952 <__gethex+0x282>
 800d93a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d93e:	9a02      	ldr	r2, [sp, #8]
 800d940:	2562      	movs	r5, #98	@ 0x62
 800d942:	6013      	str	r3, [r2, #0]
 800d944:	2301      	movs	r3, #1
 800d946:	6123      	str	r3, [r4, #16]
 800d948:	f8ca 3000 	str.w	r3, [sl]
 800d94c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d94e:	601c      	str	r4, [r3, #0]
 800d950:	e73a      	b.n	800d7c8 <__gethex+0xf8>
 800d952:	4620      	mov	r0, r4
 800d954:	1e71      	subs	r1, r6, #1
 800d956:	f7fe fb5e 	bl	800c016 <__any_on>
 800d95a:	2800      	cmp	r0, #0
 800d95c:	d1ed      	bne.n	800d93a <__gethex+0x26a>
 800d95e:	4621      	mov	r1, r4
 800d960:	9801      	ldr	r0, [sp, #4]
 800d962:	f7fd ff13 	bl	800b78c <_Bfree>
 800d966:	2300      	movs	r3, #0
 800d968:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d96a:	2550      	movs	r5, #80	@ 0x50
 800d96c:	6013      	str	r3, [r2, #0]
 800d96e:	e72b      	b.n	800d7c8 <__gethex+0xf8>
 800d970:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d972:	2b00      	cmp	r3, #0
 800d974:	d1f3      	bne.n	800d95e <__gethex+0x28e>
 800d976:	e7e0      	b.n	800d93a <__gethex+0x26a>
 800d978:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d1dd      	bne.n	800d93a <__gethex+0x26a>
 800d97e:	e7ee      	b.n	800d95e <__gethex+0x28e>
 800d980:	080111b0 	.word	0x080111b0
 800d984:	08011043 	.word	0x08011043
 800d988:	0801135e 	.word	0x0801135e
 800d98c:	1e6f      	subs	r7, r5, #1
 800d98e:	f1b9 0f00 	cmp.w	r9, #0
 800d992:	d130      	bne.n	800d9f6 <__gethex+0x326>
 800d994:	b127      	cbz	r7, 800d9a0 <__gethex+0x2d0>
 800d996:	4639      	mov	r1, r7
 800d998:	4620      	mov	r0, r4
 800d99a:	f7fe fb3c 	bl	800c016 <__any_on>
 800d99e:	4681      	mov	r9, r0
 800d9a0:	2301      	movs	r3, #1
 800d9a2:	4629      	mov	r1, r5
 800d9a4:	1b76      	subs	r6, r6, r5
 800d9a6:	2502      	movs	r5, #2
 800d9a8:	117a      	asrs	r2, r7, #5
 800d9aa:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d9ae:	f007 071f 	and.w	r7, r7, #31
 800d9b2:	40bb      	lsls	r3, r7
 800d9b4:	4213      	tst	r3, r2
 800d9b6:	4620      	mov	r0, r4
 800d9b8:	bf18      	it	ne
 800d9ba:	f049 0902 	orrne.w	r9, r9, #2
 800d9be:	f7ff fe1f 	bl	800d600 <rshift>
 800d9c2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d9c6:	f1b9 0f00 	cmp.w	r9, #0
 800d9ca:	d047      	beq.n	800da5c <__gethex+0x38c>
 800d9cc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d9d0:	2b02      	cmp	r3, #2
 800d9d2:	d015      	beq.n	800da00 <__gethex+0x330>
 800d9d4:	2b03      	cmp	r3, #3
 800d9d6:	d017      	beq.n	800da08 <__gethex+0x338>
 800d9d8:	2b01      	cmp	r3, #1
 800d9da:	d109      	bne.n	800d9f0 <__gethex+0x320>
 800d9dc:	f019 0f02 	tst.w	r9, #2
 800d9e0:	d006      	beq.n	800d9f0 <__gethex+0x320>
 800d9e2:	f8da 3000 	ldr.w	r3, [sl]
 800d9e6:	ea49 0903 	orr.w	r9, r9, r3
 800d9ea:	f019 0f01 	tst.w	r9, #1
 800d9ee:	d10e      	bne.n	800da0e <__gethex+0x33e>
 800d9f0:	f045 0510 	orr.w	r5, r5, #16
 800d9f4:	e032      	b.n	800da5c <__gethex+0x38c>
 800d9f6:	f04f 0901 	mov.w	r9, #1
 800d9fa:	e7d1      	b.n	800d9a0 <__gethex+0x2d0>
 800d9fc:	2501      	movs	r5, #1
 800d9fe:	e7e2      	b.n	800d9c6 <__gethex+0x2f6>
 800da00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da02:	f1c3 0301 	rsb	r3, r3, #1
 800da06:	930f      	str	r3, [sp, #60]	@ 0x3c
 800da08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d0f0      	beq.n	800d9f0 <__gethex+0x320>
 800da0e:	f04f 0c00 	mov.w	ip, #0
 800da12:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800da16:	f104 0314 	add.w	r3, r4, #20
 800da1a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800da1e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800da22:	4618      	mov	r0, r3
 800da24:	f853 2b04 	ldr.w	r2, [r3], #4
 800da28:	f1b2 3fff 	cmp.w	r2, #4294967295
 800da2c:	d01b      	beq.n	800da66 <__gethex+0x396>
 800da2e:	3201      	adds	r2, #1
 800da30:	6002      	str	r2, [r0, #0]
 800da32:	2d02      	cmp	r5, #2
 800da34:	f104 0314 	add.w	r3, r4, #20
 800da38:	d13c      	bne.n	800dab4 <__gethex+0x3e4>
 800da3a:	f8d8 2000 	ldr.w	r2, [r8]
 800da3e:	3a01      	subs	r2, #1
 800da40:	42b2      	cmp	r2, r6
 800da42:	d109      	bne.n	800da58 <__gethex+0x388>
 800da44:	2201      	movs	r2, #1
 800da46:	1171      	asrs	r1, r6, #5
 800da48:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800da4c:	f006 061f 	and.w	r6, r6, #31
 800da50:	fa02 f606 	lsl.w	r6, r2, r6
 800da54:	421e      	tst	r6, r3
 800da56:	d13a      	bne.n	800dace <__gethex+0x3fe>
 800da58:	f045 0520 	orr.w	r5, r5, #32
 800da5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da5e:	601c      	str	r4, [r3, #0]
 800da60:	9b02      	ldr	r3, [sp, #8]
 800da62:	601f      	str	r7, [r3, #0]
 800da64:	e6b0      	b.n	800d7c8 <__gethex+0xf8>
 800da66:	4299      	cmp	r1, r3
 800da68:	f843 cc04 	str.w	ip, [r3, #-4]
 800da6c:	d8d9      	bhi.n	800da22 <__gethex+0x352>
 800da6e:	68a3      	ldr	r3, [r4, #8]
 800da70:	459b      	cmp	fp, r3
 800da72:	db17      	blt.n	800daa4 <__gethex+0x3d4>
 800da74:	6861      	ldr	r1, [r4, #4]
 800da76:	9801      	ldr	r0, [sp, #4]
 800da78:	3101      	adds	r1, #1
 800da7a:	f7fd fe47 	bl	800b70c <_Balloc>
 800da7e:	4681      	mov	r9, r0
 800da80:	b918      	cbnz	r0, 800da8a <__gethex+0x3ba>
 800da82:	4602      	mov	r2, r0
 800da84:	2184      	movs	r1, #132	@ 0x84
 800da86:	4b19      	ldr	r3, [pc, #100]	@ (800daec <__gethex+0x41c>)
 800da88:	e6c5      	b.n	800d816 <__gethex+0x146>
 800da8a:	6922      	ldr	r2, [r4, #16]
 800da8c:	f104 010c 	add.w	r1, r4, #12
 800da90:	3202      	adds	r2, #2
 800da92:	0092      	lsls	r2, r2, #2
 800da94:	300c      	adds	r0, #12
 800da96:	f7ff fd6d 	bl	800d574 <memcpy>
 800da9a:	4621      	mov	r1, r4
 800da9c:	9801      	ldr	r0, [sp, #4]
 800da9e:	f7fd fe75 	bl	800b78c <_Bfree>
 800daa2:	464c      	mov	r4, r9
 800daa4:	6923      	ldr	r3, [r4, #16]
 800daa6:	1c5a      	adds	r2, r3, #1
 800daa8:	6122      	str	r2, [r4, #16]
 800daaa:	2201      	movs	r2, #1
 800daac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dab0:	615a      	str	r2, [r3, #20]
 800dab2:	e7be      	b.n	800da32 <__gethex+0x362>
 800dab4:	6922      	ldr	r2, [r4, #16]
 800dab6:	455a      	cmp	r2, fp
 800dab8:	dd0b      	ble.n	800dad2 <__gethex+0x402>
 800daba:	2101      	movs	r1, #1
 800dabc:	4620      	mov	r0, r4
 800dabe:	f7ff fd9f 	bl	800d600 <rshift>
 800dac2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dac6:	3701      	adds	r7, #1
 800dac8:	42bb      	cmp	r3, r7
 800daca:	f6ff aee0 	blt.w	800d88e <__gethex+0x1be>
 800dace:	2501      	movs	r5, #1
 800dad0:	e7c2      	b.n	800da58 <__gethex+0x388>
 800dad2:	f016 061f 	ands.w	r6, r6, #31
 800dad6:	d0fa      	beq.n	800dace <__gethex+0x3fe>
 800dad8:	4453      	add	r3, sl
 800dada:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dade:	f7fd ff07 	bl	800b8f0 <__hi0bits>
 800dae2:	f1c6 0620 	rsb	r6, r6, #32
 800dae6:	42b0      	cmp	r0, r6
 800dae8:	dbe7      	blt.n	800daba <__gethex+0x3ea>
 800daea:	e7f0      	b.n	800dace <__gethex+0x3fe>
 800daec:	08011043 	.word	0x08011043

0800daf0 <L_shift>:
 800daf0:	f1c2 0208 	rsb	r2, r2, #8
 800daf4:	0092      	lsls	r2, r2, #2
 800daf6:	b570      	push	{r4, r5, r6, lr}
 800daf8:	f1c2 0620 	rsb	r6, r2, #32
 800dafc:	6843      	ldr	r3, [r0, #4]
 800dafe:	6804      	ldr	r4, [r0, #0]
 800db00:	fa03 f506 	lsl.w	r5, r3, r6
 800db04:	432c      	orrs	r4, r5
 800db06:	40d3      	lsrs	r3, r2
 800db08:	6004      	str	r4, [r0, #0]
 800db0a:	f840 3f04 	str.w	r3, [r0, #4]!
 800db0e:	4288      	cmp	r0, r1
 800db10:	d3f4      	bcc.n	800dafc <L_shift+0xc>
 800db12:	bd70      	pop	{r4, r5, r6, pc}

0800db14 <__match>:
 800db14:	b530      	push	{r4, r5, lr}
 800db16:	6803      	ldr	r3, [r0, #0]
 800db18:	3301      	adds	r3, #1
 800db1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db1e:	b914      	cbnz	r4, 800db26 <__match+0x12>
 800db20:	6003      	str	r3, [r0, #0]
 800db22:	2001      	movs	r0, #1
 800db24:	bd30      	pop	{r4, r5, pc}
 800db26:	f813 2b01 	ldrb.w	r2, [r3], #1
 800db2a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800db2e:	2d19      	cmp	r5, #25
 800db30:	bf98      	it	ls
 800db32:	3220      	addls	r2, #32
 800db34:	42a2      	cmp	r2, r4
 800db36:	d0f0      	beq.n	800db1a <__match+0x6>
 800db38:	2000      	movs	r0, #0
 800db3a:	e7f3      	b.n	800db24 <__match+0x10>

0800db3c <__hexnan>:
 800db3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db40:	2500      	movs	r5, #0
 800db42:	680b      	ldr	r3, [r1, #0]
 800db44:	4682      	mov	sl, r0
 800db46:	115e      	asrs	r6, r3, #5
 800db48:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800db4c:	f013 031f 	ands.w	r3, r3, #31
 800db50:	bf18      	it	ne
 800db52:	3604      	addne	r6, #4
 800db54:	1f37      	subs	r7, r6, #4
 800db56:	4690      	mov	r8, r2
 800db58:	46b9      	mov	r9, r7
 800db5a:	463c      	mov	r4, r7
 800db5c:	46ab      	mov	fp, r5
 800db5e:	b087      	sub	sp, #28
 800db60:	6801      	ldr	r1, [r0, #0]
 800db62:	9301      	str	r3, [sp, #4]
 800db64:	f846 5c04 	str.w	r5, [r6, #-4]
 800db68:	9502      	str	r5, [sp, #8]
 800db6a:	784a      	ldrb	r2, [r1, #1]
 800db6c:	1c4b      	adds	r3, r1, #1
 800db6e:	9303      	str	r3, [sp, #12]
 800db70:	b342      	cbz	r2, 800dbc4 <__hexnan+0x88>
 800db72:	4610      	mov	r0, r2
 800db74:	9105      	str	r1, [sp, #20]
 800db76:	9204      	str	r2, [sp, #16]
 800db78:	f7ff fd95 	bl	800d6a6 <__hexdig_fun>
 800db7c:	2800      	cmp	r0, #0
 800db7e:	d151      	bne.n	800dc24 <__hexnan+0xe8>
 800db80:	9a04      	ldr	r2, [sp, #16]
 800db82:	9905      	ldr	r1, [sp, #20]
 800db84:	2a20      	cmp	r2, #32
 800db86:	d818      	bhi.n	800dbba <__hexnan+0x7e>
 800db88:	9b02      	ldr	r3, [sp, #8]
 800db8a:	459b      	cmp	fp, r3
 800db8c:	dd13      	ble.n	800dbb6 <__hexnan+0x7a>
 800db8e:	454c      	cmp	r4, r9
 800db90:	d206      	bcs.n	800dba0 <__hexnan+0x64>
 800db92:	2d07      	cmp	r5, #7
 800db94:	dc04      	bgt.n	800dba0 <__hexnan+0x64>
 800db96:	462a      	mov	r2, r5
 800db98:	4649      	mov	r1, r9
 800db9a:	4620      	mov	r0, r4
 800db9c:	f7ff ffa8 	bl	800daf0 <L_shift>
 800dba0:	4544      	cmp	r4, r8
 800dba2:	d952      	bls.n	800dc4a <__hexnan+0x10e>
 800dba4:	2300      	movs	r3, #0
 800dba6:	f1a4 0904 	sub.w	r9, r4, #4
 800dbaa:	f844 3c04 	str.w	r3, [r4, #-4]
 800dbae:	461d      	mov	r5, r3
 800dbb0:	464c      	mov	r4, r9
 800dbb2:	f8cd b008 	str.w	fp, [sp, #8]
 800dbb6:	9903      	ldr	r1, [sp, #12]
 800dbb8:	e7d7      	b.n	800db6a <__hexnan+0x2e>
 800dbba:	2a29      	cmp	r2, #41	@ 0x29
 800dbbc:	d157      	bne.n	800dc6e <__hexnan+0x132>
 800dbbe:	3102      	adds	r1, #2
 800dbc0:	f8ca 1000 	str.w	r1, [sl]
 800dbc4:	f1bb 0f00 	cmp.w	fp, #0
 800dbc8:	d051      	beq.n	800dc6e <__hexnan+0x132>
 800dbca:	454c      	cmp	r4, r9
 800dbcc:	d206      	bcs.n	800dbdc <__hexnan+0xa0>
 800dbce:	2d07      	cmp	r5, #7
 800dbd0:	dc04      	bgt.n	800dbdc <__hexnan+0xa0>
 800dbd2:	462a      	mov	r2, r5
 800dbd4:	4649      	mov	r1, r9
 800dbd6:	4620      	mov	r0, r4
 800dbd8:	f7ff ff8a 	bl	800daf0 <L_shift>
 800dbdc:	4544      	cmp	r4, r8
 800dbde:	d936      	bls.n	800dc4e <__hexnan+0x112>
 800dbe0:	4623      	mov	r3, r4
 800dbe2:	f1a8 0204 	sub.w	r2, r8, #4
 800dbe6:	f853 1b04 	ldr.w	r1, [r3], #4
 800dbea:	429f      	cmp	r7, r3
 800dbec:	f842 1f04 	str.w	r1, [r2, #4]!
 800dbf0:	d2f9      	bcs.n	800dbe6 <__hexnan+0xaa>
 800dbf2:	1b3b      	subs	r3, r7, r4
 800dbf4:	f023 0303 	bic.w	r3, r3, #3
 800dbf8:	3304      	adds	r3, #4
 800dbfa:	3401      	adds	r4, #1
 800dbfc:	3e03      	subs	r6, #3
 800dbfe:	42b4      	cmp	r4, r6
 800dc00:	bf88      	it	hi
 800dc02:	2304      	movhi	r3, #4
 800dc04:	2200      	movs	r2, #0
 800dc06:	4443      	add	r3, r8
 800dc08:	f843 2b04 	str.w	r2, [r3], #4
 800dc0c:	429f      	cmp	r7, r3
 800dc0e:	d2fb      	bcs.n	800dc08 <__hexnan+0xcc>
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	b91b      	cbnz	r3, 800dc1c <__hexnan+0xe0>
 800dc14:	4547      	cmp	r7, r8
 800dc16:	d128      	bne.n	800dc6a <__hexnan+0x12e>
 800dc18:	2301      	movs	r3, #1
 800dc1a:	603b      	str	r3, [r7, #0]
 800dc1c:	2005      	movs	r0, #5
 800dc1e:	b007      	add	sp, #28
 800dc20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc24:	3501      	adds	r5, #1
 800dc26:	2d08      	cmp	r5, #8
 800dc28:	f10b 0b01 	add.w	fp, fp, #1
 800dc2c:	dd06      	ble.n	800dc3c <__hexnan+0x100>
 800dc2e:	4544      	cmp	r4, r8
 800dc30:	d9c1      	bls.n	800dbb6 <__hexnan+0x7a>
 800dc32:	2300      	movs	r3, #0
 800dc34:	2501      	movs	r5, #1
 800dc36:	f844 3c04 	str.w	r3, [r4, #-4]
 800dc3a:	3c04      	subs	r4, #4
 800dc3c:	6822      	ldr	r2, [r4, #0]
 800dc3e:	f000 000f 	and.w	r0, r0, #15
 800dc42:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800dc46:	6020      	str	r0, [r4, #0]
 800dc48:	e7b5      	b.n	800dbb6 <__hexnan+0x7a>
 800dc4a:	2508      	movs	r5, #8
 800dc4c:	e7b3      	b.n	800dbb6 <__hexnan+0x7a>
 800dc4e:	9b01      	ldr	r3, [sp, #4]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d0dd      	beq.n	800dc10 <__hexnan+0xd4>
 800dc54:	f04f 32ff 	mov.w	r2, #4294967295
 800dc58:	f1c3 0320 	rsb	r3, r3, #32
 800dc5c:	40da      	lsrs	r2, r3
 800dc5e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800dc62:	4013      	ands	r3, r2
 800dc64:	f846 3c04 	str.w	r3, [r6, #-4]
 800dc68:	e7d2      	b.n	800dc10 <__hexnan+0xd4>
 800dc6a:	3f04      	subs	r7, #4
 800dc6c:	e7d0      	b.n	800dc10 <__hexnan+0xd4>
 800dc6e:	2004      	movs	r0, #4
 800dc70:	e7d5      	b.n	800dc1e <__hexnan+0xe2>

0800dc72 <__ascii_mbtowc>:
 800dc72:	b082      	sub	sp, #8
 800dc74:	b901      	cbnz	r1, 800dc78 <__ascii_mbtowc+0x6>
 800dc76:	a901      	add	r1, sp, #4
 800dc78:	b142      	cbz	r2, 800dc8c <__ascii_mbtowc+0x1a>
 800dc7a:	b14b      	cbz	r3, 800dc90 <__ascii_mbtowc+0x1e>
 800dc7c:	7813      	ldrb	r3, [r2, #0]
 800dc7e:	600b      	str	r3, [r1, #0]
 800dc80:	7812      	ldrb	r2, [r2, #0]
 800dc82:	1e10      	subs	r0, r2, #0
 800dc84:	bf18      	it	ne
 800dc86:	2001      	movne	r0, #1
 800dc88:	b002      	add	sp, #8
 800dc8a:	4770      	bx	lr
 800dc8c:	4610      	mov	r0, r2
 800dc8e:	e7fb      	b.n	800dc88 <__ascii_mbtowc+0x16>
 800dc90:	f06f 0001 	mvn.w	r0, #1
 800dc94:	e7f8      	b.n	800dc88 <__ascii_mbtowc+0x16>

0800dc96 <_realloc_r>:
 800dc96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc9a:	4680      	mov	r8, r0
 800dc9c:	4615      	mov	r5, r2
 800dc9e:	460c      	mov	r4, r1
 800dca0:	b921      	cbnz	r1, 800dcac <_realloc_r+0x16>
 800dca2:	4611      	mov	r1, r2
 800dca4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dca8:	f7fd bca4 	b.w	800b5f4 <_malloc_r>
 800dcac:	b92a      	cbnz	r2, 800dcba <_realloc_r+0x24>
 800dcae:	f7fd fc2f 	bl	800b510 <_free_r>
 800dcb2:	2400      	movs	r4, #0
 800dcb4:	4620      	mov	r0, r4
 800dcb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcba:	f000 f8c4 	bl	800de46 <_malloc_usable_size_r>
 800dcbe:	4285      	cmp	r5, r0
 800dcc0:	4606      	mov	r6, r0
 800dcc2:	d802      	bhi.n	800dcca <_realloc_r+0x34>
 800dcc4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800dcc8:	d8f4      	bhi.n	800dcb4 <_realloc_r+0x1e>
 800dcca:	4629      	mov	r1, r5
 800dccc:	4640      	mov	r0, r8
 800dcce:	f7fd fc91 	bl	800b5f4 <_malloc_r>
 800dcd2:	4607      	mov	r7, r0
 800dcd4:	2800      	cmp	r0, #0
 800dcd6:	d0ec      	beq.n	800dcb2 <_realloc_r+0x1c>
 800dcd8:	42b5      	cmp	r5, r6
 800dcda:	462a      	mov	r2, r5
 800dcdc:	4621      	mov	r1, r4
 800dcde:	bf28      	it	cs
 800dce0:	4632      	movcs	r2, r6
 800dce2:	f7ff fc47 	bl	800d574 <memcpy>
 800dce6:	4621      	mov	r1, r4
 800dce8:	4640      	mov	r0, r8
 800dcea:	f7fd fc11 	bl	800b510 <_free_r>
 800dcee:	463c      	mov	r4, r7
 800dcf0:	e7e0      	b.n	800dcb4 <_realloc_r+0x1e>

0800dcf2 <__ascii_wctomb>:
 800dcf2:	4603      	mov	r3, r0
 800dcf4:	4608      	mov	r0, r1
 800dcf6:	b141      	cbz	r1, 800dd0a <__ascii_wctomb+0x18>
 800dcf8:	2aff      	cmp	r2, #255	@ 0xff
 800dcfa:	d904      	bls.n	800dd06 <__ascii_wctomb+0x14>
 800dcfc:	228a      	movs	r2, #138	@ 0x8a
 800dcfe:	f04f 30ff 	mov.w	r0, #4294967295
 800dd02:	601a      	str	r2, [r3, #0]
 800dd04:	4770      	bx	lr
 800dd06:	2001      	movs	r0, #1
 800dd08:	700a      	strb	r2, [r1, #0]
 800dd0a:	4770      	bx	lr

0800dd0c <fiprintf>:
 800dd0c:	b40e      	push	{r1, r2, r3}
 800dd0e:	b503      	push	{r0, r1, lr}
 800dd10:	4601      	mov	r1, r0
 800dd12:	ab03      	add	r3, sp, #12
 800dd14:	4805      	ldr	r0, [pc, #20]	@ (800dd2c <fiprintf+0x20>)
 800dd16:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd1a:	6800      	ldr	r0, [r0, #0]
 800dd1c:	9301      	str	r3, [sp, #4]
 800dd1e:	f7ff f999 	bl	800d054 <_vfiprintf_r>
 800dd22:	b002      	add	sp, #8
 800dd24:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd28:	b003      	add	sp, #12
 800dd2a:	4770      	bx	lr
 800dd2c:	20000020 	.word	0x20000020

0800dd30 <__swhatbuf_r>:
 800dd30:	b570      	push	{r4, r5, r6, lr}
 800dd32:	460c      	mov	r4, r1
 800dd34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd38:	4615      	mov	r5, r2
 800dd3a:	2900      	cmp	r1, #0
 800dd3c:	461e      	mov	r6, r3
 800dd3e:	b096      	sub	sp, #88	@ 0x58
 800dd40:	da0c      	bge.n	800dd5c <__swhatbuf_r+0x2c>
 800dd42:	89a3      	ldrh	r3, [r4, #12]
 800dd44:	2100      	movs	r1, #0
 800dd46:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dd4a:	bf14      	ite	ne
 800dd4c:	2340      	movne	r3, #64	@ 0x40
 800dd4e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dd52:	2000      	movs	r0, #0
 800dd54:	6031      	str	r1, [r6, #0]
 800dd56:	602b      	str	r3, [r5, #0]
 800dd58:	b016      	add	sp, #88	@ 0x58
 800dd5a:	bd70      	pop	{r4, r5, r6, pc}
 800dd5c:	466a      	mov	r2, sp
 800dd5e:	f000 f849 	bl	800ddf4 <_fstat_r>
 800dd62:	2800      	cmp	r0, #0
 800dd64:	dbed      	blt.n	800dd42 <__swhatbuf_r+0x12>
 800dd66:	9901      	ldr	r1, [sp, #4]
 800dd68:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dd6c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dd70:	4259      	negs	r1, r3
 800dd72:	4159      	adcs	r1, r3
 800dd74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dd78:	e7eb      	b.n	800dd52 <__swhatbuf_r+0x22>

0800dd7a <__smakebuf_r>:
 800dd7a:	898b      	ldrh	r3, [r1, #12]
 800dd7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dd7e:	079d      	lsls	r5, r3, #30
 800dd80:	4606      	mov	r6, r0
 800dd82:	460c      	mov	r4, r1
 800dd84:	d507      	bpl.n	800dd96 <__smakebuf_r+0x1c>
 800dd86:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dd8a:	6023      	str	r3, [r4, #0]
 800dd8c:	6123      	str	r3, [r4, #16]
 800dd8e:	2301      	movs	r3, #1
 800dd90:	6163      	str	r3, [r4, #20]
 800dd92:	b003      	add	sp, #12
 800dd94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd96:	466a      	mov	r2, sp
 800dd98:	ab01      	add	r3, sp, #4
 800dd9a:	f7ff ffc9 	bl	800dd30 <__swhatbuf_r>
 800dd9e:	9f00      	ldr	r7, [sp, #0]
 800dda0:	4605      	mov	r5, r0
 800dda2:	4639      	mov	r1, r7
 800dda4:	4630      	mov	r0, r6
 800dda6:	f7fd fc25 	bl	800b5f4 <_malloc_r>
 800ddaa:	b948      	cbnz	r0, 800ddc0 <__smakebuf_r+0x46>
 800ddac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddb0:	059a      	lsls	r2, r3, #22
 800ddb2:	d4ee      	bmi.n	800dd92 <__smakebuf_r+0x18>
 800ddb4:	f023 0303 	bic.w	r3, r3, #3
 800ddb8:	f043 0302 	orr.w	r3, r3, #2
 800ddbc:	81a3      	strh	r3, [r4, #12]
 800ddbe:	e7e2      	b.n	800dd86 <__smakebuf_r+0xc>
 800ddc0:	89a3      	ldrh	r3, [r4, #12]
 800ddc2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ddc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddca:	81a3      	strh	r3, [r4, #12]
 800ddcc:	9b01      	ldr	r3, [sp, #4]
 800ddce:	6020      	str	r0, [r4, #0]
 800ddd0:	b15b      	cbz	r3, 800ddea <__smakebuf_r+0x70>
 800ddd2:	4630      	mov	r0, r6
 800ddd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ddd8:	f000 f81e 	bl	800de18 <_isatty_r>
 800dddc:	b128      	cbz	r0, 800ddea <__smakebuf_r+0x70>
 800ddde:	89a3      	ldrh	r3, [r4, #12]
 800dde0:	f023 0303 	bic.w	r3, r3, #3
 800dde4:	f043 0301 	orr.w	r3, r3, #1
 800dde8:	81a3      	strh	r3, [r4, #12]
 800ddea:	89a3      	ldrh	r3, [r4, #12]
 800ddec:	431d      	orrs	r5, r3
 800ddee:	81a5      	strh	r5, [r4, #12]
 800ddf0:	e7cf      	b.n	800dd92 <__smakebuf_r+0x18>
	...

0800ddf4 <_fstat_r>:
 800ddf4:	b538      	push	{r3, r4, r5, lr}
 800ddf6:	2300      	movs	r3, #0
 800ddf8:	4d06      	ldr	r5, [pc, #24]	@ (800de14 <_fstat_r+0x20>)
 800ddfa:	4604      	mov	r4, r0
 800ddfc:	4608      	mov	r0, r1
 800ddfe:	4611      	mov	r1, r2
 800de00:	602b      	str	r3, [r5, #0]
 800de02:	f7f4 fb61 	bl	80024c8 <_fstat>
 800de06:	1c43      	adds	r3, r0, #1
 800de08:	d102      	bne.n	800de10 <_fstat_r+0x1c>
 800de0a:	682b      	ldr	r3, [r5, #0]
 800de0c:	b103      	cbz	r3, 800de10 <_fstat_r+0x1c>
 800de0e:	6023      	str	r3, [r4, #0]
 800de10:	bd38      	pop	{r3, r4, r5, pc}
 800de12:	bf00      	nop
 800de14:	200005d0 	.word	0x200005d0

0800de18 <_isatty_r>:
 800de18:	b538      	push	{r3, r4, r5, lr}
 800de1a:	2300      	movs	r3, #0
 800de1c:	4d05      	ldr	r5, [pc, #20]	@ (800de34 <_isatty_r+0x1c>)
 800de1e:	4604      	mov	r4, r0
 800de20:	4608      	mov	r0, r1
 800de22:	602b      	str	r3, [r5, #0]
 800de24:	f7f4 fb5f 	bl	80024e6 <_isatty>
 800de28:	1c43      	adds	r3, r0, #1
 800de2a:	d102      	bne.n	800de32 <_isatty_r+0x1a>
 800de2c:	682b      	ldr	r3, [r5, #0]
 800de2e:	b103      	cbz	r3, 800de32 <_isatty_r+0x1a>
 800de30:	6023      	str	r3, [r4, #0]
 800de32:	bd38      	pop	{r3, r4, r5, pc}
 800de34:	200005d0 	.word	0x200005d0

0800de38 <abort>:
 800de38:	2006      	movs	r0, #6
 800de3a:	b508      	push	{r3, lr}
 800de3c:	f000 f834 	bl	800dea8 <raise>
 800de40:	2001      	movs	r0, #1
 800de42:	f7f4 faf2 	bl	800242a <_exit>

0800de46 <_malloc_usable_size_r>:
 800de46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de4a:	1f18      	subs	r0, r3, #4
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	bfbc      	itt	lt
 800de50:	580b      	ldrlt	r3, [r1, r0]
 800de52:	18c0      	addlt	r0, r0, r3
 800de54:	4770      	bx	lr

0800de56 <_raise_r>:
 800de56:	291f      	cmp	r1, #31
 800de58:	b538      	push	{r3, r4, r5, lr}
 800de5a:	4605      	mov	r5, r0
 800de5c:	460c      	mov	r4, r1
 800de5e:	d904      	bls.n	800de6a <_raise_r+0x14>
 800de60:	2316      	movs	r3, #22
 800de62:	6003      	str	r3, [r0, #0]
 800de64:	f04f 30ff 	mov.w	r0, #4294967295
 800de68:	bd38      	pop	{r3, r4, r5, pc}
 800de6a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800de6c:	b112      	cbz	r2, 800de74 <_raise_r+0x1e>
 800de6e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800de72:	b94b      	cbnz	r3, 800de88 <_raise_r+0x32>
 800de74:	4628      	mov	r0, r5
 800de76:	f000 f831 	bl	800dedc <_getpid_r>
 800de7a:	4622      	mov	r2, r4
 800de7c:	4601      	mov	r1, r0
 800de7e:	4628      	mov	r0, r5
 800de80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de84:	f000 b818 	b.w	800deb8 <_kill_r>
 800de88:	2b01      	cmp	r3, #1
 800de8a:	d00a      	beq.n	800dea2 <_raise_r+0x4c>
 800de8c:	1c59      	adds	r1, r3, #1
 800de8e:	d103      	bne.n	800de98 <_raise_r+0x42>
 800de90:	2316      	movs	r3, #22
 800de92:	6003      	str	r3, [r0, #0]
 800de94:	2001      	movs	r0, #1
 800de96:	e7e7      	b.n	800de68 <_raise_r+0x12>
 800de98:	2100      	movs	r1, #0
 800de9a:	4620      	mov	r0, r4
 800de9c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dea0:	4798      	blx	r3
 800dea2:	2000      	movs	r0, #0
 800dea4:	e7e0      	b.n	800de68 <_raise_r+0x12>
	...

0800dea8 <raise>:
 800dea8:	4b02      	ldr	r3, [pc, #8]	@ (800deb4 <raise+0xc>)
 800deaa:	4601      	mov	r1, r0
 800deac:	6818      	ldr	r0, [r3, #0]
 800deae:	f7ff bfd2 	b.w	800de56 <_raise_r>
 800deb2:	bf00      	nop
 800deb4:	20000020 	.word	0x20000020

0800deb8 <_kill_r>:
 800deb8:	b538      	push	{r3, r4, r5, lr}
 800deba:	2300      	movs	r3, #0
 800debc:	4d06      	ldr	r5, [pc, #24]	@ (800ded8 <_kill_r+0x20>)
 800debe:	4604      	mov	r4, r0
 800dec0:	4608      	mov	r0, r1
 800dec2:	4611      	mov	r1, r2
 800dec4:	602b      	str	r3, [r5, #0]
 800dec6:	f7f4 faa0 	bl	800240a <_kill>
 800deca:	1c43      	adds	r3, r0, #1
 800decc:	d102      	bne.n	800ded4 <_kill_r+0x1c>
 800dece:	682b      	ldr	r3, [r5, #0]
 800ded0:	b103      	cbz	r3, 800ded4 <_kill_r+0x1c>
 800ded2:	6023      	str	r3, [r4, #0]
 800ded4:	bd38      	pop	{r3, r4, r5, pc}
 800ded6:	bf00      	nop
 800ded8:	200005d0 	.word	0x200005d0

0800dedc <_getpid_r>:
 800dedc:	f7f4 ba8e 	b.w	80023fc <_getpid>

0800dee0 <_init>:
 800dee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dee2:	bf00      	nop
 800dee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dee6:	bc08      	pop	{r3}
 800dee8:	469e      	mov	lr, r3
 800deea:	4770      	bx	lr

0800deec <_fini>:
 800deec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deee:	bf00      	nop
 800def0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800def2:	bc08      	pop	{r3}
 800def4:	469e      	mov	lr, r3
 800def6:	4770      	bx	lr
