###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-11.ucsd.edu)
#  Generated on:      Tue Mar 18 19:51:07 2025
#  Design:            core
#  Command:           create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
###############################################################
#-------------------------------------------------------------------------------
# Clock tree setup script - dialect: Innovus
#-------------------------------------------------------------------------------
#-------------------------------------------------------------------------------

namespace eval ::ccopt {}
namespace eval ::ccopt::ilm {}
set ::ccopt::ilm::ccoptSpecRestoreData {}
# Start by checking for unflattened ILMs.
# Will flatten if so and then check the db sync.
if { [catch {ccopt_check_and_flatten_ilms_no_restore}] } {
  return -code error
}
# cache the value of the restore command output by the ILM flattening code
set ::ccopt::ilm::ccoptSpecRestoreData $::ccopt::ilm::ccoptRestoreILMState

# Pin offsets inferred from set_clock_latency assertions:
set_ccopt_property insertion_delay -pin psum_mem_instance/CLK 0.169
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_0__5_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_0__6_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_0__7_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_1__5_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_1__6_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_1__7_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_2__5_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_2__6_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_2__7_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_3__5_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_3__6_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_3__7_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_4__5_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_4__6_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_4__7_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_5__5_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_5__6_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_5__7_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_6__5_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_6__6_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_6__7_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_7__4_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_7__5_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_7__6_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sfp_in_temp_reg_7__7_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sum_2core_temp_reg_0_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sum_2core_temp_reg_1_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sum_2core_temp_reg_2_/CP 0.200
set_ccopt_property insertion_delay -pin sfp_row_instance/sum_2core_temp_reg_3_/CP 0.200

# Clocks present at pin clk_o
#   clk_o (period 1.000ns) in timing_config CON([./constraints/core.sdc])
create_ccopt_clock_tree -name clk_o -source clk_o -no_skew_group

# Clock period setting for source pin of clk_o
set_ccopt_property clock_period -pin clk_o 1

# Clocks present at pin clk
#   clk (period 1.000ns) in timing_config CON([./constraints/core.sdc])
create_ccopt_clock_tree -name clk -source clk -no_skew_group

# Clock period setting for source pin of clk
set_ccopt_property clock_period -pin clk 1

# Skew group to balance non generated clock:clk in timing_config:CON (sdc ./constraints/core.sdc)
create_ccopt_skew_group -name clk/CON -sources clk -auto_sinks
set_ccopt_property include_source_latency -skew_group clk/CON true
set_ccopt_property extracted_from_clock_name -skew_group clk/CON clk
set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CON CON
set_ccopt_property extracted_from_delay_corners -skew_group clk/CON {WC BC}

# Skew group to balance non generated clock:clk_o in timing_config:CON (sdc ./constraints/core.sdc)
create_ccopt_skew_group -name clk_o/CON -sources clk_o -auto_sinks
set_ccopt_property include_source_latency -skew_group clk_o/CON true
set_ccopt_property extracted_from_clock_name -skew_group clk_o/CON clk_o
set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_o/CON CON
set_ccopt_property extracted_from_delay_corners -skew_group clk_o/CON {WC BC}


check_ccopt_clock_tree_convergence
# Restore the ILM status if possible
if { [get_ccopt_property auto_design_state_for_ilms] == 0 } {
  if {$::ccopt::ilm::ccoptSpecRestoreData != {} } {
    eval $::ccopt::ilm::ccoptSpecRestoreData
  }
}

