INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:31:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 buffer15/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer35/dataReg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 1.037ns (19.136%)  route 4.382ns (80.864%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=851, unset)          0.508     0.508    buffer15/control/clk
    SLICE_X8Y131         FDRE                                         r  buffer15/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer15/control/fullReg_reg/Q
                         net (fo=48, routed)          0.718     1.480    cmpi2/fullReg
    SLICE_X7Y124         LUT5 (Prop_lut5_I3_O)        0.043     1.523 r  cmpi2/out0_valid_INST_0_i_17/O
                         net (fo=1, routed)           0.000     1.523    cmpi2/out0_valid_INST_0_i_17_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.774 f  cmpi2/out0_valid_INST_0_i_11/CO[3]
                         net (fo=40, routed)          0.906     2.680    buffer23/fifo/result[0]
    SLICE_X10Y132        LUT3 (Prop_lut3_I0_O)        0.049     2.729 f  buffer23/fifo/outputValid_i_6__0/O
                         net (fo=3, routed)           0.195     2.924    control_merge2/tehb/control/outs_reg[5]_4
    SLICE_X8Y132         LUT5 (Prop_lut5_I1_O)        0.128     3.052 r  control_merge2/tehb/control/transmitValue_i_2__38/O
                         net (fo=17, routed)          0.525     3.577    fork18/control/generateBlocks[4].regblock/transmitValue_i_3__17
    SLICE_X6Y134         LUT2 (Prop_lut2_I1_O)        0.051     3.628 f  fork18/control/generateBlocks[4].regblock/fullReg_i_5__4/O
                         net (fo=2, routed)           0.297     3.926    buffer58/fifo/fork18_outs_4_valid
    SLICE_X5Y133         LUT6 (Prop_lut6_I2_O)        0.132     4.058 f  buffer58/fifo/transmitValue_i_3__17/O
                         net (fo=3, routed)           0.226     4.284    buffer58/fifo/fullReg_reg
    SLICE_X4Y133         LUT6 (Prop_lut6_I4_O)        0.043     4.327 r  buffer58/fifo/outputValid_i_2__3/O
                         net (fo=4, routed)           0.306     4.633    control_merge2/tehb/control/outputValid_reg_4
    SLICE_X3Y133         LUT5 (Prop_lut5_I1_O)        0.043     4.676 r  control_merge2/tehb/control/fullReg_i_3__3/O
                         net (fo=7, routed)           0.550     5.225    fork13/control/generateBlocks[4].regblock/dataReg_reg[0]_1
    SLICE_X4Y123         LUT5 (Prop_lut5_I2_O)        0.043     5.268 r  fork13/control/generateBlocks[4].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.659     5.927    buffer35/dataReg_reg[0]_0[0]
    SLICE_X5Y139         FDRE                                         r  buffer35/dataReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=851, unset)          0.483     8.183    buffer35/clk
    SLICE_X5Y139         FDRE                                         r  buffer35/dataReg_reg[10]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X5Y139         FDRE (Setup_fdre_C_CE)      -0.194     7.953    buffer35/dataReg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  2.026    




