# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"seg_assembly_tb_time_synth.v" \
"../../../../../Simple-FPGA-Clock.srcs/sim_1/new/seg_assembly_tb.v" \

# Do not sort compile order
nosort
