Warning (10268): Verilog HDL information at win.sv(8): always construct contains both blocking and non-blocking assignments File: C:/Users/J_Sol/Desktop/Lab4/Lab4_VGA/win.sv Line: 8
