<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>aiengine: xaietile_strm.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">aiengine
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xaietile__strm_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">xaietile_strm.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<div class="textblock"><p>Header file for stream switch configuration. </p>
<pre>
MODIFICATION HISTORY:</pre><pre>Ver   Who     Date     Changes
</p>
<hr/>
<p>
1.0  Naresh  04/06/2018  Initial creation
1.1  Naresh  07/11/2018  Updated copyright info
1.2  Hyun    10/03/2018  Added the event port select function
1.3  Hyun    10/08/2018  Added the offset for shim trace slave port
1.4  Nishad  12/05/2018  Renamed ME attributes to AIE
1.5  Wendy   16/05/2019  Wrap pointers parameters with () in macro
</pre> </div><table class="memberdecls">
<tr class="memitem:a4fc8d0fec78ee262b7affcc9cd2c75df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a4fc8d0fec78ee262b7affcc9cd2c75df">XAIETILE_STRSW_MPORT_CFGPKT</a>(TileInstPtr, Master, DropHdr, Msk, Arbiter)</td></tr>
<tr class="memdesc:a4fc8d0fec78ee262b7affcc9cd2c75df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to frame the configuration word for the Master port.  <a href="#a4fc8d0fec78ee262b7affcc9cd2c75df"></a><br/></td></tr>
<tr class="separator:a4fc8d0fec78ee262b7affcc9cd2c75df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec85105fe329971874423c5542cac09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a7ec85105fe329971874423c5542cac09">XAIETILE_STRSW_SLVSLOT_CFG</a>(TileInstPtr, Slave, SlotIdx, SlotId,SlotMask, SlotEnable, SlotMsel, SlotArbiter)</td></tr>
<tr class="memdesc:a7ec85105fe329971874423c5542cac09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to frame the configuration word for the slave port slot register.  <a href="#a7ec85105fe329971874423c5542cac09"></a><br/></td></tr>
<tr class="separator:a7ec85105fe329971874423c5542cac09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a246891451a62a393bd6e2f9d3c5e9065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a246891451a62a393bd6e2f9d3c5e9065">XAIETILE_STRSW_SPORT_CORE</a>(TileInstPtr, Idx)&#160;&#160;&#160;(XAIETILE_TILESTRSW_SPORT_CORE_OFF + Idx)</td></tr>
<tr class="memdesc:a246891451a62a393bd6e2f9d3c5e9065"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-Core.  <a href="#a246891451a62a393bd6e2f9d3c5e9065"></a><br/></td></tr>
<tr class="separator:a246891451a62a393bd6e2f9d3c5e9065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37d5c2da417c7a6ee98b6561271f75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#ac37d5c2da417c7a6ee98b6561271f75f">XAIETILE_STRSW_SPORT_DMA</a>(TileInstPtr, Idx)&#160;&#160;&#160;(XAIETILE_TILESTRSW_SPORT_DMA_OFF + Idx)</td></tr>
<tr class="memdesc:ac37d5c2da417c7a6ee98b6561271f75f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-DMA.  <a href="#ac37d5c2da417c7a6ee98b6561271f75f"></a><br/></td></tr>
<tr class="separator:ac37d5c2da417c7a6ee98b6561271f75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f2d86f40e5188ef48cf70371d3d78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a60f2d86f40e5188ef48cf70371d3d78d">XAIETILE_STRSW_SPORT_CTRL</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a60f2d86f40e5188ef48cf70371d3d78d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-Ctrl.  <a href="#a60f2d86f40e5188ef48cf70371d3d78d"></a><br/></td></tr>
<tr class="separator:a60f2d86f40e5188ef48cf70371d3d78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5006044edf3e422701918a7da517665e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a5006044edf3e422701918a7da517665e">XAIETILE_STRSW_SPORT_FIFO</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a5006044edf3e422701918a7da517665e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-FIFO.  <a href="#a5006044edf3e422701918a7da517665e"></a><br/></td></tr>
<tr class="separator:a5006044edf3e422701918a7da517665e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa014fbf6b33edacc0b3770b4d8e6c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#afa014fbf6b33edacc0b3770b4d8e6c68">XAIETILE_STRSW_SPORT_SOUTH</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:afa014fbf6b33edacc0b3770b4d8e6c68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-South.  <a href="#afa014fbf6b33edacc0b3770b4d8e6c68"></a><br/></td></tr>
<tr class="separator:afa014fbf6b33edacc0b3770b4d8e6c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d9b8654a553205f95722461ef4854a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a02d9b8654a553205f95722461ef4854a">XAIETILE_STRSW_SPORT_WEST</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a02d9b8654a553205f95722461ef4854a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-West.  <a href="#a02d9b8654a553205f95722461ef4854a"></a><br/></td></tr>
<tr class="separator:a02d9b8654a553205f95722461ef4854a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59247adcbe57bed2c3403963bf1f73d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a59247adcbe57bed2c3403963bf1f73d1">XAIETILE_STRSW_SPORT_NORTH</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a59247adcbe57bed2c3403963bf1f73d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-North.  <a href="#a59247adcbe57bed2c3403963bf1f73d1"></a><br/></td></tr>
<tr class="separator:a59247adcbe57bed2c3403963bf1f73d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1438ba32faa11de6c022f2a70ef2823d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a1438ba32faa11de6c022f2a70ef2823d">XAIETILE_STRSW_SPORT_EAST</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a1438ba32faa11de6c022f2a70ef2823d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-East.  <a href="#a1438ba32faa11de6c022f2a70ef2823d"></a><br/></td></tr>
<tr class="separator:a1438ba32faa11de6c022f2a70ef2823d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0b45696993496376bc30507575ec2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#aeb0b45696993496376bc30507575ec2a">XAIETILE_STRSW_SPORT_TRACE</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:aeb0b45696993496376bc30507575ec2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-Trace.  <a href="#aeb0b45696993496376bc30507575ec2a"></a><br/></td></tr>
<tr class="separator:aeb0b45696993496376bc30507575ec2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff619286bdba2edc7628201bba5c77fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#aff619286bdba2edc7628201bba5c77fc">XAIETILE_STRSW_MPORT_CORE</a>(TileInstPtr, Idx)&#160;&#160;&#160;(XAIETILE_TILESTRSW_MPORT_CORE_OFF + Idx)</td></tr>
<tr class="memdesc:aff619286bdba2edc7628201bba5c77fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-Core.  <a href="#aff619286bdba2edc7628201bba5c77fc"></a><br/></td></tr>
<tr class="separator:aff619286bdba2edc7628201bba5c77fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd18e571cbccdf85ef92c234b846a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a5cd18e571cbccdf85ef92c234b846a11">XAIETILE_STRSW_MPORT_DMA</a>(TileInstPtr, Idx)&#160;&#160;&#160;(XAIETILE_TILESTRSW_MPORT_DMA_OFF + Idx)</td></tr>
<tr class="memdesc:a5cd18e571cbccdf85ef92c234b846a11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-DMA.  <a href="#a5cd18e571cbccdf85ef92c234b846a11"></a><br/></td></tr>
<tr class="separator:a5cd18e571cbccdf85ef92c234b846a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f352776e6ff0b8fe2c265fc6e96e73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a7f352776e6ff0b8fe2c265fc6e96e73f">XAIETILE_STRSW_MPORT_CTRL</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a7f352776e6ff0b8fe2c265fc6e96e73f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-Ctrl.  <a href="#a7f352776e6ff0b8fe2c265fc6e96e73f"></a><br/></td></tr>
<tr class="separator:a7f352776e6ff0b8fe2c265fc6e96e73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939b2ac822601652b287c75343b3e783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a939b2ac822601652b287c75343b3e783">XAIETILE_STRSW_MPORT_FIFO</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a939b2ac822601652b287c75343b3e783"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-FIFO.  <a href="#a939b2ac822601652b287c75343b3e783"></a><br/></td></tr>
<tr class="separator:a939b2ac822601652b287c75343b3e783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3744367f08069fea7143c6e2b0b5be16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a3744367f08069fea7143c6e2b0b5be16">XAIETILE_STRSW_MPORT_SOUTH</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a3744367f08069fea7143c6e2b0b5be16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-South.  <a href="#a3744367f08069fea7143c6e2b0b5be16"></a><br/></td></tr>
<tr class="separator:a3744367f08069fea7143c6e2b0b5be16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c4de5a62f129133562dca0eb467d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a79c4de5a62f129133562dca0eb467d3d">XAIETILE_STRSW_MPORT_WEST</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a79c4de5a62f129133562dca0eb467d3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-West.  <a href="#a79c4de5a62f129133562dca0eb467d3d"></a><br/></td></tr>
<tr class="separator:a79c4de5a62f129133562dca0eb467d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a381ca3bc7df67cae71e1f4268a7ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a40a381ca3bc7df67cae71e1f4268a7ce">XAIETILE_STRSW_MPORT_NORTH</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a40a381ca3bc7df67cae71e1f4268a7ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-North.  <a href="#a40a381ca3bc7df67cae71e1f4268a7ce"></a><br/></td></tr>
<tr class="separator:a40a381ca3bc7df67cae71e1f4268a7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048f03a3982f8ea82c26da82b23e7242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a048f03a3982f8ea82c26da82b23e7242">XAIETILE_STRSW_MPORT_EAST</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a048f03a3982f8ea82c26da82b23e7242"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-East.  <a href="#a048f03a3982f8ea82c26da82b23e7242"></a><br/></td></tr>
<tr class="separator:a048f03a3982f8ea82c26da82b23e7242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3beac46a4889426640e8ec19206e2eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a3beac46a4889426640e8ec19206e2eae">XAIETILE_STRSW_MPORT_TRACE</a>(TileInstPtr, Idx)&#160;&#160;&#160;(XAIETILE_TILESTRSW_MPORT_TRACE_OFF + Idx)</td></tr>
<tr class="memdesc:a3beac46a4889426640e8ec19206e2eae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-Trace.  <a href="#a3beac46a4889426640e8ec19206e2eae"></a><br/></td></tr>
<tr class="separator:a3beac46a4889426640e8ec19206e2eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13824db867fb73286019007222d86433"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a13824db867fb73286019007222d86433">XAieTile_StrmConnectCct</a> (<a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *TileInstPtr, u8 Slave, u8 Master, u8 SlvEnable)</td></tr>
<tr class="memdesc:a13824db867fb73286019007222d86433"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to connect the selected master port to the specified slave port of the stream switch.  <a href="#a13824db867fb73286019007222d86433"></a><br/></td></tr>
<tr class="separator:a13824db867fb73286019007222d86433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa546559dcbc87a1b92e977a3010b7fe6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#aa546559dcbc87a1b92e977a3010b7fe6">XAieTile_StrmConfigMstr</a> (<a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *TileInstPtr, u8 Master, u8 Enable, u8 PktEnable, u8 Config)</td></tr>
<tr class="memdesc:aa546559dcbc87a1b92e977a3010b7fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to configure the selected master port of the stream switch in the corresponding tile as per the parameters.  <a href="#aa546559dcbc87a1b92e977a3010b7fe6"></a><br/></td></tr>
<tr class="separator:aa546559dcbc87a1b92e977a3010b7fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f99afdfa9ac96f40054cfb022176c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#ac5f99afdfa9ac96f40054cfb022176c3">XAieTile_StrmConfigSlv</a> (<a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *TileInstPtr, u8 Slave, u8 Enable, u8 PktEnable)</td></tr>
<tr class="memdesc:ac5f99afdfa9ac96f40054cfb022176c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to configure the selected slave port of the stream switch in the corresponding tile.  <a href="#ac5f99afdfa9ac96f40054cfb022176c3"></a><br/></td></tr>
<tr class="separator:ac5f99afdfa9ac96f40054cfb022176c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31fbbf1714f13116db7b87a6492d59f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a31fbbf1714f13116db7b87a6492d59f3">XAieTile_StrmConfigSlvSlot</a> (<a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *TileInstPtr, u8 Slave, u8 Slot, u8 Enable, u32 RegVal)</td></tr>
<tr class="memdesc:a31fbbf1714f13116db7b87a6492d59f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to configure the selected slot of the slave port in the stream switch of the corresponding tile.  <a href="#a31fbbf1714f13116db7b87a6492d59f3"></a><br/></td></tr>
<tr class="separator:a31fbbf1714f13116db7b87a6492d59f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202fd6150fa35b2d0a1b1506d580037b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a202fd6150fa35b2d0a1b1506d580037b">XAieTile_ShimStrmMuxConfig</a> (<a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *TileInstPtr, u32 Port, u32 Input)</td></tr>
<tr class="memdesc:a202fd6150fa35b2d0a1b1506d580037b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets up the mux configuraiton for Shim.  <a href="#a202fd6150fa35b2d0a1b1506d580037b"></a><br/></td></tr>
<tr class="separator:a202fd6150fa35b2d0a1b1506d580037b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f48c9b8909b470091e8a0aa45719ca4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#a2f48c9b8909b470091e8a0aa45719ca4">XAieTile_ShimStrmDemuxConfig</a> (<a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *TileInstPtr, u32 Port, u32 Output)</td></tr>
<tr class="memdesc:a2f48c9b8909b470091e8a0aa45719ca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets up the mux configuraiton for Shim DMA.  <a href="#a2f48c9b8909b470091e8a0aa45719ca4"></a><br/></td></tr>
<tr class="separator:a2f48c9b8909b470091e8a0aa45719ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af980eee192aeefe24e85dcfbe73e23d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaietile__strm_8h.html#af980eee192aeefe24e85dcfbe73e23d5">XAieTile_StrmEventPortSelect</a> (<a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *TileInstPtr, u8 Port, u8 Master, u8 Id)</td></tr>
<tr class="memdesc:af980eee192aeefe24e85dcfbe73e23d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets up the event port in stream switch.  <a href="#af980eee192aeefe24e85dcfbe73e23d5"></a><br/></td></tr>
<tr class="separator:af980eee192aeefe24e85dcfbe73e23d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a4fc8d0fec78ee262b7affcc9cd2c75df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_MPORT_CFGPKT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Master, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DropHdr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Msk, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Arbiter&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({                                                                              <a class="code" href="struct_x_aie_gbl___reg_strm_mstr.html" title="This typedef contains the attributes for Stream switch master port config register.">\</a></div>
<div class="line"><a class="code" href="struct_x_aie_gbl___reg_strm_mstr.html" title="This typedef contains the attributes for Stream switch master port config register.">        XAieGbl_RegStrmMstr</a> *TmpPtr;                                             \</div>
<div class="line">        TmpPtr = ((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?            \</div>
<div class="line">                        &amp;TileStrmMstr[Master]:&amp;ShimStrmMstr[Master];            \</div>
<div class="line">        (XAie_SetField(DropHdr, TmpPtr-&gt;DrpHdr.Lsb, TmpPtr-&gt;DrpHdr.Mask) |      \</div>
<div class="line">        ((u32)Msk &lt;&lt; XAIETILE_STRSW_MPORT_PKTMSEL_SHIFT) |                       \</div>
<div class="line">        ((u32)Arbiter &lt;&lt; XAIETILE_STRSW_MPORT_PKTARB_SHIFT));                    \</div>
<div class="line">})</div>
</div><!-- fragment -->
<p>Macro to frame the configuration word for the Master port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Master</td><td>- Master port ID value. </td></tr>
    <tr><td class="paramname">DropHdr</td><td>- Drop header on packet. </td></tr>
    <tr><td class="paramname">Msk</td><td>- Mask to be used on packet ID. </td></tr>
    <tr><td class="paramname">Arbiter</td><td>- Arbiter to use when packet matches.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="aff619286bdba2edc7628201bba5c77fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_MPORT_CORE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(XAIETILE_TILESTRSW_MPORT_CORE_OFF + Idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to compute the ID value of stream switch master port-Core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a7f352776e6ff0b8fe2c265fc6e96e73f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_MPORT_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_MPORT_CTRL_OFF + Idx):                      \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_MPORT_CTRL_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch master port-Ctrl. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a5cd18e571cbccdf85ef92c234b846a11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_MPORT_DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(XAIETILE_TILESTRSW_MPORT_DMA_OFF + Idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to compute the ID value of stream switch master port-DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a048f03a3982f8ea82c26da82b23e7242"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_MPORT_EAST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_MPORT_EAST_OFF + Idx):                      \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_MPORT_EAST_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch master port-East. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a939b2ac822601652b287c75343b3e783"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_MPORT_FIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_MPORT_FIFO_OFF + Idx):                      \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_MPORT_FIFO_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch master port-FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a40a381ca3bc7df67cae71e1f4268a7ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_MPORT_NORTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_MPORT_NORTH_OFF + Idx):                     \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_MPORT_NORTH_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch master port-North. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a3744367f08069fea7143c6e2b0b5be16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_MPORT_SOUTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_MPORT_SOUTH_OFF + Idx):                     \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_MPORT_SOUTH_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch master port-South. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a3beac46a4889426640e8ec19206e2eae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_MPORT_TRACE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(XAIETILE_TILESTRSW_MPORT_TRACE_OFF + Idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to compute the ID value of stream switch master port-Trace. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a79c4de5a62f129133562dca0eb467d3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_MPORT_WEST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_MPORT_WEST_OFF + Idx):                      \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_MPORT_WEST_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch master port-West. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a7ec85105fe329971874423c5542cac09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_SLVSLOT_CFG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Slave, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SlotIdx, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SlotId, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SlotMask, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SlotEnable, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SlotMsel, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SlotArbiter&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({                                                                              <a class="code" href="struct_x_aie_gbl___reg_strm_slot.html" title="This typedef contains the attributes for Stream switch slave slot config register.">\</a></div>
<div class="line"><a class="code" href="struct_x_aie_gbl___reg_strm_slot.html" title="This typedef contains the attributes for Stream switch slave slot config register.">        XAieGbl_RegStrmSlot</a> *TmpPtr;                                            \</div>
<div class="line">        TmpPtr = (((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?          \</div>
<div class="line">                &amp;TileStrmSlot[XAIETILE_STRSW_SPORT_NUMSLOTS*Slave + SlotIdx]:    \</div>
<div class="line">                &amp;ShimStrmSlot[XAIETILE_STRSW_SPORT_NUMSLOTS*Slave + SlotIdx]);   \</div>
<div class="line">        (XAie_SetField(SlotId, TmpPtr-&gt;Id.Lsb, TmpPtr-&gt;Id.Mask) |       \</div>
<div class="line">        XAie_SetField(SlotMask, TmpPtr-&gt;Mask.Lsb, TmpPtr-&gt;Mask.Mask) |         \</div>
<div class="line">        XAie_SetField(SlotEnable, TmpPtr-&gt;En.Lsb, TmpPtr-&gt;En.Mask) |           \</div>
<div class="line">        XAie_SetField(SlotMsel, TmpPtr-&gt;Msel.Lsb, TmpPtr-&gt;Msel.Mask) |         \</div>
<div class="line">        XAie_SetField(SlotArbiter, TmpPtr-&gt;Arb.Lsb, TmpPtr-&gt;Arb.Mask));        \</div>
<div class="line">})</div>
</div><!-- fragment -->
<p>Macro to frame the configuration word for the slave port slot register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Slave</td><td>- Slave port ID value. </td></tr>
    <tr><td class="paramname">SlotIdx</td><td>- Slave slot ID value, ranging from 0-3. </td></tr>
    <tr><td class="paramname">SlotId</td><td>- Slot ID value. </td></tr>
    <tr><td class="paramname">SlotMask</td><td>- Slot mask value. </td></tr>
    <tr><td class="paramname">SlotEnable</td><td>- Slot enable (1-Enable,0-Disable). </td></tr>
    <tr><td class="paramname">SlotMsel</td><td>- master select. </td></tr>
    <tr><td class="paramname">SlotArbiter</td><td>- Arbiter to use.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a246891451a62a393bd6e2f9d3c5e9065"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_SPORT_CORE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(XAIETILE_TILESTRSW_SPORT_CORE_OFF + Idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to compute the ID value of stream switch slave port-Core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a60f2d86f40e5188ef48cf70371d3d78d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_SPORT_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_SPORT_CTRL_OFF + Idx):                      \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_SPORT_CTRL_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-Ctrl. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ac37d5c2da417c7a6ee98b6561271f75f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_SPORT_DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(XAIETILE_TILESTRSW_SPORT_DMA_OFF + Idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to compute the ID value of stream switch slave port-DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a1438ba32faa11de6c022f2a70ef2823d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_SPORT_EAST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_SPORT_EAST_OFF + Idx):                      \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_SPORT_EAST_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-East. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a5006044edf3e422701918a7da517665e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_SPORT_FIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_SPORT_FIFO_OFF + Idx):                      \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_SPORT_FIFO_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a59247adcbe57bed2c3403963bf1f73d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_SPORT_NORTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_SPORT_NORTH_OFF + Idx):                     \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_SPORT_NORTH_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-North. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="afa014fbf6b33edacc0b3770b4d8e6c68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_SPORT_SOUTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_SPORT_SOUTH_OFF + Idx):                     \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_SPORT_SOUTH_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-South. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="aeb0b45696993496376bc30507575ec2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_SPORT_TRACE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_SPORT_TRACE_OFF + Idx):                     \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_SPORT_TRACE_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-Trace. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a02d9b8654a553205f95722461ef4854a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAIETILE_STRSW_SPORT_WEST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((TileInstPtr)-&gt;TileType == XAIEGBL_TILE_TYPE_AIETILE)?         \</div>
<div class="line">                (XAIETILE_TILESTRSW_SPORT_WEST_OFF + Idx):                      \</div>
<div class="line">                (XAIETILE_SHIMSTRSW_SPORT_WEST_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-West. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a2f48c9b8909b470091e8a0aa45719ca4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAieTile_ShimStrmDemuxConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Output</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API sets up the mux configuraiton for Shim DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Port,:</td><td>Should be one of XAIETILE_SHIM_STRM_DEM_SOUTH2, XAIETILE_SHIM_STRM_DEM_SOUTH3, XAIETILE_SHIM_STRM_DEM_SOUTH4, or XAIETILE_SHIM_STRM_DEM_SOUTH5 </td></tr>
    <tr><td class="paramname">Output,:</td><td>Should be one of XAIETILE_SHIM_STRM_DEM_PL, XAIETILE_SHIM_STRM_DEM_DMA, or XAIETILE_SHIM_STRM_DEM_NOC.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_aie_gbl___reg_shim_dem_cfg.html#a541521bdf32e12d46a40d791ad30265e">XAieGbl_RegShimDemCfg::CtrlOff</a>, <a class="el" href="struct_x_aie_gbl___reg_fld_attr.html#a95f0d60188c5baf7612b662f58a98617">XAieGbl_RegFldAttr::Lsb</a>, <a class="el" href="struct_x_aie_gbl___reg_fld_attr.html#a235949ebe8e30fb2b6ee52c0b3c6b760">XAieGbl_RegFldAttr::Mask</a>, <a class="el" href="struct_x_aie_gbl___reg_shim_dem_cfg.html#ae3b26db86263e58d01e462fa11d4e5a3">XAieGbl_RegShimDemCfg::Port</a>, <a class="el" href="struct_x_aie_gbl___tile.html#a7c04a73941e64980a264a9d529fbb571">XAieGbl_Tile::TileAddr</a>, and <a class="el" href="struct_x_aie_gbl___tile.html#aadd948557d2723faa0cf47419e7d8a6e">XAieGbl_Tile::TileType</a>.</p>

</div>
</div>
<a class="anchor" id="a202fd6150fa35b2d0a1b1506d580037b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAieTile_ShimStrmMuxConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Input</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API sets up the mux configuraiton for Shim. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Port,:</td><td>Should be one of XAIETILE_SHIM_STRM_MUX_SOUTH2, XAIETILE_SHIM_STRM_MUX_SOUTH3, XAIETILE_SHIM_STRM_MUX_SOUTH6, or XAIETILE_SHIM_STRM_MUX_SOUTH7 </td></tr>
    <tr><td class="paramname">Input,:</td><td>Should be one of XAIETILE_SHIM_STRM_MUX_PL, XAIETILE_SHIM_STRM_MUX_DMA, or XAIETILE_SHIM_STRM_MUX_NOC.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_aie_gbl___reg_shim_mux_cfg.html#ac403e47e14f1bf3a8219587621035e48">XAieGbl_RegShimMuxCfg::CtrlOff</a>, <a class="el" href="struct_x_aie_gbl___reg_fld_attr.html#a95f0d60188c5baf7612b662f58a98617">XAieGbl_RegFldAttr::Lsb</a>, <a class="el" href="struct_x_aie_gbl___reg_fld_attr.html#a235949ebe8e30fb2b6ee52c0b3c6b760">XAieGbl_RegFldAttr::Mask</a>, <a class="el" href="struct_x_aie_gbl___reg_shim_mux_cfg.html#ac2d716d690d9c03b4d1da01571d300c6">XAieGbl_RegShimMuxCfg::Port</a>, <a class="el" href="struct_x_aie_gbl___tile.html#a7c04a73941e64980a264a9d529fbb571">XAieGbl_Tile::TileAddr</a>, and <a class="el" href="struct_x_aie_gbl___tile.html#aadd948557d2723faa0cf47419e7d8a6e">XAieGbl_Tile::TileType</a>.</p>

</div>
</div>
<a class="anchor" id="aa546559dcbc87a1b92e977a3010b7fe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAieTile_StrmConfigMstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Master</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>PktEnable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to configure the selected master port of the stream switch in the corresponding tile as per the parameters. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Master</td><td>- Master port ID value. </td></tr>
    <tr><td class="paramname">Enable</td><td>- Enable/Disable the master port (1-Enable,0-Disable).</td></tr>
    <tr><td class="paramname">PktEnable</td><td>- Enable/Disable the packet switching mode (1-Enable,0-Disable).</td></tr>
    <tr><td class="paramname">Config</td><td>- Config value to be used for circuit/packet sw. Applicable only when Enable==1. Bit encoding when PktEnable==1: 7-Drop header on packet, 6:3-Mask, 2:0-Arbiter Bit encoding when PktEnable==0: 7:5-Rsvd, 4:0-Slave port ID to which the master port need to connect to Use the macro "xaietile_strm.c::XAIETILE_STRSW_MPORT_CFGPKT()" to frame the 8-bit Config.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_aie_gbl___reg_strm_mstr.html#a3dd87bc3b5ee390532029c05c574d320">XAieGbl_RegStrmMstr::Config</a>, <a class="el" href="struct_x_aie_gbl___reg_strm_mstr.html#a4a2f1b1a8d1410c0b18d98c5676c8e7a">XAieGbl_RegStrmMstr::DrpHdr</a>, <a class="el" href="struct_x_aie_gbl___reg_fld_attr.html#a95f0d60188c5baf7612b662f58a98617">XAieGbl_RegFldAttr::Lsb</a>, <a class="el" href="struct_x_aie_gbl___reg_fld_attr.html#a235949ebe8e30fb2b6ee52c0b3c6b760">XAieGbl_RegFldAttr::Mask</a>, <a class="el" href="struct_x_aie_gbl___reg_strm_mstr.html#a1c52e0d0f8697302f28ec07c99ddf6ff">XAieGbl_RegStrmMstr::MstrEn</a>, <a class="el" href="struct_x_aie_gbl___reg_strm_mstr.html#a5447ad63c163d71f31a62535dcc25111">XAieGbl_RegStrmMstr::PktEn</a>, <a class="el" href="struct_x_aie_gbl___reg_strm_mstr.html#aed9c222904cdb80c972183cc798fe415">XAieGbl_RegStrmMstr::RegOff</a>, <a class="el" href="struct_x_aie_gbl___tile.html#a7c04a73941e64980a264a9d529fbb571">XAieGbl_Tile::TileAddr</a>, and <a class="el" href="struct_x_aie_gbl___tile.html#aadd948557d2723faa0cf47419e7d8a6e">XAieGbl_Tile::TileType</a>.</p>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>, and <a class="el" href="xaietile__strm_8h.html#a13824db867fb73286019007222d86433">XAieTile_StrmConnectCct()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5f99afdfa9ac96f40054cfb022176c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAieTile_StrmConfigSlv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Slave</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>PktEnable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to configure the selected slave port of the stream switch in the corresponding tile. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Slave</td><td>- Slave port ID value. </td></tr>
    <tr><td class="paramname">Enable</td><td>- Enable/Disable the slave port (1-Enable,0-Disable). </td></tr>
    <tr><td class="paramname">PktEnable</td><td>- Enable/Disable the packet switching mode (1-Enable,0-Disable).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_aie_gbl___reg_fld_attr.html#a95f0d60188c5baf7612b662f58a98617">XAieGbl_RegFldAttr::Lsb</a>, <a class="el" href="struct_x_aie_gbl___reg_fld_attr.html#a235949ebe8e30fb2b6ee52c0b3c6b760">XAieGbl_RegFldAttr::Mask</a>, <a class="el" href="struct_x_aie_gbl___reg_strm_slv.html#a41833cff9869ee4d0169275f6a534761">XAieGbl_RegStrmSlv::PktEn</a>, <a class="el" href="struct_x_aie_gbl___reg_strm_slv.html#ace5a164bd5ff35c835c9d5207ef69bad">XAieGbl_RegStrmSlv::RegOff</a>, <a class="el" href="struct_x_aie_gbl___reg_strm_slv.html#a3d371af0904f6e966038f383d32c2982">XAieGbl_RegStrmSlv::SlvEn</a>, <a class="el" href="struct_x_aie_gbl___tile.html#a7c04a73941e64980a264a9d529fbb571">XAieGbl_Tile::TileAddr</a>, and <a class="el" href="struct_x_aie_gbl___tile.html#aadd948557d2723faa0cf47419e7d8a6e">XAieGbl_Tile::TileType</a>.</p>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>, and <a class="el" href="xaietile__strm_8h.html#a13824db867fb73286019007222d86433">XAieTile_StrmConnectCct()</a>.</p>

</div>
</div>
<a class="anchor" id="a31fbbf1714f13116db7b87a6492d59f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAieTile_StrmConfigSlvSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Slave</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Slot</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>RegVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to configure the selected slot of the slave port in the stream switch of the corresponding tile. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Slave</td><td>- Slave port ID value. </td></tr>
    <tr><td class="paramname">Slot</td><td>- Slave slot ID value, ranging from 0-3. </td></tr>
    <tr><td class="paramname">Enable</td><td>- Enable/Disable the slave slot (1-Enable,0-Disable).</td></tr>
    <tr><td class="paramname">RegVal</td><td>- Config value to be used for the slot. Applicable only when Enable==1, else set to 0. Bit encoding : 31:21-Rsvd, 28:24-Slot ID, 23:21-Rsvd, 20:16-ID mask, 15:6-Rsvd, 5:4-Master select/msel, 3-Rsvd, 2:0-Arbiter to use. Use the macro "xaietile_strm.c::XAIETILE_STRSW_SLVSLOT_CFG()" to frame the 32-bit RegVal.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_aie_gbl___reg_strm_slot.html#a2309be73a666b041ae8365440ac3d3df">XAieGbl_RegStrmSlot::En</a>, <a class="el" href="struct_x_aie_gbl___reg_fld_attr.html#a95f0d60188c5baf7612b662f58a98617">XAieGbl_RegFldAttr::Lsb</a>, <a class="el" href="struct_x_aie_gbl___reg_fld_attr.html#a235949ebe8e30fb2b6ee52c0b3c6b760">XAieGbl_RegFldAttr::Mask</a>, <a class="el" href="struct_x_aie_gbl___reg_strm_slot.html#afafe2554fa3c1a30e504ede26c78c7eb">XAieGbl_RegStrmSlot::RegOff</a>, <a class="el" href="struct_x_aie_gbl___tile.html#a7c04a73941e64980a264a9d529fbb571">XAieGbl_Tile::TileAddr</a>, and <a class="el" href="struct_x_aie_gbl___tile.html#aadd948557d2723faa0cf47419e7d8a6e">XAieGbl_Tile::TileType</a>.</p>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a13824db867fb73286019007222d86433"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAieTile_StrmConnectCct </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Slave</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Master</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>SlvEnable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to connect the selected master port to the specified slave port of the stream switch. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Slave</td><td>- slave port ID value. </td></tr>
    <tr><td class="paramname">Master</td><td>- Master port ID value. </td></tr>
    <tr><td class="paramname">SlvEnable</td><td>- Enable/Disable the slave port (1-Enable,0-Disable).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="xaietile__strm_8c.html#aa546559dcbc87a1b92e977a3010b7fe6">XAieTile_StrmConfigMstr()</a>, and <a class="el" href="xaietile__strm_8c.html#ac5f99afdfa9ac96f40054cfb022176c3">XAieTile_StrmConfigSlv()</a>.</p>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="af980eee192aeefe24e85dcfbe73e23d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XAieTile_StrmEventPortSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_aie_gbl___tile.html">XAieGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Master</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API sets up the event port in stream switch. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Port,:</td><td>Port number. 0 to 7. </td></tr>
    <tr><td class="paramname">Master,:</td><td>1 for master. 0 for slave. </td></tr>
    <tr><td class="paramname">Id,:</td><td>Port ID for event generation</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_aie_gbl___reg_fld_attr.html#a95f0d60188c5baf7612b662f58a98617">XAieGbl_RegFldAttr::Lsb</a>, <a class="el" href="struct_x_aie_gbl___reg_fld_attr.html#a235949ebe8e30fb2b6ee52c0b3c6b760">XAieGbl_RegFldAttr::Mask</a>, <a class="el" href="struct_x_aie_gbl___reg_strm_evt_port.html#a79e9c25778cc7199f94e1e38d87d6a80">XAieGbl_RegStrmEvtPort::MstrSlv</a>, <a class="el" href="struct_x_aie_gbl___reg_strm_evt_port.html#add5ccd45ee1169795cd3dbc1dae55687">XAieGbl_RegStrmEvtPort::Port</a>, <a class="el" href="struct_x_aie_gbl___reg_strm_evt_port.html#a1a989b54530092602008a2e71493593a">XAieGbl_RegStrmEvtPort::RegOff</a>, <a class="el" href="struct_x_aie_gbl___tile.html#a7c04a73941e64980a264a9d529fbb571">XAieGbl_Tile::TileAddr</a>, and <a class="el" href="struct_x_aie_gbl___tile.html#aadd948557d2723faa0cf47419e7d8a6e">XAieGbl_Tile::TileType</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
