{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/.hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid240142.json",
   "__class__": "Path"
  },
  1644468032.8314102,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/multiplier/multiplier.v",
     "__class__": "Path"
    },
    "mtime": 1644467923.8935914,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/register_short/register_short.v",
     "__class__": "Path"
    },
    "mtime": 1644023093.8282545,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/bit_shifter/bit_shifter.v",
     "__class__": "Path"
    },
    "mtime": 1644467890.4698849,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/bitwise_logic/bitwise_logic_unit.v",
     "__class__": "Path"
    },
    "mtime": 1644468022.2346356,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/register_byte_testbench.v",
     "__class__": "Path"
    },
    "mtime": 1642884572.04767,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/register_byte/register_byte.v",
     "__class__": "Path"
    },
    "mtime": 1644017411.9509134,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/adder/adder.v",
     "__class__": "Path"
    },
    "mtime": 1644467522.2382333,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/nvimRQx732/tmp02fqqtyn.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpozp6cx7b.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmp6mlfp1o3.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpcxbbxzqs.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpnnonofhz.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmphhb_d5sz.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpb8tab82b.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpvv_v3pfh.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpp1egkix7.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmppdwijruh.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpoht5sp5p.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpegvqxizc.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmp93u53uyy.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmplh4alo3i.v",
    "__class__": "Path"
   },
   {
    "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/bitwise_logic/bitwise_logic_unit.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpkedjufqs.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmp7jlrfbtv.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpfkqmkoxl.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpf2rbc3ao.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmp67rn80tb.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmp1jos20a1.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpqvbmb5o5.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmp5c5qrra3.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpek_ek58m.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmptg2wlkgb.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpsn0icyuv.v",
    "__class__": "Path"
   },
   {
    "name": "/tmp/nvimRQx732/tmpncwgruk1.v",
    "__class__": "Path"
   },
   {
    "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/adder/adder.v",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/bit_shifter/bit_shifter.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "bit_shifter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/bitwise_logic/bitwise_logic_unit.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "bitwise_logic_unit",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/register_byte_testbench.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "register_byte_testbench",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/multiplier/multiplier.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "multiplier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/register_short/register_short.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "register_short",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/adder/adder.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "adder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/zww/Documents/College/2022SP/HDL/HdlMicroProcessor/HdlMicroProcessor.srcs/sim/primitives/register_byte/register_byte.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "register_byte",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}