

================================================================
== Vivado HLS Report for 'shuffle_96_p'
================================================================
* Date:           Sat Dec 22 04:11:34 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25345|  25345|  25345|  25345|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  25344|  25344|       132|          -|          -|   192|    no    |
        | + Loop 1.1      |    120|    120|        20|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1  |     18|     18|         3|          -|          -|     6|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond4)
	2  / (exitcond4)
14 --> 
	15  / (!exitcond & !tmp_1473)
	16  / (!exitcond & tmp_1473)
	13  / (exitcond)
15 --> 
	17  / true
16 --> 
	17  / true
17 --> 
	14  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_18 (15)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1259
:0  br label %.loopexit


 <State 2>: 3.29ns
ST_2: co (17)  [1/1] 0.00ns
.loopexit:0  %co = phi i8 [ 0, %0 ], [ %co_24, %.loopexit.loopexit ]

ST_2: tmp_1473 (18)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:1  %tmp_1473 = trunc i8 %co to i1

ST_2: tmp_s (19)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:2  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %co, i3 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:3  %p_shl_cast = zext i11 %tmp_s to i12

ST_2: tmp_434 (21)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:4  %tmp_434 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %co, i1 false)

ST_2: p_shl1_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.loopexit:5  %p_shl1_cast = zext i9 %tmp_434 to i12

ST_2: tmp_435 (23)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.loopexit:6  %tmp_435 = sub i12 %p_shl_cast, %p_shl1_cast

ST_2: tmp_1365_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.loopexit:7  %tmp_1365_cast = sext i12 %tmp_435 to i13

ST_2: exitcond5 (25)  [1/1] 2.91ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:8  %exitcond5 = icmp eq i8 %co, -64

ST_2: empty (26)  [1/1] 0.00ns
.loopexit:9  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

ST_2: co_24 (27)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:10  %co_24 = add i8 1, %co

ST_2: StgValue_30 (28)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1259
.loopexit:11  br i1 %exitcond5, label %5, label %.preheader6.preheader

ST_2: p_lshr_f_cast (30)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:0  %p_lshr_f_cast = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %co, i32 1, i32 7)

ST_2: arrayNo (37)  [11/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12

ST_2: StgValue_33 (135)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1267
:0  ret void


 <State 3>: 3.29ns
ST_3: arrayNo (37)  [10/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 4>: 3.29ns
ST_4: arrayNo (37)  [9/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 5>: 3.29ns
ST_5: arrayNo (37)  [8/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 6>: 3.29ns
ST_6: arrayNo (37)  [7/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 7>: 3.29ns
ST_7: arrayNo (37)  [6/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 8>: 3.29ns
ST_8: arrayNo (37)  [5/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 9>: 3.29ns
ST_9: arrayNo (37)  [4/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 10>: 3.29ns
ST_10: arrayNo (37)  [3/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 11>: 6.77ns
ST_11: arrayNo (37)  [2/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12

ST_11: zext_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:9  %zext_cast = zext i7 %p_lshr_f_cast to i16

ST_11: mul (40)  [1/1] 6.77ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:10  %mul = mul i16 %zext_cast, 171

ST_11: tmp_1474 (41)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:11  %tmp_1474 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul, i32 11, i32 15)


 <State 12>: 3.29ns
ST_12: tmp_436 (31)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:1  %tmp_436 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %p_lshr_f_cast, i3 0)

ST_12: p_shl4_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:2  %p_shl4_cast = zext i10 %tmp_436 to i11

ST_12: tmp_437 (33)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:3  %tmp_437 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_lshr_f_cast, i1 false)

ST_12: p_shl5_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:4  %p_shl5_cast = zext i8 %tmp_437 to i11

ST_12: tmp_438 (35)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:5  %tmp_438 = sub i11 %p_shl4_cast, %p_shl5_cast

ST_12: tmp_1370_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:6  %tmp_1370_cast = sext i11 %tmp_438 to i12

ST_12: arrayNo (37)  [1/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:7  %arrayNo = urem i7 %p_lshr_f_cast, 12

ST_12: arrayNo_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:8  %arrayNo_cast = zext i7 %arrayNo to i9

ST_12: tmp_1475 (42)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:12  %tmp_1475 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_1474, i3 0)

ST_12: tmp_439 (43)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:13  %tmp_439 = sext i8 %tmp_1475 to i10

ST_12: p_shl2_cast (44)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:14  %p_shl2_cast = zext i10 %tmp_439 to i11

ST_12: tmp_1476 (45)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:15  %tmp_1476 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1474, i1 false)

ST_12: tmp_440 (46)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:16  %tmp_440 = sext i6 %tmp_1476 to i8

ST_12: p_shl3_cast (47)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:17  %p_shl3_cast = zext i8 %tmp_440 to i11

ST_12: tmp_441 (48)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:18  %tmp_441 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_12: tmp_1375_cast (49)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6.preheader:19  %tmp_1375_cast = sext i11 %tmp_441 to i12

ST_12: StgValue_62 (50)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1260
.preheader6.preheader:20  br label %.preheader6


 <State 13>: 4.67ns
ST_13: h (52)  [1/1] 0.00ns
.preheader6:0  %h = phi i3 [ 0, %.preheader6.preheader ], [ %h_21, %.preheader6.loopexit ]

ST_13: h_cast2_cast1 (53)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:1  %h_cast2_cast1 = zext i3 %h to i13

ST_13: h_cast2_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:2  %h_cast2_cast = zext i3 %h to i12

ST_13: tmp_442 (55)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:3  %tmp_442 = add i12 %h_cast2_cast, %tmp_1370_cast

ST_13: tmp_1477 (56)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:4  %tmp_1477 = trunc i12 %tmp_442 to i10

ST_13: p_shl10_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:5  %p_shl10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_1477, i3 0)

ST_13: p_shl11_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:6  %p_shl11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_442, i1 false)

ST_13: tmp_443 (59)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:7  %tmp_443 = sub i13 %p_shl10_cast, %p_shl11_cast

ST_13: tmp_444 (60)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:8  %tmp_444 = add i13 %h_cast2_cast1, %tmp_1365_cast

ST_13: tmp_1478 (61)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:9  %tmp_1478 = trunc i13 %tmp_444 to i11

ST_13: p_shl8_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:10  %p_shl8_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1478, i3 0)

ST_13: p_shl9_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:11  %p_shl9_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_444, i1 false)

ST_13: tmp_445 (64)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:12  %tmp_445 = sub i14 %p_shl8_cast, %p_shl9_cast

ST_13: tmp_446 (65)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:13  %tmp_446 = add i12 %h_cast2_cast, %tmp_1375_cast

ST_13: tmp_1479 (66)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:14  %tmp_1479 = trunc i12 %tmp_446 to i7

ST_13: p_shl6_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:15  %p_shl6_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_1479, i3 0)

ST_13: tmp_1480 (68)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:16  %tmp_1480 = trunc i12 %tmp_446 to i9

ST_13: p_shl7_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:17  %p_shl7_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_1480, i1 false)

ST_13: tmp_447 (70)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader6:18  %tmp_447 = sub i10 %p_shl6_cast, %p_shl7_cast

ST_13: exitcond4 (71)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1260
.preheader6:19  %exitcond4 = icmp eq i3 %h, -2

ST_13: empty_336 (72)  [1/1] 0.00ns
.preheader6:20  %empty_336 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_13: h_21 (73)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1260
.preheader6:21  %h_21 = add i3 1, %h

ST_13: StgValue_85 (74)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1260
.preheader6:22  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader.preheader

ST_13: StgValue_86 (76)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader.preheader:0  br label %.preheader

ST_13: StgValue_87 (133)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 14>: 5.59ns
ST_14: w (78)  [1/1] 0.00ns
.preheader:0  %w = phi i3 [ %w_27, %4 ], [ 0, %.preheader.preheader ]

ST_14: w_cast1_cast1 (79)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:1  %w_cast1_cast1 = zext i3 %w to i10

ST_14: w_cast1_cast2 (80)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:2  %w_cast1_cast2 = zext i3 %w to i14

ST_14: w_cast1_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:3  %w_cast1_cast = zext i3 %w to i13

ST_14: tmp_448 (82)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:4  %tmp_448 = add i13 %tmp_443, %w_cast1_cast

ST_14: tmp_1388_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:5  %tmp_1388_cast = zext i13 %tmp_448 to i32

ST_14: left_V_addr (84)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:6  %left_V_addr = getelementptr [3456 x i8]* %left_V, i32 0, i32 %tmp_1388_cast

ST_14: tmp_449 (85)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:7  %tmp_449 = add i14 %tmp_445, %w_cast1_cast2

ST_14: tmp_1389_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:8  %tmp_1389_cast = zext i14 %tmp_449 to i32

ST_14: output_V_addr (87)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:9  %output_V_addr = getelementptr [6912 x i8]* %output_V, i32 0, i32 %tmp_1389_cast

ST_14: tmp_450 (88)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:10  %tmp_450 = add i10 %tmp_447, %w_cast1_cast1

ST_14: tmp_1390_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:11  %tmp_1390_cast = zext i10 %tmp_450 to i32

ST_14: buffer1_1_96_4x4_p_V (90)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:12  %buffer1_1_96_4x4_p_V = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_178 (91)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:13  %buffer1_1_96_4x4_p_V_178 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_179 (92)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:14  %buffer1_1_96_4x4_p_V_179 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_180 (93)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:15  %buffer1_1_96_4x4_p_V_180 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_181 (94)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:16  %buffer1_1_96_4x4_p_V_181 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_182 (95)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:17  %buffer1_1_96_4x4_p_V_182 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_183 (96)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:18  %buffer1_1_96_4x4_p_V_183 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_184 (97)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:19  %buffer1_1_96_4x4_p_V_184 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_185 (98)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:20  %buffer1_1_96_4x4_p_V_185 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_186 (99)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:21  %buffer1_1_96_4x4_p_V_186 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_187 (100)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:22  %buffer1_1_96_4x4_p_V_187 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_1390_cast

ST_14: buffer1_1_96_4x4_p_V_188 (101)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
.preheader:23  %buffer1_1_96_4x4_p_V_188 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_1390_cast

ST_14: exitcond (102)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1261
.preheader:24  %exitcond = icmp eq i3 %w, -2

ST_14: empty_337 (103)  [1/1] 0.00ns
.preheader:25  %empty_337 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_14: w_27 (104)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1261
.preheader:26  %w_27 = add i3 %w, 1

ST_14: StgValue_115 (105)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1261
.preheader:27  br i1 %exitcond, label %.preheader6.loopexit, label %1

ST_14: StgValue_116 (107)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:0  br i1 %tmp_1473, label %3, label %2

ST_14: left_V_load (109)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_14: buffer1_1_96_4x4_p_V_189 (112)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:0  %buffer1_1_96_4x4_p_V_189 = load i8* %buffer1_1_96_4x4_p_V_185, align 1

ST_14: buffer1_1_96_4x4_p_V_190 (113)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:1  %buffer1_1_96_4x4_p_V_190 = load i8* %buffer1_1_96_4x4_p_V_188, align 1

ST_14: buffer1_1_96_4x4_p_V_191 (114)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:2  %buffer1_1_96_4x4_p_V_191 = load i8* %buffer1_1_96_4x4_p_V_186, align 1

ST_14: buffer1_1_96_4x4_p_V_192 (115)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:3  %buffer1_1_96_4x4_p_V_192 = load i8* %buffer1_1_96_4x4_p_V_182, align 1

ST_14: buffer1_1_96_4x4_p_V_193 (116)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:4  %buffer1_1_96_4x4_p_V_193 = load i8* %buffer1_1_96_4x4_p_V_179, align 1

ST_14: buffer1_1_96_4x4_p_V_194 (117)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:5  %buffer1_1_96_4x4_p_V_194 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_14: buffer1_1_96_4x4_p_V_195 (118)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:6  %buffer1_1_96_4x4_p_V_195 = load i8* %buffer1_1_96_4x4_p_V_187, align 1

ST_14: buffer1_1_96_4x4_p_V_196 (119)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:7  %buffer1_1_96_4x4_p_V_196 = load i8* %buffer1_1_96_4x4_p_V_183, align 1

ST_14: buffer1_1_96_4x4_p_V_197 (120)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:8  %buffer1_1_96_4x4_p_V_197 = load i8* %buffer1_1_96_4x4_p_V_184, align 1

ST_14: buffer1_1_96_4x4_p_V_198 (121)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:9  %buffer1_1_96_4x4_p_V_198 = load i8* %buffer1_1_96_4x4_p_V_180, align 1

ST_14: buffer1_1_96_4x4_p_V_199 (122)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:10  %buffer1_1_96_4x4_p_V_199 = load i8* %buffer1_1_96_4x4_p_V_181, align 1

ST_14: buffer1_1_96_4x4_p_V_200 (123)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:11  %buffer1_1_96_4x4_p_V_200 = load i8* %buffer1_1_96_4x4_p_V_178, align 1

ST_14: StgValue_130 (131)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 15>: 4.84ns
ST_15: left_V_load (109)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_15: StgValue_132 (110)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:1  br label %4


 <State 16>: 7.62ns
ST_16: buffer1_1_96_4x4_p_V_189 (112)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:0  %buffer1_1_96_4x4_p_V_189 = load i8* %buffer1_1_96_4x4_p_V_185, align 1

ST_16: buffer1_1_96_4x4_p_V_190 (113)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:1  %buffer1_1_96_4x4_p_V_190 = load i8* %buffer1_1_96_4x4_p_V_188, align 1

ST_16: buffer1_1_96_4x4_p_V_191 (114)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:2  %buffer1_1_96_4x4_p_V_191 = load i8* %buffer1_1_96_4x4_p_V_186, align 1

ST_16: buffer1_1_96_4x4_p_V_192 (115)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:3  %buffer1_1_96_4x4_p_V_192 = load i8* %buffer1_1_96_4x4_p_V_182, align 1

ST_16: buffer1_1_96_4x4_p_V_193 (116)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:4  %buffer1_1_96_4x4_p_V_193 = load i8* %buffer1_1_96_4x4_p_V_179, align 1

ST_16: buffer1_1_96_4x4_p_V_194 (117)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:5  %buffer1_1_96_4x4_p_V_194 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_16: buffer1_1_96_4x4_p_V_195 (118)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:6  %buffer1_1_96_4x4_p_V_195 = load i8* %buffer1_1_96_4x4_p_V_187, align 1

ST_16: buffer1_1_96_4x4_p_V_196 (119)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:7  %buffer1_1_96_4x4_p_V_196 = load i8* %buffer1_1_96_4x4_p_V_183, align 1

ST_16: buffer1_1_96_4x4_p_V_197 (120)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:8  %buffer1_1_96_4x4_p_V_197 = load i8* %buffer1_1_96_4x4_p_V_184, align 1

ST_16: buffer1_1_96_4x4_p_V_198 (121)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:9  %buffer1_1_96_4x4_p_V_198 = load i8* %buffer1_1_96_4x4_p_V_180, align 1

ST_16: buffer1_1_96_4x4_p_V_199 (122)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:10  %buffer1_1_96_4x4_p_V_199 = load i8* %buffer1_1_96_4x4_p_V_181, align 1

ST_16: buffer1_1_96_4x4_p_V_200 (123)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:11  %buffer1_1_96_4x4_p_V_200 = load i8* %buffer1_1_96_4x4_p_V_178, align 1

ST_16: tmp (124)  [1/1] 2.78ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:12  %tmp = call i8 @_ssdm_op_Mux.ap_auto.12i8.i9(i8 %buffer1_1_96_4x4_p_V_189, i8 %buffer1_1_96_4x4_p_V_190, i8 %buffer1_1_96_4x4_p_V_191, i8 %buffer1_1_96_4x4_p_V_192, i8 %buffer1_1_96_4x4_p_V_193, i8 %buffer1_1_96_4x4_p_V_194, i8 %buffer1_1_96_4x4_p_V_195, i8 %buffer1_1_96_4x4_p_V_196, i8 %buffer1_1_96_4x4_p_V_197, i8 %buffer1_1_96_4x4_p_V_198, i8 %buffer1_1_96_4x4_p_V_199, i8 %buffer1_1_96_4x4_p_V_200, i9 %arrayNo_cast)

ST_16: StgValue_146 (125)  [1/1] 1.59ns
:13  br label %4


 <State 17>: 3.25ns
ST_17: storemerge (127)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1262
:0  %storemerge = phi i8 [ %left_V_load, %2 ], [ %tmp, %3 ]

ST_17: StgValue_148 (128)  [1/1] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1263
:1  store i8 %storemerge, i8* %output_V_addr, align 1

ST_17: StgValue_149 (129)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1261
:2  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_final_solution/components.cpp:1259) [17]  (1.59 ns)

 <State 2>: 3.29ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_final_solution/components.cpp:1259) [17]  (0 ns)
	'urem' operation ('arrayNo', acceleartor_hls_final_solution/components.cpp:1262) [37]  (3.29 ns)

 <State 3>: 3.29ns
The critical path consists of the following:
	'urem' operation ('arrayNo', acceleartor_hls_final_solution/components.cpp:1262) [37]  (3.29 ns)

 <State 4>: 3.29ns
The critical path consists of the following:
	'urem' operation ('arrayNo', acceleartor_hls_final_solution/components.cpp:1262) [37]  (3.29 ns)

 <State 5>: 3.29ns
The critical path consists of the following:
	'urem' operation ('arrayNo', acceleartor_hls_final_solution/components.cpp:1262) [37]  (3.29 ns)

 <State 6>: 3.29ns
The critical path consists of the following:
	'urem' operation ('arrayNo', acceleartor_hls_final_solution/components.cpp:1262) [37]  (3.29 ns)

 <State 7>: 3.29ns
The critical path consists of the following:
	'urem' operation ('arrayNo', acceleartor_hls_final_solution/components.cpp:1262) [37]  (3.29 ns)

 <State 8>: 3.29ns
The critical path consists of the following:
	'urem' operation ('arrayNo', acceleartor_hls_final_solution/components.cpp:1262) [37]  (3.29 ns)

 <State 9>: 3.29ns
The critical path consists of the following:
	'urem' operation ('arrayNo', acceleartor_hls_final_solution/components.cpp:1262) [37]  (3.29 ns)

 <State 10>: 3.29ns
The critical path consists of the following:
	'urem' operation ('arrayNo', acceleartor_hls_final_solution/components.cpp:1262) [37]  (3.29 ns)

 <State 11>: 6.77ns
The critical path consists of the following:
	'mul' operation ('mul', acceleartor_hls_final_solution/components.cpp:1262) [40]  (6.77 ns)

 <State 12>: 3.29ns
The critical path consists of the following:
	'urem' operation ('arrayNo', acceleartor_hls_final_solution/components.cpp:1262) [37]  (3.29 ns)

 <State 13>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_final_solution/components.cpp:1260) [52]  (0 ns)
	'add' operation ('tmp_444', acceleartor_hls_final_solution/components.cpp:1262) [60]  (2.33 ns)
	'sub' operation ('tmp_445', acceleartor_hls_final_solution/components.cpp:1262) [64]  (2.34 ns)

 <State 14>: 5.59ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_final_solution/components.cpp:1261) [78]  (0 ns)
	'add' operation ('tmp_448', acceleartor_hls_final_solution/components.cpp:1262) [82]  (2.34 ns)
	'getelementptr' operation ('left_V_addr', acceleartor_hls_final_solution/components.cpp:1262) [84]  (0 ns)
	'load' operation ('left_V_load', acceleartor_hls_final_solution/components.cpp:1262) on array 'left_V' [109]  (3.25 ns)

 <State 15>: 4.84ns
The critical path consists of the following:
	'load' operation ('left_V_load', acceleartor_hls_final_solution/components.cpp:1262) on array 'left_V' [109]  (3.25 ns)
	multiplexor before 'phi' operation ('storemerge', acceleartor_hls_final_solution/components.cpp:1262) with incoming values : ('left_V_load', acceleartor_hls_final_solution/components.cpp:1262) ('tmp', acceleartor_hls_final_solution/components.cpp:1262) [127]  (1.59 ns)

 <State 16>: 7.62ns
The critical path consists of the following:
	'load' operation ('buffer1_1_96_4x4_p_V_189', acceleartor_hls_final_solution/components.cpp:1262) on array 'buffer1_1_96_4x4_p_V_12' [112]  (3.25 ns)
	'mux' operation ('tmp', acceleartor_hls_final_solution/components.cpp:1262) [124]  (2.78 ns)
	multiplexor before 'phi' operation ('storemerge', acceleartor_hls_final_solution/components.cpp:1262) with incoming values : ('left_V_load', acceleartor_hls_final_solution/components.cpp:1262) ('tmp', acceleartor_hls_final_solution/components.cpp:1262) [127]  (1.59 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'phi' operation ('storemerge', acceleartor_hls_final_solution/components.cpp:1262) with incoming values : ('left_V_load', acceleartor_hls_final_solution/components.cpp:1262) ('tmp', acceleartor_hls_final_solution/components.cpp:1262) [127]  (0 ns)
	'store' operation (acceleartor_hls_final_solution/components.cpp:1263) of variable 'storemerge', acceleartor_hls_final_solution/components.cpp:1262 on array 'output_V' [128]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
