================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 1,432        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |   151        | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   123        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   111        | user inline pragmas are applied                                                        |
|               | (4) simplification          |    72        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |    67        | user array partition pragmas are applied                                               |
|               | (2) simplification          |    67        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |    67        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |    67        | apply array reshape pragmas                                                            |
|               | (5) access patterns         |    67        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |    67        | loop and instruction simplification                                                    |
|               | (2) parallelization         |    67        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |    67        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |    67        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |    73        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |    72        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+--------------------+-------------------+----------------+---------------+--------------+-------------+---------------+
| Function           | Location          | Compile/Link   | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+--------------------+-------------------+----------------+---------------+--------------+-------------+---------------+
| + execute          | loadstore.cpp:179 | 1,432          | 72            | 67           | 67          | 72            |
|  + execute_op      | loadstore.cpp:107 | 1,093          |               |              |             |               |
|     read           | loadstore.cpp:17  |   24 (2 calls) |               |              |             |               |
|     write          | loadstore.cpp:10  |  129 (3 calls) |               |              |             |               |
|     write          | loadstore.cpp:92  |   12           |               |              |             |               |
|     read           | loadstore.cpp:87  |   12           |               |              |             |               |
|   + compute        | loadstore.cpp:54  |  492           |               |              |             |               |
|      cmp           | loadstore.cpp:49  |   30           |               |              |             |               |
|      or_op         | loadstore.cpp:44  |   49           |               |              |             |               |
|      and_op        | loadstore.cpp:39  |   49           |               |              |             |               |
|      sub           | loadstore.cpp:34  |  120           |               |              |             |               |
|      add           | loadstore.cpp:29  |  120           |               |              |             |               |
|  + get_register    | loadstore.cpp:170 |   54 (3 calls) |               |              |             |               |
|     read           | loadstore.cpp:17  |   36 (3 calls) |               |              |             |               |
|  + get_mem         | loadstore.cpp:174 |   18           |               |              |             |               |
|     read           | loadstore.cpp:87  |   12           |               |              |             |               |
|  + print_registers | loadstore.cpp:159 |   64           |               |              |             |               |
|   + get_register   | loadstore.cpp:170 |   18           |               |              |             |               |
|      read          | loadstore.cpp:17  |   12           |               |              |             |               |
+--------------------+-------------------+----------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


