
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032963                       # Number of seconds simulated
sim_ticks                                 32963474283                       # Number of ticks simulated
final_tick                               604466397402                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54988                       # Simulator instruction rate (inst/s)
host_op_rate                                    71606                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 795855                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899784                       # Number of bytes of host memory used
host_seconds                                 41418.94                       # Real time elapsed on the host
sim_insts                                  2277557644                       # Number of instructions simulated
sim_ops                                    2965845739                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1575936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1827328                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3406976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       608000                       # Number of bytes written to this memory
system.physmem.bytes_written::total            608000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12312                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14276                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26617                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4750                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4750                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47808553                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     55434933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               103356096                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62129                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50480                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             112609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18444658                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18444658                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18444658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47808553                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     55434933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              121800753                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79049100                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28438606                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24866110                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802230                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14141893                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13672125                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044658                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56774                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33525222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158204438                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28438606                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15716783                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32567219                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8849961                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3873605                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16525935                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77003535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44436316     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616388      2.10%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2949511      3.83%     63.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2766347      3.59%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4556209      5.92%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4746533      6.16%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1124752      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          850181      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13957298     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77003535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359759                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.001344                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34576904                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3748274                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31519690                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126375                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7032282                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3097015                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5206                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177030649                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7032282                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36030164                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1332106                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       426352                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30178192                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2004430                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172362152                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690940                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       801583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228869012                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784514009                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784514009                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79972731                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20299                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9936                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5376874                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26504674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759614                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97499                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1896642                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163123250                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19858                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137677517                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181789                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48968422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134390870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77003535                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787938                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841129                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26658212     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14376208     18.67%     53.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12500943     16.23%     69.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7679258      9.97%     79.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8034271     10.43%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4725582      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2089218      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557397      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382446      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77003535                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542200     66.23%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175660     21.46%     87.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100849     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107997678     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085591      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23688260     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4896067      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137677517                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.741671                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818709                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005947                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353359063                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212111953                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133180405                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138496226                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338310                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7574597                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          805                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406256                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7032282                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         758768                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        56472                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163143111                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189597                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26504674                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759614                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9936                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          213                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957854                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021912                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135098577                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22765057                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578936                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27541919                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416849                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4776862                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709046                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133329521                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133180405                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81838198                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199747266                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684781                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409709                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49532109                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806985                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69971253                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623690                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319517                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32160823     45.96%     45.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847012     21.22%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8306155     11.87%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814930      4.02%     83.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694795      3.85%     86.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1121518      1.60%     88.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3006160      4.30%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875133      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4144727      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69971253                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4144727                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228970224                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333325516                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2045565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.790491                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.790491                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.265037                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.265037                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624912126                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174579918                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182433618                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79049100                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28204145                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22949746                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1922817                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11503002                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10966516                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2969434                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81067                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28244936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156438020                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28204145                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13935950                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34395157                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10350132                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6091547                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13822613                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       813354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77116103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.506561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42720946     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3024705      3.92%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2445593      3.17%     62.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5926150      7.68%     70.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1605844      2.08%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2047957      2.66%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1492687      1.94%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          835158      1.08%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17017063     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77116103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356793                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.978998                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29551375                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5920544                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33069627                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228469                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8346083                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4797243                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38692                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     187058253                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        73914                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8346083                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31717359                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1252499                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1462910                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31080619                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3256628                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180480904                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29553                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1346827                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1014681                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1135                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252685736                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842499900                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842499900                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154640992                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        98044713                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37171                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21009                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8957190                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16861675                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8565809                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132791                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2373708                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170608272                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35767                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135409327                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       263919                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59091574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    180488299                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5811                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77116103                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.755915                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.889233                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26983270     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16624222     21.56%     56.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10657774     13.82%     70.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8024413     10.41%     80.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6939382      9.00%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3571037      4.63%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3085654      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       573127      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       657224      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77116103                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         793020     70.60%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167474     14.91%     85.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162711     14.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112820513     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1927135      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14977      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13419192      9.91%     94.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7227510      5.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135409327                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.712977                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1123211                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008295                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349321882                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229736173                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131968753                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136532538                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       507256                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6685414                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2615                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          562                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2201899                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8346083                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         494698                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        72904                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170644040                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       415086                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16861675                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8565809                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20789                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65293                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          562                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1138829                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1093795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2232624                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133265334                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12599890                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2143988                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19633021                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18798290                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7033131                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.685855                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132055737                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131968753                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86028880                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242927598                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.669453                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354134                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90591839                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111253673                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59391067                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1926957                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68770020                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.617764                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26903989     39.12%     39.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18992711     27.62%     66.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7725294     11.23%     77.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4338561      6.31%     84.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3541149      5.15%     89.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1420368      2.07%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1698408      2.47%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       858513      1.25%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3291027      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68770020                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90591839                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111253673                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16540171                       # Number of memory references committed
system.switch_cpus1.commit.loads             10176261                       # Number of loads committed
system.switch_cpus1.commit.membars              14978                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15984774                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100243438                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2264673                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3291027                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           236123733                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349640980                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1932997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90591839                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111253673                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90591839                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.872585                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.872585                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.146020                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.146020                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599457474                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182383318                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172573753                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29956                       # number of misc regfile writes
system.l20.replacements                         12328                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252285                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28712                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.786744                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          828.897546                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.128434                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6010.923456                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9530.050565                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050592                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000862                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.366878                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.581668                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37221                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37221                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11480                       # number of Writeback hits
system.l20.Writeback_hits::total                11480                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37221                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37221                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37221                       # number of overall hits
system.l20.overall_hits::total                  37221                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12312                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12328                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12312                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12328                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12312                       # number of overall misses
system.l20.overall_misses::total                12328                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1665913                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1230209773                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1231875686                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1665913                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1230209773                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1231875686                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1665913                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1230209773                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1231875686                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49533                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49549                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11480                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11480                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49533                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49549                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49533                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49549                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248562                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248804                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248562                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248804                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248562                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248804                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 104119.562500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99919.572206                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99925.023199                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 104119.562500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99919.572206                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99925.023199                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 104119.562500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99919.572206                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99925.023199                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2012                       # number of writebacks
system.l20.writebacks::total                     2012                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12312                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12328                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12312                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12328                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12312                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12328                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1543852                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1137770407                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1139314259                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1543852                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1137770407                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1139314259                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1543852                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1137770407                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1139314259                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248562                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248804                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248562                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248804                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248562                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248804                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96490.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92411.501543                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92416.795831                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 96490.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92411.501543                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92416.795831                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 96490.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92411.501543                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92416.795831                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14289                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          866477                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30673                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.248851                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          817.075921                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.070090                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3990.485375                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11566.368613                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049870                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000615                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.243560                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.705955                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        51550                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51550                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19484                       # number of Writeback hits
system.l21.Writeback_hits::total                19484                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        51550                       # number of demand (read+write) hits
system.l21.demand_hits::total                   51550                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        51550                       # number of overall hits
system.l21.overall_hits::total                  51550                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14276                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14289                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14276                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14289                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14276                       # number of overall misses
system.l21.overall_misses::total                14289                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1541943                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1472252614                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1473794557                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1541943                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1472252614                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1473794557                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1541943                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1472252614                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1473794557                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65826                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65839                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19484                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19484                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65826                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65839                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65826                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65839                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.216875                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.217029                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.216875                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.217029                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.216875                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.217029                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       118611                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 103127.809891                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 103141.896354                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       118611                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 103127.809891                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 103141.896354                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       118611                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 103127.809891                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 103141.896354                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2738                       # number of writebacks
system.l21.writebacks::total                     2738                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14276                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14289                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14276                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14289                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14276                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14289                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1442028                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1362519233                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1363961261                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1442028                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1362519233                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1363961261                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1442028                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1362519233                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1363961261                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.216875                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.217029                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.216875                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.217029                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.216875                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.217029                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110925.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95441.246358                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 95455.333543                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 110925.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 95441.246358                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 95455.333543                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 110925.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 95441.246358                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 95455.333543                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.905564                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016558030                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872114.235727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.905564                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025490                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870041                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16525916                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16525916                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16525916                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16525916                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16525916                       # number of overall hits
system.cpu0.icache.overall_hits::total       16525916                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2130306                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2130306                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2130306                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2130306                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2130306                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2130306                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16525935                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16525935                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16525935                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16525935                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16525935                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16525935                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 112121.368421                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 112121.368421                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 112121.368421                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 112121.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 112121.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 112121.368421                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1682190                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1682190                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1682190                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1682190                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1682190                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1682190                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105136.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105136.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105136.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105136.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105136.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105136.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49533                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246454625                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49789                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4949.981422                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.301728                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.698272                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825397                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174603                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20671860                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20671860                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25005352                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25005352                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25005352                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25005352                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151689                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       151689                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151689                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       151689                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151689                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9186812473                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9186812473                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9186812473                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9186812473                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9186812473                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9186812473                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20823549                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20823549                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25157041                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25157041                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25157041                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25157041                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007284                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006030                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006030                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006030                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006030                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 60563.471794                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60563.471794                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 60563.471794                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60563.471794                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 60563.471794                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60563.471794                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11480                       # number of writebacks
system.cpu0.dcache.writebacks::total            11480                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102156                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102156                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102156                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102156                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49533                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49533                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49533                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49533                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1498122984                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1498122984                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1498122984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1498122984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1498122984                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1498122984                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30244.947490                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30244.947490                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30244.947490                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30244.947490                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30244.947490                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30244.947490                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996962                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100796009                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219346.792339                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996962                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13822595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13822595                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13822595                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13822595                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13822595                       # number of overall hits
system.cpu1.icache.overall_hits::total       13822595                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2182880                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2182880                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2182880                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2182880                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2182880                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2182880                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13822613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13822613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13822613                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13822613                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13822613                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13822613                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 121271.111111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 121271.111111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 121271.111111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 121271.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 121271.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 121271.111111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1554943                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1554943                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1554943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1554943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1554943                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1554943                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       119611                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       119611                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       119611                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       119611                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       119611                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       119611                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65826                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192142710                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66082                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2907.640659                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.111772                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.888228                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898874                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101126                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9572668                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9572668                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6333955                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6333955                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20425                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20425                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14978                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14978                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15906623                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15906623                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15906623                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15906623                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       137447                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       137447                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137447                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137447                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137447                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137447                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5864518765                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5864518765                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5864518765                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5864518765                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5864518765                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5864518765                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9710115                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9710115                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6333955                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6333955                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14978                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14978                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16044070                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16044070                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16044070                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16044070                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014155                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014155                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008567                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008567                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008567                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008567                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42667.491942                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42667.491942                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 42667.491942                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42667.491942                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 42667.491942                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42667.491942                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19484                       # number of writebacks
system.cpu1.dcache.writebacks::total            19484                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        71621                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        71621                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        71621                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        71621                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        71621                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        71621                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65826                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65826                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65826                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65826                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65826                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65826                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1886101092                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1886101092                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1886101092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1886101092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1886101092                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1886101092                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28652.828548                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28652.828548                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28652.828548                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28652.828548                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28652.828548                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28652.828548                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
