uvmf:
  interfaces:
    wb_master:
      clock: "clk"
      reset: "rst"
      reset_assertion_level: "False"
      veloce_ready: "True"

     # config_vars:
     #  - name: "has_coverage"
     #    type: "bit"
     #    value: "1"

     #  - name: "is_active"
     #    type: "bit"
     #    value: "0"
 
      # - name: "no_of_slaves"
      #   type: "bit[3:0]"
      #   value: "1"

      hdl_typedefs: []
      hvl_typedefs: []
      parameters:
         - name: "ADDRESS_WIDTH"
           type: "int"
           value: "32"
         - name: "DATA_WIDTH"
           type: "int"
           value: "32"

      
      transaction_vars:
        - name: "adr_o"
          type: "bit[ADDRESS_WIDTH-1:0]"
          isrand: "True"
          iscompare: "True"
        - name: "dat_o"
          type: "bit[DATA_WIDTH-1:0]"
          isrand: "True"
          iscompare: "True"
        - name: "dat_i"
          type: "bit[DATA_WIDTH-1:0]"
          isrand: "False"
          iscompare: "True"
        - name: "we_o"
          type: "bit"
          isrand: "True"
          iscompare: "True"

        - name: "sel_o"
          type: "bit[7:0]"
          isrand: "True"
          iscompare: "True"
        - name: "stb_o"
          type: "bit[7:0]"
          isrand: "True"
          iscompare: "True"
        - name: "ack_i"
          type: "bit"
          isrand: "False"
          iscompare: "True"
        - name: "cyc_o"
          type: "bit"
          isrand: "True"
          iscompare: "True"


      ports:
        - name: "adr_o"
          dir: "output"
          width: "ADDRESS_WIDTH"
        - name: "data_o"
          dir: "output"
          width: "DATA_WIDTH"
        - name: "dat_i"
          dir: "input"
          width: "DATA_WIDTH"
        - name: "we_o"
          dir: "output"
          width: "1"
        - name: "sel_o"
          dir: "output"
          width: "8"
        - name: "stb_o"
          dir: "output"
          width: "8"
        - name: "ack_i"
          dir: "input"
          width: "1"
        - name: "cyc_o"
          dir: "output"
          width: "1"
