// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cmpy_complex_top_Loop_2_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        factor_V_dout,
        factor_V_empty_n,
        factor_V_read,
        nL_dout,
        nL_empty_n,
        nL_read,
        refAtans_V_address0,
        refAtans_V_ce0,
        refAtans_V_q0,
        prealign_V_TDATA,
        prealign_V_TVALID,
        prealign_V_TREADY,
        sig_TDATA,
        sig_TVALID,
        sig_TREADY,
        cmp_TDATA,
        cmp_TVALID,
        cmp_TREADY
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st36_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv18_1 = 18'b1;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv18_0 = 18'b000000000000000000;
parameter    ap_const_lv77_4A8E89B935 = 77'b100101010001110100010011011100100110101;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_4C = 32'b1001100;
parameter    ap_const_lv77_0 = 77'b00000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv20_80000 = 20'b10000000000000000000;
parameter    ap_const_lv38_0 = 38'b00000000000000000000000000000000000000;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv21_20000 = 21'b100000000000000000;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv40_0 = 40'b0000000000000000000000000000000000000000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [9:0] factor_V_dout;
input   factor_V_empty_n;
output   factor_V_read;
input  [31:0] nL_dout;
input   nL_empty_n;
output   nL_read;
output  [10:0] refAtans_V_address0;
output   refAtans_V_ce0;
input  [19:0] refAtans_V_q0;
input  [23:0] prealign_V_TDATA;
input   prealign_V_TVALID;
output   prealign_V_TREADY;
input  [23:0] sig_TDATA;
input   sig_TVALID;
output   sig_TREADY;
output  [39:0] cmp_TDATA;
output   cmp_TVALID;
input   cmp_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg factor_V_read;
reg nL_read;
reg refAtans_V_ce0;
reg prealign_V_TREADY;
reg sig_TREADY;
reg cmp_TVALID;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg   [30:0] p_Val2_7_reg_227;
reg   [31:0] nL_read_reg_979;
reg    ap_sig_bdd_63;
wire  signed [27:0] OP2_V_fu_254_p1;
reg  signed [27:0] OP2_V_reg_984;
wire   [0:0] tmp_18_i_fu_262_p2;
reg   [0:0] tmp_18_i_reg_989;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_75;
reg    ap_sig_bdd_85;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32;
reg    ap_sig_ioackin_cmp_TREADY;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_18_i_reg_989_pp0_it31;
wire   [30:0] x_fu_267_p2;
reg   [17:0] p_Val2_8_reg_998;
wire   [11:0] tmp_1057_fu_290_p1;
reg   [11:0] tmp_1057_reg_1003;
wire   [1:0] tmp_1058_fu_294_p1;
reg   [1:0] tmp_1058_reg_1008;
reg   [1:0] ap_reg_ppstg_tmp_1058_reg_1008_pp0_it1;
reg   [4:0] tmp_1989_i_reg_1013;
wire   [19:0] val_V_fu_359_p2;
reg   [19:0] val_V_reg_1018;
wire   [7:0] tmp_1987_i_fu_421_p3;
reg   [7:0] tmp_1987_i_reg_1023;
wire   [11:0] p_2_i_fu_466_p3;
reg   [11:0] p_2_i_reg_1028;
reg   [11:0] ap_reg_ppstg_p_2_i_reg_1028_pp0_it2;
reg   [11:0] ap_reg_ppstg_p_2_i_reg_1028_pp0_it3;
reg   [11:0] ap_reg_ppstg_p_2_i_reg_1028_pp0_it4;
reg   [11:0] ap_reg_ppstg_p_2_i_reg_1028_pp0_it5;
reg   [11:0] ap_reg_ppstg_p_2_i_reg_1028_pp0_it6;
reg   [11:0] ap_reg_ppstg_p_2_i_reg_1028_pp0_it7;
reg   [11:0] ap_reg_ppstg_p_2_i_reg_1028_pp0_it8;
wire   [7:0] p_Val2_3_i_fu_481_p2;
reg   [7:0] p_Val2_3_i_reg_1033;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it3;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it4;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it5;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it6;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it7;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it8;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it9;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it10;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it11;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it12;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it13;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it14;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it15;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it16;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it17;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it18;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it19;
reg   [7:0] ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it20;
wire   [14:0] tmp_1063_fu_490_p1;
reg   [14:0] tmp_1063_reg_1043;
reg   [19:0] p_Val2_13_reg_1048;
reg   [0:0] tmp_1064_reg_1058;
reg   [0:0] ap_reg_ppstg_tmp_1064_reg_1058_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_1064_reg_1058_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_1064_reg_1058_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_1064_reg_1058_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_1064_reg_1058_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_1064_reg_1058_pp0_it17;
wire   [18:0] grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_ap_return;
reg   [18:0] xuout_V_i_reg_1064;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it12;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it13;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it14;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it15;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it16;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it17;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it18;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it19;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it20;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it21;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it22;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it23;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it24;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it25;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it26;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it27;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it28;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it29;
reg   [18:0] ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it30;
wire   [76:0] grp_fu_518_p2;
reg   [76:0] mul_reg_1069;
reg   [20:0] tmp_1066_reg_1074;
wire   [19:0] tmp_145_fu_577_p3;
reg   [19:0] tmp_145_reg_1079;
wire   [19:0] p_Val2_16_fu_584_p2;
reg   [19:0] p_Val2_16_reg_1084;
reg   [0:0] tmp_1070_reg_1089;
wire   [17:0] tmp_1071_fu_671_p1;
reg   [17:0] tmp_1071_reg_1094;
reg   [0:0] tmp_1072_reg_1099;
reg   [0:0] tmp_1073_reg_1104;
wire   [19:0] p_Val2_i5_fu_722_p2;
reg   [19:0] p_Val2_i5_reg_1110;
reg   [0:0] signbit_reg_1115;
reg   [14:0] tmp_1_i7_reg_1120;
wire   [0:0] tmp_7_i_fu_839_p2;
reg   [0:0] tmp_7_i_reg_1125;
wire   [15:0] p_Val2_30_fu_856_p2;
reg   [15:0] p_Val2_30_reg_1130;
reg   [15:0] xout_cartesian_M_real_V_reg_1135;
reg   [15:0] xout_cartesian_M_imag_V_reg_1140;
wire   [38:0] OP2_V_3_cast_fu_892_p1;
wire   [14:0] grp_cmpy_complex_top_cordic_base_fu_238_inputData_cartesian_M_real_V_read;
wire   [14:0] grp_cmpy_complex_top_cordic_base_fu_238_inputData_cartesian_M_imag_V_read;
wire   [15:0] grp_cmpy_complex_top_cordic_base_fu_238_ap_return;
reg    grp_cmpy_complex_top_cordic_base_fu_238_ap_ce;
wire   [15:0] grp_cmpy_complex_top_cordic_base_1_fu_244_inputData_phase_V_read;
wire   [15:0] grp_cmpy_complex_top_cordic_base_1_fu_244_ap_return_0;
wire   [15:0] grp_cmpy_complex_top_cordic_base_1_fu_244_ap_return_1;
reg    grp_cmpy_complex_top_cordic_base_1_fu_244_ap_ce;
wire   [19:0] grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_in_val_V_read;
reg    grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_ap_ce;
wire  signed [63:0] tmp_24_i_fu_486_p1;
reg    ap_reg_ioackin_cmp_TREADY = 1'b0;
wire   [31:0] i_op_assign_cast_i_fu_258_p1;
wire  signed [17:0] tmp_fu_273_p1;
wire  signed [27:0] p_Val2_s_fu_972_p2;
wire   [9:0] s_M_real_V_fu_298_p1;
wire   [9:0] s_M_imag_V_fu_302_p4;
wire  signed [9:0] p_Val2_26_fu_343_p0;
wire  signed [19:0] OP1_V_3_fu_339_p1;
wire  signed [9:0] p_Val2_26_fu_343_p1;
wire  signed [9:0] p_Val2_1_fu_353_p0;
wire  signed [19:0] OP1_V_4_fu_349_p1;
wire  signed [9:0] p_Val2_1_fu_353_p1;
wire   [19:0] p_Val2_26_fu_343_p2;
wire   [19:0] p_Val2_1_fu_353_p2;
wire   [17:0] tmp_22_i_fu_365_p3;
wire   [17:0] OP1_V_1_i_fu_372_p2;
wire   [17:0] t_V_fu_381_p2;
wire   [18:0] tmp_171_tr_i_fu_387_p1;
wire   [18:0] p_neg_i_fu_399_p2;
wire   [7:0] tmp_1984_i_fu_405_p4;
wire   [0:0] tmp_1061_fu_391_p3;
wire   [7:0] tmp_1985_i_fu_415_p2;
wire   [7:0] tmp_1059_fu_377_p1;
wire   [5:0] p_Result_7_i_fu_439_p3;
wire   [11:0] ret_V_fu_429_p4;
wire   [0:0] tmp_23_i_fu_446_p2;
wire   [11:0] ret_V_1_fu_452_p2;
wire   [11:0] p_i_fu_458_p3;
wire   [7:0] tmp_1988_i_fu_474_p3;
wire   [19:0] p_Val2_14_fu_494_p3;
wire   [19:0] dRes_V_fu_501_p2;
wire  signed [37:0] tmp_26_i_fu_506_p3;
wire   [39:0] grp_fu_518_p0;
wire   [76:0] neg_mul_fu_542_p2;
wire   [20:0] tmp_1065_fu_547_p4;
wire   [20:0] p_v_v_fu_557_p3;
wire   [19:0] tmp_1067_fu_563_p1;
wire   [19:0] tmp_1068_fu_573_p1;
wire   [19:0] neg_ti_fu_567_p2;
wire   [37:0] tmp_i_fu_589_p3;
wire   [18:0] p_cast2_i_fu_611_p4;
wire   [37:0] p_neg_i2_fu_605_p2;
wire   [18:0] tmp_146_fu_625_p4;
wire   [19:0] p_cast_i_fu_621_p1;
wire   [0:0] tmp_1069_fu_597_p3;
wire   [19:0] tmp_5_i_fu_635_p1;
wire   [19:0] tmp_6_i_fu_639_p2;
wire   [19:0] p_Val2_17_fu_645_p3;
wire  signed [20:0] tmp_1_i_fu_653_p1;
wire   [20:0] r_V_fu_657_p2;
wire   [0:0] tmp_2_i_fu_691_p2;
wire   [0:0] tmp_1074_fu_696_p2;
wire   [0:0] tmp_1075_fu_701_p3;
wire   [0:0] tmp_149_fu_708_p3;
wire   [19:0] p_Val2_9_i_fu_714_p3;
wire   [38:0] p_shl_i_fu_727_p3;
wire  signed [39:0] p_shl_cast_i_fu_734_p1;
wire   [39:0] p_Val2_19_fu_738_p2;
wire   [18:0] tmp_1990_i_fu_752_p4;
wire   [0:0] tmp_1076_fu_744_p3;
wire   [19:0] p_Val2_20_fu_762_p3;
wire   [19:0] tmp_29_i_fu_770_p3;
wire   [19:0] dRes_V_1_fu_777_p2;
wire   [0:0] tmp_1079_fu_809_p1;
wire   [0:0] tmp_1078_fu_801_p3;
wire   [2:0] tmp_4_i1_fu_819_p4;
wire   [0:0] tmp_3_i2_fu_813_p2;
wire   [19:0] tmp_6_i1_fu_829_p4;
wire   [0:0] qb_assign_fu_848_p2;
wire   [15:0] tmp_8_i_fu_852_p1;
wire  signed [15:0] p_Val2_22_fu_845_p1;
wire  signed [19:0] sincosOut_M_real_V_fu_870_p3;
wire  signed [19:0] sincosOut_M_imag_V_fu_877_p3;
wire   [18:0] grp_fu_895_p0;
wire   [18:0] grp_fu_901_p0;
wire   [38:0] grp_fu_901_p2;
wire   [0:0] tmp_1080_fu_917_p3;
wire   [19:0] tmp_31_i_fu_925_p1;
wire   [19:0] p_Val2_3_fu_907_p4;
wire   [38:0] grp_fu_895_p2;
wire   [0:0] tmp_1081_fu_945_p3;
wire   [19:0] tmp_33_i_fu_953_p1;
wire   [19:0] p_Val2_29_fu_935_p4;
wire   [19:0] p_Val2_32_fu_957_p2;
wire   [19:0] p_Val2_31_fu_929_p2;
wire  signed [9:0] p_Val2_s_fu_972_p0;
reg    grp_fu_518_ce;
reg    grp_fu_895_ce;
reg    grp_fu_901_ce;
reg    ap_sig_cseq_ST_st36_fsm_2;
reg    ap_sig_bdd_965;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_992;
reg    ap_sig_bdd_991;


cmpy_complex_top_cordic_base grp_cmpy_complex_top_cordic_base_fu_238(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .inputData_cartesian_M_real_V_read( grp_cmpy_complex_top_cordic_base_fu_238_inputData_cartesian_M_real_V_read ),
    .inputData_cartesian_M_imag_V_read( grp_cmpy_complex_top_cordic_base_fu_238_inputData_cartesian_M_imag_V_read ),
    .ap_return( grp_cmpy_complex_top_cordic_base_fu_238_ap_return ),
    .ap_ce( grp_cmpy_complex_top_cordic_base_fu_238_ap_ce )
);

cmpy_complex_top_cordic_base_1 grp_cmpy_complex_top_cordic_base_1_fu_244(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .inputData_phase_V_read( grp_cmpy_complex_top_cordic_base_1_fu_244_inputData_phase_V_read ),
    .ap_return_0( grp_cmpy_complex_top_cordic_base_1_fu_244_ap_return_0 ),
    .ap_return_1( grp_cmpy_complex_top_cordic_base_1_fu_244_ap_return_1 ),
    .ap_ce( grp_cmpy_complex_top_cordic_base_1_fu_244_ap_ce )
);

cmpy_complex_top_fxp_sqrt_20_2_20_2_s grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_val_V_read( grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_in_val_V_read ),
    .ap_return( grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_ap_return ),
    .ap_ce( grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_ap_ce )
);

cmpy_complex_top_mul_40ns_38s_77_7 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 38 ),
    .dout_WIDTH( 77 ))
cmpy_complex_top_mul_40ns_38s_77_7_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_518_p0 ),
    .din1( tmp_26_i_fu_506_p3 ),
    .ce( grp_fu_518_ce ),
    .dout( grp_fu_518_p2 )
);

cmpy_complex_top_mul_19ns_20s_39_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
cmpy_complex_top_mul_19ns_20s_39_3_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_895_p0 ),
    .din1( sincosOut_M_imag_V_fu_877_p3 ),
    .ce( grp_fu_895_ce ),
    .dout( grp_fu_895_p2 )
);

cmpy_complex_top_mul_19ns_20s_39_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 39 ))
cmpy_complex_top_mul_19ns_20s_39_3_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_901_p0 ),
    .din1( sincosOut_M_real_V_fu_870_p3 ),
    .ce( grp_fu_901_ce ),
    .dout( grp_fu_901_p2 )
);

cmpy_complex_top_mul_mul_10s_18s_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
cmpy_complex_top_mul_mul_10s_18s_28_1_U14(
    .din0( p_Val2_s_fu_972_p0 ),
    .din1( tmp_fu_273_p1 ),
    .dout( p_Val2_s_fu_972_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_2)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_cmp_TREADY
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_cmp_TREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_991) begin
            if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
                ap_reg_ioackin_cmp_TREADY <= ap_const_logic_0;
            end else if (ap_sig_bdd_992) begin
                ap_reg_ioackin_cmp_TREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (tmp_18_i_fu_262_p2 == ap_const_lv1_0) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_63)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(tmp_18_i_fu_262_p2 == ap_const_lv1_0) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_63) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (tmp_18_i_fu_262_p2 == ap_const_lv1_0) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_63)) begin
            ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(tmp_18_i_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
        p_Val2_7_reg_227 <= x_fu_267_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_63)) begin
        p_Val2_7_reg_227 <= ap_const_lv31_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_63)) begin
        OP2_V_reg_984 <= OP2_V_fu_254_p1;
        nL_read_reg_979 <= nL_dout;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33)))) begin
        ap_reg_ppstg_p_2_i_reg_1028_pp0_it2 <= p_2_i_reg_1028;
        ap_reg_ppstg_p_2_i_reg_1028_pp0_it3 <= ap_reg_ppstg_p_2_i_reg_1028_pp0_it2;
        ap_reg_ppstg_p_2_i_reg_1028_pp0_it4 <= ap_reg_ppstg_p_2_i_reg_1028_pp0_it3;
        ap_reg_ppstg_p_2_i_reg_1028_pp0_it5 <= ap_reg_ppstg_p_2_i_reg_1028_pp0_it4;
        ap_reg_ppstg_p_2_i_reg_1028_pp0_it6 <= ap_reg_ppstg_p_2_i_reg_1028_pp0_it5;
        ap_reg_ppstg_p_2_i_reg_1028_pp0_it7 <= ap_reg_ppstg_p_2_i_reg_1028_pp0_it6;
        ap_reg_ppstg_p_2_i_reg_1028_pp0_it8 <= ap_reg_ppstg_p_2_i_reg_1028_pp0_it7;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it10 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it9;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it11 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it10;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it12 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it11;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it13 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it12;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it14 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it13;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it15 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it14;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it16 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it15;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it17 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it16;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it18 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it17;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it19 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it18;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it20 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it19;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it3 <= p_Val2_3_i_reg_1033;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it4 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it3;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it5 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it4;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it6 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it5;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it7 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it6;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it8 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it7;
        ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it9 <= ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it8;
        ap_reg_ppstg_tmp_1064_reg_1058_pp0_it12 <= tmp_1064_reg_1058;
        ap_reg_ppstg_tmp_1064_reg_1058_pp0_it13 <= ap_reg_ppstg_tmp_1064_reg_1058_pp0_it12;
        ap_reg_ppstg_tmp_1064_reg_1058_pp0_it14 <= ap_reg_ppstg_tmp_1064_reg_1058_pp0_it13;
        ap_reg_ppstg_tmp_1064_reg_1058_pp0_it15 <= ap_reg_ppstg_tmp_1064_reg_1058_pp0_it14;
        ap_reg_ppstg_tmp_1064_reg_1058_pp0_it16 <= ap_reg_ppstg_tmp_1064_reg_1058_pp0_it15;
        ap_reg_ppstg_tmp_1064_reg_1058_pp0_it17 <= ap_reg_ppstg_tmp_1064_reg_1058_pp0_it16;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it10 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it9;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it11 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it10;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it12 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it11;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it13 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it12;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it14 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it13;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it15 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it14;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it16 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it15;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it17 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it16;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it18 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it17;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it19 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it18;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it2 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it1;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it20 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it19;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it21 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it20;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it22 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it21;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it23 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it22;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it24 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it23;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it25 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it24;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it26 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it25;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it27 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it26;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it28 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it27;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it29 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it28;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it3 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it2;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it30 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it29;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it31 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it30;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it31;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it4 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it3;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it5 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it4;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it6 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it5;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it7 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it6;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it8 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it7;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it9 <= ap_reg_ppstg_tmp_18_i_reg_989_pp0_it8;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it12 <= xuout_V_i_reg_1064;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it13 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it12;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it14 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it13;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it15 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it14;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it16 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it15;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it17 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it16;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it18 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it17;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it19 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it18;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it20 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it19;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it21 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it20;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it22 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it21;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it23 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it22;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it24 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it23;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it25 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it24;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it26 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it25;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it27 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it26;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it28 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it27;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it29 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it28;
        ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it30 <= ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it29;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
        ap_reg_ppstg_tmp_1058_reg_1008_pp0_it1 <= tmp_1058_reg_1008;
        ap_reg_ppstg_tmp_18_i_reg_989_pp0_it1 <= tmp_18_i_reg_989;
        tmp_18_i_reg_989 <= tmp_18_i_fu_262_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it16))) begin
        mul_reg_1069 <= grp_fu_518_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(tmp_18_i_reg_989 == ap_const_lv1_0))) begin
        p_2_i_reg_1028 <= p_2_i_fu_466_p3;
        tmp_1987_i_reg_1023 <= tmp_1987_i_fu_421_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it9))) begin
        p_Val2_13_reg_1048 <= refAtans_V_q0;
        tmp_1063_reg_1043 <= tmp_1063_fu_490_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it18))) begin
        p_Val2_16_reg_1084 <= p_Val2_16_fu_584_p2;
        tmp_1070_reg_1089 <= r_V_fu_657_p2[ap_const_lv32_14];
        tmp_1071_reg_1094 <= tmp_1071_fu_671_p1;
        tmp_1072_reg_1099 <= r_V_fu_657_p2[ap_const_lv32_12];
        tmp_1073_reg_1104 <= r_V_fu_657_p2[ap_const_lv32_12];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it21))) begin
        p_Val2_30_reg_1130 <= p_Val2_30_fu_856_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it1))) begin
        p_Val2_3_i_reg_1033 <= p_Val2_3_i_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(tmp_18_i_fu_262_p2 == ap_const_lv1_0) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
        p_Val2_8_reg_998 <= {{p_Val2_s_fu_972_p2[ap_const_lv32_1A : ap_const_lv32_9]}};
        tmp_1057_reg_1003 <= tmp_1057_fu_290_p1;
        tmp_1058_reg_1008 <= tmp_1058_fu_294_p1;
        tmp_1989_i_reg_1013 <= {{p_Val2_s_fu_972_p2[ap_const_lv32_D : ap_const_lv32_9]}};
        val_V_reg_1018 <= val_V_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it19))) begin
        p_Val2_i5_reg_1110 <= p_Val2_i5_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it20))) begin
        signbit_reg_1115 <= dRes_V_1_fu_777_p2[ap_const_lv32_13];
        tmp_1_i7_reg_1120 <= {{dRes_V_1_fu_777_p2[ap_const_lv32_13 : ap_const_lv32_5]}};
        tmp_7_i_reg_1125 <= tmp_7_i_fu_839_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it10))) begin
        tmp_1064_reg_1058 <= dRes_V_fu_501_p2[ap_const_lv32_13];
        xuout_V_i_reg_1064 <= grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it16) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_1064_reg_1058_pp0_it16))) begin
        tmp_1066_reg_1074 <= {{grp_fu_518_p2[ap_const_lv32_4C : ap_const_lv32_38]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it17))) begin
        tmp_145_reg_1079 <= tmp_145_fu_577_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it29))) begin
        xout_cartesian_M_imag_V_reg_1140 <= grp_cmpy_complex_top_cordic_base_1_fu_244_ap_return_1;
        xout_cartesian_M_real_V_reg_1135 <= grp_cmpy_complex_top_cordic_base_1_fu_244_ap_return_0;
    end
end

always @ (ap_done_reg or ap_sig_cseq_ST_st36_fsm_2) begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st36_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_2)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_75) begin
    if (ap_sig_bdd_75) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_22) begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_965) begin
    if (ap_sig_bdd_965) begin
        ap_sig_cseq_ST_st36_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_2 = ap_const_logic_0;
    end
end

always @ (cmp_TREADY or ap_reg_ioackin_cmp_TREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_cmp_TREADY)) begin
        ap_sig_ioackin_cmp_TREADY = cmp_TREADY;
    end else begin
        ap_sig_ioackin_cmp_TREADY = ap_const_logic_1;
    end
end

always @ (ap_sig_bdd_85 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 or ap_reg_ppiten_pp0_it33 or ap_reg_ioackin_cmp_TREADY) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~(ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_0 == ap_reg_ioackin_cmp_TREADY))) begin
        cmp_TVALID = ap_const_logic_1;
    end else begin
        cmp_TVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_63) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_63)) begin
        factor_V_read = ap_const_logic_1;
    end else begin
        factor_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_85 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 or ap_sig_ioackin_cmp_TREADY or ap_reg_ppiten_pp0_it33) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
        grp_cmpy_complex_top_cordic_base_1_fu_244_ap_ce = ap_const_logic_1;
    end else begin
        grp_cmpy_complex_top_cordic_base_1_fu_244_ap_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_85 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 or ap_sig_ioackin_cmp_TREADY or ap_reg_ppiten_pp0_it33) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
        grp_cmpy_complex_top_cordic_base_fu_238_ap_ce = ap_const_logic_1;
    end else begin
        grp_cmpy_complex_top_cordic_base_fu_238_ap_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_85 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 or ap_sig_ioackin_cmp_TREADY or ap_reg_ppiten_pp0_it33) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
        grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_ap_ce = ap_const_logic_1;
    end else begin
        grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_ap_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_85 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 or ap_sig_ioackin_cmp_TREADY or ap_reg_ppiten_pp0_it33) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
        grp_fu_518_ce = ap_const_logic_1;
    end else begin
        grp_fu_518_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_85 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 or ap_sig_ioackin_cmp_TREADY or ap_reg_ppiten_pp0_it33) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
        grp_fu_895_ce = ap_const_logic_1;
    end else begin
        grp_fu_895_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_85 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 or ap_sig_ioackin_cmp_TREADY or ap_reg_ppiten_pp0_it33) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
        grp_fu_901_ce = ap_const_logic_1;
    end else begin
        grp_fu_901_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_63) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_63)) begin
        nL_read = ap_const_logic_1;
    end else begin
        nL_read = ap_const_logic_0;
    end
end

always @ (tmp_18_i_fu_262_p2 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_85 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 or ap_sig_ioackin_cmp_TREADY or ap_reg_ppiten_pp0_it33) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(tmp_18_i_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
        prealign_V_TREADY = ap_const_logic_1;
    end else begin
        prealign_V_TREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_85 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it9 or ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 or ap_sig_ioackin_cmp_TREADY or ap_reg_ppiten_pp0_it33) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
        refAtans_V_ce0 = ap_const_logic_1;
    end else begin
        refAtans_V_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_18_i_fu_262_p2 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_85 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 or ap_sig_ioackin_cmp_TREADY or ap_reg_ppiten_pp0_it33) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(tmp_18_i_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))))) begin
        sig_TREADY = ap_const_logic_1;
    end else begin
        sig_TREADY = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_63 or tmp_18_i_fu_262_p2 or ap_sig_bdd_85 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it32 or ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 or ap_sig_ioackin_cmp_TREADY or ap_reg_ppiten_pp0_it33) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_63) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it32)) & ~((tmp_18_i_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it32)) | ((tmp_18_i_fu_262_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_0 == ap_sig_ioackin_cmp_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st36_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st36_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign OP1_V_1_i_fu_372_p2 = (p_Val2_8_reg_998 + tmp_22_i_fu_365_p3);

assign OP1_V_3_fu_339_p1 = $signed(s_M_real_V_fu_298_p1);

assign OP1_V_4_fu_349_p1 = $signed(s_M_imag_V_fu_302_p4);

assign OP2_V_3_cast_fu_892_p1 = ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it30;

assign OP2_V_fu_254_p1 = $signed(factor_V_dout);


always @ (ap_CS_fsm) begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_start or ap_done_reg or factor_V_empty_n or nL_empty_n) begin
    ap_sig_bdd_63 = ((factor_V_empty_n == ap_const_logic_0) | (nL_empty_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_75 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (prealign_V_TVALID or sig_TVALID or tmp_18_i_fu_262_p2) begin
    ap_sig_bdd_85 = (((prealign_V_TVALID == ap_const_logic_0) & ~(tmp_18_i_fu_262_p2 == ap_const_lv1_0)) | (~(tmp_18_i_fu_262_p2 == ap_const_lv1_0) & (sig_TVALID == ap_const_logic_0)));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_965 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32 or ap_reg_ppiten_pp0_it33) begin
    ap_sig_bdd_991 = (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33));
end


always @ (cmp_TREADY or ap_sig_bdd_85 or ap_reg_ppiten_pp0_it0) begin
    ap_sig_bdd_992 = (~(ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == cmp_TREADY));
end

assign cmp_TDATA = {{p_Val2_32_fu_957_p2}, {p_Val2_31_fu_929_p2}};

assign dRes_V_1_fu_777_p2 = (p_Val2_20_fu_762_p3 - tmp_29_i_fu_770_p3);

assign dRes_V_fu_501_p2 = (p_Val2_13_reg_1048 - p_Val2_14_fu_494_p3);

assign grp_cmpy_complex_top_cordic_base_1_fu_244_inputData_phase_V_read = p_Val2_30_reg_1130;

assign grp_cmpy_complex_top_cordic_base_fu_238_inputData_cartesian_M_imag_V_read = {{s_M_imag_V_fu_302_p4}, {ap_const_lv5_0}};

assign grp_cmpy_complex_top_cordic_base_fu_238_inputData_cartesian_M_real_V_read = {{s_M_real_V_fu_298_p1}, {ap_const_lv5_0}};

assign grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_in_val_V_read = val_V_reg_1018;

assign grp_fu_518_p0 = ap_const_lv77_4A8E89B935;

assign grp_fu_895_p0 = OP2_V_3_cast_fu_892_p1;

assign grp_fu_901_p0 = OP2_V_3_cast_fu_892_p1;

assign i_op_assign_cast_i_fu_258_p1 = p_Val2_7_reg_227;

assign neg_mul_fu_542_p2 = (ap_const_lv77_0 - mul_reg_1069);

assign neg_ti_fu_567_p2 = (ap_const_lv20_0 - tmp_1067_fu_563_p1);

assign p_2_i_fu_466_p3 = ((tmp_1061_fu_391_p3[0:0] === 1'b1) ? p_i_fu_458_p3 : ret_V_fu_429_p4);

assign p_Result_7_i_fu_439_p3 = {{tmp_1989_i_reg_1013}, {ap_const_lv1_0}};

assign p_Val2_14_fu_494_p3 = {{tmp_1063_reg_1043}, {ap_const_lv5_0}};

assign p_Val2_16_fu_584_p2 = (tmp_145_reg_1079 ^ ap_const_lv20_80000);

assign p_Val2_17_fu_645_p3 = ((tmp_1069_fu_597_p3[0:0] === 1'b1) ? tmp_5_i_fu_635_p1 : tmp_6_i_fu_639_p2);

assign p_Val2_19_fu_738_p2 = ($signed(ap_const_lv40_0) - $signed(p_shl_cast_i_fu_734_p1));

assign p_Val2_1_fu_353_p0 = OP1_V_4_fu_349_p1;

assign p_Val2_1_fu_353_p1 = OP1_V_4_fu_349_p1;

assign p_Val2_1_fu_353_p2 = ($signed(p_Val2_1_fu_353_p0) * $signed(p_Val2_1_fu_353_p1));

assign p_Val2_20_fu_762_p3 = {{tmp_1990_i_fu_752_p4}, {tmp_1076_fu_744_p3}};

assign p_Val2_22_fu_845_p1 = $signed(tmp_1_i7_reg_1120);

assign p_Val2_26_fu_343_p0 = OP1_V_3_fu_339_p1;

assign p_Val2_26_fu_343_p1 = OP1_V_3_fu_339_p1;

assign p_Val2_26_fu_343_p2 = ($signed(p_Val2_26_fu_343_p0) * $signed(p_Val2_26_fu_343_p1));

assign p_Val2_29_fu_935_p4 = {{grp_fu_895_p2[ap_const_lv32_25 : ap_const_lv32_12]}};

assign p_Val2_30_fu_856_p2 = ($signed(tmp_8_i_fu_852_p1) + $signed(p_Val2_22_fu_845_p1));

assign p_Val2_31_fu_929_p2 = (tmp_31_i_fu_925_p1 + p_Val2_3_fu_907_p4);

assign p_Val2_32_fu_957_p2 = (tmp_33_i_fu_953_p1 + p_Val2_29_fu_935_p4);

assign p_Val2_3_fu_907_p4 = {{grp_fu_901_p2[ap_const_lv32_25 : ap_const_lv32_12]}};

assign p_Val2_3_i_fu_481_p2 = (tmp_1987_i_reg_1023 - tmp_1988_i_fu_474_p3);

assign p_Val2_9_i_fu_714_p3 = {{tmp_149_fu_708_p3}, {ap_const_lv19_0}};

assign p_Val2_i5_fu_722_p2 = (p_Val2_16_reg_1084 - p_Val2_9_i_fu_714_p3);

assign p_Val2_s_fu_972_p0 = OP2_V_reg_984;

assign p_cast2_i_fu_611_p4 = {{p_Val2_16_fu_584_p2[ap_const_lv32_13 : ap_const_lv32_1]}};

assign p_cast_i_fu_621_p1 = p_cast2_i_fu_611_p4;

assign p_i_fu_458_p3 = ((tmp_23_i_fu_446_p2[0:0] === 1'b1) ? ret_V_fu_429_p4 : ret_V_1_fu_452_p2);

assign p_neg_i2_fu_605_p2 = (ap_const_lv38_0 - tmp_i_fu_589_p3);

assign p_neg_i_fu_399_p2 = (ap_const_lv19_0 - tmp_171_tr_i_fu_387_p1);

assign p_shl_cast_i_fu_734_p1 = $signed(p_shl_i_fu_727_p3);

assign p_shl_i_fu_727_p3 = {{p_Val2_i5_reg_1110}, {ap_const_lv19_0}};

assign p_v_v_fu_557_p3 = ((ap_reg_ppstg_tmp_1064_reg_1058_pp0_it17[0:0] === 1'b1) ? tmp_1065_fu_547_p4 : tmp_1066_reg_1074);

assign qb_assign_fu_848_p2 = (tmp_7_i_reg_1125 & signbit_reg_1115);

assign r_V_fu_657_p2 = ($signed(ap_const_lv21_20000) + $signed(tmp_1_i_fu_653_p1));

assign refAtans_V_address0 = tmp_24_i_fu_486_p1;

assign ret_V_1_fu_452_p2 = (ap_const_lv12_1 + ret_V_fu_429_p4);

assign ret_V_fu_429_p4 = {{OP1_V_1_i_fu_372_p2[ap_const_lv32_10 : ap_const_lv32_5]}};

assign s_M_imag_V_fu_302_p4 = {{sig_TDATA[ap_const_lv32_13 : ap_const_lv32_A]}};

assign s_M_real_V_fu_298_p1 = sig_TDATA[9:0];

assign sincosOut_M_imag_V_fu_877_p3 = {{xout_cartesian_M_imag_V_reg_1140}, {ap_const_lv4_0}};

assign sincosOut_M_real_V_fu_870_p3 = {{xout_cartesian_M_real_V_reg_1135}, {ap_const_lv4_0}};

assign t_V_fu_381_p2 = OP1_V_1_i_fu_372_p2 << ap_const_lv18_1;

assign tmp_1057_fu_290_p1 = p_Val2_7_reg_227[11:0];

assign tmp_1058_fu_294_p1 = p_Val2_7_reg_227[1:0];

assign tmp_1059_fu_377_p1 = OP1_V_1_i_fu_372_p2[7:0];

assign tmp_1061_fu_391_p3 = OP1_V_1_i_fu_372_p2[ap_const_lv32_10];

assign tmp_1063_fu_490_p1 = grp_cmpy_complex_top_cordic_base_fu_238_ap_return[14:0];

assign tmp_1065_fu_547_p4 = {{neg_mul_fu_542_p2[ap_const_lv32_4C : ap_const_lv32_38]}};

assign tmp_1067_fu_563_p1 = p_v_v_fu_557_p3[19:0];

assign tmp_1068_fu_573_p1 = p_v_v_fu_557_p3[19:0];

assign tmp_1069_fu_597_p3 = p_Val2_16_fu_584_p2[ap_const_lv32_13];

assign tmp_1071_fu_671_p1 = r_V_fu_657_p2[17:0];

assign tmp_1074_fu_696_p2 = (tmp_1072_reg_1099 ^ ap_const_lv1_1);

assign tmp_1075_fu_701_p3 = ((tmp_2_i_fu_691_p2[0:0] === 1'b1) ? tmp_1073_reg_1104 : tmp_1074_fu_696_p2);

assign tmp_1076_fu_744_p3 = p_Val2_19_fu_738_p2[ap_const_lv32_11];

assign tmp_1078_fu_801_p3 = dRes_V_1_fu_777_p2[ap_const_lv32_4];

assign tmp_1079_fu_809_p1 = dRes_V_1_fu_777_p2[0:0];

assign tmp_1080_fu_917_p3 = grp_fu_901_p2[ap_const_lv32_11];

assign tmp_1081_fu_945_p3 = grp_fu_895_p2[ap_const_lv32_11];

assign tmp_145_fu_577_p3 = ((ap_reg_ppstg_tmp_1064_reg_1058_pp0_it17[0:0] === 1'b1) ? tmp_1068_fu_573_p1 : neg_ti_fu_567_p2);

assign tmp_146_fu_625_p4 = {{p_neg_i2_fu_605_p2[ap_const_lv32_25 : ap_const_lv32_13]}};

assign tmp_149_fu_708_p3 = ((tmp_1070_reg_1089[0:0] === 1'b1) ? tmp_1075_fu_701_p3 : tmp_1073_reg_1104);

assign tmp_171_tr_i_fu_387_p1 = t_V_fu_381_p2;

assign tmp_18_i_fu_262_p2 = ($signed(i_op_assign_cast_i_fu_258_p1) < $signed(nL_read_reg_979)? 1'b1: 1'b0);

assign tmp_1984_i_fu_405_p4 = {{p_neg_i_fu_399_p2[ap_const_lv32_8 : ap_const_lv32_1]}};

assign tmp_1985_i_fu_415_p2 = (ap_const_lv8_0 - tmp_1984_i_fu_405_p4);

assign tmp_1987_i_fu_421_p3 = ((tmp_1061_fu_391_p3[0:0] === 1'b1) ? tmp_1985_i_fu_415_p2 : tmp_1059_fu_377_p1);

assign tmp_1988_i_fu_474_p3 = {{ap_reg_ppstg_tmp_1058_reg_1008_pp0_it1}, {ap_const_lv6_0}};

assign tmp_1990_i_fu_752_p4 = {{p_Val2_19_fu_738_p2[ap_const_lv32_25 : ap_const_lv32_13]}};

assign tmp_1_i_fu_653_p1 = $signed(p_Val2_17_fu_645_p3);

assign tmp_22_i_fu_365_p3 = {{tmp_1057_reg_1003}, {ap_const_lv6_0}};

assign tmp_23_i_fu_446_p2 = (p_Result_7_i_fu_439_p3 == ap_const_lv6_0? 1'b1: 1'b0);

assign tmp_24_i_fu_486_p1 = $signed(ap_reg_ppstg_p_2_i_reg_1028_pp0_it8);

assign tmp_26_i_fu_506_p3 = {{dRes_V_fu_501_p2}, {ap_const_lv18_0}};

assign tmp_29_i_fu_770_p3 = {{ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it20}, {ap_const_lv12_0}};

assign tmp_2_i_fu_691_p2 = (tmp_1071_reg_1094 == ap_const_lv18_0? 1'b1: 1'b0);

assign tmp_31_i_fu_925_p1 = tmp_1080_fu_917_p3;

assign tmp_33_i_fu_953_p1 = tmp_1081_fu_945_p3;

assign tmp_3_i2_fu_813_p2 = (tmp_1079_fu_809_p1 | tmp_1078_fu_801_p3);

assign tmp_4_i1_fu_819_p4 = {{dRes_V_1_fu_777_p2[ap_const_lv32_3 : ap_const_lv32_1]}};

assign tmp_5_i_fu_635_p1 = tmp_146_fu_625_p4;

assign tmp_6_i1_fu_829_p4 = {{{{ap_const_lv16_0}, {tmp_4_i1_fu_819_p4}}}, {tmp_3_i2_fu_813_p2}};

assign tmp_6_i_fu_639_p2 = (ap_const_lv20_0 - p_cast_i_fu_621_p1);

assign tmp_7_i_fu_839_p2 = (tmp_6_i1_fu_829_p4 != ap_const_lv20_0? 1'b1: 1'b0);

assign tmp_8_i_fu_852_p1 = qb_assign_fu_848_p2;

assign tmp_fu_273_p1 = prealign_V_TDATA[17:0];

assign tmp_i_fu_589_p3 = {{p_Val2_16_fu_584_p2}, {ap_const_lv18_0}};

assign val_V_fu_359_p2 = (p_Val2_26_fu_343_p2 + p_Val2_1_fu_353_p2);

assign x_fu_267_p2 = (p_Val2_7_reg_227 + ap_const_lv31_1);


endmodule //cmpy_complex_top_Loop_2_proc

