<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.355+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_BREADY' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.203+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWUSER' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.191+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWREGION' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.181+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWQOS' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.160+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWPROT' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.145+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWCACHE' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.136+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWLOCK' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.120+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWBURST' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.109+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWSIZE' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.096+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWLEN' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.085+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWID' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.073+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWADDR' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.062+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_3/m_axi_gmem_AWVALID' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:04.043+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARUSER' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:03.654+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARREGION' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:03.644+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARQOS' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:03.630+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARPROT' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:03.616+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARCACHE' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:03.604+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLOCK' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:03.592+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARBURST' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:03.577+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARSIZE' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:03.563+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARLEN' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:03.548+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARID' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:03.535+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARADDR' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:03.515+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_1/m_axi_gmem_ARVALID' to 0." projectName="test" solutionName="solution1" date="2023-11-28T22:20:03.496+0000" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set a_group [add_wave_group a(axi_master) -into $cinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $a_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $a_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $a_group]&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set a_group [add_wave_group a(axi_slave) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_BRESP -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_BREADY -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_BVALID -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_RRESP -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_RDATA -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_RREADY -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_RVALID -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_ARREADY -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_ARVALID -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_ARADDR -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_WSTRB -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_WDATA -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_WREADY -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_WVALID -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_AWREADY -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_AWVALID -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/s_axi_control_AWADDR -into $a_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_example_top/AESL_inst_example/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_example_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/LENGTH_a -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/LENGTH_gmem -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_a_group [add_wave_group a(axi_master) -into $tbcinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_a_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_a_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_a_group]&#xD;&#xA;## add_wave /apatb_example_top/gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_a_group [add_wave_group a(axi_slave) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_example_top/control_BRESP -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_BREADY -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_BVALID -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_RRESP -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_RDATA -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_RREADY -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_RVALID -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_ARREADY -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_ARVALID -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_ARADDR -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_WSTRB -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_WDATA -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_WREADY -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_WVALID -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_AWREADY -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_AWVALID -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_example_top/control_AWADDR -into $tb_a_group -radix hex&#xD;&#xA;## save_wave_config example.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;2245000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 2305 ns : File &quot;C:/Users/Rui/Rui/MSc_Dissertation/SoC/accelerator/test/solution1/sim/verilog/example.autotb.v&quot; Line 481&#xD;&#xA;## quit" projectName="test" solutionName="solution1" date="2023-11-28T22:21:16.782+0000" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
