
DIO.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003a8  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000041c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000015  00800060  00800060  0000041c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000041c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000044c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000078  00000000  00000000  00000488  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b74  00000000  00000000  00000500  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000006b7  00000000  00000000  00001074  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000471  00000000  00000000  0000172b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000d8  00000000  00000000  00001b9c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004ca  00000000  00000000  00001c74  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000298  00000000  00000000  0000213e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000058  00000000  00000000  000023d6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	20 e0       	ldi	r18, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a5 37       	cpi	r26, 0x75	; 117
  6c:	b2 07       	cpc	r27, r18
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 6e 01 	call	0x2dc	; 0x2dc <main>
  74:	0c 94 d2 01 	jmp	0x3a4	; 0x3a4 <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <Dio_ReadChannel>:
#include "Dio.h"
static u8 ret;
static u8 check_error;
Dio_LevelType Dio_ReadChannel(const channel * RW_channel) //struct > pin num , base address >> user input
{
 if ((RW_channel->base_addres) > INVALID_MIN_INDEX && (RW_channel->base_addres) < INVALID_MAX_INDEX)
  7c:	dc 01       	movw	r26, r24
  7e:	11 96       	adiw	r26, 0x01	; 1
  80:	ec 91       	ld	r30, X
  82:	11 97       	sbiw	r26, 0x01	; 1
  84:	20 ed       	ldi	r18, 0xD0	; 208
  86:	2e 0f       	add	r18, r30
  88:	2c 30       	cpi	r18, 0x0C	; 12
  8a:	b0 f4       	brcc	.+44     	; 0xb8 <Dio_ReadChannel+0x3c>
 {
  ret=((*(volatile port_base*)(RW_channel->base_addres)) & (1<<(RW_channel->pin_num)))>>(RW_channel->pin_num);
  8c:	f0 e0       	ldi	r31, 0x00	; 0
  8e:	20 81       	ld	r18, Z
  90:	4c 91       	ld	r20, X
  92:	81 e0       	ldi	r24, 0x01	; 1
  94:	90 e0       	ldi	r25, 0x00	; 0
  96:	04 2e       	mov	r0, r20
  98:	02 c0       	rjmp	.+4      	; 0x9e <Dio_ReadChannel+0x22>
  9a:	88 0f       	add	r24, r24
  9c:	99 1f       	adc	r25, r25
  9e:	0a 94       	dec	r0
  a0:	e2 f7       	brpl	.-8      	; 0x9a <Dio_ReadChannel+0x1e>
  a2:	30 e0       	ldi	r19, 0x00	; 0
  a4:	82 23       	and	r24, r18
  a6:	93 23       	and	r25, r19
  a8:	02 c0       	rjmp	.+4      	; 0xae <Dio_ReadChannel+0x32>
  aa:	95 95       	asr	r25
  ac:	87 95       	ror	r24
  ae:	4a 95       	dec	r20
  b0:	e2 f7       	brpl	.-8      	; 0xaa <Dio_ReadChannel+0x2e>
  b2:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <ret>
  b6:	02 c0       	rjmp	.+4      	; 0xbc <Dio_ReadChannel+0x40>
 }
 else check_error=READ_CHANNEL;
  b8:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <_edata>
 return ret;
}
  bc:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <ret>
  c0:	08 95       	ret

000000c2 <Dio_WriteChannel>:

void Dio_WriteChannel(const channel * RW_channel, Dio_LevelType Level)
{
  if ((RW_channel->base_addres) > INVALID_MIN_INDEX && (RW_channel->base_addres) < INVALID_MAX_INDEX && Level <= STD_HIGH)
  c2:	dc 01       	movw	r26, r24
  c4:	11 96       	adiw	r26, 0x01	; 1
  c6:	ec 91       	ld	r30, X
  c8:	11 97       	sbiw	r26, 0x01	; 1
  ca:	20 ed       	ldi	r18, 0xD0	; 208
  cc:	2e 0f       	add	r18, r30
  ce:	2c 30       	cpi	r18, 0x0C	; 12
  d0:	20 f5       	brcc	.+72     	; 0x11a <Dio_WriteChannel+0x58>
  d2:	62 30       	cpi	r22, 0x02	; 2
  d4:	10 f5       	brcc	.+68     	; 0x11a <Dio_WriteChannel+0x58>
  {
	  if (Level == STD_HIGH)
  d6:	61 30       	cpi	r22, 0x01	; 1
  d8:	79 f4       	brne	.+30     	; 0xf8 <Dio_WriteChannel+0x36>
	  {
		(*(volatile port_base*)(RW_channel->base_addres)) |= (1<<(RW_channel->pin_num));  
  da:	f0 e0       	ldi	r31, 0x00	; 0
  dc:	40 81       	ld	r20, Z
  de:	21 e0       	ldi	r18, 0x01	; 1
  e0:	30 e0       	ldi	r19, 0x00	; 0
  e2:	b9 01       	movw	r22, r18
  e4:	0c 90       	ld	r0, X
  e6:	02 c0       	rjmp	.+4      	; 0xec <Dio_WriteChannel+0x2a>
  e8:	66 0f       	add	r22, r22
  ea:	77 1f       	adc	r23, r23
  ec:	0a 94       	dec	r0
  ee:	e2 f7       	brpl	.-8      	; 0xe8 <Dio_WriteChannel+0x26>
  f0:	cb 01       	movw	r24, r22
  f2:	84 2b       	or	r24, r20
  f4:	80 83       	st	Z, r24
  f6:	08 95       	ret
	  }
	  else
	  {
        (*(volatile port_base*)(RW_channel->base_addres)) &=~ (1<<(RW_channel->pin_num));
  f8:	f0 e0       	ldi	r31, 0x00	; 0
  fa:	40 81       	ld	r20, Z
  fc:	21 e0       	ldi	r18, 0x01	; 1
  fe:	30 e0       	ldi	r19, 0x00	; 0
 100:	b9 01       	movw	r22, r18
 102:	dc 01       	movw	r26, r24
 104:	0c 90       	ld	r0, X
 106:	02 c0       	rjmp	.+4      	; 0x10c <Dio_WriteChannel+0x4a>
 108:	66 0f       	add	r22, r22
 10a:	77 1f       	adc	r23, r23
 10c:	0a 94       	dec	r0
 10e:	e2 f7       	brpl	.-8      	; 0x108 <Dio_WriteChannel+0x46>
 110:	cb 01       	movw	r24, r22
 112:	80 95       	com	r24
 114:	84 23       	and	r24, r20
 116:	80 83       	st	Z, r24
 118:	08 95       	ret
	  }
  }
  else check_error=WRITE_CHANNEL; 
 11a:	81 e0       	ldi	r24, 0x01	; 1
 11c:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>
 120:	08 95       	ret

00000122 <Dio_ReadPort>:
}

Dio_LevelType Dio_ReadPort(Dio_PortType PortId)
{
   if (PortId<INVALID_MAX_INDEX && PortId > INVALID_MIN_INDEX)
 122:	9c 01       	movw	r18, r24
 124:	20 53       	subi	r18, 0x30	; 48
 126:	31 09       	sbc	r19, r1
 128:	2c 30       	cpi	r18, 0x0C	; 12
 12a:	31 05       	cpc	r19, r1
 12c:	28 f4       	brcc	.+10     	; 0x138 <Dio_ReadPort+0x16>
   {
	ret=(*(volatile port_base*)(PortId));  
 12e:	fc 01       	movw	r30, r24
 130:	80 81       	ld	r24, Z
 132:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <ret>
 136:	03 c0       	rjmp	.+6      	; 0x13e <Dio_ReadPort+0x1c>
   }
   else check_error=READ_PORT ;
 138:	82 e0       	ldi	r24, 0x02	; 2
 13a:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>
return ret;
}
 13e:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <ret>
 142:	08 95       	ret

00000144 <Dio_WritePort>:



void Dio_WritePort(Dio_PortType PortId, Dio_PortLevelType Level)
{
   if ((PortId<INVALID_MAX_INDEX && PortId > INVALID_MIN_INDEX) && Level <=STD_HIGH)
 144:	9c 01       	movw	r18, r24
 146:	20 53       	subi	r18, 0x30	; 48
 148:	31 09       	sbc	r19, r1
 14a:	2c 30       	cpi	r18, 0x0C	; 12
 14c:	31 05       	cpc	r19, r1
 14e:	58 f4       	brcc	.+22     	; 0x166 <Dio_WritePort+0x22>
 150:	62 30       	cpi	r22, 0x02	; 2
 152:	48 f4       	brcc	.+18     	; 0x166 <Dio_WritePort+0x22>
   {
	   if (Level==STD_HIGH)
 154:	61 30       	cpi	r22, 0x01	; 1
 156:	21 f4       	brne	.+8      	; 0x160 <Dio_WritePort+0x1c>
	   {
		   (*(volatile port_base*)(PortId))=0xFF;
 158:	2f ef       	ldi	r18, 0xFF	; 255
 15a:	fc 01       	movw	r30, r24
 15c:	20 83       	st	Z, r18
 15e:	08 95       	ret
	   }
	   else (*(volatile port_base*)(PortId))=0x00;
 160:	fc 01       	movw	r30, r24
 162:	10 82       	st	Z, r1
 164:	08 95       	ret
   }
   else check_error=WRITE_PORT;
 166:	83 e0       	ldi	r24, 0x03	; 3
 168:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>
 16c:	08 95       	ret

0000016e <Dio_ReadChannelGroup>:
}

Dio_PortLevelType Dio_ReadChannelGroup(const Dio_ChannelGroupType * ChannelGroupIdPtr) // why he put that struct const !!?
{
	if ((ChannelGroupIdPtr->port<INVALID_MAX_INDEX) && (ChannelGroupIdPtr->port>INVALID_MIN_INDEX))
 16e:	dc 01       	movw	r26, r24
 170:	15 96       	adiw	r26, 0x05	; 5
 172:	ed 91       	ld	r30, X+
 174:	fc 91       	ld	r31, X
 176:	16 97       	sbiw	r26, 0x06	; 6
 178:	9f 01       	movw	r18, r30
 17a:	20 53       	subi	r18, 0x30	; 48
 17c:	31 09       	sbc	r19, r1
 17e:	2c 30       	cpi	r18, 0x0C	; 12
 180:	31 05       	cpc	r19, r1
 182:	10 f5       	brcc	.+68     	; 0x1c8 <Dio_ReadChannelGroup+0x5a>
	{
		ret=((*(volatile port_base*)(ChannelGroupIdPtr->port)) & ((ChannelGroupIdPtr->mask) << (ChannelGroupIdPtr->offset))) >> (ChannelGroupIdPtr->offset);
 184:	40 81       	ld	r20, Z
 186:	14 96       	adiw	r26, 0x04	; 4
 188:	2c 91       	ld	r18, X
 18a:	14 97       	sbiw	r26, 0x04	; 4
 18c:	8d 91       	ld	r24, X+
 18e:	9d 91       	ld	r25, X+
 190:	0d 90       	ld	r0, X+
 192:	bc 91       	ld	r27, X
 194:	a0 2d       	mov	r26, r0
 196:	02 2e       	mov	r0, r18
 198:	04 c0       	rjmp	.+8      	; 0x1a2 <Dio_ReadChannelGroup+0x34>
 19a:	88 0f       	add	r24, r24
 19c:	99 1f       	adc	r25, r25
 19e:	aa 1f       	adc	r26, r26
 1a0:	bb 1f       	adc	r27, r27
 1a2:	0a 94       	dec	r0
 1a4:	d2 f7       	brpl	.-12     	; 0x19a <Dio_ReadChannelGroup+0x2c>
 1a6:	50 e0       	ldi	r21, 0x00	; 0
 1a8:	60 e0       	ldi	r22, 0x00	; 0
 1aa:	70 e0       	ldi	r23, 0x00	; 0
 1ac:	84 23       	and	r24, r20
 1ae:	95 23       	and	r25, r21
 1b0:	a6 23       	and	r26, r22
 1b2:	b7 23       	and	r27, r23
 1b4:	04 c0       	rjmp	.+8      	; 0x1be <Dio_ReadChannelGroup+0x50>
 1b6:	b6 95       	lsr	r27
 1b8:	a7 95       	ror	r26
 1ba:	97 95       	ror	r25
 1bc:	87 95       	ror	r24
 1be:	2a 95       	dec	r18
 1c0:	d2 f7       	brpl	.-12     	; 0x1b6 <Dio_ReadChannelGroup+0x48>
 1c2:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <ret>
 1c6:	03 c0       	rjmp	.+6      	; 0x1ce <Dio_ReadChannelGroup+0x60>
	}
	else check_error=READ_CHANNEL_GROUP;
 1c8:	84 e0       	ldi	r24, 0x04	; 4
 1ca:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>

return ret;
}
 1ce:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <ret>
 1d2:	08 95       	ret

000001d4 <Dio_WriteChannelGroup>:

void Dio_WriteChannelGroup(const Dio_ChannelGroupType *ChannelGroupIdPtr, Dio_PortLevelType Level)
{
 1d4:	ef 92       	push	r14
 1d6:	ff 92       	push	r15
 1d8:	0f 93       	push	r16
 1da:	1f 93       	push	r17
 1dc:	cf 93       	push	r28
 1de:	df 93       	push	r29
	if (Level <= STD_HIGH && (ChannelGroupIdPtr->port<INVALID_MAX_INDEX) && (ChannelGroupIdPtr->port>INVALID_MIN_INDEX))
 1e0:	62 30       	cpi	r22, 0x02	; 2
 1e2:	c8 f5       	brcc	.+114    	; 0x256 <Dio_WriteChannelGroup+0x82>
 1e4:	dc 01       	movw	r26, r24
 1e6:	15 96       	adiw	r26, 0x05	; 5
 1e8:	ed 91       	ld	r30, X+
 1ea:	fc 91       	ld	r31, X
 1ec:	16 97       	sbiw	r26, 0x06	; 6
 1ee:	9f 01       	movw	r18, r30
 1f0:	20 53       	subi	r18, 0x30	; 48
 1f2:	31 09       	sbc	r19, r1
 1f4:	2c 30       	cpi	r18, 0x0C	; 12
 1f6:	31 05       	cpc	r19, r1
 1f8:	70 f5       	brcc	.+92     	; 0x256 <Dio_WriteChannelGroup+0x82>
	{
		if (Level==STD_HIGH)
 1fa:	61 30       	cpi	r22, 0x01	; 1
 1fc:	a9 f4       	brne	.+42     	; 0x228 <Dio_WriteChannelGroup+0x54>
		{
			(*(volatile port_base*)(ChannelGroupIdPtr->port)) |= ((ChannelGroupIdPtr->mask)<<ChannelGroupIdPtr->offset);
 1fe:	20 81       	ld	r18, Z
 200:	4d 91       	ld	r20, X+
 202:	5d 91       	ld	r21, X+
 204:	6d 91       	ld	r22, X+
 206:	7c 91       	ld	r23, X
 208:	7a 01       	movw	r14, r20
 20a:	8b 01       	movw	r16, r22
 20c:	ec 01       	movw	r28, r24
 20e:	0c 80       	ldd	r0, Y+4	; 0x04
 210:	04 c0       	rjmp	.+8      	; 0x21a <Dio_WriteChannelGroup+0x46>
 212:	ee 0c       	add	r14, r14
 214:	ff 1c       	adc	r15, r15
 216:	00 1f       	adc	r16, r16
 218:	11 1f       	adc	r17, r17
 21a:	0a 94       	dec	r0
 21c:	d2 f7       	brpl	.-12     	; 0x212 <Dio_WriteChannelGroup+0x3e>
 21e:	d8 01       	movw	r26, r16
 220:	c7 01       	movw	r24, r14
 222:	82 2b       	or	r24, r18
 224:	80 83       	st	Z, r24
 226:	1a c0       	rjmp	.+52     	; 0x25c <Dio_WriteChannelGroup+0x88>
		}
		else
		{
			(*(volatile port_base*)(ChannelGroupIdPtr->port)) &=~((ChannelGroupIdPtr->mask)<<ChannelGroupIdPtr->offset);
 228:	20 81       	ld	r18, Z
 22a:	dc 01       	movw	r26, r24
 22c:	4d 91       	ld	r20, X+
 22e:	5d 91       	ld	r21, X+
 230:	6d 91       	ld	r22, X+
 232:	7c 91       	ld	r23, X
 234:	7a 01       	movw	r14, r20
 236:	8b 01       	movw	r16, r22
 238:	ec 01       	movw	r28, r24
 23a:	0c 80       	ldd	r0, Y+4	; 0x04
 23c:	04 c0       	rjmp	.+8      	; 0x246 <Dio_WriteChannelGroup+0x72>
 23e:	ee 0c       	add	r14, r14
 240:	ff 1c       	adc	r15, r15
 242:	00 1f       	adc	r16, r16
 244:	11 1f       	adc	r17, r17
 246:	0a 94       	dec	r0
 248:	d2 f7       	brpl	.-12     	; 0x23e <Dio_WriteChannelGroup+0x6a>
 24a:	d8 01       	movw	r26, r16
 24c:	c7 01       	movw	r24, r14
 24e:	80 95       	com	r24
 250:	82 23       	and	r24, r18
 252:	80 83       	st	Z, r24
 254:	03 c0       	rjmp	.+6      	; 0x25c <Dio_WriteChannelGroup+0x88>
		}
	}
	else check_error=WRITE_CHANNEL_GROUP;  
 256:	85 e0       	ldi	r24, 0x05	; 5
 258:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>
}
 25c:	df 91       	pop	r29
 25e:	cf 91       	pop	r28
 260:	1f 91       	pop	r17
 262:	0f 91       	pop	r16
 264:	ff 90       	pop	r15
 266:	ef 90       	pop	r14
 268:	08 95       	ret

0000026a <Dio_FlipChannel>:

Dio_LevelType Dio_FlipChannel(const channel * RW_channel)
{
 26a:	dc 01       	movw	r26, r24
  if ((RW_channel->base_addres) > INVALID_MIN_INDEX && (RW_channel->base_addres) < INVALID_MAX_INDEX)
 26c:	11 96       	adiw	r26, 0x01	; 1
 26e:	ec 91       	ld	r30, X
 270:	11 97       	sbiw	r26, 0x01	; 1
 272:	80 ed       	ldi	r24, 0xD0	; 208
 274:	8e 0f       	add	r24, r30
 276:	8c 30       	cpi	r24, 0x0C	; 12
 278:	40 f5       	brcc	.+80     	; 0x2ca <Dio_FlipChannel+0x60>
  {
	 ret=((*(volatile port_base*)(RW_channel->base_addres)) & (1<<(RW_channel->pin_num)))>>(RW_channel->pin_num);
 27a:	f0 e0       	ldi	r31, 0x00	; 0
 27c:	90 81       	ld	r25, Z
 27e:	4c 91       	ld	r20, X
 280:	21 e0       	ldi	r18, 0x01	; 1
 282:	30 e0       	ldi	r19, 0x00	; 0
 284:	04 2e       	mov	r0, r20
 286:	02 c0       	rjmp	.+4      	; 0x28c <Dio_FlipChannel+0x22>
 288:	22 0f       	add	r18, r18
 28a:	33 1f       	adc	r19, r19
 28c:	0a 94       	dec	r0
 28e:	e2 f7       	brpl	.-8      	; 0x288 <Dio_FlipChannel+0x1e>
 290:	89 2f       	mov	r24, r25
 292:	90 e0       	ldi	r25, 0x00	; 0
 294:	82 23       	and	r24, r18
 296:	93 23       	and	r25, r19
 298:	02 c0       	rjmp	.+4      	; 0x29e <Dio_FlipChannel+0x34>
 29a:	95 95       	asr	r25
 29c:	87 95       	ror	r24
 29e:	4a 95       	dec	r20
 2a0:	e2 f7       	brpl	.-8      	; 0x29a <Dio_FlipChannel+0x30>
 2a2:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <ret>
	  	  if (ret == STD_LOW)
 2a6:	81 11       	cpse	r24, r1
 2a8:	07 c0       	rjmp	.+14     	; 0x2b8 <Dio_FlipChannel+0x4e>
	  	  {
		  	  (*(volatile port_base*)(RW_channel->base_addres)) |= (1<<(RW_channel->pin_num));
 2aa:	80 81       	ld	r24, Z
 2ac:	28 2b       	or	r18, r24
 2ae:	20 83       	st	Z, r18
			ret=STD_HIGH;
 2b0:	81 e0       	ldi	r24, 0x01	; 1
 2b2:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <ret>
 2b6:	0c c0       	rjmp	.+24     	; 0x2d0 <Dio_FlipChannel+0x66>
	  	  }
	  	  else if (ret==STD_HIGH)
 2b8:	81 30       	cpi	r24, 0x01	; 1
 2ba:	51 f4       	brne	.+20     	; 0x2d0 <Dio_FlipChannel+0x66>
	  	  {
		  	  (*(volatile port_base*)(RW_channel->base_addres)) &=~ (1<<(RW_channel->pin_num));
 2bc:	80 81       	ld	r24, Z
 2be:	20 95       	com	r18
 2c0:	28 23       	and	r18, r24
 2c2:	20 83       	st	Z, r18
				ret=STD_LOW;
 2c4:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <ret>
 2c8:	03 c0       	rjmp	.+6      	; 0x2d0 <Dio_FlipChannel+0x66>
	  	  }	
	
  }
else check_error=FLIP_CHANNEL;
 2ca:	81 e1       	ldi	r24, 0x11	; 17
 2cc:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>

  return ret;
}
 2d0:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <ret>
 2d4:	08 95       	ret

000002d6 <error_ret>:
  u8 error_ret()
  {
	  return check_error;
  }                
 2d6:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <_edata>
 2da:	08 95       	ret

000002dc <main>:
Dio_ChannelGroupType myobj_w_g; // write channel group struct

u8 x;
int main(void)
{
	myobj_w.base_addres=WRITE_PORT_B;
 2dc:	ec e6       	ldi	r30, 0x6C	; 108
 2de:	f0 e0       	ldi	r31, 0x00	; 0
 2e0:	88 e3       	ldi	r24, 0x38	; 56
 2e2:	81 83       	std	Z+1, r24	; 0x01
	myobj_w.pin_num=3;
 2e4:	83 e0       	ldi	r24, 0x03	; 3
 2e6:	80 83       	st	Z, r24
	
	myobj_r.base_addres=READ_PORT_A;
 2e8:	ea e6       	ldi	r30, 0x6A	; 106
 2ea:	f0 e0       	ldi	r31, 0x00	; 0
 2ec:	99 e3       	ldi	r25, 0x39	; 57
 2ee:	91 83       	std	Z+1, r25	; 0x01
	myobj_r.pin_num=3;
 2f0:	80 83       	st	Z, r24
	
	myobj_r_g.mask=0x06;
 2f2:	e3 e6       	ldi	r30, 0x63	; 99
 2f4:	f0 e0       	ldi	r31, 0x00	; 0
 2f6:	46 e0       	ldi	r20, 0x06	; 6
 2f8:	50 e0       	ldi	r21, 0x00	; 0
 2fa:	60 e0       	ldi	r22, 0x00	; 0
 2fc:	70 e0       	ldi	r23, 0x00	; 0
 2fe:	40 83       	st	Z, r20
 300:	51 83       	std	Z+1, r21	; 0x01
 302:	62 83       	std	Z+2, r22	; 0x02
 304:	73 83       	std	Z+3, r23	; 0x03
	myobj_r_g.offset=1;
 306:	81 e0       	ldi	r24, 0x01	; 1
 308:	84 83       	std	Z+4, r24	; 0x04
	myobj_r_g.port=READ_PORT_A;
 30a:	29 e3       	ldi	r18, 0x39	; 57
 30c:	30 e0       	ldi	r19, 0x00	; 0
 30e:	36 83       	std	Z+6, r19	; 0x06
 310:	25 83       	std	Z+5, r18	; 0x05
	
	myobj_w_g.mask=0x06;
 312:	ee e6       	ldi	r30, 0x6E	; 110
 314:	f0 e0       	ldi	r31, 0x00	; 0
 316:	40 83       	st	Z, r20
 318:	51 83       	std	Z+1, r21	; 0x01
 31a:	62 83       	std	Z+2, r22	; 0x02
 31c:	73 83       	std	Z+3, r23	; 0x03
	myobj_w_g.offset=1;
 31e:	84 83       	std	Z+4, r24	; 0x04
	myobj_w_g.port=WRITE_PORT_B;
 320:	88 e3       	ldi	r24, 0x38	; 56
 322:	90 e0       	ldi	r25, 0x00	; 0
 324:	96 83       	std	Z+6, r25	; 0x06
 326:	85 83       	std	Z+5, r24	; 0x05
	
   DDRA=0x00;
 328:	1a ba       	out	0x1a, r1	; 26
   DDRB=0xFF;
 32a:	8f ef       	ldi	r24, 0xFF	; 255
 32c:	87 bb       	out	0x17, r24	; 23
 //PORTB=0b01010101;
  // Dio_WriteChannel(DIO_CHANNEL_B_0,STD_HIGH);
    while (1) 
    {
		x=Dio_ReadChannel(&myobj_r); // X = STATE OF CHANNEL 3 IN PORTA
 32e:	8a e6       	ldi	r24, 0x6A	; 106
 330:	90 e0       	ldi	r25, 0x00	; 0
 332:	0e 94 3e 00 	call	0x7c	; 0x7c <Dio_ReadChannel>
 336:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <x>
		Dio_WriteChannel(&myobj_w,STD_HIGH); // WRITE HIGH TO CHANNEL 3 IN PORTB 
 33a:	61 e0       	ldi	r22, 0x01	; 1
 33c:	8c e6       	ldi	r24, 0x6C	; 108
 33e:	90 e0       	ldi	r25, 0x00	; 0
 340:	0e 94 61 00 	call	0xc2	; 0xc2 <Dio_WriteChannel>
		Dio_WriteChannel(&myobj_w,STD_LOW); // WRITE 0 TO CHANNEL 3 IN PORT B
 344:	60 e0       	ldi	r22, 0x00	; 0
 346:	8c e6       	ldi	r24, 0x6C	; 108
 348:	90 e0       	ldi	r25, 0x00	; 0
 34a:	0e 94 61 00 	call	0xc2	; 0xc2 <Dio_WriteChannel>
		x=Dio_ReadPort(READ_PORT_A); // X = THE REG VALUE OF PORT A
 34e:	89 e3       	ldi	r24, 0x39	; 57
 350:	90 e0       	ldi	r25, 0x00	; 0
 352:	0e 94 91 00 	call	0x122	; 0x122 <Dio_ReadPort>
 356:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <x>
		Dio_WritePort(WRITE_PORT_B,STD_HIGH); // WRITE HIGH TO ALL CHANNELS IN PORTB
 35a:	61 e0       	ldi	r22, 0x01	; 1
 35c:	88 e3       	ldi	r24, 0x38	; 56
 35e:	90 e0       	ldi	r25, 0x00	; 0
 360:	0e 94 a2 00 	call	0x144	; 0x144 <Dio_WritePort>
		Dio_WritePort(WRITE_PORT_B,STD_LOW); // WRITE LOW TO ALL CHANNELS IN PORTB
 364:	60 e0       	ldi	r22, 0x00	; 0
 366:	88 e3       	ldi	r24, 0x38	; 56
 368:	90 e0       	ldi	r25, 0x00	; 0
 36a:	0e 94 a2 00 	call	0x144	; 0x144 <Dio_WritePort>
		x=Dio_ReadChannelGroup(&myobj_r_g); // READ CHANNEL 2 AND CHANNEL 3 IN PORTA
 36e:	83 e6       	ldi	r24, 0x63	; 99
 370:	90 e0       	ldi	r25, 0x00	; 0
 372:	0e 94 b7 00 	call	0x16e	; 0x16e <Dio_ReadChannelGroup>
 376:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <x>
		Dio_WriteChannelGroup(&myobj_w_g,STD_HIGH); // WRITE HIGH TO CHANNEL 2 AND CHANNEL 3 IN PORTB
 37a:	61 e0       	ldi	r22, 0x01	; 1
 37c:	8e e6       	ldi	r24, 0x6E	; 110
 37e:	90 e0       	ldi	r25, 0x00	; 0
 380:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <Dio_WriteChannelGroup>
		Dio_WriteChannelGroup(&myobj_w_g,STD_LOW); // WRITE LOW TO CHANNEL 2 AND CHANNEL 3 IN PORTB
 384:	60 e0       	ldi	r22, 0x00	; 0
 386:	8e e6       	ldi	r24, 0x6E	; 110
 388:	90 e0       	ldi	r25, 0x00	; 0
 38a:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <Dio_WriteChannelGroup>
		x=Dio_FlipChannel(&myobj_w); // INVERT CHANNEL 3 IN PORTB AND RETURN ITS NEW VALUE
 38e:	8c e6       	ldi	r24, 0x6C	; 108
 390:	90 e0       	ldi	r25, 0x00	; 0
 392:	0e 94 35 01 	call	0x26a	; 0x26a <Dio_FlipChannel>
 396:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <x>
		x=error_ret(); // CHECK ERROR FUNCTION AND RETURN ERROR CODE MAPPED IN ERROR.H FILE
 39a:	0e 94 6b 01 	call	0x2d6	; 0x2d6 <error_ret>
 39e:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <x>
 3a2:	c5 cf       	rjmp	.-118    	; 0x32e <main+0x52>

000003a4 <_exit>:
 3a4:	f8 94       	cli

000003a6 <__stop_program>:
 3a6:	ff cf       	rjmp	.-2      	; 0x3a6 <__stop_program>
