$date
	Tue Aug 15 14:26:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_4bit_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % c $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 1 % c $end
$var reg 1 " cout $end
$var reg 4 ) sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b1 !
b1 )
b1 $
b1 (
#20
b0 $
b0 (
b1 #
b1 '
#30
b10 !
b10 )
b1 $
b1 (
#40
