{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "#--- Generating XDC Constraints ---\n",
      "\n",
      "# MC1-7 (Manually Assigned Clock)\n",
      "set_property PACKAGE_PIN G17 [get_ports {clk_clock_generator}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {clk_clock_generator}]\n",
      "# MC1-118\n",
      "set_property PACKAGE_PIN A8 [get_ports {margin_pin_mc1[0]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc1[0]}]\n",
      "# MC1-117\n",
      "set_property PACKAGE_PIN H8 [get_ports {input_streaming_data_from_fpga_to_asic[0]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[0]}]\n",
      "# MC1-116\n",
      "set_property PACKAGE_PIN A9 [get_ports {input_streaming_data_from_fpga_to_asic[1]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[1]}]\n",
      "# MC1-115\n",
      "set_property PACKAGE_PIN H9 [get_ports {input_streaming_data_from_fpga_to_asic[2]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[2]}]\n",
      "# MC1-112\n",
      "set_property PACKAGE_PIN B9 [get_ports {input_streaming_data_from_fpga_to_asic[3]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[3]}]\n",
      "# MC1-111\n",
      "set_property PACKAGE_PIN G9 [get_ports {input_streaming_data_from_fpga_to_asic[4]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[4]}]\n",
      "# MC1-110\n",
      "set_property PACKAGE_PIN C9 [get_ports {input_streaming_data_from_fpga_to_asic[5]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[5]}]\n",
      "# MC1-109\n",
      "set_property PACKAGE_PIN G10 [get_ports {input_streaming_data_from_fpga_to_asic[6]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[6]}]\n",
      "# MC1-108\n",
      "set_property PACKAGE_PIN C14 [get_ports {input_streaming_data_from_fpga_to_asic[7]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[7]}]\n",
      "# MC1-107\n",
      "set_property PACKAGE_PIN H12 [get_ports {input_streaming_data_from_fpga_to_asic[8]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[8]}]\n",
      "# MC1-106\n",
      "set_property PACKAGE_PIN A10 [get_ports {input_streaming_data_from_fpga_to_asic[9]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[9]}]\n",
      "# MC1-105\n",
      "set_property PACKAGE_PIN J10 [get_ports {input_streaming_data_from_fpga_to_asic[10]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[10]}]\n",
      "# MC1-104\n",
      "set_property PACKAGE_PIN B10 [get_ports {input_streaming_data_from_fpga_to_asic[11]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[11]}]\n",
      "# MC1-103\n",
      "set_property PACKAGE_PIN J11 [get_ports {input_streaming_data_from_fpga_to_asic[12]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[12]}]\n",
      "# MC1-102\n",
      "set_property PACKAGE_PIN J14 [get_ports {input_streaming_data_from_fpga_to_asic[13]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[13]}]\n",
      "# MC1-101\n",
      "set_property PACKAGE_PIN A12 [get_ports {input_streaming_data_from_fpga_to_asic[14]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[14]}]\n",
      "# MC1-100\n",
      "set_property PACKAGE_PIN F10 [get_ports {input_streaming_data_from_fpga_to_asic[15]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[15]}]\n",
      "# MC1-99\n",
      "set_property PACKAGE_PIN F8 [get_ports {input_streaming_data_from_fpga_to_asic[16]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[16]}]\n",
      "# MC1-98\n",
      "set_property PACKAGE_PIN G11 [get_ports {input_streaming_data_from_fpga_to_asic[17]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[17]}]\n",
      "# MC1-97\n",
      "set_property PACKAGE_PIN F9 [get_ports {input_streaming_data_from_fpga_to_asic[18]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[18]}]\n",
      "# MC1-96\n",
      "set_property PACKAGE_PIN A15 [get_ports {input_streaming_data_from_fpga_to_asic[19]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[19]}]\n",
      "# MC1-95\n",
      "set_property PACKAGE_PIN A13 [get_ports {input_streaming_data_from_fpga_to_asic[20]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[20]}]\n",
      "# MC1-94\n",
      "set_property PACKAGE_PIN A14 [get_ports {input_streaming_data_from_fpga_to_asic[21]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[21]}]\n",
      "# MC1-93\n",
      "set_property PACKAGE_PIN D8 [get_ports {input_streaming_data_from_fpga_to_asic[22]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[22]}]\n",
      "# MC1-92\n",
      "set_property PACKAGE_PIN B14 [get_ports {input_streaming_data_from_fpga_to_asic[23]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[23]}]\n",
      "# MC1-91\n",
      "set_property PACKAGE_PIN D9 [get_ports {input_streaming_data_from_fpga_to_asic[24]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[24]}]\n",
      "# MC1-90\n",
      "set_property PACKAGE_PIN B15 [get_ports {input_streaming_data_from_fpga_to_asic[25]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[25]}]\n",
      "# MC1-89\n",
      "set_property PACKAGE_PIN J8 [get_ports {input_streaming_data_from_fpga_to_asic[26]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[26]}]\n",
      "# MC1-88\n",
      "set_property PACKAGE_PIN C11 [get_ports {input_streaming_data_from_fpga_to_asic[27]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[27]}]\n",
      "# MC1-87\n",
      "set_property PACKAGE_PIN D10 [get_ports {input_streaming_data_from_fpga_to_asic[28]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[28]}]\n",
      "# MC1-86\n",
      "set_property PACKAGE_PIN C12 [get_ports {input_streaming_data_from_fpga_to_asic[29]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[29]}]\n",
      "# MC1-85\n",
      "set_property PACKAGE_PIN E10 [get_ports {input_streaming_data_from_fpga_to_asic[30]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[30]}]\n",
      "# MC1-82\n",
      "set_property PACKAGE_PIN B11 [get_ports {input_streaming_data_from_fpga_to_asic[31]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[31]}]\n",
      "# MC1-81\n",
      "set_property PACKAGE_PIN E12 [get_ports {input_streaming_data_from_fpga_to_asic[32]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[32]}]\n",
      "# MC1-80\n",
      "set_property PACKAGE_PIN B12 [get_ports {input_streaming_data_from_fpga_to_asic[33]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[33]}]\n",
      "# MC1-79\n",
      "set_property PACKAGE_PIN E13 [get_ports {input_streaming_data_from_fpga_to_asic[34]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[34]}]\n",
      "# MC1-76\n",
      "set_property PACKAGE_PIN F13 [get_ports {input_streaming_data_from_fpga_to_asic[35]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[35]}]\n",
      "# MC1-75\n",
      "set_property PACKAGE_PIN D13 [get_ports {input_streaming_data_from_fpga_to_asic[36]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[36]}]\n",
      "# MC1-74\n",
      "set_property PACKAGE_PIN F14 [get_ports {input_streaming_data_from_fpga_to_asic[37]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[37]}]\n",
      "# MC1-73\n",
      "set_property PACKAGE_PIN D14 [get_ports {input_streaming_data_from_fpga_to_asic[38]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[38]}]\n",
      "# MC1-70\n",
      "set_property PACKAGE_PIN F12 [get_ports {input_streaming_data_from_fpga_to_asic[39]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[39]}]\n",
      "# MC1-69\n",
      "set_property PACKAGE_PIN H13 [get_ports {input_streaming_data_from_fpga_to_asic[40]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[40]}]\n",
      "# MC1-68\n",
      "set_property PACKAGE_PIN G12 [get_ports {input_streaming_data_from_fpga_to_asic[41]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[41]}]\n",
      "# MC1-67\n",
      "set_property PACKAGE_PIN J13 [get_ports {input_streaming_data_from_fpga_to_asic[42]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[42]}]\n",
      "# MC1-64\n",
      "set_property PACKAGE_PIN G14 [get_ports {input_streaming_data_from_fpga_to_asic[43]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[43]}]\n",
      "# MC1-63\n",
      "set_property PACKAGE_PIN D11 [get_ports {input_streaming_data_from_fpga_to_asic[44]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[44]}]\n",
      "# MC1-62\n",
      "set_property PACKAGE_PIN H14 [get_ports {input_streaming_data_from_fpga_to_asic[45]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[45]}]\n",
      "# MC1-61\n",
      "set_property PACKAGE_PIN E11 [get_ports {input_streaming_data_from_fpga_to_asic[46]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[46]}]\n",
      "# MC1-58\n",
      "set_property PACKAGE_PIN J16 [get_ports {input_streaming_data_from_fpga_to_asic[47]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[47]}]\n",
      "# MC1-57\n",
      "set_property PACKAGE_PIN K17 [get_ports {input_streaming_data_from_fpga_to_asic[48]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[48]}]\n",
      "# MC1-56\n",
      "set_property PACKAGE_PIN J15 [get_ports {input_streaming_data_from_fpga_to_asic[49]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[49]}]\n",
      "# MC1-55\n",
      "set_property PACKAGE_PIN K16 [get_ports {input_streaming_data_from_fpga_to_asic[50]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[50]}]\n",
      "# MC1-52\n",
      "set_property PACKAGE_PIN D18 [get_ports {input_streaming_data_from_fpga_to_asic[51]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[51]}]\n",
      "# MC1-51\n",
      "set_property PACKAGE_PIN G16 [get_ports {input_streaming_data_from_fpga_to_asic[52]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[52]}]\n",
      "# MC1-50\n",
      "set_property PACKAGE_PIN E18 [get_ports {input_streaming_data_from_fpga_to_asic[53]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[53]}]\n",
      "# MC1-49\n",
      "set_property PACKAGE_PIN H16 [get_ports {input_streaming_data_from_fpga_to_asic[54]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[54]}]\n",
      "# MC1-48\n",
      "set_property PACKAGE_PIN M16 [get_ports {input_streaming_data_from_fpga_to_asic[55]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[55]}]\n",
      "# MC1-47\n",
      "set_property PACKAGE_PIN L17 [get_ports {input_streaming_data_from_fpga_to_asic[56]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[56]}]\n",
      "# MC1-46\n",
      "set_property PACKAGE_PIN D20 [get_ports {input_streaming_data_from_fpga_to_asic[57]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[57]}]\n",
      "# MC1-45\n",
      "set_property PACKAGE_PIN F15 [get_ports {input_streaming_data_from_fpga_to_asic[58]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[58]}]\n",
      "# MC1-44\n",
      "set_property PACKAGE_PIN D19 [get_ports {input_streaming_data_from_fpga_to_asic[59]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[59]}]\n",
      "# MC1-43\n",
      "set_property PACKAGE_PIN G15 [get_ports {input_streaming_data_from_fpga_to_asic[60]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[60]}]\n",
      "# MC1-42\n",
      "set_property PACKAGE_PIN K18 [get_ports {input_streaming_data_from_fpga_to_asic[61]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[61]}]\n",
      "# MC1-41\n",
      "set_property PACKAGE_PIN L18 [get_ports {input_streaming_data_from_fpga_to_asic[62]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[62]}]\n",
      "# MC1-40\n",
      "set_property PACKAGE_PIN H18 [get_ports {input_streaming_data_from_fpga_to_asic[63]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[63]}]\n",
      "# MC1-39\n",
      "set_property PACKAGE_PIN J19 [get_ports {input_streaming_data_from_fpga_to_asic[64]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[64]}]\n",
      "# MC1-38\n",
      "set_property PACKAGE_PIN H17 [get_ports {input_streaming_data_from_fpga_to_asic[65]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_data_from_fpga_to_asic[65]}]\n",
      "# MC1-37\n",
      "set_property PACKAGE_PIN J18 [get_ports {input_streaming_valid_from_fpga_to_asic}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_valid_from_fpga_to_asic}]\n",
      "# MC1-36\n",
      "set_property PACKAGE_PIN K20 [get_ports {input_streaming_ready_from_asic_to_fpga}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {input_streaming_ready_from_asic_to_fpga}]\n",
      "# MC1-35\n",
      "set_property PACKAGE_PIN M17 [get_ports {start_training_signal_from_fpga_to_asic}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {start_training_signal_from_fpga_to_asic}]\n",
      "# MC1-34\n",
      "set_property PACKAGE_PIN B16 [get_ports {start_ready_from_asic_to_fpga}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {start_ready_from_asic_to_fpga}]\n",
      "# MC1-33\n",
      "set_property PACKAGE_PIN L20 [get_ports {start_inference_signal_from_fpga_to_asic}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {start_inference_signal_from_fpga_to_asic}]\n",
      "# MC1-32\n",
      "set_property PACKAGE_PIN C16 [get_ports {inferenced_label_from_asic_to_fpga}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {inferenced_label_from_asic_to_fpga}]\n",
      "# MC1-31\n",
      "set_property PACKAGE_PIN L19 [get_ports {reset_n_from_fpga_to_asic}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {reset_n_from_fpga_to_asic}]\n"
     ]
    }
   ],
   "source": [
    "import pandas as pd\n",
    "\n",
    "# 1. 데이터 로드\n",
    "try:\n",
    "    df = pd.read_csv('XEM7360.csv')\n",
    "except FileNotFoundError:\n",
    "    print(\"XEM7360.csv 파일을 찾을 수 없습니다. 파일 경로를 확인해주세요.\")\n",
    "    df = pd.DataFrame(columns=['Connector', 'Pin', 'FPGA Pin', 'Pin Attributes', 'FPGA Clock In', 'FPGA I/O', 'I/O Bank'])\n",
    "\n",
    "# ---------------------------------------------------------\n",
    "# 2. 설정 및 신호 정의\n",
    "# ---------------------------------------------------------\n",
    "\n",
    "what_mc = 'MC1'  # 사용할 커넥터\n",
    "\n",
    "# [수정됨] 클럭 신호 수동 매핑 (신호명 : 핀번호)\n",
    "# ★★★ 여기에 원하는 핀 번호를 직접 입력하세요 ★★★\n",
    "manual_clock_map = {\n",
    "    \"clk_clock_generator\": 7,   # 예: MC2-98에 할당\n",
    "}\n",
    "\n",
    "# 일반 데이터/제어 신호 정의\n",
    "regular_signals = []\n",
    "regular_signals.append(\"margin_pin_mc1[0]\")\n",
    "\n",
    "for i in range(66):\n",
    "    regular_signals.append(f\"input_streaming_data_from_fpga_to_asic[{i}]\")\n",
    "regular_signals.append(\"input_streaming_valid_from_fpga_to_asic\")\n",
    "regular_signals.append(\"input_streaming_ready_from_asic_to_fpga\")\n",
    "regular_signals.append(\"start_training_signal_from_fpga_to_asic\")\n",
    "regular_signals.append(\"start_ready_from_asic_to_fpga\")\n",
    "regular_signals.append(\"start_inference_signal_from_fpga_to_asic\")\n",
    "regular_signals.append(\"inferenced_label_from_asic_to_fpga\")\n",
    "regular_signals.append(\"reset_n_from_fpga_to_asic\")\n",
    "\n",
    "# for i in range(10): \n",
    "#     regular_signals.append(f\"margin_pin[{i}]\")\n",
    "\n",
    "\n",
    "# ---------------------------------------------------------\n",
    "# 3. 데이터 전처리 및 필터링\n",
    "# ---------------------------------------------------------\n",
    "\n",
    "df['FPGA Clock In'] = df['FPGA Clock In'].fillna(False)\n",
    "df['FPGA I/O'] = df['FPGA I/O'].fillna(False)\n",
    "df['I/O Bank'] = df['I/O Bank'].fillna(0).astype(int)\n",
    "\n",
    "# 유효한 핀 필터링 (일반 신호 할당용 후보군)\n",
    "valid_pins = df[\n",
    "    (df['Connector'] == what_mc) & \n",
    "    (df['I/O Bank'].isin([12, 15, 16, 32])) &\n",
    "    (df['FPGA I/O'].astype(str).str.upper() == 'TRUE')\n",
    "].copy()\n",
    "\n",
    "# 일반 신호는 핀 번호 역순으로 할당 (MC2-100 -> MC2-99 ...)\n",
    "valid_pins = valid_pins.sort_values(by='Pin', ascending=False)\n",
    "\n",
    "\n",
    "# ---------------------------------------------------------\n",
    "# 4. 핀 할당 로직\n",
    "# ---------------------------------------------------------\n",
    "\n",
    "used_pin_indices = [] \n",
    "xdc_output = []\n",
    "\n",
    "print(\"#--- Generating XDC Constraints ---\\n\")\n",
    "\n",
    "# --- [Step 1] 클럭 신호 수동 할당 ---\n",
    "for signal, pin_num in manual_clock_map.items():\n",
    "    # 해당 커넥터와 핀 번호에 맞는 행 찾기\n",
    "    target_pin = df[(df['Connector'] == what_mc) & (df['Pin'] == pin_num)]\n",
    "    \n",
    "    if target_pin.empty:\n",
    "        print(f\"# Error: Pin {what_mc}-{pin_num} not found in CSV for signal {signal}\")\n",
    "        continue\n",
    "    \n",
    "    # 정보 추출\n",
    "    pin_row = target_pin.iloc[0]\n",
    "    \n",
    "    # 사용된 핀으로 등록 (나중에 중복 할당 방지)\n",
    "    used_pin_indices.append(pin_row.name)\n",
    "    \n",
    "    # XDC 생성\n",
    "    xdc_output.append(f\"# {what_mc}-{pin_row['Pin']} (Manually Assigned Clock)\")\n",
    "    xdc_output.append(f\"set_property PACKAGE_PIN {pin_row['FPGA Pin']} [get_ports {{{signal}}}]\")\n",
    "    xdc_output.append(f\"set_property IOSTANDARD LVCMOS18 [get_ports {{{signal}}}]\")\n",
    "\n",
    "\n",
    "# --- [Step 2] 일반 신호 할당 ---\n",
    "\n",
    "# 1. 이미 수동으로 할당한 핀(클럭 등)은 후보에서 제외\n",
    "remaining_pins = valid_pins.drop(used_pin_indices, errors='ignore')\n",
    "\n",
    "# (참고) 남은 핀 중 클럭 가능 핀을 제외하는 코드는 주석 처리 유지 (요청사항 반영)\n",
    "# remaining_pins = remaining_pins[\n",
    "#     remaining_pins['FPGA Clock In'].astype(str).str.upper() != 'TRUE'\n",
    "# ]\n",
    "\n",
    "for signal in regular_signals:\n",
    "    if remaining_pins.empty:\n",
    "        print(f\"# Error: Not enough regular pins for {signal}!\")\n",
    "        break\n",
    "        \n",
    "    pin_row = remaining_pins.iloc[0]\n",
    "    \n",
    "    # 선택된 핀 제거 (다음 루프를 위해)\n",
    "    remaining_pins = remaining_pins.iloc[1:]\n",
    "    \n",
    "    xdc_output.append(f\"# {what_mc}-{pin_row['Pin']}\")\n",
    "    xdc_output.append(f\"set_property PACKAGE_PIN {pin_row['FPGA Pin']} [get_ports {{{signal}}}]\")\n",
    "    xdc_output.append(f\"set_property IOSTANDARD LVCMOS18 [get_ports {{{signal}}}]\")\n",
    "\n",
    "# ---------------------------------------------------------\n",
    "# 5. 결과 출력\n",
    "# ---------------------------------------------------------\n",
    "for line in xdc_output:\n",
    "    print(line)\n",
    "\n",
    "\n",
    "print('\\n\\n\\n\\n\\n\\n\\n\\n\\n\\n\\n\\n')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# MC2 에 마진 핀 할당"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "#--- Generating XDC Constraints ---\n",
      "\n",
      "# MC2-117\n",
      "set_property PACKAGE_PIN AE15 [get_ports {margin_pin_mc2[22]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[22]}]\n",
      "# MC2-115\n",
      "set_property PACKAGE_PIN AD15 [get_ports {margin_pin_mc2[21]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[21]}]\n",
      "# MC2-111\n",
      "set_property PACKAGE_PIN AF15 [get_ports {margin_pin_mc2[20]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[20]}]\n",
      "# MC2-109\n",
      "set_property PACKAGE_PIN AF14 [get_ports {margin_pin_mc2[19]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[19]}]\n",
      "# MC2-107\n",
      "set_property PACKAGE_PIN V14 [get_ports {margin_pin_mc2[18]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[18]}]\n",
      "# MC2-105\n",
      "set_property PACKAGE_PIN AB15 [get_ports {margin_pin_mc2[17]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[17]}]\n",
      "# MC2-103\n",
      "set_property PACKAGE_PIN AB14 [get_ports {margin_pin_mc2[16]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[16]}]\n",
      "# MC2-101\n",
      "set_property PACKAGE_PIN V18 [get_ports {margin_pin_mc2[15]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[15]}]\n",
      "# MC2-99\n",
      "set_property PACKAGE_PIN AC17 [get_ports {margin_pin_mc2[14]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[14]}]\n",
      "# MC2-97\n",
      "set_property PACKAGE_PIN AB17 [get_ports {margin_pin_mc2[13]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[13]}]\n",
      "# MC2-95\n",
      "set_property PACKAGE_PIN W14 [get_ports {margin_pin_mc2[12]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[12]}]\n",
      "# MC2-93\n",
      "set_property PACKAGE_PIN AF18 [get_ports {margin_pin_mc2[11]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[11]}]\n",
      "# MC2-91\n",
      "set_property PACKAGE_PIN AE18 [get_ports {margin_pin_mc2[10]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[10]}]\n",
      "# MC2-87\n",
      "set_property PACKAGE_PIN AC16 [get_ports {margin_pin_mc2[9]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[9]}]\n",
      "# MC2-85\n",
      "set_property PACKAGE_PIN AB16 [get_ports {margin_pin_mc2[8]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[8]}]\n",
      "# MC2-81\n",
      "set_property PACKAGE_PIN AA15 [get_ports {margin_pin_mc2[7]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[7]}]\n",
      "# MC2-79\n",
      "set_property PACKAGE_PIN AA14 [get_ports {margin_pin_mc2[6]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[6]}]\n",
      "# MC2-75\n",
      "set_property PACKAGE_PIN AA18 [get_ports {margin_pin_mc2[5]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[5]}]\n",
      "# MC2-73\n",
      "set_property PACKAGE_PIN AA17 [get_ports {margin_pin_mc2[4]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[4]}]\n",
      "# MC2-69\n",
      "set_property PACKAGE_PIN AF20 [get_ports {margin_pin_mc2[3]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[3]}]\n",
      "# MC2-67\n",
      "set_property PACKAGE_PIN AF19 [get_ports {margin_pin_mc2[2]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[2]}]\n",
      "# MC2-63\n",
      "set_property PACKAGE_PIN AF17 [get_ports {margin_pin_mc2[1]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[1]}]\n",
      "# MC2-61\n",
      "set_property PACKAGE_PIN AE17 [get_ports {margin_pin_mc2[0]}]\n",
      "set_property IOSTANDARD LVCMOS18 [get_ports {margin_pin_mc2[0]}]\n"
     ]
    }
   ],
   "source": [
    "import pandas as pd\n",
    "\n",
    "# 1. 데이터 로드\n",
    "try:\n",
    "    df = pd.read_csv('XEM7360.csv')\n",
    "except FileNotFoundError:\n",
    "    print(\"XEM7360.csv 파일을 찾을 수 없습니다. 파일 경로를 확인해주세요.\")\n",
    "    df = pd.DataFrame(columns=['Connector', 'Pin', 'FPGA Pin', 'Pin Attributes', 'FPGA Clock In', 'FPGA I/O', 'I/O Bank'])\n",
    "\n",
    "# ---------------------------------------------------------\n",
    "# 2. 설정 및 신호 정의\n",
    "# ---------------------------------------------------------\n",
    "\n",
    "what_mc = 'MC2'  # 사용할 커넥터\n",
    "\n",
    "# [수정됨] 클럭 신호 수동 매핑 (신호명 : 핀번호)\n",
    "# ★★★ 여기에 원하는 핀 번호를 직접 입력하세요 ★★★\n",
    "manual_clock_map = {\n",
    "}\n",
    "\n",
    "# 일반 데이터/제어 신호 정의\n",
    "regular_signals = []\n",
    "\n",
    "for i in range(22, -1, -1):\n",
    "    regular_signals.append(f\"margin_pin_mc2[{i}]\")\n",
    "\n",
    "# for i in range(10): \n",
    "#     regular_signals.append(f\"margin_pin[{i}]\")\n",
    "\n",
    "\n",
    "# ---------------------------------------------------------\n",
    "# 3. 데이터 전처리 및 필터링\n",
    "# ---------------------------------------------------------\n",
    "\n",
    "df['FPGA Clock In'] = df['FPGA Clock In'].fillna(False)\n",
    "df['FPGA I/O'] = df['FPGA I/O'].fillna(False)\n",
    "df['I/O Bank'] = df['I/O Bank'].fillna(0).astype(int)\n",
    "\n",
    "# 유효한 핀 필터링 (일반 신호 할당용 후보군)\n",
    "valid_pins = df[\n",
    "    (df['Connector'] == what_mc) & \n",
    "    (df['I/O Bank'].isin([12, 15, 16, 32])) &\n",
    "    (df['FPGA I/O'].astype(str).str.upper() == 'TRUE') &\n",
    "    (df['Pin']%2 == 1)\n",
    "].copy()\n",
    "\n",
    "# 일반 신호는 핀 번호 역순으로 할당 (MC2-100 -> MC2-99 ...)\n",
    "valid_pins = valid_pins.sort_values(by='Pin', ascending=False)\n",
    "\n",
    "\n",
    "# ---------------------------------------------------------\n",
    "# 4. 핀 할당 로직\n",
    "# ---------------------------------------------------------\n",
    "\n",
    "used_pin_indices = [] \n",
    "xdc_output = []\n",
    "\n",
    "print(\"#--- Generating XDC Constraints ---\\n\")\n",
    "\n",
    "# --- [Step 1] 클럭 신호 수동 할당 ---\n",
    "for signal, pin_num in manual_clock_map.items():\n",
    "    # 해당 커넥터와 핀 번호에 맞는 행 찾기\n",
    "    target_pin = df[(df['Connector'] == what_mc) & (df['Pin'] == pin_num)]\n",
    "    \n",
    "    if target_pin.empty:\n",
    "        print(f\"# Error: Pin {what_mc}-{pin_num} not found in CSV for signal {signal}\")\n",
    "        continue\n",
    "    \n",
    "    # 정보 추출\n",
    "    pin_row = target_pin.iloc[0]\n",
    "    \n",
    "    # 사용된 핀으로 등록 (나중에 중복 할당 방지)\n",
    "    used_pin_indices.append(pin_row.name)\n",
    "    \n",
    "    # XDC 생성\n",
    "    xdc_output.append(f\"# {what_mc}-{pin_row['Pin']} (Manually Assigned Clock)\")\n",
    "    xdc_output.append(f\"set_property PACKAGE_PIN {pin_row['FPGA Pin']} [get_ports {{{signal}}}]\")\n",
    "    xdc_output.append(f\"set_property IOSTANDARD LVCMOS18 [get_ports {{{signal}}}]\")\n",
    "\n",
    "\n",
    "# --- [Step 2] 일반 신호 할당 ---\n",
    "\n",
    "# 1. 이미 수동으로 할당한 핀(클럭 등)은 후보에서 제외\n",
    "remaining_pins = valid_pins.drop(used_pin_indices, errors='ignore')\n",
    "\n",
    "# (참고) 남은 핀 중 클럭 가능 핀을 제외하는 코드는 주석 처리 유지 (요청사항 반영)\n",
    "# remaining_pins = remaining_pins[\n",
    "#     remaining_pins['FPGA Clock In'].astype(str).str.upper() != 'TRUE'\n",
    "# ]\n",
    "\n",
    "for signal in regular_signals:\n",
    "    if remaining_pins.empty:\n",
    "        print(f\"# Error: Not enough regular pins for {signal}!\")\n",
    "        break\n",
    "        \n",
    "    pin_row = remaining_pins.iloc[0]\n",
    "    \n",
    "    # 선택된 핀 제거 (다음 루프를 위해)\n",
    "    remaining_pins = remaining_pins.iloc[1:]\n",
    "    \n",
    "    xdc_output.append(f\"# {what_mc}-{pin_row['Pin']}\")\n",
    "    xdc_output.append(f\"set_property PACKAGE_PIN {pin_row['FPGA Pin']} [get_ports {{{signal}}}]\")\n",
    "    xdc_output.append(f\"set_property IOSTANDARD LVCMOS18 [get_ports {{{signal}}}]\")\n",
    "\n",
    "# ---------------------------------------------------------\n",
    "# 5. 결과 출력\n",
    "# ---------------------------------------------------------\n",
    "for line in xdc_output:\n",
    "    print(line)\n",
    "\n",
    "print('\\n\\n\\n\\n\\n\\n\\n\\n\\n\\n\\n\\n')\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
