Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/ColorBarPixelGenerator.v" Line 2. Module ColorBarPixelGenerator(H_ACTIVE=8,H_FP=2,H_SYNC=2,H_BP=2,V_ACTIVE=2,V_FP=2,V_SYNC=2,V_BP=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/desktop/HdmiColorBar/HdmiColorBarDemo.srcs/sources_1/ColorBarPixelGenerator.v" Line 2. Module ColorBarPixelGenerator(H_ACTIVE=8,H_FP=2,H_SYNC=2,H_BP=2,V_ACTIVE=2,V_FP=2,V_SYNC=2,V_BP=2) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ColorBarPixelGenerator(H_ACTIVE=...
Compiling module xil_defaultlib.tb_colorbar
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
