<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 303</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page303-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce303.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;8-47</p>
<p style="position:absolute;top:47px;left:619px;white-space:nowrap" class="ft01">MULTIPLE-PROCESSOR&#160;MANAGEMENT</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft01">Example 8-23. &#160;Verifying&#160;MONITOR/MWAIT Support</p>
<p style="position:absolute;top:124px;left:69px;white-space:nowrap" class="ft05">boolean MONITOR_MWAIT_works =&#160;TRUE;<br/>try {</p>
<p style="position:absolute;top:160px;left:79px;white-space:nowrap" class="ft02">_asm&#160;{</p>
<p style="position:absolute;top:178px;left:89px;white-space:nowrap" class="ft05">xor ecx,&#160;ecx<br/>xor edx, edx<br/>mov eax, MemArea<br/>monitor&#160;<br/>}</p>
<p style="position:absolute;top:268px;left:69px;white-space:nowrap" class="ft05">&#160; &#160; &#160; &#160; // Use monitor<br/>} except (UNWIND) {<br/>&#160; &#160; &#160; &#160; // if we get&#160;here,&#160;MONITOR/MWAIT is not&#160;supported</p>
<p style="position:absolute;top:322px;left:89px;white-space:nowrap" class="ft02">MONITOR_MWAIT_works = FALSE;</p>
<p style="position:absolute;top:340px;left:69px;white-space:nowrap" class="ft02">}</p>
<p style="position:absolute;top:391px;left:69px;white-space:nowrap" class="ft03">8.10.4 MONITOR/MWAIT&#160;</p>
<p style="position:absolute;top:391px;left:292px;white-space:nowrap" class="ft03">Instruction</p>
<p style="position:absolute;top:421px;left:69px;white-space:nowrap" class="ft06">Operating systems&#160;usually implement idle&#160;loops to&#160;handle thread synchronization. In&#160;a typical idle-loop scenario,&#160;<br/>there could be&#160;several&#160;“busy loops” and they would use a set of memory&#160;locations. An impacted processor waits in&#160;<br/>a loop&#160;and poll a&#160;memory location to&#160;determine&#160;if&#160;there is&#160;available work to&#160;execute.&#160;The&#160;posting of work&#160;is typically&#160;<br/>a write&#160;to memory (the&#160;work-queue&#160;of&#160;the waiting processor).&#160;The&#160;time&#160;for initiating a&#160;work request&#160;and getting&#160;it&#160;<br/>scheduled is&#160;on the&#160;order of&#160;a few bus&#160;cycles.&#160;<br/>From a resource sharing perspective (logical processors sharing execution resources), use of the HLT instruction in&#160;<br/>an&#160;OS&#160;idle loop is desirable but has implications. Executing the&#160;HLT instruction&#160;on a idle logical processor&#160;puts&#160;the&#160;<br/>targeted&#160;processor in&#160;a non-execution state.&#160;This requires another processor (when posting work&#160;for&#160;the halted&#160;<br/>logical processor) to&#160;wake&#160;up&#160;the halted&#160;processor&#160;using&#160;an inter-processor&#160;interrupt. The&#160;posting and servicing&#160;of&#160;<br/>such an interrupt introduces&#160;a delay&#160;in&#160;the servicing&#160;of new work&#160;requests.&#160;<br/>In a&#160;shared&#160;memory configuration, exits&#160;from busy&#160;loops&#160;usually occur&#160;because of a&#160;state change applicable to&#160;a&#160;<br/>specific&#160;memory&#160;location;&#160;such a change&#160;tends to be&#160;triggered&#160;by writes to&#160;the memory location&#160;by&#160;another&#160;agent&#160;<br/>(typically a&#160;processor).&#160;<br/>MONITOR/MWAIT complement the&#160;use of HLT&#160;and PAUSE&#160;to allow for efficient&#160;partitioning&#160;and un-partitioning&#160;of&#160;<br/>shared resources among logical processors sharing&#160;physical&#160;resources. MONITOR&#160;sets up&#160;an effective address&#160;<br/>range that is&#160;monitored for write-to-memory activities;&#160;MWAIT&#160;places the&#160;processor&#160;in&#160;an optimized state (this&#160;<br/>may vary&#160;between&#160;different implementations) until a&#160;write to&#160;the monitored&#160;address range occurs.&#160;<br/>In the&#160;initial implementation&#160;of&#160;MONITOR and MWAIT,&#160;they&#160;are available&#160;at&#160;CPL = 0&#160;only.<br/>Both instructions&#160;rely on&#160;the state of&#160;the processor’s monitor&#160;hardware. The monitor hardware can&#160;be either armed&#160;<br/>(by executing the&#160;MONITOR instruction)&#160;or triggered&#160;(due&#160;to&#160;a variety of events, including a store to the&#160;monitored&#160;<br/>memory region). If&#160;upon&#160;execution of MWAIT,&#160;monitor&#160;hardware is&#160;in&#160;a triggered&#160;state: MWAIT behaves as&#160;a NOP&#160;<br/>and execution continues at the next&#160;instruction in&#160;the&#160;execution&#160;stream. The state&#160;of monitor&#160;hardware is not archi-<br/>tecturally visible except through the&#160;behavior of MWAIT.<br/>Multiple events other&#160;than&#160;a write&#160;to the&#160;triggering&#160;address&#160;range&#160;can cause&#160;a processor that&#160;executed&#160;MWAIT&#160;to&#160;<br/>wake&#160;up.&#160;These include&#160;events that would&#160;lead&#160;to voluntary&#160;or&#160;involuntary&#160;context switches, such as:</p>
<p style="position:absolute;top:884px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:885px;left:95px;white-space:nowrap" class="ft02">External interrupts, including NMI,&#160;SMI, INIT, BINIT,&#160;MCERR, A20M#</p>
<p style="position:absolute;top:907px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:907px;left:95px;white-space:nowrap" class="ft02">Faults, Aborts&#160;(including Machine Check)</p>
<p style="position:absolute;top:929px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:930px;left:95px;white-space:nowrap" class="ft06">Architectural TLB invalidations including&#160;writes&#160;to&#160;CR0,&#160;CR3,&#160;CR4 and certain&#160;MSR&#160;writes; execution&#160;of LMSW&#160;<br/>(occurring&#160;prior to&#160;issuing MWAIT but&#160;after setting the monitor)</p>
<p style="position:absolute;top:968px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:969px;left:95px;white-space:nowrap" class="ft06">Voluntary&#160;transitions due to fast system call&#160;and&#160;far calls (occurring prior to issuing&#160;MWAIT but after&#160;setting&#160;the&#160;<br/>monitor)</p>
<p style="position:absolute;top:1009px;left:69px;white-space:nowrap" class="ft06">Power management&#160;related events (such&#160;as Thermal&#160;Monitor 2&#160;or chipset driven&#160;STPCLK#&#160;assertion) will not&#160;cause&#160;<br/>the monitor event pending&#160;flag to&#160;be&#160;cleared.&#160;Faults will not cause&#160;the&#160;monitor&#160;event&#160;pending flag&#160;to be&#160;cleared.</p>
</div>
</body>
</html>
