# do Lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/caa746/engr-ece/CME433/Lab1 {/home/caa746/engr-ece/CME433/Lab1/parity_davio_template.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:53 on Sep 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/caa746/engr-ece/CME433/Lab1" /home/caa746/engr-ece/CME433/Lab1/parity_davio_template.v 
# -- Compiling module parity_davio
# 
# Top level modules:
# 	parity_davio
# End time: 17:01:53 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vlog -reportprogress 300 -work work /home/caa746/engr-ece/CME433/Lab1/simulation/modelsim/parity_davio_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:57 on Sep 23,2021
# vlog -reportprogress 300 -work work /home/caa746/engr-ece/CME433/Lab1/simulation/modelsim/parity_davio_tb.v 
# -- Compiling module parity_davio_tb
# 
# Top level modules:
# 	parity_davio_tb
# End time: 17:01:57 on Sep 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript work.parity_davio_tb -L cycloneive_ver
# vsim -i -l msim_transcript work.parity_davio_tb -L cycloneive_ver 
# Start time: 17:02:09 on Sep 23,2021
# Loading work.parity_davio_tb
# Loading work.parity_davio
add wave -position insertpoint  \
sim:/parity_davio_tb/D \
sim:/parity_davio_tb/F
run -all
# ** Note: $stop    : /home/caa746/engr-ece/CME433/Lab1/simulation/modelsim/parity_davio_tb.v(9)
#    Time: 150 ns  Iteration: 0  Instance: /parity_davio_tb
# Break in Module parity_davio_tb at /home/caa746/engr-ece/CME433/Lab1/simulation/modelsim/parity_davio_tb.v line 9
# End time: 17:02:31 on Sep 23,2021, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
