Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sun Feb  9 02:10:50 2020
| Host         : LAPTOP-BAOKLRMV running 64-bit major release  (build 9200)
| Command      : report_methodology -file MINI_ROUTER_WRAPPER_methodology_drc_routed.rpt -pb MINI_ROUTER_WRAPPER_methodology_drc_routed.pb -rpx MINI_ROUTER_WRAPPER_methodology_drc_routed.rpx
| Design       : MINI_ROUTER_WRAPPER
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 16         |
| TIMING-18 | Warning  | Missing input or output delay | 9          |
| TIMING-20 | Warning  | Non-clocked latch             | 8          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[1]_C/CLR, adapter_serial_parallel/piso_data_out/intermediate_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[2]_C/CLR, adapter_serial_parallel/piso_data_out/intermediate_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[3]_C/CLR, adapter_serial_parallel/piso_data_out/intermediate_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[4]_C/CLR, adapter_serial_parallel/piso_data_out/intermediate_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[5]_C/CLR, adapter_serial_parallel/piso_data_out/intermediate_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[6]_C/CLR, adapter_serial_parallel/piso_data_out/intermediate_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell adapter_serial_parallel/mini_router/ff_valid/intermediate_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) adapter_serial_parallel/piso_data_out/intermediate_reg[7]_C/CLR, adapter_serial_parallel/piso_data_out/intermediate_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on data1 relative to clock(s) clk125
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on data2 relative to clock(s) clk125
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on req1 relative to clock(s) clk125
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on req2 relative to clock(s) clk125
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clk125
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on data_out relative to clock(s) clk125
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on grant1 relative to clock(s) clk125
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on grant2 relative to clock(s) clk125
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on valid relative to clock(s) clk125
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch adapter_serial_parallel/piso_data_out/intermediate_reg[0]_LDC cannot be properly analyzed as its control pin adapter_serial_parallel/piso_data_out/intermediate_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch adapter_serial_parallel/piso_data_out/intermediate_reg[1]_LDC cannot be properly analyzed as its control pin adapter_serial_parallel/piso_data_out/intermediate_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch adapter_serial_parallel/piso_data_out/intermediate_reg[2]_LDC cannot be properly analyzed as its control pin adapter_serial_parallel/piso_data_out/intermediate_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch adapter_serial_parallel/piso_data_out/intermediate_reg[3]_LDC cannot be properly analyzed as its control pin adapter_serial_parallel/piso_data_out/intermediate_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch adapter_serial_parallel/piso_data_out/intermediate_reg[4]_LDC cannot be properly analyzed as its control pin adapter_serial_parallel/piso_data_out/intermediate_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch adapter_serial_parallel/piso_data_out/intermediate_reg[5]_LDC cannot be properly analyzed as its control pin adapter_serial_parallel/piso_data_out/intermediate_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch adapter_serial_parallel/piso_data_out/intermediate_reg[6]_LDC cannot be properly analyzed as its control pin adapter_serial_parallel/piso_data_out/intermediate_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch adapter_serial_parallel/piso_data_out/intermediate_reg[7]_LDC cannot be properly analyzed as its control pin adapter_serial_parallel/piso_data_out/intermediate_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>


