led_mem.v,verilog,xil_defaultlib,../../../../test_project.srcs/sources_1/ip/led_mem/sim/led_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
