$date
	Wed Mar 20 22:23:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_4to1 $end
$var wire 4 ! piE [3:0] $end
$var wire 2 " piSel [1:0] $end
$var reg 4 # poI0 [3:0] $end
$var reg 4 $ poI1 [3:0] $end
$var reg 4 % poI2 [3:0] $end
$var reg 4 & poI3 [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b1110 $
b0 #
b1 "
b1110 !
$end
#1000000
b101 %
b10 "
b101 !
#2000000
b1 #
b0 "
b1 !
#3000000
b110 $
b1 "
b110 !
#4000001
