
xmas_crossing_freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000710c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a4  0800729c  0800729c  0001729c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007440  08007440  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08007440  08007440  00017440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007448  08007448  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007448  08007448  00017448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800744c  0800744c  0001744c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08007450  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001a914  20000014  08007464  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001a928  08007464  0002a928  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018a2d  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003378  00000000  00000000  00038a71  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001390  00000000  00000000  0003bdf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011d8  00000000  00000000  0003d180  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000242fd  00000000  00000000  0003e358  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014a20  00000000  00000000  00062655  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d64f2  00000000  00000000  00077075  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014d567  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005094  00000000  00000000  0014d5e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007284 	.word	0x08007284

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	08007284 	.word	0x08007284

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 80001de:	f100 0618 	add.w	r6, r0, #24
 80001e2:	6930      	ldr	r0, [r6, #16]
 80001e4:	68f7      	ldr	r7, [r6, #12]
 80001e6:	6875      	ldr	r5, [r6, #4]
 80001e8:	4287      	cmp	r7, r0
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
 80001ec:	68b3      	ldr	r3, [r6, #8]
 80001ee:	1bdc      	subs	r4, r3, r7
 80001f0:	1e63      	subs	r3, r4, #1
 80001f2:	4293      	cmp	r3, r2
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
 80001f6:	197d      	adds	r5, r7, r5
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
 8000204:	3a01      	subs	r2, #1
 8000206:	d005      	beq.n	8000214 <_CSDone>
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
 8000210:	3a01      	subs	r2, #1
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
 8000214:	f3bf 8f5f 	dmb	sy
 8000218:	60f0      	str	r0, [r6, #12]
 800021a:	2001      	movs	r0, #1
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
 8000220:	18c0      	adds	r0, r0, r3
 8000222:	4290      	cmp	r0, r2
 8000224:	d319      	bcc.n	800025a <_Case3>
 8000226:	1978      	adds	r0, r7, r5
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
 8000232:	3c01      	subs	r4, #1
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
 8000236:	1c14      	adds	r4, r2, #0
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
 8000246:	f3bf 8f5f 	dmb	sy
 800024a:	60f4      	str	r4, [r6, #12]
 800024c:	2001      	movs	r0, #1
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
 8000252:	1bc0      	subs	r0, r0, r7
 8000254:	3801      	subs	r0, #1
 8000256:	4290      	cmp	r0, r2
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
 800025a:	2000      	movs	r0, #0
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
 800025e:	4770      	bx	lr
 8000260:	2001a880 	.word	0x2001a880

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b972 	b.w	8000560 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9e08      	ldr	r6, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	4688      	mov	r8, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d14b      	bne.n	800033a <__udivmoddi4+0xa6>
 80002a2:	428a      	cmp	r2, r1
 80002a4:	4615      	mov	r5, r2
 80002a6:	d967      	bls.n	8000378 <__udivmoddi4+0xe4>
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	b14a      	cbz	r2, 80002c2 <__udivmoddi4+0x2e>
 80002ae:	f1c2 0720 	rsb	r7, r2, #32
 80002b2:	fa01 f302 	lsl.w	r3, r1, r2
 80002b6:	fa20 f707 	lsr.w	r7, r0, r7
 80002ba:	4095      	lsls	r5, r2
 80002bc:	ea47 0803 	orr.w	r8, r7, r3
 80002c0:	4094      	lsls	r4, r2
 80002c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002c6:	0c23      	lsrs	r3, r4, #16
 80002c8:	fbb8 f7fe 	udiv	r7, r8, lr
 80002cc:	fa1f fc85 	uxth.w	ip, r5
 80002d0:	fb0e 8817 	mls	r8, lr, r7, r8
 80002d4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002d8:	fb07 f10c 	mul.w	r1, r7, ip
 80002dc:	4299      	cmp	r1, r3
 80002de:	d909      	bls.n	80002f4 <__udivmoddi4+0x60>
 80002e0:	18eb      	adds	r3, r5, r3
 80002e2:	f107 30ff 	add.w	r0, r7, #4294967295
 80002e6:	f080 811b 	bcs.w	8000520 <__udivmoddi4+0x28c>
 80002ea:	4299      	cmp	r1, r3
 80002ec:	f240 8118 	bls.w	8000520 <__udivmoddi4+0x28c>
 80002f0:	3f02      	subs	r7, #2
 80002f2:	442b      	add	r3, r5
 80002f4:	1a5b      	subs	r3, r3, r1
 80002f6:	b2a4      	uxth	r4, r4
 80002f8:	fbb3 f0fe 	udiv	r0, r3, lr
 80002fc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000300:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000304:	fb00 fc0c 	mul.w	ip, r0, ip
 8000308:	45a4      	cmp	ip, r4
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x8c>
 800030c:	192c      	adds	r4, r5, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	f080 8107 	bcs.w	8000524 <__udivmoddi4+0x290>
 8000316:	45a4      	cmp	ip, r4
 8000318:	f240 8104 	bls.w	8000524 <__udivmoddi4+0x290>
 800031c:	3802      	subs	r0, #2
 800031e:	442c      	add	r4, r5
 8000320:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000324:	eba4 040c 	sub.w	r4, r4, ip
 8000328:	2700      	movs	r7, #0
 800032a:	b11e      	cbz	r6, 8000334 <__udivmoddi4+0xa0>
 800032c:	40d4      	lsrs	r4, r2
 800032e:	2300      	movs	r3, #0
 8000330:	e9c6 4300 	strd	r4, r3, [r6]
 8000334:	4639      	mov	r1, r7
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0xbe>
 800033e:	2e00      	cmp	r6, #0
 8000340:	f000 80eb 	beq.w	800051a <__udivmoddi4+0x286>
 8000344:	2700      	movs	r7, #0
 8000346:	e9c6 0100 	strd	r0, r1, [r6]
 800034a:	4638      	mov	r0, r7
 800034c:	4639      	mov	r1, r7
 800034e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000352:	fab3 f783 	clz	r7, r3
 8000356:	2f00      	cmp	r7, #0
 8000358:	d147      	bne.n	80003ea <__udivmoddi4+0x156>
 800035a:	428b      	cmp	r3, r1
 800035c:	d302      	bcc.n	8000364 <__udivmoddi4+0xd0>
 800035e:	4282      	cmp	r2, r0
 8000360:	f200 80fa 	bhi.w	8000558 <__udivmoddi4+0x2c4>
 8000364:	1a84      	subs	r4, r0, r2
 8000366:	eb61 0303 	sbc.w	r3, r1, r3
 800036a:	2001      	movs	r0, #1
 800036c:	4698      	mov	r8, r3
 800036e:	2e00      	cmp	r6, #0
 8000370:	d0e0      	beq.n	8000334 <__udivmoddi4+0xa0>
 8000372:	e9c6 4800 	strd	r4, r8, [r6]
 8000376:	e7dd      	b.n	8000334 <__udivmoddi4+0xa0>
 8000378:	b902      	cbnz	r2, 800037c <__udivmoddi4+0xe8>
 800037a:	deff      	udf	#255	; 0xff
 800037c:	fab2 f282 	clz	r2, r2
 8000380:	2a00      	cmp	r2, #0
 8000382:	f040 808f 	bne.w	80004a4 <__udivmoddi4+0x210>
 8000386:	1b49      	subs	r1, r1, r5
 8000388:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800038c:	fa1f f885 	uxth.w	r8, r5
 8000390:	2701      	movs	r7, #1
 8000392:	fbb1 fcfe 	udiv	ip, r1, lr
 8000396:	0c23      	lsrs	r3, r4, #16
 8000398:	fb0e 111c 	mls	r1, lr, ip, r1
 800039c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003a0:	fb08 f10c 	mul.w	r1, r8, ip
 80003a4:	4299      	cmp	r1, r3
 80003a6:	d907      	bls.n	80003b8 <__udivmoddi4+0x124>
 80003a8:	18eb      	adds	r3, r5, r3
 80003aa:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ae:	d202      	bcs.n	80003b6 <__udivmoddi4+0x122>
 80003b0:	4299      	cmp	r1, r3
 80003b2:	f200 80cd 	bhi.w	8000550 <__udivmoddi4+0x2bc>
 80003b6:	4684      	mov	ip, r0
 80003b8:	1a59      	subs	r1, r3, r1
 80003ba:	b2a3      	uxth	r3, r4
 80003bc:	fbb1 f0fe 	udiv	r0, r1, lr
 80003c0:	fb0e 1410 	mls	r4, lr, r0, r1
 80003c4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003c8:	fb08 f800 	mul.w	r8, r8, r0
 80003cc:	45a0      	cmp	r8, r4
 80003ce:	d907      	bls.n	80003e0 <__udivmoddi4+0x14c>
 80003d0:	192c      	adds	r4, r5, r4
 80003d2:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d6:	d202      	bcs.n	80003de <__udivmoddi4+0x14a>
 80003d8:	45a0      	cmp	r8, r4
 80003da:	f200 80b6 	bhi.w	800054a <__udivmoddi4+0x2b6>
 80003de:	4618      	mov	r0, r3
 80003e0:	eba4 0408 	sub.w	r4, r4, r8
 80003e4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e8:	e79f      	b.n	800032a <__udivmoddi4+0x96>
 80003ea:	f1c7 0c20 	rsb	ip, r7, #32
 80003ee:	40bb      	lsls	r3, r7
 80003f0:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003f4:	ea4e 0e03 	orr.w	lr, lr, r3
 80003f8:	fa01 f407 	lsl.w	r4, r1, r7
 80003fc:	fa20 f50c 	lsr.w	r5, r0, ip
 8000400:	fa21 f30c 	lsr.w	r3, r1, ip
 8000404:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000408:	4325      	orrs	r5, r4
 800040a:	fbb3 f9f8 	udiv	r9, r3, r8
 800040e:	0c2c      	lsrs	r4, r5, #16
 8000410:	fb08 3319 	mls	r3, r8, r9, r3
 8000414:	fa1f fa8e 	uxth.w	sl, lr
 8000418:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800041c:	fb09 f40a 	mul.w	r4, r9, sl
 8000420:	429c      	cmp	r4, r3
 8000422:	fa02 f207 	lsl.w	r2, r2, r7
 8000426:	fa00 f107 	lsl.w	r1, r0, r7
 800042a:	d90b      	bls.n	8000444 <__udivmoddi4+0x1b0>
 800042c:	eb1e 0303 	adds.w	r3, lr, r3
 8000430:	f109 30ff 	add.w	r0, r9, #4294967295
 8000434:	f080 8087 	bcs.w	8000546 <__udivmoddi4+0x2b2>
 8000438:	429c      	cmp	r4, r3
 800043a:	f240 8084 	bls.w	8000546 <__udivmoddi4+0x2b2>
 800043e:	f1a9 0902 	sub.w	r9, r9, #2
 8000442:	4473      	add	r3, lr
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	b2ad      	uxth	r5, r5
 8000448:	fbb3 f0f8 	udiv	r0, r3, r8
 800044c:	fb08 3310 	mls	r3, r8, r0, r3
 8000450:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000454:	fb00 fa0a 	mul.w	sl, r0, sl
 8000458:	45a2      	cmp	sl, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1da>
 800045c:	eb1e 0404 	adds.w	r4, lr, r4
 8000460:	f100 33ff 	add.w	r3, r0, #4294967295
 8000464:	d26b      	bcs.n	800053e <__udivmoddi4+0x2aa>
 8000466:	45a2      	cmp	sl, r4
 8000468:	d969      	bls.n	800053e <__udivmoddi4+0x2aa>
 800046a:	3802      	subs	r0, #2
 800046c:	4474      	add	r4, lr
 800046e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000472:	fba0 8902 	umull	r8, r9, r0, r2
 8000476:	eba4 040a 	sub.w	r4, r4, sl
 800047a:	454c      	cmp	r4, r9
 800047c:	46c2      	mov	sl, r8
 800047e:	464b      	mov	r3, r9
 8000480:	d354      	bcc.n	800052c <__udivmoddi4+0x298>
 8000482:	d051      	beq.n	8000528 <__udivmoddi4+0x294>
 8000484:	2e00      	cmp	r6, #0
 8000486:	d069      	beq.n	800055c <__udivmoddi4+0x2c8>
 8000488:	ebb1 050a 	subs.w	r5, r1, sl
 800048c:	eb64 0403 	sbc.w	r4, r4, r3
 8000490:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000494:	40fd      	lsrs	r5, r7
 8000496:	40fc      	lsrs	r4, r7
 8000498:	ea4c 0505 	orr.w	r5, ip, r5
 800049c:	e9c6 5400 	strd	r5, r4, [r6]
 80004a0:	2700      	movs	r7, #0
 80004a2:	e747      	b.n	8000334 <__udivmoddi4+0xa0>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f703 	lsr.w	r7, r0, r3
 80004ac:	4095      	lsls	r5, r2
 80004ae:	fa01 f002 	lsl.w	r0, r1, r2
 80004b2:	fa21 f303 	lsr.w	r3, r1, r3
 80004b6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004ba:	4338      	orrs	r0, r7
 80004bc:	0c01      	lsrs	r1, r0, #16
 80004be:	fbb3 f7fe 	udiv	r7, r3, lr
 80004c2:	fa1f f885 	uxth.w	r8, r5
 80004c6:	fb0e 3317 	mls	r3, lr, r7, r3
 80004ca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ce:	fb07 f308 	mul.w	r3, r7, r8
 80004d2:	428b      	cmp	r3, r1
 80004d4:	fa04 f402 	lsl.w	r4, r4, r2
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x256>
 80004da:	1869      	adds	r1, r5, r1
 80004dc:	f107 3cff 	add.w	ip, r7, #4294967295
 80004e0:	d22f      	bcs.n	8000542 <__udivmoddi4+0x2ae>
 80004e2:	428b      	cmp	r3, r1
 80004e4:	d92d      	bls.n	8000542 <__udivmoddi4+0x2ae>
 80004e6:	3f02      	subs	r7, #2
 80004e8:	4429      	add	r1, r5
 80004ea:	1acb      	subs	r3, r1, r3
 80004ec:	b281      	uxth	r1, r0
 80004ee:	fbb3 f0fe 	udiv	r0, r3, lr
 80004f2:	fb0e 3310 	mls	r3, lr, r0, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb00 f308 	mul.w	r3, r0, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	d907      	bls.n	8000512 <__udivmoddi4+0x27e>
 8000502:	1869      	adds	r1, r5, r1
 8000504:	f100 3cff 	add.w	ip, r0, #4294967295
 8000508:	d217      	bcs.n	800053a <__udivmoddi4+0x2a6>
 800050a:	428b      	cmp	r3, r1
 800050c:	d915      	bls.n	800053a <__udivmoddi4+0x2a6>
 800050e:	3802      	subs	r0, #2
 8000510:	4429      	add	r1, r5
 8000512:	1ac9      	subs	r1, r1, r3
 8000514:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000518:	e73b      	b.n	8000392 <__udivmoddi4+0xfe>
 800051a:	4637      	mov	r7, r6
 800051c:	4630      	mov	r0, r6
 800051e:	e709      	b.n	8000334 <__udivmoddi4+0xa0>
 8000520:	4607      	mov	r7, r0
 8000522:	e6e7      	b.n	80002f4 <__udivmoddi4+0x60>
 8000524:	4618      	mov	r0, r3
 8000526:	e6fb      	b.n	8000320 <__udivmoddi4+0x8c>
 8000528:	4541      	cmp	r1, r8
 800052a:	d2ab      	bcs.n	8000484 <__udivmoddi4+0x1f0>
 800052c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000530:	eb69 020e 	sbc.w	r2, r9, lr
 8000534:	3801      	subs	r0, #1
 8000536:	4613      	mov	r3, r2
 8000538:	e7a4      	b.n	8000484 <__udivmoddi4+0x1f0>
 800053a:	4660      	mov	r0, ip
 800053c:	e7e9      	b.n	8000512 <__udivmoddi4+0x27e>
 800053e:	4618      	mov	r0, r3
 8000540:	e795      	b.n	800046e <__udivmoddi4+0x1da>
 8000542:	4667      	mov	r7, ip
 8000544:	e7d1      	b.n	80004ea <__udivmoddi4+0x256>
 8000546:	4681      	mov	r9, r0
 8000548:	e77c      	b.n	8000444 <__udivmoddi4+0x1b0>
 800054a:	3802      	subs	r0, #2
 800054c:	442c      	add	r4, r5
 800054e:	e747      	b.n	80003e0 <__udivmoddi4+0x14c>
 8000550:	f1ac 0c02 	sub.w	ip, ip, #2
 8000554:	442b      	add	r3, r5
 8000556:	e72f      	b.n	80003b8 <__udivmoddi4+0x124>
 8000558:	4638      	mov	r0, r7
 800055a:	e708      	b.n	800036e <__udivmoddi4+0xda>
 800055c:	4637      	mov	r7, r6
 800055e:	e6e9      	b.n	8000334 <__udivmoddi4+0xa0>

08000560 <__aeabi_idiv0>:
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <software_timers_init>:

/* User Created Timer Handles
 * Must have a matching prototype!
 */
void software_timers_init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af02      	add	r7, sp, #8
	xTimers[0] = xTimerCreate(
 800056a:	4b20      	ldr	r3, [pc, #128]	; (80005ec <software_timers_init+0x88>)
 800056c:	9300      	str	r3, [sp, #0]
 800056e:	2300      	movs	r3, #0
 8000570:	2200      	movs	r2, #0
 8000572:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000576:	481e      	ldr	r0, [pc, #120]	; (80005f0 <software_timers_init+0x8c>)
 8000578:	f004 f96e 	bl	8004858 <xTimerCreate>
 800057c:	4602      	mov	r2, r0
 800057e:	4b1d      	ldr	r3, [pc, #116]	; (80005f4 <software_timers_init+0x90>)
 8000580:	601a      	str	r2, [r3, #0]
			pdMS_TO_TICKS(sensor_minimum_trigger_time_ms),
			pdFALSE,
			( void * ) 0,
			sensor1_cond_tim_callback );

	xTimers[1] = xTimerCreate(
 8000582:	4b1d      	ldr	r3, [pc, #116]	; (80005f8 <software_timers_init+0x94>)
 8000584:	9300      	str	r3, [sp, #0]
 8000586:	2300      	movs	r3, #0
 8000588:	2200      	movs	r2, #0
 800058a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800058e:	481b      	ldr	r0, [pc, #108]	; (80005fc <software_timers_init+0x98>)
 8000590:	f004 f962 	bl	8004858 <xTimerCreate>
 8000594:	4602      	mov	r2, r0
 8000596:	4b17      	ldr	r3, [pc, #92]	; (80005f4 <software_timers_init+0x90>)
 8000598:	605a      	str	r2, [r3, #4]
			pdMS_TO_TICKS(sensor_minimum_trigger_time_ms),
			pdFALSE,
			( void * ) 0,
			sensor2_cond_tim_callback );

	xTimers[2] = xTimerCreate(
 800059a:	4b19      	ldr	r3, [pc, #100]	; (8000600 <software_timers_init+0x9c>)
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	2300      	movs	r3, #0
 80005a0:	2200      	movs	r2, #0
 80005a2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80005a6:	4817      	ldr	r0, [pc, #92]	; (8000604 <software_timers_init+0xa0>)
 80005a8:	f004 f956 	bl	8004858 <xTimerCreate>
 80005ac:	4602      	mov	r2, r0
 80005ae:	4b11      	ldr	r3, [pc, #68]	; (80005f4 <software_timers_init+0x90>)
 80005b0:	609a      	str	r2, [r3, #8]
			pdFALSE,
			( void * ) 0,
			CLC_train_exit_timeout_ballback );

	/* Make sure each timer created successfully */
	for ( uint8_t i=0 ; i<NUM_TIMERS ; ++i )
 80005b2:	2300      	movs	r3, #0
 80005b4:	71fb      	strb	r3, [r7, #7]
 80005b6:	e012      	b.n	80005de <software_timers_init+0x7a>
	{
		configASSERT( xTimers[i] != NULL )
 80005b8:	79fb      	ldrb	r3, [r7, #7]
 80005ba:	4a0e      	ldr	r2, [pc, #56]	; (80005f4 <software_timers_init+0x90>)
 80005bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d109      	bne.n	80005d8 <software_timers_init+0x74>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005c8:	f383 8811 	msr	BASEPRI, r3
 80005cc:	f3bf 8f6f 	isb	sy
 80005d0:	f3bf 8f4f 	dsb	sy
 80005d4:	603b      	str	r3, [r7, #0]
 80005d6:	e7fe      	b.n	80005d6 <software_timers_init+0x72>
	for ( uint8_t i=0 ; i<NUM_TIMERS ; ++i )
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	3301      	adds	r3, #1
 80005dc:	71fb      	strb	r3, [r7, #7]
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	d9e9      	bls.n	80005b8 <software_timers_init+0x54>
	}

}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	08000609 	.word	0x08000609
 80005f0:	0800729c 	.word	0x0800729c
 80005f4:	2001a770 	.word	0x2001a770
 80005f8:	0800061f 	.word	0x0800061f
 80005fc:	080072b8 	.word	0x080072b8
 8000600:	08000635 	.word	0x08000635
 8000604:	080072d4 	.word	0x080072d4

08000608 <sensor1_cond_tim_callback>:

void sensor1_cond_tim_callback( TimerHandle_t sensor1_cond_tim_handle )
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	sensor_read_set_sensor1_cond_timer_state( timer_expired );
 8000610:	2003      	movs	r0, #3
 8000612:	f000 f883 	bl	800071c <sensor_read_set_sensor1_cond_timer_state>
}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}

0800061e <sensor2_cond_tim_callback>:

void sensor2_cond_tim_callback( TimerHandle_t sensor2_cond_tim_handle )
{
 800061e:	b580      	push	{r7, lr}
 8000620:	b082      	sub	sp, #8
 8000622:	af00      	add	r7, sp, #0
 8000624:	6078      	str	r0, [r7, #4]
	sensor_read_set_sensor2_cond_timer_state( timer_expired );
 8000626:	2003      	movs	r0, #3
 8000628:	f000 f888 	bl	800073c <sensor_read_set_sensor2_cond_timer_state>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <CLC_train_exit_timeout_ballback>:

void CLC_train_exit_timeout_ballback( TimerHandle_t train_exit_timeout_handle )
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
	CLC_train_set_exit_timeout( timer_expired );
 800063c:	2003      	movs	r0, #3
 800063e:	f000 f8b5 	bl	80007ac <CLC_train_set_exit_timeout>
}
 8000642:	bf00      	nop
 8000644:	3708      	adds	r7, #8
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
	...

0800064c <vTask_IntersectionCtrl>:
#include "intersection_ctrl.h"

extern TIM_HandleTypeDef htim3;

void vTask_IntersectionCtrl(void* params)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		// Wait for the next cycle
//		vTaskDelayUntil(&xLastWakeTime, xFrequency);

		if ( state_machine_get_state() == CLC_train_crossing )
 8000654:	f000 f89e 	bl	8000794 <state_machine_get_state>
 8000658:	4603      	mov	r3, r0
 800065a:	2b01      	cmp	r3, #1
 800065c:	d113      	bne.n	8000686 <vTask_IntersectionCtrl+0x3a>
		{
			HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);	/* Red Led On*/
 800065e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000662:	4811      	ldr	r0, [pc, #68]	; (80006a8 <vTask_IntersectionCtrl+0x5c>)
 8000664:	f000 fba1 	bl	8000daa <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, 0);
 8000668:	2200      	movs	r2, #0
 800066a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800066e:	480e      	ldr	r0, [pc, #56]	; (80006a8 <vTask_IntersectionCtrl+0x5c>)
 8000670:	f000 fb82 	bl	8000d78 <HAL_GPIO_WritePin>

			/* Rotate 135 degrees? */
			htim3.Instance->CCR1 = 18;
 8000674:	4b0d      	ldr	r3, [pc, #52]	; (80006ac <vTask_IntersectionCtrl+0x60>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	2212      	movs	r2, #18
 800067a:	635a      	str	r2, [r3, #52]	; 0x34
//			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);

//			HAL_Delay(750);
			vTaskDelay(pdMS_TO_TICKS(750));
 800067c:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000680:	f003 fb2a 	bl	8003cd8 <vTaskDelay>
 8000684:	e7e6      	b.n	8000654 <vTask_IntersectionCtrl+0x8>
		}
		else
		{
			HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, 0);	/* Green Led On*/
 8000686:	2200      	movs	r2, #0
 8000688:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800068c:	4806      	ldr	r0, [pc, #24]	; (80006a8 <vTask_IntersectionCtrl+0x5c>)
 800068e:	f000 fb73 	bl	8000d78 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, 1);
 8000692:	2201      	movs	r2, #1
 8000694:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000698:	4803      	ldr	r0, [pc, #12]	; (80006a8 <vTask_IntersectionCtrl+0x5c>)
 800069a:	f000 fb6d 	bl	8000d78 <HAL_GPIO_WritePin>

			/* Rotate 45 degrees? */
			htim3.Instance->CCR1 = 13;
 800069e:	4b03      	ldr	r3, [pc, #12]	; (80006ac <vTask_IntersectionCtrl+0x60>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	220d      	movs	r2, #13
 80006a4:	635a      	str	r2, [r3, #52]	; 0x34
		if ( state_machine_get_state() == CLC_train_crossing )
 80006a6:	e7d5      	b.n	8000654 <vTask_IntersectionCtrl+0x8>
 80006a8:	40020c00 	.word	0x40020c00
 80006ac:	2001a780 	.word	0x2001a780

080006b0 <vTask_SensorRead>:

static timer_state sensor1_cond_timer_state = timer_not_started;
static timer_state sensor2_cond_timer_state = timer_not_started;

void vTask_SensorRead(void* params)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
		 * LOW = train detected
		 *
		 * Applies signal conditioning
		*/
//		sensor1_reading = sensor_read_sensor1_conditioned();
		sensor1_reading = HAL_GPIO_ReadPin(Sensor1_GPIO_Port, Sensor1_Pin);
 80006b8:	2101      	movs	r1, #1
 80006ba:	4808      	ldr	r0, [pc, #32]	; (80006dc <vTask_SensorRead+0x2c>)
 80006bc:	f000 fb44 	bl	8000d48 <HAL_GPIO_ReadPin>
 80006c0:	4603      	mov	r3, r0
 80006c2:	461a      	mov	r2, r3
 80006c4:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <vTask_SensorRead+0x30>)
 80006c6:	701a      	strb	r2, [r3, #0]
//		sensor2_reading = sensor_read_sensor2_conditioned();
		sensor2_reading = HAL_GPIO_ReadPin(Sensor2_GPIO_Port, Sensor2_Pin);
 80006c8:	2180      	movs	r1, #128	; 0x80
 80006ca:	4806      	ldr	r0, [pc, #24]	; (80006e4 <vTask_SensorRead+0x34>)
 80006cc:	f000 fb3c 	bl	8000d48 <HAL_GPIO_ReadPin>
 80006d0:	4603      	mov	r3, r0
 80006d2:	461a      	mov	r2, r3
 80006d4:	4b04      	ldr	r3, [pc, #16]	; (80006e8 <vTask_SensorRead+0x38>)
 80006d6:	701a      	strb	r2, [r3, #0]
		sensor1_reading = HAL_GPIO_ReadPin(Sensor1_GPIO_Port, Sensor1_Pin);
 80006d8:	e7ee      	b.n	80006b8 <vTask_SensorRead+0x8>
 80006da:	bf00      	nop
 80006dc:	40020c00 	.word	0x40020c00
 80006e0:	20000030 	.word	0x20000030
 80006e4:	40021000 	.word	0x40021000
 80006e8:	20000031 	.word	0x20000031

080006ec <sensor_read_get_sensor1_reading>:

	}
}

uint8_t sensor_read_get_sensor1_reading(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
	return sensor1_reading;
 80006f0:	4b03      	ldr	r3, [pc, #12]	; (8000700 <sensor_read_get_sensor1_reading+0x14>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	20000030 	.word	0x20000030

08000704 <sensor_read_get_sensor2_reading>:

uint8_t sensor_read_get_sensor2_reading(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
	return sensor2_reading;
 8000708:	4b03      	ldr	r3, [pc, #12]	; (8000718 <sensor_read_get_sensor2_reading+0x14>)
 800070a:	781b      	ldrb	r3, [r3, #0]
}
 800070c:	4618      	mov	r0, r3
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	20000031 	.word	0x20000031

0800071c <sensor_read_set_sensor1_cond_timer_state>:
{
	return exit_sensor;
}

void sensor_read_set_sensor1_cond_timer_state(timer_state state)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	71fb      	strb	r3, [r7, #7]
	sensor1_cond_timer_state = state;
 8000726:	4a04      	ldr	r2, [pc, #16]	; (8000738 <sensor_read_set_sensor1_cond_timer_state+0x1c>)
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	7013      	strb	r3, [r2, #0]
}
 800072c:	bf00      	nop
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr
 8000738:	20000032 	.word	0x20000032

0800073c <sensor_read_set_sensor2_cond_timer_state>:

void sensor_read_set_sensor2_cond_timer_state(timer_state state)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	71fb      	strb	r3, [r7, #7]
	sensor2_cond_timer_state = state;
 8000746:	4a04      	ldr	r2, [pc, #16]	; (8000758 <sensor_read_set_sensor2_cond_timer_state+0x1c>)
 8000748:	79fb      	ldrb	r3, [r7, #7]
 800074a:	7013      	strb	r3, [r2, #0]
}
 800074c:	bf00      	nop
 800074e:	370c      	adds	r7, #12
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr
 8000758:	20000033 	.word	0x20000033

0800075c <vTask_StateMachine>:

static uint8_t CLC_current_state = CLC_train_not_present;
static uint8_t CLC_train_exit_timeout_timer_state = timer_not_started;

void vTask_StateMachine(void* params)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		// Wait for the next cycle
//		vTaskDelayUntil(&xLastWakeTime, xFrequency);

		uint8_t sens1 = sensor_read_get_sensor1_reading();
 8000764:	f7ff ffc2 	bl	80006ec <sensor_read_get_sensor1_reading>
 8000768:	4603      	mov	r3, r0
 800076a:	73fb      	strb	r3, [r7, #15]
		uint8_t sens2 = sensor_read_get_sensor2_reading();
 800076c:	f7ff ffca 	bl	8000704 <sensor_read_get_sensor2_reading>
 8000770:	4603      	mov	r3, r0
 8000772:	73bb      	strb	r3, [r7, #14]

		if ( sens1 == LOW )
 8000774:	7bfb      	ldrb	r3, [r7, #15]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d102      	bne.n	8000780 <vTask_StateMachine+0x24>
		{
			CLC_current_state = CLC_train_crossing;
 800077a:	4b05      	ldr	r3, [pc, #20]	; (8000790 <vTask_StateMachine+0x34>)
 800077c:	2201      	movs	r2, #1
 800077e:	701a      	strb	r2, [r3, #0]
		}
		if ( sens2 == LOW )
 8000780:	7bbb      	ldrb	r3, [r7, #14]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d1ee      	bne.n	8000764 <vTask_StateMachine+0x8>
		{
			CLC_current_state = CLC_train_exit;
 8000786:	4b02      	ldr	r3, [pc, #8]	; (8000790 <vTask_StateMachine+0x34>)
 8000788:	2202      	movs	r2, #2
 800078a:	701a      	strb	r2, [r3, #0]
	{
 800078c:	e7ea      	b.n	8000764 <vTask_StateMachine+0x8>
 800078e:	bf00      	nop
 8000790:	20000034 	.word	0x20000034

08000794 <state_machine_get_state>:
//		}
	}
}

uint8_t state_machine_get_state(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
	return CLC_current_state;
 8000798:	4b03      	ldr	r3, [pc, #12]	; (80007a8 <state_machine_get_state+0x14>)
 800079a:	781b      	ldrb	r3, [r3, #0]
}
 800079c:	4618      	mov	r0, r3
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	20000034 	.word	0x20000034

080007ac <CLC_train_set_exit_timeout>:

void CLC_train_set_exit_timeout( uint8_t exit_timeout )
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	4603      	mov	r3, r0
 80007b4:	71fb      	strb	r3, [r7, #7]
	CLC_train_exit_timeout_timer_state = timer_expired;
 80007b6:	4b04      	ldr	r3, [pc, #16]	; (80007c8 <CLC_train_set_exit_timeout+0x1c>)
 80007b8:	2203      	movs	r2, #3
 80007ba:	701a      	strb	r2, [r3, #0]
}
 80007bc:	bf00      	nop
 80007be:	370c      	adds	r7, #12
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr
 80007c8:	20000035 	.word	0x20000035

080007cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80007d0:	4b0e      	ldr	r3, [pc, #56]	; (800080c <HAL_Init+0x40>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a0d      	ldr	r2, [pc, #52]	; (800080c <HAL_Init+0x40>)
 80007d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80007dc:	4b0b      	ldr	r3, [pc, #44]	; (800080c <HAL_Init+0x40>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a0a      	ldr	r2, [pc, #40]	; (800080c <HAL_Init+0x40>)
 80007e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80007e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007e8:	4b08      	ldr	r3, [pc, #32]	; (800080c <HAL_Init+0x40>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a07      	ldr	r2, [pc, #28]	; (800080c <HAL_Init+0x40>)
 80007ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007f4:	2003      	movs	r0, #3
 80007f6:	f000 f8d8 	bl	80009aa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007fa:	2000      	movs	r0, #0
 80007fc:	f002 fa46 	bl	8002c8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000800:	f002 f9aa 	bl	8002b58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000804:	2300      	movs	r3, #0
}
 8000806:	4618      	mov	r0, r3
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40023c00 	.word	0x40023c00

08000810 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000814:	4b06      	ldr	r3, [pc, #24]	; (8000830 <HAL_IncTick+0x20>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	461a      	mov	r2, r3
 800081a:	4b06      	ldr	r3, [pc, #24]	; (8000834 <HAL_IncTick+0x24>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4413      	add	r3, r2
 8000820:	4a04      	ldr	r2, [pc, #16]	; (8000834 <HAL_IncTick+0x24>)
 8000822:	6013      	str	r3, [r2, #0]
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	20000004 	.word	0x20000004
 8000834:	2001a77c 	.word	0x2001a77c

08000838 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  return uwTick;
 800083c:	4b03      	ldr	r3, [pc, #12]	; (800084c <HAL_GetTick+0x14>)
 800083e:	681b      	ldr	r3, [r3, #0]
}
 8000840:	4618      	mov	r0, r3
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	2001a77c 	.word	0x2001a77c

08000850 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000850:	b480      	push	{r7}
 8000852:	b085      	sub	sp, #20
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	f003 0307 	and.w	r3, r3, #7
 800085e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000860:	4b0c      	ldr	r3, [pc, #48]	; (8000894 <__NVIC_SetPriorityGrouping+0x44>)
 8000862:	68db      	ldr	r3, [r3, #12]
 8000864:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000866:	68ba      	ldr	r2, [r7, #8]
 8000868:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800086c:	4013      	ands	r3, r2
 800086e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000878:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800087c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000880:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000882:	4a04      	ldr	r2, [pc, #16]	; (8000894 <__NVIC_SetPriorityGrouping+0x44>)
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	60d3      	str	r3, [r2, #12]
}
 8000888:	bf00      	nop
 800088a:	3714      	adds	r7, #20
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr
 8000894:	e000ed00 	.word	0xe000ed00

08000898 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800089c:	4b04      	ldr	r3, [pc, #16]	; (80008b0 <__NVIC_GetPriorityGrouping+0x18>)
 800089e:	68db      	ldr	r3, [r3, #12]
 80008a0:	0a1b      	lsrs	r3, r3, #8
 80008a2:	f003 0307 	and.w	r3, r3, #7
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr
 80008b0:	e000ed00 	.word	0xe000ed00

080008b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	4603      	mov	r3, r0
 80008bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	db0b      	blt.n	80008de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	f003 021f 	and.w	r2, r3, #31
 80008cc:	4907      	ldr	r1, [pc, #28]	; (80008ec <__NVIC_EnableIRQ+0x38>)
 80008ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d2:	095b      	lsrs	r3, r3, #5
 80008d4:	2001      	movs	r0, #1
 80008d6:	fa00 f202 	lsl.w	r2, r0, r2
 80008da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008de:	bf00      	nop
 80008e0:	370c      	adds	r7, #12
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	e000e100 	.word	0xe000e100

080008f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	6039      	str	r1, [r7, #0]
 80008fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000900:	2b00      	cmp	r3, #0
 8000902:	db0a      	blt.n	800091a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	b2da      	uxtb	r2, r3
 8000908:	490c      	ldr	r1, [pc, #48]	; (800093c <__NVIC_SetPriority+0x4c>)
 800090a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090e:	0112      	lsls	r2, r2, #4
 8000910:	b2d2      	uxtb	r2, r2
 8000912:	440b      	add	r3, r1
 8000914:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000918:	e00a      	b.n	8000930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	b2da      	uxtb	r2, r3
 800091e:	4908      	ldr	r1, [pc, #32]	; (8000940 <__NVIC_SetPriority+0x50>)
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	f003 030f 	and.w	r3, r3, #15
 8000926:	3b04      	subs	r3, #4
 8000928:	0112      	lsls	r2, r2, #4
 800092a:	b2d2      	uxtb	r2, r2
 800092c:	440b      	add	r3, r1
 800092e:	761a      	strb	r2, [r3, #24]
}
 8000930:	bf00      	nop
 8000932:	370c      	adds	r7, #12
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr
 800093c:	e000e100 	.word	0xe000e100
 8000940:	e000ed00 	.word	0xe000ed00

08000944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000944:	b480      	push	{r7}
 8000946:	b089      	sub	sp, #36	; 0x24
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	f003 0307 	and.w	r3, r3, #7
 8000956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000958:	69fb      	ldr	r3, [r7, #28]
 800095a:	f1c3 0307 	rsb	r3, r3, #7
 800095e:	2b04      	cmp	r3, #4
 8000960:	bf28      	it	cs
 8000962:	2304      	movcs	r3, #4
 8000964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000966:	69fb      	ldr	r3, [r7, #28]
 8000968:	3304      	adds	r3, #4
 800096a:	2b06      	cmp	r3, #6
 800096c:	d902      	bls.n	8000974 <NVIC_EncodePriority+0x30>
 800096e:	69fb      	ldr	r3, [r7, #28]
 8000970:	3b03      	subs	r3, #3
 8000972:	e000      	b.n	8000976 <NVIC_EncodePriority+0x32>
 8000974:	2300      	movs	r3, #0
 8000976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000978:	f04f 32ff 	mov.w	r2, #4294967295
 800097c:	69bb      	ldr	r3, [r7, #24]
 800097e:	fa02 f303 	lsl.w	r3, r2, r3
 8000982:	43da      	mvns	r2, r3
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	401a      	ands	r2, r3
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800098c:	f04f 31ff 	mov.w	r1, #4294967295
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	fa01 f303 	lsl.w	r3, r1, r3
 8000996:	43d9      	mvns	r1, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800099c:	4313      	orrs	r3, r2
         );
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3724      	adds	r7, #36	; 0x24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr

080009aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009aa:	b580      	push	{r7, lr}
 80009ac:	b082      	sub	sp, #8
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009b2:	6878      	ldr	r0, [r7, #4]
 80009b4:	f7ff ff4c 	bl	8000850 <__NVIC_SetPriorityGrouping>
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	4603      	mov	r3, r0
 80009c8:	60b9      	str	r1, [r7, #8]
 80009ca:	607a      	str	r2, [r7, #4]
 80009cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009ce:	2300      	movs	r3, #0
 80009d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009d2:	f7ff ff61 	bl	8000898 <__NVIC_GetPriorityGrouping>
 80009d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009d8:	687a      	ldr	r2, [r7, #4]
 80009da:	68b9      	ldr	r1, [r7, #8]
 80009dc:	6978      	ldr	r0, [r7, #20]
 80009de:	f7ff ffb1 	bl	8000944 <NVIC_EncodePriority>
 80009e2:	4602      	mov	r2, r0
 80009e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009e8:	4611      	mov	r1, r2
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff ff80 	bl	80008f0 <__NVIC_SetPriority>
}
 80009f0:	bf00      	nop
 80009f2:	3718      	adds	r7, #24
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	4603      	mov	r3, r0
 8000a00:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff ff54 	bl	80008b4 <__NVIC_EnableIRQ>
}
 8000a0c:	bf00      	nop
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b089      	sub	sp, #36	; 0x24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000a22:	2300      	movs	r3, #0
 8000a24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000a26:	2300      	movs	r3, #0
 8000a28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61fb      	str	r3, [r7, #28]
 8000a2e:	e16b      	b.n	8000d08 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000a30:	2201      	movs	r2, #1
 8000a32:	69fb      	ldr	r3, [r7, #28]
 8000a34:	fa02 f303 	lsl.w	r3, r2, r3
 8000a38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	697a      	ldr	r2, [r7, #20]
 8000a40:	4013      	ands	r3, r2
 8000a42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000a44:	693a      	ldr	r2, [r7, #16]
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	f040 815a 	bne.w	8000d02 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d00b      	beq.n	8000a6e <HAL_GPIO_Init+0x5a>
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	2b02      	cmp	r3, #2
 8000a5c:	d007      	beq.n	8000a6e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a62:	2b11      	cmp	r3, #17
 8000a64:	d003      	beq.n	8000a6e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	2b12      	cmp	r3, #18
 8000a6c:	d130      	bne.n	8000ad0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	689b      	ldr	r3, [r3, #8]
 8000a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000a74:	69fb      	ldr	r3, [r7, #28]
 8000a76:	005b      	lsls	r3, r3, #1
 8000a78:	2203      	movs	r2, #3
 8000a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7e:	43db      	mvns	r3, r3
 8000a80:	69ba      	ldr	r2, [r7, #24]
 8000a82:	4013      	ands	r3, r2
 8000a84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	68da      	ldr	r2, [r3, #12]
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	005b      	lsls	r3, r3, #1
 8000a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a92:	69ba      	ldr	r2, [r7, #24]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	69ba      	ldr	r2, [r7, #24]
 8000a9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	69fb      	ldr	r3, [r7, #28]
 8000aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000aac:	43db      	mvns	r3, r3
 8000aae:	69ba      	ldr	r2, [r7, #24]
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	091b      	lsrs	r3, r3, #4
 8000aba:	f003 0201 	and.w	r2, r3, #1
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac4:	69ba      	ldr	r2, [r7, #24]
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	69ba      	ldr	r2, [r7, #24]
 8000ace:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	68db      	ldr	r3, [r3, #12]
 8000ad4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ad6:	69fb      	ldr	r3, [r7, #28]
 8000ad8:	005b      	lsls	r3, r3, #1
 8000ada:	2203      	movs	r2, #3
 8000adc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae0:	43db      	mvns	r3, r3
 8000ae2:	69ba      	ldr	r2, [r7, #24]
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	689a      	ldr	r2, [r3, #8]
 8000aec:	69fb      	ldr	r3, [r7, #28]
 8000aee:	005b      	lsls	r3, r3, #1
 8000af0:	fa02 f303 	lsl.w	r3, r2, r3
 8000af4:	69ba      	ldr	r2, [r7, #24]
 8000af6:	4313      	orrs	r3, r2
 8000af8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	69ba      	ldr	r2, [r7, #24]
 8000afe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	2b02      	cmp	r3, #2
 8000b06:	d003      	beq.n	8000b10 <HAL_GPIO_Init+0xfc>
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	2b12      	cmp	r3, #18
 8000b0e:	d123      	bne.n	8000b58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b10:	69fb      	ldr	r3, [r7, #28]
 8000b12:	08da      	lsrs	r2, r3, #3
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	3208      	adds	r2, #8
 8000b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b1e:	69fb      	ldr	r3, [r7, #28]
 8000b20:	f003 0307 	and.w	r3, r3, #7
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	220f      	movs	r2, #15
 8000b28:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2c:	43db      	mvns	r3, r3
 8000b2e:	69ba      	ldr	r2, [r7, #24]
 8000b30:	4013      	ands	r3, r2
 8000b32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	691a      	ldr	r2, [r3, #16]
 8000b38:	69fb      	ldr	r3, [r7, #28]
 8000b3a:	f003 0307 	and.w	r3, r3, #7
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	fa02 f303 	lsl.w	r3, r2, r3
 8000b44:	69ba      	ldr	r2, [r7, #24]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000b4a:	69fb      	ldr	r3, [r7, #28]
 8000b4c:	08da      	lsrs	r2, r3, #3
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	3208      	adds	r2, #8
 8000b52:	69b9      	ldr	r1, [r7, #24]
 8000b54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b5e:	69fb      	ldr	r3, [r7, #28]
 8000b60:	005b      	lsls	r3, r3, #1
 8000b62:	2203      	movs	r2, #3
 8000b64:	fa02 f303 	lsl.w	r3, r2, r3
 8000b68:	43db      	mvns	r3, r3
 8000b6a:	69ba      	ldr	r2, [r7, #24]
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	f003 0203 	and.w	r2, r3, #3
 8000b78:	69fb      	ldr	r3, [r7, #28]
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b80:	69ba      	ldr	r2, [r7, #24]
 8000b82:	4313      	orrs	r3, r2
 8000b84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	69ba      	ldr	r2, [r7, #24]
 8000b8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	f000 80b4 	beq.w	8000d02 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60fb      	str	r3, [r7, #12]
 8000b9e:	4b5f      	ldr	r3, [pc, #380]	; (8000d1c <HAL_GPIO_Init+0x308>)
 8000ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ba2:	4a5e      	ldr	r2, [pc, #376]	; (8000d1c <HAL_GPIO_Init+0x308>)
 8000ba4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ba8:	6453      	str	r3, [r2, #68]	; 0x44
 8000baa:	4b5c      	ldr	r3, [pc, #368]	; (8000d1c <HAL_GPIO_Init+0x308>)
 8000bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000bb6:	4a5a      	ldr	r2, [pc, #360]	; (8000d20 <HAL_GPIO_Init+0x30c>)
 8000bb8:	69fb      	ldr	r3, [r7, #28]
 8000bba:	089b      	lsrs	r3, r3, #2
 8000bbc:	3302      	adds	r3, #2
 8000bbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000bc4:	69fb      	ldr	r3, [r7, #28]
 8000bc6:	f003 0303 	and.w	r3, r3, #3
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	220f      	movs	r2, #15
 8000bce:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd2:	43db      	mvns	r3, r3
 8000bd4:	69ba      	ldr	r2, [r7, #24]
 8000bd6:	4013      	ands	r3, r2
 8000bd8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	4a51      	ldr	r2, [pc, #324]	; (8000d24 <HAL_GPIO_Init+0x310>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d02b      	beq.n	8000c3a <HAL_GPIO_Init+0x226>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a50      	ldr	r2, [pc, #320]	; (8000d28 <HAL_GPIO_Init+0x314>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d025      	beq.n	8000c36 <HAL_GPIO_Init+0x222>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4a4f      	ldr	r2, [pc, #316]	; (8000d2c <HAL_GPIO_Init+0x318>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d01f      	beq.n	8000c32 <HAL_GPIO_Init+0x21e>
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	4a4e      	ldr	r2, [pc, #312]	; (8000d30 <HAL_GPIO_Init+0x31c>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d019      	beq.n	8000c2e <HAL_GPIO_Init+0x21a>
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4a4d      	ldr	r2, [pc, #308]	; (8000d34 <HAL_GPIO_Init+0x320>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d013      	beq.n	8000c2a <HAL_GPIO_Init+0x216>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4a4c      	ldr	r2, [pc, #304]	; (8000d38 <HAL_GPIO_Init+0x324>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d00d      	beq.n	8000c26 <HAL_GPIO_Init+0x212>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4a4b      	ldr	r2, [pc, #300]	; (8000d3c <HAL_GPIO_Init+0x328>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d007      	beq.n	8000c22 <HAL_GPIO_Init+0x20e>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4a4a      	ldr	r2, [pc, #296]	; (8000d40 <HAL_GPIO_Init+0x32c>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d101      	bne.n	8000c1e <HAL_GPIO_Init+0x20a>
 8000c1a:	2307      	movs	r3, #7
 8000c1c:	e00e      	b.n	8000c3c <HAL_GPIO_Init+0x228>
 8000c1e:	2308      	movs	r3, #8
 8000c20:	e00c      	b.n	8000c3c <HAL_GPIO_Init+0x228>
 8000c22:	2306      	movs	r3, #6
 8000c24:	e00a      	b.n	8000c3c <HAL_GPIO_Init+0x228>
 8000c26:	2305      	movs	r3, #5
 8000c28:	e008      	b.n	8000c3c <HAL_GPIO_Init+0x228>
 8000c2a:	2304      	movs	r3, #4
 8000c2c:	e006      	b.n	8000c3c <HAL_GPIO_Init+0x228>
 8000c2e:	2303      	movs	r3, #3
 8000c30:	e004      	b.n	8000c3c <HAL_GPIO_Init+0x228>
 8000c32:	2302      	movs	r3, #2
 8000c34:	e002      	b.n	8000c3c <HAL_GPIO_Init+0x228>
 8000c36:	2301      	movs	r3, #1
 8000c38:	e000      	b.n	8000c3c <HAL_GPIO_Init+0x228>
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	69fa      	ldr	r2, [r7, #28]
 8000c3e:	f002 0203 	and.w	r2, r2, #3
 8000c42:	0092      	lsls	r2, r2, #2
 8000c44:	4093      	lsls	r3, r2
 8000c46:	69ba      	ldr	r2, [r7, #24]
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c4c:	4934      	ldr	r1, [pc, #208]	; (8000d20 <HAL_GPIO_Init+0x30c>)
 8000c4e:	69fb      	ldr	r3, [r7, #28]
 8000c50:	089b      	lsrs	r3, r3, #2
 8000c52:	3302      	adds	r3, #2
 8000c54:	69ba      	ldr	r2, [r7, #24]
 8000c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c5a:	4b3a      	ldr	r3, [pc, #232]	; (8000d44 <HAL_GPIO_Init+0x330>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c60:	693b      	ldr	r3, [r7, #16]
 8000c62:	43db      	mvns	r3, r3
 8000c64:	69ba      	ldr	r2, [r7, #24]
 8000c66:	4013      	ands	r3, r2
 8000c68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d003      	beq.n	8000c7e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000c76:	69ba      	ldr	r2, [r7, #24]
 8000c78:	693b      	ldr	r3, [r7, #16]
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000c7e:	4a31      	ldr	r2, [pc, #196]	; (8000d44 <HAL_GPIO_Init+0x330>)
 8000c80:	69bb      	ldr	r3, [r7, #24]
 8000c82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000c84:	4b2f      	ldr	r3, [pc, #188]	; (8000d44 <HAL_GPIO_Init+0x330>)
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	43db      	mvns	r3, r3
 8000c8e:	69ba      	ldr	r2, [r7, #24]
 8000c90:	4013      	ands	r3, r2
 8000c92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d003      	beq.n	8000ca8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000ca0:	69ba      	ldr	r2, [r7, #24]
 8000ca2:	693b      	ldr	r3, [r7, #16]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000ca8:	4a26      	ldr	r2, [pc, #152]	; (8000d44 <HAL_GPIO_Init+0x330>)
 8000caa:	69bb      	ldr	r3, [r7, #24]
 8000cac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000cae:	4b25      	ldr	r3, [pc, #148]	; (8000d44 <HAL_GPIO_Init+0x330>)
 8000cb0:	689b      	ldr	r3, [r3, #8]
 8000cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	43db      	mvns	r3, r3
 8000cb8:	69ba      	ldr	r2, [r7, #24]
 8000cba:	4013      	ands	r3, r2
 8000cbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d003      	beq.n	8000cd2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000cca:	69ba      	ldr	r2, [r7, #24]
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000cd2:	4a1c      	ldr	r2, [pc, #112]	; (8000d44 <HAL_GPIO_Init+0x330>)
 8000cd4:	69bb      	ldr	r3, [r7, #24]
 8000cd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000cd8:	4b1a      	ldr	r3, [pc, #104]	; (8000d44 <HAL_GPIO_Init+0x330>)
 8000cda:	68db      	ldr	r3, [r3, #12]
 8000cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	43db      	mvns	r3, r3
 8000ce2:	69ba      	ldr	r2, [r7, #24]
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d003      	beq.n	8000cfc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000cf4:	69ba      	ldr	r2, [r7, #24]
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000cfc:	4a11      	ldr	r2, [pc, #68]	; (8000d44 <HAL_GPIO_Init+0x330>)
 8000cfe:	69bb      	ldr	r3, [r7, #24]
 8000d00:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d02:	69fb      	ldr	r3, [r7, #28]
 8000d04:	3301      	adds	r3, #1
 8000d06:	61fb      	str	r3, [r7, #28]
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	2b0f      	cmp	r3, #15
 8000d0c:	f67f ae90 	bls.w	8000a30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000d10:	bf00      	nop
 8000d12:	3724      	adds	r7, #36	; 0x24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	40023800 	.word	0x40023800
 8000d20:	40013800 	.word	0x40013800
 8000d24:	40020000 	.word	0x40020000
 8000d28:	40020400 	.word	0x40020400
 8000d2c:	40020800 	.word	0x40020800
 8000d30:	40020c00 	.word	0x40020c00
 8000d34:	40021000 	.word	0x40021000
 8000d38:	40021400 	.word	0x40021400
 8000d3c:	40021800 	.word	0x40021800
 8000d40:	40021c00 	.word	0x40021c00
 8000d44:	40013c00 	.word	0x40013c00

08000d48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b085      	sub	sp, #20
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	460b      	mov	r3, r1
 8000d52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	691a      	ldr	r2, [r3, #16]
 8000d58:	887b      	ldrh	r3, [r7, #2]
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d002      	beq.n	8000d66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d60:	2301      	movs	r3, #1
 8000d62:	73fb      	strb	r3, [r7, #15]
 8000d64:	e001      	b.n	8000d6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d66:	2300      	movs	r3, #0
 8000d68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	3714      	adds	r7, #20
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	460b      	mov	r3, r1
 8000d82:	807b      	strh	r3, [r7, #2]
 8000d84:	4613      	mov	r3, r2
 8000d86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d88:	787b      	ldrb	r3, [r7, #1]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d003      	beq.n	8000d96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d8e:	887a      	ldrh	r2, [r7, #2]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000d94:	e003      	b.n	8000d9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000d96:	887b      	ldrh	r3, [r7, #2]
 8000d98:	041a      	lsls	r2, r3, #16
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	619a      	str	r2, [r3, #24]
}
 8000d9e:	bf00      	nop
 8000da0:	370c      	adds	r7, #12
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr

08000daa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000daa:	b480      	push	{r7}
 8000dac:	b083      	sub	sp, #12
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
 8000db2:	460b      	mov	r3, r1
 8000db4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	695a      	ldr	r2, [r3, #20]
 8000dba:	887b      	ldrh	r3, [r7, #2]
 8000dbc:	401a      	ands	r2, r3
 8000dbe:	887b      	ldrh	r3, [r7, #2]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d104      	bne.n	8000dce <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000dc4:	887b      	ldrh	r3, [r7, #2]
 8000dc6:	041a      	lsls	r2, r3, #16
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000dcc:	e002      	b.n	8000dd4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000dce:	887a      	ldrh	r2, [r7, #2]
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	619a      	str	r2, [r3, #24]
}
 8000dd4:	bf00      	nop
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b086      	sub	sp, #24
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d101      	bne.n	8000df2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dee:	2301      	movs	r3, #1
 8000df0:	e25b      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d075      	beq.n	8000eea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000dfe:	4ba3      	ldr	r3, [pc, #652]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	f003 030c 	and.w	r3, r3, #12
 8000e06:	2b04      	cmp	r3, #4
 8000e08:	d00c      	beq.n	8000e24 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e0a:	4ba0      	ldr	r3, [pc, #640]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e0c:	689b      	ldr	r3, [r3, #8]
 8000e0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000e12:	2b08      	cmp	r3, #8
 8000e14:	d112      	bne.n	8000e3c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e16:	4b9d      	ldr	r3, [pc, #628]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000e22:	d10b      	bne.n	8000e3c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e24:	4b99      	ldr	r3, [pc, #612]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d05b      	beq.n	8000ee8 <HAL_RCC_OscConfig+0x108>
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d157      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	e236      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e44:	d106      	bne.n	8000e54 <HAL_RCC_OscConfig+0x74>
 8000e46:	4b91      	ldr	r3, [pc, #580]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a90      	ldr	r2, [pc, #576]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e50:	6013      	str	r3, [r2, #0]
 8000e52:	e01d      	b.n	8000e90 <HAL_RCC_OscConfig+0xb0>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e5c:	d10c      	bne.n	8000e78 <HAL_RCC_OscConfig+0x98>
 8000e5e:	4b8b      	ldr	r3, [pc, #556]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a8a      	ldr	r2, [pc, #552]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e68:	6013      	str	r3, [r2, #0]
 8000e6a:	4b88      	ldr	r3, [pc, #544]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a87      	ldr	r2, [pc, #540]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e74:	6013      	str	r3, [r2, #0]
 8000e76:	e00b      	b.n	8000e90 <HAL_RCC_OscConfig+0xb0>
 8000e78:	4b84      	ldr	r3, [pc, #528]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a83      	ldr	r2, [pc, #524]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e82:	6013      	str	r3, [r2, #0]
 8000e84:	4b81      	ldr	r3, [pc, #516]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a80      	ldr	r2, [pc, #512]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000e8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d013      	beq.n	8000ec0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e98:	f7ff fcce 	bl	8000838 <HAL_GetTick>
 8000e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e9e:	e008      	b.n	8000eb2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ea0:	f7ff fcca 	bl	8000838 <HAL_GetTick>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	1ad3      	subs	r3, r2, r3
 8000eaa:	2b64      	cmp	r3, #100	; 0x64
 8000eac:	d901      	bls.n	8000eb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000eae:	2303      	movs	r3, #3
 8000eb0:	e1fb      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eb2:	4b76      	ldr	r3, [pc, #472]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d0f0      	beq.n	8000ea0 <HAL_RCC_OscConfig+0xc0>
 8000ebe:	e014      	b.n	8000eea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ec0:	f7ff fcba 	bl	8000838 <HAL_GetTick>
 8000ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ec6:	e008      	b.n	8000eda <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ec8:	f7ff fcb6 	bl	8000838 <HAL_GetTick>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	1ad3      	subs	r3, r2, r3
 8000ed2:	2b64      	cmp	r3, #100	; 0x64
 8000ed4:	d901      	bls.n	8000eda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	e1e7      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eda:	4b6c      	ldr	r3, [pc, #432]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d1f0      	bne.n	8000ec8 <HAL_RCC_OscConfig+0xe8>
 8000ee6:	e000      	b.n	8000eea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ee8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 0302 	and.w	r3, r3, #2
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d063      	beq.n	8000fbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ef6:	4b65      	ldr	r3, [pc, #404]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	f003 030c 	and.w	r3, r3, #12
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d00b      	beq.n	8000f1a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f02:	4b62      	ldr	r3, [pc, #392]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000f0a:	2b08      	cmp	r3, #8
 8000f0c:	d11c      	bne.n	8000f48 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f0e:	4b5f      	ldr	r3, [pc, #380]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d116      	bne.n	8000f48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f1a:	4b5c      	ldr	r3, [pc, #368]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f003 0302 	and.w	r3, r3, #2
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d005      	beq.n	8000f32 <HAL_RCC_OscConfig+0x152>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	68db      	ldr	r3, [r3, #12]
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d001      	beq.n	8000f32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e1bb      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f32:	4b56      	ldr	r3, [pc, #344]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	691b      	ldr	r3, [r3, #16]
 8000f3e:	00db      	lsls	r3, r3, #3
 8000f40:	4952      	ldr	r1, [pc, #328]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000f42:	4313      	orrs	r3, r2
 8000f44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f46:	e03a      	b.n	8000fbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d020      	beq.n	8000f92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f50:	4b4f      	ldr	r3, [pc, #316]	; (8001090 <HAL_RCC_OscConfig+0x2b0>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f56:	f7ff fc6f 	bl	8000838 <HAL_GetTick>
 8000f5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f5c:	e008      	b.n	8000f70 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f5e:	f7ff fc6b 	bl	8000838 <HAL_GetTick>
 8000f62:	4602      	mov	r2, r0
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d901      	bls.n	8000f70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	e19c      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f70:	4b46      	ldr	r3, [pc, #280]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f003 0302 	and.w	r3, r3, #2
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d0f0      	beq.n	8000f5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f7c:	4b43      	ldr	r3, [pc, #268]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	691b      	ldr	r3, [r3, #16]
 8000f88:	00db      	lsls	r3, r3, #3
 8000f8a:	4940      	ldr	r1, [pc, #256]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	600b      	str	r3, [r1, #0]
 8000f90:	e015      	b.n	8000fbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f92:	4b3f      	ldr	r3, [pc, #252]	; (8001090 <HAL_RCC_OscConfig+0x2b0>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f98:	f7ff fc4e 	bl	8000838 <HAL_GetTick>
 8000f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f9e:	e008      	b.n	8000fb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fa0:	f7ff fc4a 	bl	8000838 <HAL_GetTick>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d901      	bls.n	8000fb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	e17b      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fb2:	4b36      	ldr	r3, [pc, #216]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f003 0302 	and.w	r3, r3, #2
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d1f0      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f003 0308 	and.w	r3, r3, #8
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d030      	beq.n	800102c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	695b      	ldr	r3, [r3, #20]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d016      	beq.n	8001000 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fd2:	4b30      	ldr	r3, [pc, #192]	; (8001094 <HAL_RCC_OscConfig+0x2b4>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fd8:	f7ff fc2e 	bl	8000838 <HAL_GetTick>
 8000fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fde:	e008      	b.n	8000ff2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fe0:	f7ff fc2a 	bl	8000838 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d901      	bls.n	8000ff2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e15b      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ff2:	4b26      	ldr	r3, [pc, #152]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8000ff4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000ff6:	f003 0302 	and.w	r3, r3, #2
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d0f0      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x200>
 8000ffe:	e015      	b.n	800102c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001000:	4b24      	ldr	r3, [pc, #144]	; (8001094 <HAL_RCC_OscConfig+0x2b4>)
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001006:	f7ff fc17 	bl	8000838 <HAL_GetTick>
 800100a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800100c:	e008      	b.n	8001020 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800100e:	f7ff fc13 	bl	8000838 <HAL_GetTick>
 8001012:	4602      	mov	r2, r0
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	2b02      	cmp	r3, #2
 800101a:	d901      	bls.n	8001020 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800101c:	2303      	movs	r3, #3
 800101e:	e144      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001020:	4b1a      	ldr	r3, [pc, #104]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8001022:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001024:	f003 0302 	and.w	r3, r3, #2
 8001028:	2b00      	cmp	r3, #0
 800102a:	d1f0      	bne.n	800100e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f003 0304 	and.w	r3, r3, #4
 8001034:	2b00      	cmp	r3, #0
 8001036:	f000 80a0 	beq.w	800117a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800103a:	2300      	movs	r3, #0
 800103c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800103e:	4b13      	ldr	r3, [pc, #76]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8001040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001046:	2b00      	cmp	r3, #0
 8001048:	d10f      	bne.n	800106a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	4b0f      	ldr	r3, [pc, #60]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8001050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001052:	4a0e      	ldr	r2, [pc, #56]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 8001054:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001058:	6413      	str	r3, [r2, #64]	; 0x40
 800105a:	4b0c      	ldr	r3, [pc, #48]	; (800108c <HAL_RCC_OscConfig+0x2ac>)
 800105c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001062:	60bb      	str	r3, [r7, #8]
 8001064:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001066:	2301      	movs	r3, #1
 8001068:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800106a:	4b0b      	ldr	r3, [pc, #44]	; (8001098 <HAL_RCC_OscConfig+0x2b8>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001072:	2b00      	cmp	r3, #0
 8001074:	d121      	bne.n	80010ba <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001076:	4b08      	ldr	r3, [pc, #32]	; (8001098 <HAL_RCC_OscConfig+0x2b8>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a07      	ldr	r2, [pc, #28]	; (8001098 <HAL_RCC_OscConfig+0x2b8>)
 800107c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001080:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001082:	f7ff fbd9 	bl	8000838 <HAL_GetTick>
 8001086:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001088:	e011      	b.n	80010ae <HAL_RCC_OscConfig+0x2ce>
 800108a:	bf00      	nop
 800108c:	40023800 	.word	0x40023800
 8001090:	42470000 	.word	0x42470000
 8001094:	42470e80 	.word	0x42470e80
 8001098:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800109c:	f7ff fbcc 	bl	8000838 <HAL_GetTick>
 80010a0:	4602      	mov	r2, r0
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	2b02      	cmp	r3, #2
 80010a8:	d901      	bls.n	80010ae <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80010aa:	2303      	movs	r3, #3
 80010ac:	e0fd      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ae:	4b81      	ldr	r3, [pc, #516]	; (80012b4 <HAL_RCC_OscConfig+0x4d4>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d0f0      	beq.n	800109c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d106      	bne.n	80010d0 <HAL_RCC_OscConfig+0x2f0>
 80010c2:	4b7d      	ldr	r3, [pc, #500]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 80010c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010c6:	4a7c      	ldr	r2, [pc, #496]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 80010c8:	f043 0301 	orr.w	r3, r3, #1
 80010cc:	6713      	str	r3, [r2, #112]	; 0x70
 80010ce:	e01c      	b.n	800110a <HAL_RCC_OscConfig+0x32a>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	2b05      	cmp	r3, #5
 80010d6:	d10c      	bne.n	80010f2 <HAL_RCC_OscConfig+0x312>
 80010d8:	4b77      	ldr	r3, [pc, #476]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 80010da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010dc:	4a76      	ldr	r2, [pc, #472]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 80010de:	f043 0304 	orr.w	r3, r3, #4
 80010e2:	6713      	str	r3, [r2, #112]	; 0x70
 80010e4:	4b74      	ldr	r3, [pc, #464]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 80010e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010e8:	4a73      	ldr	r2, [pc, #460]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 80010ea:	f043 0301 	orr.w	r3, r3, #1
 80010ee:	6713      	str	r3, [r2, #112]	; 0x70
 80010f0:	e00b      	b.n	800110a <HAL_RCC_OscConfig+0x32a>
 80010f2:	4b71      	ldr	r3, [pc, #452]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 80010f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010f6:	4a70      	ldr	r2, [pc, #448]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 80010f8:	f023 0301 	bic.w	r3, r3, #1
 80010fc:	6713      	str	r3, [r2, #112]	; 0x70
 80010fe:	4b6e      	ldr	r3, [pc, #440]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 8001100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001102:	4a6d      	ldr	r2, [pc, #436]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 8001104:	f023 0304 	bic.w	r3, r3, #4
 8001108:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d015      	beq.n	800113e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001112:	f7ff fb91 	bl	8000838 <HAL_GetTick>
 8001116:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001118:	e00a      	b.n	8001130 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800111a:	f7ff fb8d 	bl	8000838 <HAL_GetTick>
 800111e:	4602      	mov	r2, r0
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	1ad3      	subs	r3, r2, r3
 8001124:	f241 3288 	movw	r2, #5000	; 0x1388
 8001128:	4293      	cmp	r3, r2
 800112a:	d901      	bls.n	8001130 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800112c:	2303      	movs	r3, #3
 800112e:	e0bc      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001130:	4b61      	ldr	r3, [pc, #388]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 8001132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001134:	f003 0302 	and.w	r3, r3, #2
 8001138:	2b00      	cmp	r3, #0
 800113a:	d0ee      	beq.n	800111a <HAL_RCC_OscConfig+0x33a>
 800113c:	e014      	b.n	8001168 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800113e:	f7ff fb7b 	bl	8000838 <HAL_GetTick>
 8001142:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001144:	e00a      	b.n	800115c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001146:	f7ff fb77 	bl	8000838 <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	f241 3288 	movw	r2, #5000	; 0x1388
 8001154:	4293      	cmp	r3, r2
 8001156:	d901      	bls.n	800115c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001158:	2303      	movs	r3, #3
 800115a:	e0a6      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800115c:	4b56      	ldr	r3, [pc, #344]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 800115e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001160:	f003 0302 	and.w	r3, r3, #2
 8001164:	2b00      	cmp	r3, #0
 8001166:	d1ee      	bne.n	8001146 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001168:	7dfb      	ldrb	r3, [r7, #23]
 800116a:	2b01      	cmp	r3, #1
 800116c:	d105      	bne.n	800117a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800116e:	4b52      	ldr	r3, [pc, #328]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 8001170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001172:	4a51      	ldr	r2, [pc, #324]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 8001174:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001178:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	699b      	ldr	r3, [r3, #24]
 800117e:	2b00      	cmp	r3, #0
 8001180:	f000 8092 	beq.w	80012a8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001184:	4b4c      	ldr	r3, [pc, #304]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	f003 030c 	and.w	r3, r3, #12
 800118c:	2b08      	cmp	r3, #8
 800118e:	d05c      	beq.n	800124a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	2b02      	cmp	r3, #2
 8001196:	d141      	bne.n	800121c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001198:	4b48      	ldr	r3, [pc, #288]	; (80012bc <HAL_RCC_OscConfig+0x4dc>)
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800119e:	f7ff fb4b 	bl	8000838 <HAL_GetTick>
 80011a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011a4:	e008      	b.n	80011b8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011a6:	f7ff fb47 	bl	8000838 <HAL_GetTick>
 80011aa:	4602      	mov	r2, r0
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d901      	bls.n	80011b8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80011b4:	2303      	movs	r3, #3
 80011b6:	e078      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011b8:	4b3f      	ldr	r3, [pc, #252]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d1f0      	bne.n	80011a6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	69da      	ldr	r2, [r3, #28]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6a1b      	ldr	r3, [r3, #32]
 80011cc:	431a      	orrs	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d2:	019b      	lsls	r3, r3, #6
 80011d4:	431a      	orrs	r2, r3
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011da:	085b      	lsrs	r3, r3, #1
 80011dc:	3b01      	subs	r3, #1
 80011de:	041b      	lsls	r3, r3, #16
 80011e0:	431a      	orrs	r2, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011e6:	061b      	lsls	r3, r3, #24
 80011e8:	4933      	ldr	r1, [pc, #204]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 80011ea:	4313      	orrs	r3, r2
 80011ec:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011ee:	4b33      	ldr	r3, [pc, #204]	; (80012bc <HAL_RCC_OscConfig+0x4dc>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f4:	f7ff fb20 	bl	8000838 <HAL_GetTick>
 80011f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011fa:	e008      	b.n	800120e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011fc:	f7ff fb1c 	bl	8000838 <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b02      	cmp	r3, #2
 8001208:	d901      	bls.n	800120e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e04d      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800120e:	4b2a      	ldr	r3, [pc, #168]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001216:	2b00      	cmp	r3, #0
 8001218:	d0f0      	beq.n	80011fc <HAL_RCC_OscConfig+0x41c>
 800121a:	e045      	b.n	80012a8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800121c:	4b27      	ldr	r3, [pc, #156]	; (80012bc <HAL_RCC_OscConfig+0x4dc>)
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001222:	f7ff fb09 	bl	8000838 <HAL_GetTick>
 8001226:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001228:	e008      	b.n	800123c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800122a:	f7ff fb05 	bl	8000838 <HAL_GetTick>
 800122e:	4602      	mov	r2, r0
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	2b02      	cmp	r3, #2
 8001236:	d901      	bls.n	800123c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001238:	2303      	movs	r3, #3
 800123a:	e036      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800123c:	4b1e      	ldr	r3, [pc, #120]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001244:	2b00      	cmp	r3, #0
 8001246:	d1f0      	bne.n	800122a <HAL_RCC_OscConfig+0x44a>
 8001248:	e02e      	b.n	80012a8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	699b      	ldr	r3, [r3, #24]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d101      	bne.n	8001256 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e029      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001256:	4b18      	ldr	r3, [pc, #96]	; (80012b8 <HAL_RCC_OscConfig+0x4d8>)
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	429a      	cmp	r2, r3
 8001268:	d11c      	bne.n	80012a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001274:	429a      	cmp	r2, r3
 8001276:	d115      	bne.n	80012a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001278:	68fa      	ldr	r2, [r7, #12]
 800127a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800127e:	4013      	ands	r3, r2
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001284:	4293      	cmp	r3, r2
 8001286:	d10d      	bne.n	80012a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001292:	429a      	cmp	r2, r3
 8001294:	d106      	bne.n	80012a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d001      	beq.n	80012a8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80012a4:	2301      	movs	r3, #1
 80012a6:	e000      	b.n	80012aa <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3718      	adds	r7, #24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40007000 	.word	0x40007000
 80012b8:	40023800 	.word	0x40023800
 80012bc:	42470060 	.word	0x42470060

080012c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d101      	bne.n	80012d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012d0:	2301      	movs	r3, #1
 80012d2:	e0cc      	b.n	800146e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012d4:	4b68      	ldr	r3, [pc, #416]	; (8001478 <HAL_RCC_ClockConfig+0x1b8>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 030f 	and.w	r3, r3, #15
 80012dc:	683a      	ldr	r2, [r7, #0]
 80012de:	429a      	cmp	r2, r3
 80012e0:	d90c      	bls.n	80012fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012e2:	4b65      	ldr	r3, [pc, #404]	; (8001478 <HAL_RCC_ClockConfig+0x1b8>)
 80012e4:	683a      	ldr	r2, [r7, #0]
 80012e6:	b2d2      	uxtb	r2, r2
 80012e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012ea:	4b63      	ldr	r3, [pc, #396]	; (8001478 <HAL_RCC_ClockConfig+0x1b8>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 030f 	and.w	r3, r3, #15
 80012f2:	683a      	ldr	r2, [r7, #0]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d001      	beq.n	80012fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e0b8      	b.n	800146e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 0302 	and.w	r3, r3, #2
 8001304:	2b00      	cmp	r3, #0
 8001306:	d020      	beq.n	800134a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f003 0304 	and.w	r3, r3, #4
 8001310:	2b00      	cmp	r3, #0
 8001312:	d005      	beq.n	8001320 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001314:	4b59      	ldr	r3, [pc, #356]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	4a58      	ldr	r2, [pc, #352]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 800131a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800131e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0308 	and.w	r3, r3, #8
 8001328:	2b00      	cmp	r3, #0
 800132a:	d005      	beq.n	8001338 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800132c:	4b53      	ldr	r3, [pc, #332]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	4a52      	ldr	r2, [pc, #328]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 8001332:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001336:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001338:	4b50      	ldr	r3, [pc, #320]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	494d      	ldr	r1, [pc, #308]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 8001346:	4313      	orrs	r3, r2
 8001348:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0301 	and.w	r3, r3, #1
 8001352:	2b00      	cmp	r3, #0
 8001354:	d044      	beq.n	80013e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d107      	bne.n	800136e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135e:	4b47      	ldr	r3, [pc, #284]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d119      	bne.n	800139e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e07f      	b.n	800146e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	2b02      	cmp	r3, #2
 8001374:	d003      	beq.n	800137e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800137a:	2b03      	cmp	r3, #3
 800137c:	d107      	bne.n	800138e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800137e:	4b3f      	ldr	r3, [pc, #252]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d109      	bne.n	800139e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e06f      	b.n	800146e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800138e:	4b3b      	ldr	r3, [pc, #236]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d101      	bne.n	800139e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e067      	b.n	800146e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800139e:	4b37      	ldr	r3, [pc, #220]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	f023 0203 	bic.w	r2, r3, #3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	4934      	ldr	r1, [pc, #208]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 80013ac:	4313      	orrs	r3, r2
 80013ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013b0:	f7ff fa42 	bl	8000838 <HAL_GetTick>
 80013b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013b6:	e00a      	b.n	80013ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013b8:	f7ff fa3e 	bl	8000838 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e04f      	b.n	800146e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013ce:	4b2b      	ldr	r3, [pc, #172]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	f003 020c 	and.w	r2, r3, #12
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	429a      	cmp	r2, r3
 80013de:	d1eb      	bne.n	80013b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013e0:	4b25      	ldr	r3, [pc, #148]	; (8001478 <HAL_RCC_ClockConfig+0x1b8>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f003 030f 	and.w	r3, r3, #15
 80013e8:	683a      	ldr	r2, [r7, #0]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d20c      	bcs.n	8001408 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ee:	4b22      	ldr	r3, [pc, #136]	; (8001478 <HAL_RCC_ClockConfig+0x1b8>)
 80013f0:	683a      	ldr	r2, [r7, #0]
 80013f2:	b2d2      	uxtb	r2, r2
 80013f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013f6:	4b20      	ldr	r3, [pc, #128]	; (8001478 <HAL_RCC_ClockConfig+0x1b8>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 030f 	and.w	r3, r3, #15
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	429a      	cmp	r2, r3
 8001402:	d001      	beq.n	8001408 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e032      	b.n	800146e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 0304 	and.w	r3, r3, #4
 8001410:	2b00      	cmp	r3, #0
 8001412:	d008      	beq.n	8001426 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001414:	4b19      	ldr	r3, [pc, #100]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	4916      	ldr	r1, [pc, #88]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 8001422:	4313      	orrs	r3, r2
 8001424:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 0308 	and.w	r3, r3, #8
 800142e:	2b00      	cmp	r3, #0
 8001430:	d009      	beq.n	8001446 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001432:	4b12      	ldr	r3, [pc, #72]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	490e      	ldr	r1, [pc, #56]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 8001442:	4313      	orrs	r3, r2
 8001444:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001446:	f000 f821 	bl	800148c <HAL_RCC_GetSysClockFreq>
 800144a:	4601      	mov	r1, r0
 800144c:	4b0b      	ldr	r3, [pc, #44]	; (800147c <HAL_RCC_ClockConfig+0x1bc>)
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	091b      	lsrs	r3, r3, #4
 8001452:	f003 030f 	and.w	r3, r3, #15
 8001456:	4a0a      	ldr	r2, [pc, #40]	; (8001480 <HAL_RCC_ClockConfig+0x1c0>)
 8001458:	5cd3      	ldrb	r3, [r2, r3]
 800145a:	fa21 f303 	lsr.w	r3, r1, r3
 800145e:	4a09      	ldr	r2, [pc, #36]	; (8001484 <HAL_RCC_ClockConfig+0x1c4>)
 8001460:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001462:	4b09      	ldr	r3, [pc, #36]	; (8001488 <HAL_RCC_ClockConfig+0x1c8>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4618      	mov	r0, r3
 8001468:	f001 fc10 	bl	8002c8c <HAL_InitTick>

  return HAL_OK;
 800146c:	2300      	movs	r3, #0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40023c00 	.word	0x40023c00
 800147c:	40023800 	.word	0x40023800
 8001480:	08007414 	.word	0x08007414
 8001484:	20000008 	.word	0x20000008
 8001488:	20000000 	.word	0x20000000

0800148c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800148c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001492:	2300      	movs	r3, #0
 8001494:	607b      	str	r3, [r7, #4]
 8001496:	2300      	movs	r3, #0
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	2300      	movs	r3, #0
 800149c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800149e:	2300      	movs	r3, #0
 80014a0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014a2:	4b63      	ldr	r3, [pc, #396]	; (8001630 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	f003 030c 	and.w	r3, r3, #12
 80014aa:	2b04      	cmp	r3, #4
 80014ac:	d007      	beq.n	80014be <HAL_RCC_GetSysClockFreq+0x32>
 80014ae:	2b08      	cmp	r3, #8
 80014b0:	d008      	beq.n	80014c4 <HAL_RCC_GetSysClockFreq+0x38>
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	f040 80b4 	bne.w	8001620 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014b8:	4b5e      	ldr	r3, [pc, #376]	; (8001634 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80014ba:	60bb      	str	r3, [r7, #8]
       break;
 80014bc:	e0b3      	b.n	8001626 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80014be:	4b5e      	ldr	r3, [pc, #376]	; (8001638 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80014c0:	60bb      	str	r3, [r7, #8]
      break;
 80014c2:	e0b0      	b.n	8001626 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014c4:	4b5a      	ldr	r3, [pc, #360]	; (8001630 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80014cc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014ce:	4b58      	ldr	r3, [pc, #352]	; (8001630 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d04a      	beq.n	8001570 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014da:	4b55      	ldr	r3, [pc, #340]	; (8001630 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	099b      	lsrs	r3, r3, #6
 80014e0:	f04f 0400 	mov.w	r4, #0
 80014e4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80014e8:	f04f 0200 	mov.w	r2, #0
 80014ec:	ea03 0501 	and.w	r5, r3, r1
 80014f0:	ea04 0602 	and.w	r6, r4, r2
 80014f4:	4629      	mov	r1, r5
 80014f6:	4632      	mov	r2, r6
 80014f8:	f04f 0300 	mov.w	r3, #0
 80014fc:	f04f 0400 	mov.w	r4, #0
 8001500:	0154      	lsls	r4, r2, #5
 8001502:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001506:	014b      	lsls	r3, r1, #5
 8001508:	4619      	mov	r1, r3
 800150a:	4622      	mov	r2, r4
 800150c:	1b49      	subs	r1, r1, r5
 800150e:	eb62 0206 	sbc.w	r2, r2, r6
 8001512:	f04f 0300 	mov.w	r3, #0
 8001516:	f04f 0400 	mov.w	r4, #0
 800151a:	0194      	lsls	r4, r2, #6
 800151c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001520:	018b      	lsls	r3, r1, #6
 8001522:	1a5b      	subs	r3, r3, r1
 8001524:	eb64 0402 	sbc.w	r4, r4, r2
 8001528:	f04f 0100 	mov.w	r1, #0
 800152c:	f04f 0200 	mov.w	r2, #0
 8001530:	00e2      	lsls	r2, r4, #3
 8001532:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001536:	00d9      	lsls	r1, r3, #3
 8001538:	460b      	mov	r3, r1
 800153a:	4614      	mov	r4, r2
 800153c:	195b      	adds	r3, r3, r5
 800153e:	eb44 0406 	adc.w	r4, r4, r6
 8001542:	f04f 0100 	mov.w	r1, #0
 8001546:	f04f 0200 	mov.w	r2, #0
 800154a:	0262      	lsls	r2, r4, #9
 800154c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001550:	0259      	lsls	r1, r3, #9
 8001552:	460b      	mov	r3, r1
 8001554:	4614      	mov	r4, r2
 8001556:	4618      	mov	r0, r3
 8001558:	4621      	mov	r1, r4
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f04f 0400 	mov.w	r4, #0
 8001560:	461a      	mov	r2, r3
 8001562:	4623      	mov	r3, r4
 8001564:	f7fe fe7e 	bl	8000264 <__aeabi_uldivmod>
 8001568:	4603      	mov	r3, r0
 800156a:	460c      	mov	r4, r1
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	e049      	b.n	8001604 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001570:	4b2f      	ldr	r3, [pc, #188]	; (8001630 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	099b      	lsrs	r3, r3, #6
 8001576:	f04f 0400 	mov.w	r4, #0
 800157a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800157e:	f04f 0200 	mov.w	r2, #0
 8001582:	ea03 0501 	and.w	r5, r3, r1
 8001586:	ea04 0602 	and.w	r6, r4, r2
 800158a:	4629      	mov	r1, r5
 800158c:	4632      	mov	r2, r6
 800158e:	f04f 0300 	mov.w	r3, #0
 8001592:	f04f 0400 	mov.w	r4, #0
 8001596:	0154      	lsls	r4, r2, #5
 8001598:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800159c:	014b      	lsls	r3, r1, #5
 800159e:	4619      	mov	r1, r3
 80015a0:	4622      	mov	r2, r4
 80015a2:	1b49      	subs	r1, r1, r5
 80015a4:	eb62 0206 	sbc.w	r2, r2, r6
 80015a8:	f04f 0300 	mov.w	r3, #0
 80015ac:	f04f 0400 	mov.w	r4, #0
 80015b0:	0194      	lsls	r4, r2, #6
 80015b2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80015b6:	018b      	lsls	r3, r1, #6
 80015b8:	1a5b      	subs	r3, r3, r1
 80015ba:	eb64 0402 	sbc.w	r4, r4, r2
 80015be:	f04f 0100 	mov.w	r1, #0
 80015c2:	f04f 0200 	mov.w	r2, #0
 80015c6:	00e2      	lsls	r2, r4, #3
 80015c8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80015cc:	00d9      	lsls	r1, r3, #3
 80015ce:	460b      	mov	r3, r1
 80015d0:	4614      	mov	r4, r2
 80015d2:	195b      	adds	r3, r3, r5
 80015d4:	eb44 0406 	adc.w	r4, r4, r6
 80015d8:	f04f 0100 	mov.w	r1, #0
 80015dc:	f04f 0200 	mov.w	r2, #0
 80015e0:	02a2      	lsls	r2, r4, #10
 80015e2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80015e6:	0299      	lsls	r1, r3, #10
 80015e8:	460b      	mov	r3, r1
 80015ea:	4614      	mov	r4, r2
 80015ec:	4618      	mov	r0, r3
 80015ee:	4621      	mov	r1, r4
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	f04f 0400 	mov.w	r4, #0
 80015f6:	461a      	mov	r2, r3
 80015f8:	4623      	mov	r3, r4
 80015fa:	f7fe fe33 	bl	8000264 <__aeabi_uldivmod>
 80015fe:	4603      	mov	r3, r0
 8001600:	460c      	mov	r4, r1
 8001602:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001604:	4b0a      	ldr	r3, [pc, #40]	; (8001630 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	0c1b      	lsrs	r3, r3, #16
 800160a:	f003 0303 	and.w	r3, r3, #3
 800160e:	3301      	adds	r3, #1
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001614:	68fa      	ldr	r2, [r7, #12]
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	fbb2 f3f3 	udiv	r3, r2, r3
 800161c:	60bb      	str	r3, [r7, #8]
      break;
 800161e:	e002      	b.n	8001626 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001620:	4b04      	ldr	r3, [pc, #16]	; (8001634 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001622:	60bb      	str	r3, [r7, #8]
      break;
 8001624:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001626:	68bb      	ldr	r3, [r7, #8]
}
 8001628:	4618      	mov	r0, r3
 800162a:	3714      	adds	r7, #20
 800162c:	46bd      	mov	sp, r7
 800162e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001630:	40023800 	.word	0x40023800
 8001634:	00f42400 	.word	0x00f42400
 8001638:	007a1200 	.word	0x007a1200

0800163c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001640:	4b03      	ldr	r3, [pc, #12]	; (8001650 <HAL_RCC_GetHCLKFreq+0x14>)
 8001642:	681b      	ldr	r3, [r3, #0]
}
 8001644:	4618      	mov	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	20000008 	.word	0x20000008

08001654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001658:	f7ff fff0 	bl	800163c <HAL_RCC_GetHCLKFreq>
 800165c:	4601      	mov	r1, r0
 800165e:	4b05      	ldr	r3, [pc, #20]	; (8001674 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	0a9b      	lsrs	r3, r3, #10
 8001664:	f003 0307 	and.w	r3, r3, #7
 8001668:	4a03      	ldr	r2, [pc, #12]	; (8001678 <HAL_RCC_GetPCLK1Freq+0x24>)
 800166a:	5cd3      	ldrb	r3, [r2, r3]
 800166c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001670:	4618      	mov	r0, r3
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40023800 	.word	0x40023800
 8001678:	08007424 	.word	0x08007424

0800167c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	220f      	movs	r2, #15
 800168a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800168c:	4b12      	ldr	r3, [pc, #72]	; (80016d8 <HAL_RCC_GetClockConfig+0x5c>)
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	f003 0203 	and.w	r2, r3, #3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001698:	4b0f      	ldr	r3, [pc, #60]	; (80016d8 <HAL_RCC_GetClockConfig+0x5c>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80016a4:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <HAL_RCC_GetClockConfig+0x5c>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80016b0:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <HAL_RCC_GetClockConfig+0x5c>)
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	08db      	lsrs	r3, r3, #3
 80016b6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80016be:	4b07      	ldr	r3, [pc, #28]	; (80016dc <HAL_RCC_GetClockConfig+0x60>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 020f 	and.w	r2, r3, #15
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	601a      	str	r2, [r3, #0]
}
 80016ca:	bf00      	nop
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40023c00 	.word	0x40023c00

080016e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d101      	bne.n	80016f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e01d      	b.n	800172e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d106      	bne.n	800170c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2200      	movs	r2, #0
 8001702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f001 fa4e 	bl	8002ba8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2202      	movs	r2, #2
 8001710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	3304      	adds	r3, #4
 800171c:	4619      	mov	r1, r3
 800171e:	4610      	mov	r0, r2
 8001720:	f000 fb4e 	bl	8001dc0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2201      	movs	r2, #1
 8001728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800172c:	2300      	movs	r3, #0
}
 800172e:	4618      	mov	r0, r3
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001736:	b480      	push	{r7}
 8001738:	b085      	sub	sp, #20
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	68da      	ldr	r2, [r3, #12]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f042 0201 	orr.w	r2, r2, #1
 800174c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	f003 0307 	and.w	r3, r3, #7
 8001758:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2b06      	cmp	r3, #6
 800175e:	d007      	beq.n	8001770 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f042 0201 	orr.w	r2, r2, #1
 800176e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	3714      	adds	r7, #20
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr

0800177e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b082      	sub	sp, #8
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d101      	bne.n	8001790 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e01d      	b.n	80017cc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001796:	b2db      	uxtb	r3, r3
 8001798:	2b00      	cmp	r3, #0
 800179a:	d106      	bne.n	80017aa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f000 f815 	bl	80017d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2202      	movs	r2, #2
 80017ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	3304      	adds	r3, #4
 80017ba:	4619      	mov	r1, r3
 80017bc:	4610      	mov	r0, r2
 80017be:	f000 faff 	bl	8001dc0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2201      	movs	r2, #1
 80017c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80017ca:	2300      	movs	r3, #0
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2201      	movs	r2, #1
 80017f8:	6839      	ldr	r1, [r7, #0]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 fdca 	bl	8002394 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a15      	ldr	r2, [pc, #84]	; (800185c <HAL_TIM_PWM_Start+0x74>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d004      	beq.n	8001814 <HAL_TIM_PWM_Start+0x2c>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a14      	ldr	r2, [pc, #80]	; (8001860 <HAL_TIM_PWM_Start+0x78>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d101      	bne.n	8001818 <HAL_TIM_PWM_Start+0x30>
 8001814:	2301      	movs	r3, #1
 8001816:	e000      	b.n	800181a <HAL_TIM_PWM_Start+0x32>
 8001818:	2300      	movs	r3, #0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d007      	beq.n	800182e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800182c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 0307 	and.w	r3, r3, #7
 8001838:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2b06      	cmp	r3, #6
 800183e:	d007      	beq.n	8001850 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f042 0201 	orr.w	r2, r2, #1
 800184e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3710      	adds	r7, #16
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40010000 	.word	0x40010000
 8001860:	40010400 	.word	0x40010400

08001864 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	691b      	ldr	r3, [r3, #16]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b02      	cmp	r3, #2
 8001878:	d122      	bne.n	80018c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	f003 0302 	and.w	r3, r3, #2
 8001884:	2b02      	cmp	r3, #2
 8001886:	d11b      	bne.n	80018c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f06f 0202 	mvn.w	r2, #2
 8001890:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2201      	movs	r2, #1
 8001896:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	699b      	ldr	r3, [r3, #24]
 800189e:	f003 0303 	and.w	r3, r3, #3
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d003      	beq.n	80018ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f000 fa6b 	bl	8001d82 <HAL_TIM_IC_CaptureCallback>
 80018ac:	e005      	b.n	80018ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f000 fa5d 	bl	8001d6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f000 fa6e 	bl	8001d96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	691b      	ldr	r3, [r3, #16]
 80018c6:	f003 0304 	and.w	r3, r3, #4
 80018ca:	2b04      	cmp	r3, #4
 80018cc:	d122      	bne.n	8001914 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	2b04      	cmp	r3, #4
 80018da:	d11b      	bne.n	8001914 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f06f 0204 	mvn.w	r2, #4
 80018e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2202      	movs	r2, #2
 80018ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	699b      	ldr	r3, [r3, #24]
 80018f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d003      	beq.n	8001902 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f000 fa41 	bl	8001d82 <HAL_TIM_IC_CaptureCallback>
 8001900:	e005      	b.n	800190e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f000 fa33 	bl	8001d6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f000 fa44 	bl	8001d96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	f003 0308 	and.w	r3, r3, #8
 800191e:	2b08      	cmp	r3, #8
 8001920:	d122      	bne.n	8001968 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	f003 0308 	and.w	r3, r3, #8
 800192c:	2b08      	cmp	r3, #8
 800192e:	d11b      	bne.n	8001968 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f06f 0208 	mvn.w	r2, #8
 8001938:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2204      	movs	r2, #4
 800193e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	69db      	ldr	r3, [r3, #28]
 8001946:	f003 0303 	and.w	r3, r3, #3
 800194a:	2b00      	cmp	r3, #0
 800194c:	d003      	beq.n	8001956 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f000 fa17 	bl	8001d82 <HAL_TIM_IC_CaptureCallback>
 8001954:	e005      	b.n	8001962 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f000 fa09 	bl	8001d6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f000 fa1a 	bl	8001d96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	691b      	ldr	r3, [r3, #16]
 800196e:	f003 0310 	and.w	r3, r3, #16
 8001972:	2b10      	cmp	r3, #16
 8001974:	d122      	bne.n	80019bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	f003 0310 	and.w	r3, r3, #16
 8001980:	2b10      	cmp	r3, #16
 8001982:	d11b      	bne.n	80019bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f06f 0210 	mvn.w	r2, #16
 800198c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2208      	movs	r2, #8
 8001992:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	69db      	ldr	r3, [r3, #28]
 800199a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d003      	beq.n	80019aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 f9ed 	bl	8001d82 <HAL_TIM_IC_CaptureCallback>
 80019a8:	e005      	b.n	80019b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f000 f9df 	bl	8001d6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f000 f9f0 	bl	8001d96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	691b      	ldr	r3, [r3, #16]
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d10e      	bne.n	80019e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	f003 0301 	and.w	r3, r3, #1
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d107      	bne.n	80019e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f06f 0201 	mvn.w	r2, #1
 80019e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f001 f89e 	bl	8002b24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	691b      	ldr	r3, [r3, #16]
 80019ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019f2:	2b80      	cmp	r3, #128	; 0x80
 80019f4:	d10e      	bne.n	8001a14 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a00:	2b80      	cmp	r3, #128	; 0x80
 8001a02:	d107      	bne.n	8001a14 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f000 fd6c 	bl	80024ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a1e:	2b40      	cmp	r3, #64	; 0x40
 8001a20:	d10e      	bne.n	8001a40 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a2c:	2b40      	cmp	r3, #64	; 0x40
 8001a2e:	d107      	bne.n	8001a40 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f000 f9b5 	bl	8001daa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	691b      	ldr	r3, [r3, #16]
 8001a46:	f003 0320 	and.w	r3, r3, #32
 8001a4a:	2b20      	cmp	r3, #32
 8001a4c:	d10e      	bne.n	8001a6c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	f003 0320 	and.w	r3, r3, #32
 8001a58:	2b20      	cmp	r3, #32
 8001a5a:	d107      	bne.n	8001a6c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f06f 0220 	mvn.w	r2, #32
 8001a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f000 fd36 	bl	80024d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001a6c:	bf00      	nop
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d101      	bne.n	8001a8e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	e0b4      	b.n	8001bf8 <HAL_TIM_PWM_ConfigChannel+0x184>
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	2201      	movs	r2, #1
 8001a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	2202      	movs	r2, #2
 8001a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2b0c      	cmp	r3, #12
 8001aa2:	f200 809f 	bhi.w	8001be4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8001aa6:	a201      	add	r2, pc, #4	; (adr r2, 8001aac <HAL_TIM_PWM_ConfigChannel+0x38>)
 8001aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aac:	08001ae1 	.word	0x08001ae1
 8001ab0:	08001be5 	.word	0x08001be5
 8001ab4:	08001be5 	.word	0x08001be5
 8001ab8:	08001be5 	.word	0x08001be5
 8001abc:	08001b21 	.word	0x08001b21
 8001ac0:	08001be5 	.word	0x08001be5
 8001ac4:	08001be5 	.word	0x08001be5
 8001ac8:	08001be5 	.word	0x08001be5
 8001acc:	08001b63 	.word	0x08001b63
 8001ad0:	08001be5 	.word	0x08001be5
 8001ad4:	08001be5 	.word	0x08001be5
 8001ad8:	08001be5 	.word	0x08001be5
 8001adc:	08001ba3 	.word	0x08001ba3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	68b9      	ldr	r1, [r7, #8]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f000 fa0a 	bl	8001f00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	699a      	ldr	r2, [r3, #24]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f042 0208 	orr.w	r2, r2, #8
 8001afa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	699a      	ldr	r2, [r3, #24]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f022 0204 	bic.w	r2, r2, #4
 8001b0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6999      	ldr	r1, [r3, #24]
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	691a      	ldr	r2, [r3, #16]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	619a      	str	r2, [r3, #24]
      break;
 8001b1e:	e062      	b.n	8001be6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	68b9      	ldr	r1, [r7, #8]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f000 fa5a 	bl	8001fe0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	699a      	ldr	r2, [r3, #24]
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	699a      	ldr	r2, [r3, #24]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	6999      	ldr	r1, [r3, #24]
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	691b      	ldr	r3, [r3, #16]
 8001b56:	021a      	lsls	r2, r3, #8
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	619a      	str	r2, [r3, #24]
      break;
 8001b60:	e041      	b.n	8001be6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	68b9      	ldr	r1, [r7, #8]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f000 faaf 	bl	80020cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	69da      	ldr	r2, [r3, #28]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f042 0208 	orr.w	r2, r2, #8
 8001b7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	69da      	ldr	r2, [r3, #28]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f022 0204 	bic.w	r2, r2, #4
 8001b8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	69d9      	ldr	r1, [r3, #28]
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	691a      	ldr	r2, [r3, #16]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	61da      	str	r2, [r3, #28]
      break;
 8001ba0:	e021      	b.n	8001be6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	68b9      	ldr	r1, [r7, #8]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f000 fb03 	bl	80021b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	69da      	ldr	r2, [r3, #28]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001bbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	69da      	ldr	r2, [r3, #28]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	69d9      	ldr	r1, [r3, #28]
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	691b      	ldr	r3, [r3, #16]
 8001bd8:	021a      	lsls	r2, r3, #8
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	430a      	orrs	r2, r1
 8001be0:	61da      	str	r2, [r3, #28]
      break;
 8001be2:	e000      	b.n	8001be6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8001be4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2201      	movs	r2, #1
 8001bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d101      	bne.n	8001c18 <HAL_TIM_ConfigClockSource+0x18>
 8001c14:	2302      	movs	r3, #2
 8001c16:	e0a6      	b.n	8001d66 <HAL_TIM_ConfigClockSource+0x166>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2202      	movs	r2, #2
 8001c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001c36:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001c3e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	68fa      	ldr	r2, [r7, #12]
 8001c46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2b40      	cmp	r3, #64	; 0x40
 8001c4e:	d067      	beq.n	8001d20 <HAL_TIM_ConfigClockSource+0x120>
 8001c50:	2b40      	cmp	r3, #64	; 0x40
 8001c52:	d80b      	bhi.n	8001c6c <HAL_TIM_ConfigClockSource+0x6c>
 8001c54:	2b10      	cmp	r3, #16
 8001c56:	d073      	beq.n	8001d40 <HAL_TIM_ConfigClockSource+0x140>
 8001c58:	2b10      	cmp	r3, #16
 8001c5a:	d802      	bhi.n	8001c62 <HAL_TIM_ConfigClockSource+0x62>
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d06f      	beq.n	8001d40 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001c60:	e078      	b.n	8001d54 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001c62:	2b20      	cmp	r3, #32
 8001c64:	d06c      	beq.n	8001d40 <HAL_TIM_ConfigClockSource+0x140>
 8001c66:	2b30      	cmp	r3, #48	; 0x30
 8001c68:	d06a      	beq.n	8001d40 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8001c6a:	e073      	b.n	8001d54 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001c6c:	2b70      	cmp	r3, #112	; 0x70
 8001c6e:	d00d      	beq.n	8001c8c <HAL_TIM_ConfigClockSource+0x8c>
 8001c70:	2b70      	cmp	r3, #112	; 0x70
 8001c72:	d804      	bhi.n	8001c7e <HAL_TIM_ConfigClockSource+0x7e>
 8001c74:	2b50      	cmp	r3, #80	; 0x50
 8001c76:	d033      	beq.n	8001ce0 <HAL_TIM_ConfigClockSource+0xe0>
 8001c78:	2b60      	cmp	r3, #96	; 0x60
 8001c7a:	d041      	beq.n	8001d00 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8001c7c:	e06a      	b.n	8001d54 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001c7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c82:	d066      	beq.n	8001d52 <HAL_TIM_ConfigClockSource+0x152>
 8001c84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c88:	d017      	beq.n	8001cba <HAL_TIM_ConfigClockSource+0xba>
      break;
 8001c8a:	e063      	b.n	8001d54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6818      	ldr	r0, [r3, #0]
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	6899      	ldr	r1, [r3, #8]
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685a      	ldr	r2, [r3, #4]
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	f000 fb5a 	bl	8002354 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001cae:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	68fa      	ldr	r2, [r7, #12]
 8001cb6:	609a      	str	r2, [r3, #8]
      break;
 8001cb8:	e04c      	b.n	8001d54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6818      	ldr	r0, [r3, #0]
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	6899      	ldr	r1, [r3, #8]
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685a      	ldr	r2, [r3, #4]
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	f000 fb43 	bl	8002354 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	689a      	ldr	r2, [r3, #8]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001cdc:	609a      	str	r2, [r3, #8]
      break;
 8001cde:	e039      	b.n	8001d54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6818      	ldr	r0, [r3, #0]
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	6859      	ldr	r1, [r3, #4]
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	461a      	mov	r2, r3
 8001cee:	f000 fab7 	bl	8002260 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2150      	movs	r1, #80	; 0x50
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 fb10 	bl	800231e <TIM_ITRx_SetConfig>
      break;
 8001cfe:	e029      	b.n	8001d54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6818      	ldr	r0, [r3, #0]
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	6859      	ldr	r1, [r3, #4]
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	f000 fad6 	bl	80022be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2160      	movs	r1, #96	; 0x60
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f000 fb00 	bl	800231e <TIM_ITRx_SetConfig>
      break;
 8001d1e:	e019      	b.n	8001d54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6818      	ldr	r0, [r3, #0]
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	6859      	ldr	r1, [r3, #4]
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	f000 fa97 	bl	8002260 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2140      	movs	r1, #64	; 0x40
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f000 faf0 	bl	800231e <TIM_ITRx_SetConfig>
      break;
 8001d3e:	e009      	b.n	8001d54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4610      	mov	r0, r2
 8001d4c:	f000 fae7 	bl	800231e <TIM_ITRx_SetConfig>
      break;
 8001d50:	e000      	b.n	8001d54 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8001d52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2201      	movs	r2, #1
 8001d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b083      	sub	sp, #12
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d82:	b480      	push	{r7}
 8001d84:	b083      	sub	sp, #12
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b083      	sub	sp, #12
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001d9e:	bf00      	nop
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr

08001daa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001daa:	b480      	push	{r7}
 8001dac:	b083      	sub	sp, #12
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
	...

08001dc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	4a40      	ldr	r2, [pc, #256]	; (8001ed4 <TIM_Base_SetConfig+0x114>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d013      	beq.n	8001e00 <TIM_Base_SetConfig+0x40>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dde:	d00f      	beq.n	8001e00 <TIM_Base_SetConfig+0x40>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a3d      	ldr	r2, [pc, #244]	; (8001ed8 <TIM_Base_SetConfig+0x118>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d00b      	beq.n	8001e00 <TIM_Base_SetConfig+0x40>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a3c      	ldr	r2, [pc, #240]	; (8001edc <TIM_Base_SetConfig+0x11c>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d007      	beq.n	8001e00 <TIM_Base_SetConfig+0x40>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	4a3b      	ldr	r2, [pc, #236]	; (8001ee0 <TIM_Base_SetConfig+0x120>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d003      	beq.n	8001e00 <TIM_Base_SetConfig+0x40>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4a3a      	ldr	r2, [pc, #232]	; (8001ee4 <TIM_Base_SetConfig+0x124>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d108      	bne.n	8001e12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	68fa      	ldr	r2, [r7, #12]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a2f      	ldr	r2, [pc, #188]	; (8001ed4 <TIM_Base_SetConfig+0x114>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d02b      	beq.n	8001e72 <TIM_Base_SetConfig+0xb2>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e20:	d027      	beq.n	8001e72 <TIM_Base_SetConfig+0xb2>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a2c      	ldr	r2, [pc, #176]	; (8001ed8 <TIM_Base_SetConfig+0x118>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d023      	beq.n	8001e72 <TIM_Base_SetConfig+0xb2>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a2b      	ldr	r2, [pc, #172]	; (8001edc <TIM_Base_SetConfig+0x11c>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d01f      	beq.n	8001e72 <TIM_Base_SetConfig+0xb2>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4a2a      	ldr	r2, [pc, #168]	; (8001ee0 <TIM_Base_SetConfig+0x120>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d01b      	beq.n	8001e72 <TIM_Base_SetConfig+0xb2>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4a29      	ldr	r2, [pc, #164]	; (8001ee4 <TIM_Base_SetConfig+0x124>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d017      	beq.n	8001e72 <TIM_Base_SetConfig+0xb2>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a28      	ldr	r2, [pc, #160]	; (8001ee8 <TIM_Base_SetConfig+0x128>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d013      	beq.n	8001e72 <TIM_Base_SetConfig+0xb2>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a27      	ldr	r2, [pc, #156]	; (8001eec <TIM_Base_SetConfig+0x12c>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d00f      	beq.n	8001e72 <TIM_Base_SetConfig+0xb2>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a26      	ldr	r2, [pc, #152]	; (8001ef0 <TIM_Base_SetConfig+0x130>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d00b      	beq.n	8001e72 <TIM_Base_SetConfig+0xb2>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a25      	ldr	r2, [pc, #148]	; (8001ef4 <TIM_Base_SetConfig+0x134>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d007      	beq.n	8001e72 <TIM_Base_SetConfig+0xb2>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a24      	ldr	r2, [pc, #144]	; (8001ef8 <TIM_Base_SetConfig+0x138>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d003      	beq.n	8001e72 <TIM_Base_SetConfig+0xb2>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a23      	ldr	r2, [pc, #140]	; (8001efc <TIM_Base_SetConfig+0x13c>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d108      	bne.n	8001e84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	68fa      	ldr	r2, [r7, #12]
 8001e96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	689a      	ldr	r2, [r3, #8]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a0a      	ldr	r2, [pc, #40]	; (8001ed4 <TIM_Base_SetConfig+0x114>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d003      	beq.n	8001eb8 <TIM_Base_SetConfig+0xf8>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a0c      	ldr	r2, [pc, #48]	; (8001ee4 <TIM_Base_SetConfig+0x124>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d103      	bne.n	8001ec0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	691a      	ldr	r2, [r3, #16]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	615a      	str	r2, [r3, #20]
}
 8001ec6:	bf00      	nop
 8001ec8:	3714      	adds	r7, #20
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	40010000 	.word	0x40010000
 8001ed8:	40000400 	.word	0x40000400
 8001edc:	40000800 	.word	0x40000800
 8001ee0:	40000c00 	.word	0x40000c00
 8001ee4:	40010400 	.word	0x40010400
 8001ee8:	40014000 	.word	0x40014000
 8001eec:	40014400 	.word	0x40014400
 8001ef0:	40014800 	.word	0x40014800
 8001ef4:	40001800 	.word	0x40001800
 8001ef8:	40001c00 	.word	0x40001c00
 8001efc:	40002000 	.word	0x40002000

08001f00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b087      	sub	sp, #28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a1b      	ldr	r3, [r3, #32]
 8001f0e:	f023 0201 	bic.w	r2, r3, #1
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6a1b      	ldr	r3, [r3, #32]
 8001f1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f023 0303 	bic.w	r3, r3, #3
 8001f36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	68fa      	ldr	r2, [r7, #12]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	f023 0302 	bic.w	r3, r3, #2
 8001f48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a20      	ldr	r2, [pc, #128]	; (8001fd8 <TIM_OC1_SetConfig+0xd8>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d003      	beq.n	8001f64 <TIM_OC1_SetConfig+0x64>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4a1f      	ldr	r2, [pc, #124]	; (8001fdc <TIM_OC1_SetConfig+0xdc>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d10c      	bne.n	8001f7e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	f023 0308 	bic.w	r3, r3, #8
 8001f6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	697a      	ldr	r2, [r7, #20]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	f023 0304 	bic.w	r3, r3, #4
 8001f7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a15      	ldr	r2, [pc, #84]	; (8001fd8 <TIM_OC1_SetConfig+0xd8>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d003      	beq.n	8001f8e <TIM_OC1_SetConfig+0x8e>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a14      	ldr	r2, [pc, #80]	; (8001fdc <TIM_OC1_SetConfig+0xdc>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d111      	bne.n	8001fb2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001f9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	693a      	ldr	r2, [r7, #16]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	697a      	ldr	r2, [r7, #20]
 8001fca:	621a      	str	r2, [r3, #32]
}
 8001fcc:	bf00      	nop
 8001fce:	371c      	adds	r7, #28
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	40010000 	.word	0x40010000
 8001fdc:	40010400 	.word	0x40010400

08001fe0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b087      	sub	sp, #28
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a1b      	ldr	r3, [r3, #32]
 8001fee:	f023 0210 	bic.w	r2, r3, #16
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a1b      	ldr	r3, [r3, #32]
 8001ffa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	699b      	ldr	r3, [r3, #24]
 8002006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800200e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002016:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	021b      	lsls	r3, r3, #8
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	4313      	orrs	r3, r2
 8002022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	f023 0320 	bic.w	r3, r3, #32
 800202a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	011b      	lsls	r3, r3, #4
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	4313      	orrs	r3, r2
 8002036:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a22      	ldr	r2, [pc, #136]	; (80020c4 <TIM_OC2_SetConfig+0xe4>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d003      	beq.n	8002048 <TIM_OC2_SetConfig+0x68>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a21      	ldr	r2, [pc, #132]	; (80020c8 <TIM_OC2_SetConfig+0xe8>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d10d      	bne.n	8002064 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800204e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	011b      	lsls	r3, r3, #4
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	4313      	orrs	r3, r2
 800205a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002062:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a17      	ldr	r2, [pc, #92]	; (80020c4 <TIM_OC2_SetConfig+0xe4>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d003      	beq.n	8002074 <TIM_OC2_SetConfig+0x94>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a16      	ldr	r2, [pc, #88]	; (80020c8 <TIM_OC2_SetConfig+0xe8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d113      	bne.n	800209c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800207a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002082:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	695b      	ldr	r3, [r3, #20]
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	4313      	orrs	r3, r2
 800208e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	4313      	orrs	r3, r2
 800209a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	693a      	ldr	r2, [r7, #16]
 80020a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	68fa      	ldr	r2, [r7, #12]
 80020a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	697a      	ldr	r2, [r7, #20]
 80020b4:	621a      	str	r2, [r3, #32]
}
 80020b6:	bf00      	nop
 80020b8:	371c      	adds	r7, #28
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	40010000 	.word	0x40010000
 80020c8:	40010400 	.word	0x40010400

080020cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b087      	sub	sp, #28
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a1b      	ldr	r3, [r3, #32]
 80020e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f023 0303 	bic.w	r3, r3, #3
 8002102:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	68fa      	ldr	r2, [r7, #12]
 800210a:	4313      	orrs	r3, r2
 800210c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002114:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	021b      	lsls	r3, r3, #8
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	4313      	orrs	r3, r2
 8002120:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a21      	ldr	r2, [pc, #132]	; (80021ac <TIM_OC3_SetConfig+0xe0>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d003      	beq.n	8002132 <TIM_OC3_SetConfig+0x66>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a20      	ldr	r2, [pc, #128]	; (80021b0 <TIM_OC3_SetConfig+0xe4>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d10d      	bne.n	800214e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002138:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	021b      	lsls	r3, r3, #8
 8002140:	697a      	ldr	r2, [r7, #20]
 8002142:	4313      	orrs	r3, r2
 8002144:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800214c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a16      	ldr	r2, [pc, #88]	; (80021ac <TIM_OC3_SetConfig+0xe0>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d003      	beq.n	800215e <TIM_OC3_SetConfig+0x92>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a15      	ldr	r2, [pc, #84]	; (80021b0 <TIM_OC3_SetConfig+0xe4>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d113      	bne.n	8002186 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002164:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800216c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	695b      	ldr	r3, [r3, #20]
 8002172:	011b      	lsls	r3, r3, #4
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	4313      	orrs	r3, r2
 8002178:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	699b      	ldr	r3, [r3, #24]
 800217e:	011b      	lsls	r3, r3, #4
 8002180:	693a      	ldr	r2, [r7, #16]
 8002182:	4313      	orrs	r3, r2
 8002184:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685a      	ldr	r2, [r3, #4]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	697a      	ldr	r2, [r7, #20]
 800219e:	621a      	str	r2, [r3, #32]
}
 80021a0:	bf00      	nop
 80021a2:	371c      	adds	r7, #28
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	40010000 	.word	0x40010000
 80021b0:	40010400 	.word	0x40010400

080021b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b087      	sub	sp, #28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a1b      	ldr	r3, [r3, #32]
 80021ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	69db      	ldr	r3, [r3, #28]
 80021da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80021e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	021b      	lsls	r3, r3, #8
 80021f2:	68fa      	ldr	r2, [r7, #12]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80021fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	031b      	lsls	r3, r3, #12
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	4313      	orrs	r3, r2
 800220a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4a12      	ldr	r2, [pc, #72]	; (8002258 <TIM_OC4_SetConfig+0xa4>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d003      	beq.n	800221c <TIM_OC4_SetConfig+0x68>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a11      	ldr	r2, [pc, #68]	; (800225c <TIM_OC4_SetConfig+0xa8>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d109      	bne.n	8002230 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002222:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	695b      	ldr	r3, [r3, #20]
 8002228:	019b      	lsls	r3, r3, #6
 800222a:	697a      	ldr	r2, [r7, #20]
 800222c:	4313      	orrs	r3, r2
 800222e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	697a      	ldr	r2, [r7, #20]
 8002234:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	68fa      	ldr	r2, [r7, #12]
 800223a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685a      	ldr	r2, [r3, #4]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	621a      	str	r2, [r3, #32]
}
 800224a:	bf00      	nop
 800224c:	371c      	adds	r7, #28
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	40010000 	.word	0x40010000
 800225c:	40010400 	.word	0x40010400

08002260 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002260:	b480      	push	{r7}
 8002262:	b087      	sub	sp, #28
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	6a1b      	ldr	r3, [r3, #32]
 8002276:	f023 0201 	bic.w	r2, r3, #1
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	699b      	ldr	r3, [r3, #24]
 8002282:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800228a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	011b      	lsls	r3, r3, #4
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	4313      	orrs	r3, r2
 8002294:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	f023 030a 	bic.w	r3, r3, #10
 800229c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800229e:	697a      	ldr	r2, [r7, #20]
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	697a      	ldr	r2, [r7, #20]
 80022b0:	621a      	str	r2, [r3, #32]
}
 80022b2:	bf00      	nop
 80022b4:	371c      	adds	r7, #28
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80022be:	b480      	push	{r7}
 80022c0:	b087      	sub	sp, #28
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	60f8      	str	r0, [r7, #12]
 80022c6:	60b9      	str	r1, [r7, #8]
 80022c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	f023 0210 	bic.w	r2, r3, #16
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80022e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	031b      	lsls	r3, r3, #12
 80022ee:	697a      	ldr	r2, [r7, #20]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80022fa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	011b      	lsls	r3, r3, #4
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	4313      	orrs	r3, r2
 8002304:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	621a      	str	r2, [r3, #32]
}
 8002312:	bf00      	nop
 8002314:	371c      	adds	r7, #28
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr

0800231e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800231e:	b480      	push	{r7}
 8002320:	b085      	sub	sp, #20
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
 8002326:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002334:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002336:	683a      	ldr	r2, [r7, #0]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	4313      	orrs	r3, r2
 800233c:	f043 0307 	orr.w	r3, r3, #7
 8002340:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68fa      	ldr	r2, [r7, #12]
 8002346:	609a      	str	r2, [r3, #8]
}
 8002348:	bf00      	nop
 800234a:	3714      	adds	r7, #20
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002354:	b480      	push	{r7}
 8002356:	b087      	sub	sp, #28
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
 8002360:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800236e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	021a      	lsls	r2, r3, #8
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	431a      	orrs	r2, r3
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	4313      	orrs	r3, r2
 800237c:	697a      	ldr	r2, [r7, #20]
 800237e:	4313      	orrs	r3, r2
 8002380:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	697a      	ldr	r2, [r7, #20]
 8002386:	609a      	str	r2, [r3, #8]
}
 8002388:	bf00      	nop
 800238a:	371c      	adds	r7, #28
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002394:	b480      	push	{r7}
 8002396:	b087      	sub	sp, #28
 8002398:	af00      	add	r7, sp, #0
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	60b9      	str	r1, [r7, #8]
 800239e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	f003 031f 	and.w	r3, r3, #31
 80023a6:	2201      	movs	r2, #1
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6a1a      	ldr	r2, [r3, #32]
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	43db      	mvns	r3, r3
 80023b6:	401a      	ands	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	6a1a      	ldr	r2, [r3, #32]
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	f003 031f 	and.w	r3, r3, #31
 80023c6:	6879      	ldr	r1, [r7, #4]
 80023c8:	fa01 f303 	lsl.w	r3, r1, r3
 80023cc:	431a      	orrs	r2, r3
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	621a      	str	r2, [r3, #32]
}
 80023d2:	bf00      	nop
 80023d4:	371c      	adds	r7, #28
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
	...

080023e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d101      	bne.n	80023f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80023f4:	2302      	movs	r3, #2
 80023f6:	e05a      	b.n	80024ae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2202      	movs	r2, #2
 8002404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800241e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	4313      	orrs	r3, r2
 8002428:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a21      	ldr	r2, [pc, #132]	; (80024bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d022      	beq.n	8002482 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002444:	d01d      	beq.n	8002482 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a1d      	ldr	r2, [pc, #116]	; (80024c0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d018      	beq.n	8002482 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a1b      	ldr	r2, [pc, #108]	; (80024c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d013      	beq.n	8002482 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a1a      	ldr	r2, [pc, #104]	; (80024c8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d00e      	beq.n	8002482 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a18      	ldr	r2, [pc, #96]	; (80024cc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d009      	beq.n	8002482 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a17      	ldr	r2, [pc, #92]	; (80024d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d004      	beq.n	8002482 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a15      	ldr	r2, [pc, #84]	; (80024d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d10c      	bne.n	800249c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002488:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	68ba      	ldr	r2, [r7, #8]
 8002490:	4313      	orrs	r3, r2
 8002492:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	68ba      	ldr	r2, [r7, #8]
 800249a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3714      	adds	r7, #20
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40010000 	.word	0x40010000
 80024c0:	40000400 	.word	0x40000400
 80024c4:	40000800 	.word	0x40000800
 80024c8:	40000c00 	.word	0x40000c00
 80024cc:	40010400 	.word	0x40010400
 80024d0:	40014000 	.word	0x40014000
 80024d4:	40001800 	.word	0x40001800

080024d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002506:	f7fe f961 	bl	80007cc <HAL_Init>

  /* USER CODE BEGIN Init */

  // Enable the cycle counter
  DWT_CTRL |= (1<<0);
 800250a:	4b32      	ldr	r3, [pc, #200]	; (80025d4 <main+0xd4>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a31      	ldr	r2, [pc, #196]	; (80025d4 <main+0xd4>)
 8002510:	f043 0301 	orr.w	r3, r3, #1
 8002514:	6013      	str	r3, [r2, #0]
  // start segger sys view
  SEGGER_SYSVIEW_Conf();
 8002516:	f003 f9a3 	bl	8005860 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 800251a:	f004 f8a3 	bl	8006664 <SEGGER_SYSVIEW_Start>

  software_timers_init();
 800251e:	f7fe f821 	bl	8000564 <software_timers_init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002522:	f000 f867 	bl	80025f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002526:	f000 f995 	bl	8002854 <MX_GPIO_Init>
  MX_TIM1_Init();
 800252a:	f000 f8cd 	bl	80026c8 <MX_TIM1_Init>
  MX_TIM3_Init();
 800252e:	f000 f91b 	bl	8002768 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // start servo
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002532:	2100      	movs	r1, #0
 8002534:	4828      	ldr	r0, [pc, #160]	; (80025d8 <main+0xd8>)
 8002536:	f7ff f957 	bl	80017e8 <HAL_TIM_PWM_Start>

  /* Create tasks - dynamically allocate memory to heap */
  status = xTaskCreate(vTask_IntersectionCtrl,"Task_IntersectionCtrl",100,NULL,2,NULL);
 800253a:	2300      	movs	r3, #0
 800253c:	9301      	str	r3, [sp, #4]
 800253e:	2302      	movs	r3, #2
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	2300      	movs	r3, #0
 8002544:	2264      	movs	r2, #100	; 0x64
 8002546:	4925      	ldr	r1, [pc, #148]	; (80025dc <main+0xdc>)
 8002548:	4825      	ldr	r0, [pc, #148]	; (80025e0 <main+0xe0>)
 800254a:	f001 fa63 	bl	8003a14 <xTaskCreate>
 800254e:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d009      	beq.n	800256a <main+0x6a>
 8002556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800255a:	f383 8811 	msr	BASEPRI, r3
 800255e:	f3bf 8f6f 	isb	sy
 8002562:	f3bf 8f4f 	dsb	sy
 8002566:	60bb      	str	r3, [r7, #8]
 8002568:	e7fe      	b.n	8002568 <main+0x68>
  status = xTaskCreate(vTask_SensorRead,"Task_SensorRead",300,NULL,2,NULL);
 800256a:	2300      	movs	r3, #0
 800256c:	9301      	str	r3, [sp, #4]
 800256e:	2302      	movs	r3, #2
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	2300      	movs	r3, #0
 8002574:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002578:	491a      	ldr	r1, [pc, #104]	; (80025e4 <main+0xe4>)
 800257a:	481b      	ldr	r0, [pc, #108]	; (80025e8 <main+0xe8>)
 800257c:	f001 fa4a 	bl	8003a14 <xTaskCreate>
 8002580:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d009      	beq.n	800259c <main+0x9c>
 8002588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800258c:	f383 8811 	msr	BASEPRI, r3
 8002590:	f3bf 8f6f 	isb	sy
 8002594:	f3bf 8f4f 	dsb	sy
 8002598:	607b      	str	r3, [r7, #4]
 800259a:	e7fe      	b.n	800259a <main+0x9a>
  status = xTaskCreate(vTask_StateMachine,"Task_StateMachine",200,NULL,2,NULL);
 800259c:	2300      	movs	r3, #0
 800259e:	9301      	str	r3, [sp, #4]
 80025a0:	2302      	movs	r3, #2
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	2300      	movs	r3, #0
 80025a6:	22c8      	movs	r2, #200	; 0xc8
 80025a8:	4910      	ldr	r1, [pc, #64]	; (80025ec <main+0xec>)
 80025aa:	4811      	ldr	r0, [pc, #68]	; (80025f0 <main+0xf0>)
 80025ac:	f001 fa32 	bl	8003a14 <xTaskCreate>
 80025b0:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d009      	beq.n	80025cc <main+0xcc>
 80025b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025bc:	f383 8811 	msr	BASEPRI, r3
 80025c0:	f3bf 8f6f 	isb	sy
 80025c4:	f3bf 8f4f 	dsb	sy
 80025c8:	603b      	str	r3, [r7, #0]
 80025ca:	e7fe      	b.n	80025ca <main+0xca>

  vTaskStartScheduler();
 80025cc:	f001 fbbc 	bl	8003d48 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80025d0:	e7fe      	b.n	80025d0 <main+0xd0>
 80025d2:	bf00      	nop
 80025d4:	e0001000 	.word	0xe0001000
 80025d8:	2001a780 	.word	0x2001a780
 80025dc:	080072f4 	.word	0x080072f4
 80025e0:	0800064d 	.word	0x0800064d
 80025e4:	0800730c 	.word	0x0800730c
 80025e8:	080006b1 	.word	0x080006b1
 80025ec:	0800731c 	.word	0x0800731c
 80025f0:	0800075d 	.word	0x0800075d

080025f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b094      	sub	sp, #80	; 0x50
 80025f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025fa:	f107 0320 	add.w	r3, r7, #32
 80025fe:	2230      	movs	r2, #48	; 0x30
 8002600:	2100      	movs	r1, #0
 8002602:	4618      	mov	r0, r3
 8002604:	f004 fe36 	bl	8007274 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002608:	f107 030c 	add.w	r3, r7, #12
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
 8002616:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002618:	2300      	movs	r3, #0
 800261a:	60bb      	str	r3, [r7, #8]
 800261c:	4b28      	ldr	r3, [pc, #160]	; (80026c0 <SystemClock_Config+0xcc>)
 800261e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002620:	4a27      	ldr	r2, [pc, #156]	; (80026c0 <SystemClock_Config+0xcc>)
 8002622:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002626:	6413      	str	r3, [r2, #64]	; 0x40
 8002628:	4b25      	ldr	r3, [pc, #148]	; (80026c0 <SystemClock_Config+0xcc>)
 800262a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002630:	60bb      	str	r3, [r7, #8]
 8002632:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002634:	2300      	movs	r3, #0
 8002636:	607b      	str	r3, [r7, #4]
 8002638:	4b22      	ldr	r3, [pc, #136]	; (80026c4 <SystemClock_Config+0xd0>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a21      	ldr	r2, [pc, #132]	; (80026c4 <SystemClock_Config+0xd0>)
 800263e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002642:	6013      	str	r3, [r2, #0]
 8002644:	4b1f      	ldr	r3, [pc, #124]	; (80026c4 <SystemClock_Config+0xd0>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800264c:	607b      	str	r3, [r7, #4]
 800264e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002650:	2302      	movs	r3, #2
 8002652:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002654:	2301      	movs	r3, #1
 8002656:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002658:	2310      	movs	r3, #16
 800265a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800265c:	2302      	movs	r3, #2
 800265e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002660:	2300      	movs	r3, #0
 8002662:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002664:	2308      	movs	r3, #8
 8002666:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8002668:	2332      	movs	r3, #50	; 0x32
 800266a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800266c:	2304      	movs	r3, #4
 800266e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002670:	2307      	movs	r3, #7
 8002672:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002674:	f107 0320 	add.w	r3, r7, #32
 8002678:	4618      	mov	r0, r3
 800267a:	f7fe fbb1 	bl	8000de0 <HAL_RCC_OscConfig>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002684:	f000 fa60 	bl	8002b48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002688:	230f      	movs	r3, #15
 800268a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800268c:	2302      	movs	r3, #2
 800268e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002690:	2300      	movs	r3, #0
 8002692:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8002694:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002698:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800269a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800269e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80026a0:	f107 030c 	add.w	r3, r7, #12
 80026a4:	2100      	movs	r1, #0
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7fe fe0a 	bl	80012c0 <HAL_RCC_ClockConfig>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80026b2:	f000 fa49 	bl	8002b48 <Error_Handler>
  }
}
 80026b6:	bf00      	nop
 80026b8:	3750      	adds	r7, #80	; 0x50
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40023800 	.word	0x40023800
 80026c4:	40007000 	.word	0x40007000

080026c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b086      	sub	sp, #24
 80026cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ce:	f107 0308 	add.w	r3, r7, #8
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	605a      	str	r2, [r3, #4]
 80026d8:	609a      	str	r2, [r3, #8]
 80026da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026dc:	463b      	mov	r3, r7
 80026de:	2200      	movs	r2, #0
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80026e4:	4b1e      	ldr	r3, [pc, #120]	; (8002760 <MX_TIM1_Init+0x98>)
 80026e6:	4a1f      	ldr	r2, [pc, #124]	; (8002764 <MX_TIM1_Init+0x9c>)
 80026e8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 62500-1;
 80026ea:	4b1d      	ldr	r3, [pc, #116]	; (8002760 <MX_TIM1_Init+0x98>)
 80026ec:	f24f 4223 	movw	r2, #62499	; 0xf423
 80026f0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026f2:	4b1b      	ldr	r3, [pc, #108]	; (8002760 <MX_TIM1_Init+0x98>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50-1;
 80026f8:	4b19      	ldr	r3, [pc, #100]	; (8002760 <MX_TIM1_Init+0x98>)
 80026fa:	2231      	movs	r2, #49	; 0x31
 80026fc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026fe:	4b18      	ldr	r3, [pc, #96]	; (8002760 <MX_TIM1_Init+0x98>)
 8002700:	2200      	movs	r2, #0
 8002702:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002704:	4b16      	ldr	r3, [pc, #88]	; (8002760 <MX_TIM1_Init+0x98>)
 8002706:	2200      	movs	r2, #0
 8002708:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800270a:	4b15      	ldr	r3, [pc, #84]	; (8002760 <MX_TIM1_Init+0x98>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002710:	4813      	ldr	r0, [pc, #76]	; (8002760 <MX_TIM1_Init+0x98>)
 8002712:	f7fe ffe5 	bl	80016e0 <HAL_TIM_Base_Init>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800271c:	f000 fa14 	bl	8002b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002720:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002724:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002726:	f107 0308 	add.w	r3, r7, #8
 800272a:	4619      	mov	r1, r3
 800272c:	480c      	ldr	r0, [pc, #48]	; (8002760 <MX_TIM1_Init+0x98>)
 800272e:	f7ff fa67 	bl	8001c00 <HAL_TIM_ConfigClockSource>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002738:	f000 fa06 	bl	8002b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800273c:	2300      	movs	r3, #0
 800273e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002740:	2300      	movs	r3, #0
 8002742:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002744:	463b      	mov	r3, r7
 8002746:	4619      	mov	r1, r3
 8002748:	4805      	ldr	r0, [pc, #20]	; (8002760 <MX_TIM1_Init+0x98>)
 800274a:	f7ff fe49 	bl	80023e0 <HAL_TIMEx_MasterConfigSynchronization>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002754:	f000 f9f8 	bl	8002b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002758:	bf00      	nop
 800275a:	3718      	adds	r7, #24
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	2001a7c0 	.word	0x2001a7c0
 8002764:	40010000 	.word	0x40010000

08002768 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b08e      	sub	sp, #56	; 0x38
 800276c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800276e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	605a      	str	r2, [r3, #4]
 8002778:	609a      	str	r2, [r3, #8]
 800277a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800277c:	f107 0320 	add.w	r3, r7, #32
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002786:	1d3b      	adds	r3, r7, #4
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	605a      	str	r2, [r3, #4]
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	60da      	str	r2, [r3, #12]
 8002792:	611a      	str	r2, [r3, #16]
 8002794:	615a      	str	r2, [r3, #20]
 8002796:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002798:	4b2c      	ldr	r3, [pc, #176]	; (800284c <MX_TIM3_Init+0xe4>)
 800279a:	4a2d      	ldr	r2, [pc, #180]	; (8002850 <MX_TIM3_Init+0xe8>)
 800279c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 625.0-1;
 800279e:	4b2b      	ldr	r3, [pc, #172]	; (800284c <MX_TIM3_Init+0xe4>)
 80027a0:	f44f 721c 	mov.w	r2, #624	; 0x270
 80027a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027a6:	4b29      	ldr	r3, [pc, #164]	; (800284c <MX_TIM3_Init+0xe4>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200;
 80027ac:	4b27      	ldr	r3, [pc, #156]	; (800284c <MX_TIM3_Init+0xe4>)
 80027ae:	22c8      	movs	r2, #200	; 0xc8
 80027b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027b2:	4b26      	ldr	r3, [pc, #152]	; (800284c <MX_TIM3_Init+0xe4>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80027b8:	4b24      	ldr	r3, [pc, #144]	; (800284c <MX_TIM3_Init+0xe4>)
 80027ba:	2280      	movs	r2, #128	; 0x80
 80027bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80027be:	4823      	ldr	r0, [pc, #140]	; (800284c <MX_TIM3_Init+0xe4>)
 80027c0:	f7fe ff8e 	bl	80016e0 <HAL_TIM_Base_Init>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80027ca:	f000 f9bd 	bl	8002b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027d2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80027d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027d8:	4619      	mov	r1, r3
 80027da:	481c      	ldr	r0, [pc, #112]	; (800284c <MX_TIM3_Init+0xe4>)
 80027dc:	f7ff fa10 	bl	8001c00 <HAL_TIM_ConfigClockSource>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80027e6:	f000 f9af 	bl	8002b48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80027ea:	4818      	ldr	r0, [pc, #96]	; (800284c <MX_TIM3_Init+0xe4>)
 80027ec:	f7fe ffc7 	bl	800177e <HAL_TIM_PWM_Init>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80027f6:	f000 f9a7 	bl	8002b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027fa:	2300      	movs	r3, #0
 80027fc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027fe:	2300      	movs	r3, #0
 8002800:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002802:	f107 0320 	add.w	r3, r7, #32
 8002806:	4619      	mov	r1, r3
 8002808:	4810      	ldr	r0, [pc, #64]	; (800284c <MX_TIM3_Init+0xe4>)
 800280a:	f7ff fde9 	bl	80023e0 <HAL_TIMEx_MasterConfigSynchronization>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002814:	f000 f998 	bl	8002b48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002818:	2360      	movs	r3, #96	; 0x60
 800281a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 15;
 800281c:	230f      	movs	r3, #15
 800281e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002820:	2300      	movs	r3, #0
 8002822:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002824:	2300      	movs	r3, #0
 8002826:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002828:	1d3b      	adds	r3, r7, #4
 800282a:	2200      	movs	r2, #0
 800282c:	4619      	mov	r1, r3
 800282e:	4807      	ldr	r0, [pc, #28]	; (800284c <MX_TIM3_Init+0xe4>)
 8002830:	f7ff f920 	bl	8001a74 <HAL_TIM_PWM_ConfigChannel>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800283a:	f000 f985 	bl	8002b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800283e:	4803      	ldr	r0, [pc, #12]	; (800284c <MX_TIM3_Init+0xe4>)
 8002840:	f000 f9ea 	bl	8002c18 <HAL_TIM_MspPostInit>

}
 8002844:	bf00      	nop
 8002846:	3738      	adds	r7, #56	; 0x38
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	2001a780 	.word	0x2001a780
 8002850:	40000400 	.word	0x40000400

08002854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08c      	sub	sp, #48	; 0x30
 8002858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800285a:	f107 031c 	add.w	r3, r7, #28
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
 8002862:	605a      	str	r2, [r3, #4]
 8002864:	609a      	str	r2, [r3, #8]
 8002866:	60da      	str	r2, [r3, #12]
 8002868:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	61bb      	str	r3, [r7, #24]
 800286e:	4ba6      	ldr	r3, [pc, #664]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	4aa5      	ldr	r2, [pc, #660]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 8002874:	f043 0310 	orr.w	r3, r3, #16
 8002878:	6313      	str	r3, [r2, #48]	; 0x30
 800287a:	4ba3      	ldr	r3, [pc, #652]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	f003 0310 	and.w	r3, r3, #16
 8002882:	61bb      	str	r3, [r7, #24]
 8002884:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	617b      	str	r3, [r7, #20]
 800288a:	4b9f      	ldr	r3, [pc, #636]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	4a9e      	ldr	r2, [pc, #632]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 8002890:	f043 0304 	orr.w	r3, r3, #4
 8002894:	6313      	str	r3, [r2, #48]	; 0x30
 8002896:	4b9c      	ldr	r3, [pc, #624]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	f003 0304 	and.w	r3, r3, #4
 800289e:	617b      	str	r3, [r7, #20]
 80028a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	613b      	str	r3, [r7, #16]
 80028a6:	4b98      	ldr	r3, [pc, #608]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	4a97      	ldr	r2, [pc, #604]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 80028ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028b0:	6313      	str	r3, [r2, #48]	; 0x30
 80028b2:	4b95      	ldr	r3, [pc, #596]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ba:	613b      	str	r3, [r7, #16]
 80028bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	60fb      	str	r3, [r7, #12]
 80028c2:	4b91      	ldr	r3, [pc, #580]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	4a90      	ldr	r2, [pc, #576]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	6313      	str	r3, [r2, #48]	; 0x30
 80028ce:	4b8e      	ldr	r3, [pc, #568]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	60fb      	str	r3, [r7, #12]
 80028d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	60bb      	str	r3, [r7, #8]
 80028de:	4b8a      	ldr	r3, [pc, #552]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	4a89      	ldr	r2, [pc, #548]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 80028e4:	f043 0302 	orr.w	r3, r3, #2
 80028e8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ea:	4b87      	ldr	r3, [pc, #540]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	60bb      	str	r3, [r7, #8]
 80028f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	607b      	str	r3, [r7, #4]
 80028fa:	4b83      	ldr	r3, [pc, #524]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	4a82      	ldr	r2, [pc, #520]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 8002900:	f043 0308 	orr.w	r3, r3, #8
 8002904:	6313      	str	r3, [r2, #48]	; 0x30
 8002906:	4b80      	ldr	r3, [pc, #512]	; (8002b08 <MX_GPIO_Init+0x2b4>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290a:	f003 0308 	and.w	r3, r3, #8
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8002912:	2200      	movs	r2, #0
 8002914:	2108      	movs	r1, #8
 8002916:	487d      	ldr	r0, [pc, #500]	; (8002b0c <MX_GPIO_Init+0x2b8>)
 8002918:	f7fe fa2e 	bl	8000d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800291c:	2201      	movs	r2, #1
 800291e:	2101      	movs	r1, #1
 8002920:	487b      	ldr	r0, [pc, #492]	; (8002b10 <MX_GPIO_Init+0x2bc>)
 8002922:	f7fe fa29 	bl	8000d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8002926:	2200      	movs	r2, #0
 8002928:	f24f 0110 	movw	r1, #61456	; 0xf010
 800292c:	4879      	ldr	r0, [pc, #484]	; (8002b14 <MX_GPIO_Init+0x2c0>)
 800292e:	f7fe fa23 	bl	8000d78 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8002932:	2308      	movs	r3, #8
 8002934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002936:	2301      	movs	r3, #1
 8002938:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293a:	2300      	movs	r3, #0
 800293c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800293e:	2300      	movs	r3, #0
 8002940:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8002942:	f107 031c 	add.w	r3, r7, #28
 8002946:	4619      	mov	r1, r3
 8002948:	4870      	ldr	r0, [pc, #448]	; (8002b0c <MX_GPIO_Init+0x2b8>)
 800294a:	f7fe f863 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800294e:	2301      	movs	r3, #1
 8002950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002952:	2301      	movs	r3, #1
 8002954:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002956:	2300      	movs	r3, #0
 8002958:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800295a:	2300      	movs	r3, #0
 800295c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800295e:	f107 031c 	add.w	r3, r7, #28
 8002962:	4619      	mov	r1, r3
 8002964:	486a      	ldr	r0, [pc, #424]	; (8002b10 <MX_GPIO_Init+0x2bc>)
 8002966:	f7fe f855 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800296a:	2308      	movs	r3, #8
 800296c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296e:	2302      	movs	r3, #2
 8002970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002972:	2300      	movs	r3, #0
 8002974:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002976:	2300      	movs	r3, #0
 8002978:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800297a:	2305      	movs	r3, #5
 800297c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800297e:	f107 031c 	add.w	r3, r7, #28
 8002982:	4619      	mov	r1, r3
 8002984:	4862      	ldr	r0, [pc, #392]	; (8002b10 <MX_GPIO_Init+0x2bc>)
 8002986:	f7fe f845 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800298a:	2301      	movs	r3, #1
 800298c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800298e:	4b62      	ldr	r3, [pc, #392]	; (8002b18 <MX_GPIO_Init+0x2c4>)
 8002990:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002992:	2300      	movs	r3, #0
 8002994:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002996:	f107 031c 	add.w	r3, r7, #28
 800299a:	4619      	mov	r1, r3
 800299c:	485f      	ldr	r0, [pc, #380]	; (8002b1c <MX_GPIO_Init+0x2c8>)
 800299e:	f7fe f839 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80029a2:	2310      	movs	r3, #16
 80029a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a6:	2302      	movs	r3, #2
 80029a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029aa:	2300      	movs	r3, #0
 80029ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ae:	2300      	movs	r3, #0
 80029b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80029b2:	2306      	movs	r3, #6
 80029b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80029b6:	f107 031c 	add.w	r3, r7, #28
 80029ba:	4619      	mov	r1, r3
 80029bc:	4857      	ldr	r0, [pc, #348]	; (8002b1c <MX_GPIO_Init+0x2c8>)
 80029be:	f7fe f829 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80029c2:	23e0      	movs	r3, #224	; 0xe0
 80029c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c6:	2302      	movs	r3, #2
 80029c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ce:	2300      	movs	r3, #0
 80029d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029d2:	2305      	movs	r3, #5
 80029d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d6:	f107 031c 	add.w	r3, r7, #28
 80029da:	4619      	mov	r1, r3
 80029dc:	484f      	ldr	r0, [pc, #316]	; (8002b1c <MX_GPIO_Init+0x2c8>)
 80029de:	f7fe f819 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80029e2:	2304      	movs	r3, #4
 80029e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029e6:	2300      	movs	r3, #0
 80029e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ea:	2300      	movs	r3, #0
 80029ec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80029ee:	f107 031c 	add.w	r3, r7, #28
 80029f2:	4619      	mov	r1, r3
 80029f4:	484a      	ldr	r0, [pc, #296]	; (8002b20 <MX_GPIO_Init+0x2cc>)
 80029f6:	f7fe f80d 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : Sensor2_Pin */
  GPIO_InitStruct.Pin = Sensor2_Pin;
 80029fa:	2380      	movs	r3, #128	; 0x80
 80029fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029fe:	2300      	movs	r3, #0
 8002a00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a02:	2301      	movs	r3, #1
 8002a04:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Sensor2_GPIO_Port, &GPIO_InitStruct);
 8002a06:	f107 031c 	add.w	r3, r7, #28
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	483f      	ldr	r0, [pc, #252]	; (8002b0c <MX_GPIO_Init+0x2b8>)
 8002a0e:	f7fe f801 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8002a12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a18:	2302      	movs	r3, #2
 8002a1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a20:	2300      	movs	r3, #0
 8002a22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a24:	2305      	movs	r3, #5
 8002a26:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002a28:	f107 031c 	add.w	r3, r7, #28
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	483c      	ldr	r0, [pc, #240]	; (8002b20 <MX_GPIO_Init+0x2cc>)
 8002a30:	f7fd fff0 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8002a34:	f24f 0310 	movw	r3, #61456	; 0xf010
 8002a38:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a42:	2300      	movs	r3, #0
 8002a44:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a46:	f107 031c 	add.w	r3, r7, #28
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4831      	ldr	r0, [pc, #196]	; (8002b14 <MX_GPIO_Init+0x2c0>)
 8002a4e:	f7fd ffe1 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002a52:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8002a56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a60:	2300      	movs	r3, #0
 8002a62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002a64:	2306      	movs	r3, #6
 8002a66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a68:	f107 031c 	add.w	r3, r7, #28
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4828      	ldr	r0, [pc, #160]	; (8002b10 <MX_GPIO_Init+0x2bc>)
 8002a70:	f7fd ffd0 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8002a74:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a82:	2300      	movs	r3, #0
 8002a84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002a86:	230a      	movs	r3, #10
 8002a88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a8a:	f107 031c 	add.w	r3, r7, #28
 8002a8e:	4619      	mov	r1, r3
 8002a90:	4822      	ldr	r0, [pc, #136]	; (8002b1c <MX_GPIO_Init+0x2c8>)
 8002a92:	f7fd ffbf 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : Sensor1_Pin */
  GPIO_InitStruct.Pin = Sensor1_Pin;
 8002a96:	2301      	movs	r3, #1
 8002a98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Sensor1_GPIO_Port, &GPIO_InitStruct);
 8002aa2:	f107 031c 	add.w	r3, r7, #28
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	481a      	ldr	r0, [pc, #104]	; (8002b14 <MX_GPIO_Init+0x2c0>)
 8002aaa:	f7fd ffb3 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002aae:	2320      	movs	r3, #32
 8002ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002aba:	f107 031c 	add.w	r3, r7, #28
 8002abe:	4619      	mov	r1, r3
 8002ac0:	4814      	ldr	r0, [pc, #80]	; (8002b14 <MX_GPIO_Init+0x2c0>)
 8002ac2:	f7fd ffa7 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8002ac6:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002acc:	2312      	movs	r3, #18
 8002ace:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ad8:	2304      	movs	r3, #4
 8002ada:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002adc:	f107 031c 	add.w	r3, r7, #28
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	480f      	ldr	r0, [pc, #60]	; (8002b20 <MX_GPIO_Init+0x2cc>)
 8002ae4:	f7fd ff96 	bl	8000a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002aec:	4b0a      	ldr	r3, [pc, #40]	; (8002b18 <MX_GPIO_Init+0x2c4>)
 8002aee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af0:	2300      	movs	r3, #0
 8002af2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002af4:	f107 031c 	add.w	r3, r7, #28
 8002af8:	4619      	mov	r1, r3
 8002afa:	4804      	ldr	r0, [pc, #16]	; (8002b0c <MX_GPIO_Init+0x2b8>)
 8002afc:	f7fd ff8a 	bl	8000a14 <HAL_GPIO_Init>

}
 8002b00:	bf00      	nop
 8002b02:	3730      	adds	r7, #48	; 0x30
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40023800 	.word	0x40023800
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	40020800 	.word	0x40020800
 8002b14:	40020c00 	.word	0x40020c00
 8002b18:	10120000 	.word	0x10120000
 8002b1c:	40020000 	.word	0x40020000
 8002b20:	40020400 	.word	0x40020400

08002b24 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a04      	ldr	r2, [pc, #16]	; (8002b44 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d101      	bne.n	8002b3a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002b36:	f7fd fe6b 	bl	8000810 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	40000c00 	.word	0x40000c00

08002b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002b4c:	bf00      	nop
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
	...

08002b58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	607b      	str	r3, [r7, #4]
 8002b62:	4b10      	ldr	r3, [pc, #64]	; (8002ba4 <HAL_MspInit+0x4c>)
 8002b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b66:	4a0f      	ldr	r2, [pc, #60]	; (8002ba4 <HAL_MspInit+0x4c>)
 8002b68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b6c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b6e:	4b0d      	ldr	r3, [pc, #52]	; (8002ba4 <HAL_MspInit+0x4c>)
 8002b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b76:	607b      	str	r3, [r7, #4]
 8002b78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	603b      	str	r3, [r7, #0]
 8002b7e:	4b09      	ldr	r3, [pc, #36]	; (8002ba4 <HAL_MspInit+0x4c>)
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	4a08      	ldr	r2, [pc, #32]	; (8002ba4 <HAL_MspInit+0x4c>)
 8002b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b88:	6413      	str	r3, [r2, #64]	; 0x40
 8002b8a:	4b06      	ldr	r3, [pc, #24]	; (8002ba4 <HAL_MspInit+0x4c>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b92:	603b      	str	r3, [r7, #0]
 8002b94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8002b96:	f002 fac3 	bl	8005120 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8002b9a:	bf00      	nop
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40023800 	.word	0x40023800

08002ba8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b085      	sub	sp, #20
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a15      	ldr	r2, [pc, #84]	; (8002c0c <HAL_TIM_Base_MspInit+0x64>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d10e      	bne.n	8002bd8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002bba:	2300      	movs	r3, #0
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	4b14      	ldr	r3, [pc, #80]	; (8002c10 <HAL_TIM_Base_MspInit+0x68>)
 8002bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc2:	4a13      	ldr	r2, [pc, #76]	; (8002c10 <HAL_TIM_Base_MspInit+0x68>)
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	6453      	str	r3, [r2, #68]	; 0x44
 8002bca:	4b11      	ldr	r3, [pc, #68]	; (8002c10 <HAL_TIM_Base_MspInit+0x68>)
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	60fb      	str	r3, [r7, #12]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002bd6:	e012      	b.n	8002bfe <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a0d      	ldr	r2, [pc, #52]	; (8002c14 <HAL_TIM_Base_MspInit+0x6c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d10d      	bne.n	8002bfe <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	60bb      	str	r3, [r7, #8]
 8002be6:	4b0a      	ldr	r3, [pc, #40]	; (8002c10 <HAL_TIM_Base_MspInit+0x68>)
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	4a09      	ldr	r2, [pc, #36]	; (8002c10 <HAL_TIM_Base_MspInit+0x68>)
 8002bec:	f043 0302 	orr.w	r3, r3, #2
 8002bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8002bf2:	4b07      	ldr	r3, [pc, #28]	; (8002c10 <HAL_TIM_Base_MspInit+0x68>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	60bb      	str	r3, [r7, #8]
 8002bfc:	68bb      	ldr	r3, [r7, #8]
}
 8002bfe:	bf00      	nop
 8002c00:	3714      	adds	r7, #20
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	40010000 	.word	0x40010000
 8002c10:	40023800 	.word	0x40023800
 8002c14:	40000400 	.word	0x40000400

08002c18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b088      	sub	sp, #32
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c20:	f107 030c 	add.w	r3, r7, #12
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]
 8002c28:	605a      	str	r2, [r3, #4]
 8002c2a:	609a      	str	r2, [r3, #8]
 8002c2c:	60da      	str	r2, [r3, #12]
 8002c2e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a12      	ldr	r2, [pc, #72]	; (8002c80 <HAL_TIM_MspPostInit+0x68>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d11d      	bne.n	8002c76 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	60bb      	str	r3, [r7, #8]
 8002c3e:	4b11      	ldr	r3, [pc, #68]	; (8002c84 <HAL_TIM_MspPostInit+0x6c>)
 8002c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c42:	4a10      	ldr	r2, [pc, #64]	; (8002c84 <HAL_TIM_MspPostInit+0x6c>)
 8002c44:	f043 0304 	orr.w	r3, r3, #4
 8002c48:	6313      	str	r3, [r2, #48]	; 0x30
 8002c4a:	4b0e      	ldr	r3, [pc, #56]	; (8002c84 <HAL_TIM_MspPostInit+0x6c>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	f003 0304 	and.w	r3, r3, #4
 8002c52:	60bb      	str	r3, [r7, #8]
 8002c54:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PC6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c56:	2340      	movs	r3, #64	; 0x40
 8002c58:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c62:	2300      	movs	r3, #0
 8002c64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c66:	2302      	movs	r3, #2
 8002c68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c6a:	f107 030c 	add.w	r3, r7, #12
 8002c6e:	4619      	mov	r1, r3
 8002c70:	4805      	ldr	r0, [pc, #20]	; (8002c88 <HAL_TIM_MspPostInit+0x70>)
 8002c72:	f7fd fecf 	bl	8000a14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002c76:	bf00      	nop
 8002c78:	3720      	adds	r7, #32
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	40000400 	.word	0x40000400
 8002c84:	40023800 	.word	0x40023800
 8002c88:	40020800 	.word	0x40020800

08002c8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b08c      	sub	sp, #48	; 0x30
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002c94:	2300      	movs	r3, #0
 8002c96:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0); 
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	2032      	movs	r0, #50	; 0x32
 8002ca2:	f7fd fe8d 	bl	80009c0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn); 
 8002ca6:	2032      	movs	r0, #50	; 0x32
 8002ca8:	f7fd fea6 	bl	80009f8 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002cac:	2300      	movs	r3, #0
 8002cae:	60fb      	str	r3, [r7, #12]
 8002cb0:	4b1f      	ldr	r3, [pc, #124]	; (8002d30 <HAL_InitTick+0xa4>)
 8002cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb4:	4a1e      	ldr	r2, [pc, #120]	; (8002d30 <HAL_InitTick+0xa4>)
 8002cb6:	f043 0308 	orr.w	r3, r3, #8
 8002cba:	6413      	str	r3, [r2, #64]	; 0x40
 8002cbc:	4b1c      	ldr	r3, [pc, #112]	; (8002d30 <HAL_InitTick+0xa4>)
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc0:	f003 0308 	and.w	r3, r3, #8
 8002cc4:	60fb      	str	r3, [r7, #12]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002cc8:	f107 0210 	add.w	r2, r7, #16
 8002ccc:	f107 0314 	add.w	r3, r7, #20
 8002cd0:	4611      	mov	r1, r2
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7fe fcd2 	bl	800167c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002cd8:	f7fe fcbc 	bl	8001654 <HAL_RCC_GetPCLK1Freq>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ce4:	4a13      	ldr	r2, [pc, #76]	; (8002d34 <HAL_InitTick+0xa8>)
 8002ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cea:	0c9b      	lsrs	r3, r3, #18
 8002cec:	3b01      	subs	r3, #1
 8002cee:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8002cf0:	4b11      	ldr	r3, [pc, #68]	; (8002d38 <HAL_InitTick+0xac>)
 8002cf2:	4a12      	ldr	r2, [pc, #72]	; (8002d3c <HAL_InitTick+0xb0>)
 8002cf4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000 / 1000) - 1;
 8002cf6:	4b10      	ldr	r3, [pc, #64]	; (8002d38 <HAL_InitTick+0xac>)
 8002cf8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002cfc:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8002cfe:	4a0e      	ldr	r2, [pc, #56]	; (8002d38 <HAL_InitTick+0xac>)
 8002d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d02:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8002d04:	4b0c      	ldr	r3, [pc, #48]	; (8002d38 <HAL_InitTick+0xac>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d0a:	4b0b      	ldr	r3, [pc, #44]	; (8002d38 <HAL_InitTick+0xac>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 8002d10:	4809      	ldr	r0, [pc, #36]	; (8002d38 <HAL_InitTick+0xac>)
 8002d12:	f7fe fce5 	bl	80016e0 <HAL_TIM_Base_Init>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d104      	bne.n	8002d26 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 8002d1c:	4806      	ldr	r0, [pc, #24]	; (8002d38 <HAL_InitTick+0xac>)
 8002d1e:	f7fe fd0a 	bl	8001736 <HAL_TIM_Base_Start_IT>
 8002d22:	4603      	mov	r3, r0
 8002d24:	e000      	b.n	8002d28 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3730      	adds	r7, #48	; 0x30
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40023800 	.word	0x40023800
 8002d34:	431bde83 	.word	0x431bde83
 8002d38:	2001a800 	.word	0x2001a800
 8002d3c:	40000c00 	.word	0x40000c00

08002d40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002d44:	bf00      	nop
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr

08002d4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d52:	e7fe      	b.n	8002d52 <HardFault_Handler+0x4>

08002d54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d58:	e7fe      	b.n	8002d58 <MemManage_Handler+0x4>

08002d5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d5e:	e7fe      	b.n	8002d5e <BusFault_Handler+0x4>

08002d60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d64:	e7fe      	b.n	8002d64 <UsageFault_Handler+0x4>

08002d66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d66:	b480      	push	{r7}
 8002d68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d6a:	bf00      	nop
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002d78:	4802      	ldr	r0, [pc, #8]	; (8002d84 <TIM5_IRQHandler+0x10>)
 8002d7a:	f7fe fd73 	bl	8001864 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002d7e:	bf00      	nop
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	2001a800 	.word	0x2001a800

08002d88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d8c:	4b08      	ldr	r3, [pc, #32]	; (8002db0 <SystemInit+0x28>)
 8002d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d92:	4a07      	ldr	r2, [pc, #28]	; (8002db0 <SystemInit+0x28>)
 8002d94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d9c:	4b04      	ldr	r3, [pc, #16]	; (8002db0 <SystemInit+0x28>)
 8002d9e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002da2:	609a      	str	r2, [r3, #8]
#endif
}
 8002da4:	bf00      	nop
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	e000ed00 	.word	0xe000ed00

08002db4 <Reset_Handler>:
 8002db4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002dec <LoopFillZerobss+0x14>
 8002db8:	2100      	movs	r1, #0
 8002dba:	e003      	b.n	8002dc4 <LoopCopyDataInit>

08002dbc <CopyDataInit>:
 8002dbc:	4b0c      	ldr	r3, [pc, #48]	; (8002df0 <LoopFillZerobss+0x18>)
 8002dbe:	585b      	ldr	r3, [r3, r1]
 8002dc0:	5043      	str	r3, [r0, r1]
 8002dc2:	3104      	adds	r1, #4

08002dc4 <LoopCopyDataInit>:
 8002dc4:	480b      	ldr	r0, [pc, #44]	; (8002df4 <LoopFillZerobss+0x1c>)
 8002dc6:	4b0c      	ldr	r3, [pc, #48]	; (8002df8 <LoopFillZerobss+0x20>)
 8002dc8:	1842      	adds	r2, r0, r1
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d3f6      	bcc.n	8002dbc <CopyDataInit>
 8002dce:	4a0b      	ldr	r2, [pc, #44]	; (8002dfc <LoopFillZerobss+0x24>)
 8002dd0:	e002      	b.n	8002dd8 <LoopFillZerobss>

08002dd2 <FillZerobss>:
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	f842 3b04 	str.w	r3, [r2], #4

08002dd8 <LoopFillZerobss>:
 8002dd8:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <LoopFillZerobss+0x28>)
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d3f9      	bcc.n	8002dd2 <FillZerobss>
 8002dde:	f7ff ffd3 	bl	8002d88 <SystemInit>
 8002de2:	f004 fa09 	bl	80071f8 <__libc_init_array>
 8002de6:	f7ff fb8b 	bl	8002500 <main>
 8002dea:	4770      	bx	lr
 8002dec:	20020000 	.word	0x20020000
 8002df0:	08007450 	.word	0x08007450
 8002df4:	20000000 	.word	0x20000000
 8002df8:	20000014 	.word	0x20000014
 8002dfc:	20000014 	.word	0x20000014
 8002e00:	2001a928 	.word	0x2001a928

08002e04 <ADC_IRQHandler>:
 8002e04:	e7fe      	b.n	8002e04 <ADC_IRQHandler>

08002e06 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f103 0208 	add.w	r2, r3, #8
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f04f 32ff 	mov.w	r2, #4294967295
 8002e1e:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f103 0208 	add.w	r2, r3, #8
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f103 0208 	add.w	r2, r3, #8
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002e3a:	bf00      	nop
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr

08002e46 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002e46:	b480      	push	{r7}
 8002e48:	b083      	sub	sp, #12
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002e60:	b480      	push	{r7}
 8002e62:	b085      	sub	sp, #20
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	689a      	ldr	r2, [r3, #8]
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	683a      	ldr	r2, [r7, #0]
 8002e84:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	1c5a      	adds	r2, r3, #1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	601a      	str	r2, [r3, #0]
}
 8002e9c:	bf00      	nop
 8002e9e:	3714      	adds	r7, #20
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ebe:	d103      	bne.n	8002ec8 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	60fb      	str	r3, [r7, #12]
 8002ec6:	e00c      	b.n	8002ee2 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	3308      	adds	r3, #8
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	e002      	b.n	8002ed6 <vListInsert+0x2e>
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68ba      	ldr	r2, [r7, #8]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d2f6      	bcs.n	8002ed0 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	685a      	ldr	r2, [r3, #4]
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	683a      	ldr	r2, [r7, #0]
 8002ef0:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	68fa      	ldr	r2, [r7, #12]
 8002ef6:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	683a      	ldr	r2, [r7, #0]
 8002efc:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	1c5a      	adds	r2, r3, #1
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	601a      	str	r2, [r3, #0]
}
 8002f0e:	bf00      	nop
 8002f10:	3714      	adds	r7, #20
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr

08002f1a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002f1a:	b480      	push	{r7}
 8002f1c:	b085      	sub	sp, #20
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	691b      	ldr	r3, [r3, #16]
 8002f26:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	6892      	ldr	r2, [r2, #8]
 8002f30:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6852      	ldr	r2, [r2, #4]
 8002f3a:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d103      	bne.n	8002f4e <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	689a      	ldr	r2, [r3, #8]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	1e5a      	subs	r2, r3, #1
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3714      	adds	r7, #20
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
	...

08002f70 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d109      	bne.n	8002f98 <xQueueGenericReset+0x28>
 8002f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f88:	f383 8811 	msr	BASEPRI, r3
 8002f8c:	f3bf 8f6f 	isb	sy
 8002f90:	f3bf 8f4f 	dsb	sy
 8002f94:	60bb      	str	r3, [r7, #8]
 8002f96:	e7fe      	b.n	8002f96 <xQueueGenericReset+0x26>

    taskENTER_CRITICAL();
 8002f98:	f002 f93c 	bl	8005214 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fa4:	68f9      	ldr	r1, [r7, #12]
 8002fa6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002fa8:	fb01 f303 	mul.w	r3, r1, r3
 8002fac:	441a      	add	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc8:	3b01      	subs	r3, #1
 8002fca:	68f9      	ldr	r1, [r7, #12]
 8002fcc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002fce:	fb01 f303 	mul.w	r3, r1, r3
 8002fd2:	441a      	add	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	22ff      	movs	r2, #255	; 0xff
 8002fdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	22ff      	movs	r2, #255	; 0xff
 8002fe4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d114      	bne.n	8003018 <xQueueGenericReset+0xa8>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	691b      	ldr	r3, [r3, #16]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d01a      	beq.n	800302c <xQueueGenericReset+0xbc>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	3310      	adds	r3, #16
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f001 f94a 	bl	8004294 <xTaskRemoveFromEventList>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d012      	beq.n	800302c <xQueueGenericReset+0xbc>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8003006:	4b0d      	ldr	r3, [pc, #52]	; (800303c <xQueueGenericReset+0xcc>)
 8003008:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	f3bf 8f4f 	dsb	sy
 8003012:	f3bf 8f6f 	isb	sy
 8003016:	e009      	b.n	800302c <xQueueGenericReset+0xbc>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	3310      	adds	r3, #16
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff fef2 	bl	8002e06 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	3324      	adds	r3, #36	; 0x24
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff feed 	bl	8002e06 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800302c:	f002 f920 	bl	8005270 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8003030:	2301      	movs	r3, #1
}
 8003032:	4618      	mov	r0, r3
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	e000ed04 	.word	0xe000ed04

08003040 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003040:	b580      	push	{r7, lr}
 8003042:	b08c      	sub	sp, #48	; 0x30
 8003044:	af02      	add	r7, sp, #8
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	4613      	mov	r3, r2
 800304c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d109      	bne.n	8003068 <xQueueGenericCreate+0x28>
 8003054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	61bb      	str	r3, [r7, #24]
 8003066:	e7fe      	b.n	8003066 <xQueueGenericCreate+0x26>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	68ba      	ldr	r2, [r7, #8]
 800306c:	fb02 f303 	mul.w	r3, r2, r3
 8003070:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d006      	beq.n	8003086 <xQueueGenericCreate+0x46>
 8003078:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003080:	68fa      	ldr	r2, [r7, #12]
 8003082:	429a      	cmp	r2, r3
 8003084:	d101      	bne.n	800308a <xQueueGenericCreate+0x4a>
 8003086:	2301      	movs	r3, #1
 8003088:	e000      	b.n	800308c <xQueueGenericCreate+0x4c>
 800308a:	2300      	movs	r3, #0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d109      	bne.n	80030a4 <xQueueGenericCreate+0x64>
 8003090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003094:	f383 8811 	msr	BASEPRI, r3
 8003098:	f3bf 8f6f 	isb	sy
 800309c:	f3bf 8f4f 	dsb	sy
 80030a0:	617b      	str	r3, [r7, #20]
 80030a2:	e7fe      	b.n	80030a2 <xQueueGenericCreate+0x62>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80030a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a6:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80030aa:	d909      	bls.n	80030c0 <xQueueGenericCreate+0x80>
 80030ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030b0:	f383 8811 	msr	BASEPRI, r3
 80030b4:	f3bf 8f6f 	isb	sy
 80030b8:	f3bf 8f4f 	dsb	sy
 80030bc:	613b      	str	r3, [r7, #16]
 80030be:	e7fe      	b.n	80030be <xQueueGenericCreate+0x7e>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80030c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c2:	3350      	adds	r3, #80	; 0x50
 80030c4:	4618      	mov	r0, r3
 80030c6:	f002 f9c5 	bl	8005454 <pvPortMalloc>
 80030ca:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80030cc:	6a3b      	ldr	r3, [r7, #32]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d00d      	beq.n	80030ee <xQueueGenericCreate+0xae>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80030d2:	6a3b      	ldr	r3, [r7, #32]
 80030d4:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	3350      	adds	r3, #80	; 0x50
 80030da:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80030dc:	79fa      	ldrb	r2, [r7, #7]
 80030de:	6a3b      	ldr	r3, [r7, #32]
 80030e0:	9300      	str	r3, [sp, #0]
 80030e2:	4613      	mov	r3, r2
 80030e4:	69fa      	ldr	r2, [r7, #28]
 80030e6:	68b9      	ldr	r1, [r7, #8]
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f000 f805 	bl	80030f8 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80030ee:	6a3b      	ldr	r3, [r7, #32]
    }
 80030f0:	4618      	mov	r0, r3
 80030f2:	3728      	adds	r7, #40	; 0x28
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
 8003104:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d103      	bne.n	8003114 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	e002      	b.n	800311a <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	68fa      	ldr	r2, [r7, #12]
 800311e:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	68ba      	ldr	r2, [r7, #8]
 8003124:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003126:	2101      	movs	r1, #1
 8003128:	69b8      	ldr	r0, [r7, #24]
 800312a:	f7ff ff21 	bl	8002f70 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	78fa      	ldrb	r2, [r7, #3]
 8003132:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8003136:	78fb      	ldrb	r3, [r7, #3]
 8003138:	68ba      	ldr	r2, [r7, #8]
 800313a:	68f9      	ldr	r1, [r7, #12]
 800313c:	2073      	movs	r0, #115	; 0x73
 800313e:	f003 f989 	bl	8006454 <SEGGER_SYSVIEW_RecordU32x3>
}
 8003142:	bf00      	nop
 8003144:	3710      	adds	r7, #16
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
	...

0800314c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b090      	sub	sp, #64	; 0x40
 8003150:	af02      	add	r7, sp, #8
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
 8003158:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800315a:	2300      	movs	r3, #0
 800315c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8003162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003164:	2b00      	cmp	r3, #0
 8003166:	d109      	bne.n	800317c <xQueueGenericSend+0x30>
 8003168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800316c:	f383 8811 	msr	BASEPRI, r3
 8003170:	f3bf 8f6f 	isb	sy
 8003174:	f3bf 8f4f 	dsb	sy
 8003178:	62bb      	str	r3, [r7, #40]	; 0x28
 800317a:	e7fe      	b.n	800317a <xQueueGenericSend+0x2e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d103      	bne.n	800318a <xQueueGenericSend+0x3e>
 8003182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <xQueueGenericSend+0x42>
 800318a:	2301      	movs	r3, #1
 800318c:	e000      	b.n	8003190 <xQueueGenericSend+0x44>
 800318e:	2300      	movs	r3, #0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d109      	bne.n	80031a8 <xQueueGenericSend+0x5c>
 8003194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003198:	f383 8811 	msr	BASEPRI, r3
 800319c:	f3bf 8f6f 	isb	sy
 80031a0:	f3bf 8f4f 	dsb	sy
 80031a4:	627b      	str	r3, [r7, #36]	; 0x24
 80031a6:	e7fe      	b.n	80031a6 <xQueueGenericSend+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d103      	bne.n	80031b6 <xQueueGenericSend+0x6a>
 80031ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d101      	bne.n	80031ba <xQueueGenericSend+0x6e>
 80031b6:	2301      	movs	r3, #1
 80031b8:	e000      	b.n	80031bc <xQueueGenericSend+0x70>
 80031ba:	2300      	movs	r3, #0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d109      	bne.n	80031d4 <xQueueGenericSend+0x88>
 80031c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031c4:	f383 8811 	msr	BASEPRI, r3
 80031c8:	f3bf 8f6f 	isb	sy
 80031cc:	f3bf 8f4f 	dsb	sy
 80031d0:	623b      	str	r3, [r7, #32]
 80031d2:	e7fe      	b.n	80031d2 <xQueueGenericSend+0x86>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80031d4:	f001 f9fa 	bl	80045cc <xTaskGetSchedulerState>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d102      	bne.n	80031e4 <xQueueGenericSend+0x98>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d101      	bne.n	80031e8 <xQueueGenericSend+0x9c>
 80031e4:	2301      	movs	r3, #1
 80031e6:	e000      	b.n	80031ea <xQueueGenericSend+0x9e>
 80031e8:	2300      	movs	r3, #0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d109      	bne.n	8003202 <xQueueGenericSend+0xb6>
 80031ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031f2:	f383 8811 	msr	BASEPRI, r3
 80031f6:	f3bf 8f6f 	isb	sy
 80031fa:	f3bf 8f4f 	dsb	sy
 80031fe:	61fb      	str	r3, [r7, #28]
 8003200:	e7fe      	b.n	8003200 <xQueueGenericSend+0xb4>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003202:	f002 f807 	bl	8005214 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800320a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800320c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800320e:	429a      	cmp	r2, r3
 8003210:	d302      	bcc.n	8003218 <xQueueGenericSend+0xcc>
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	2b02      	cmp	r3, #2
 8003216:	d136      	bne.n	8003286 <xQueueGenericSend+0x13a>
            {
                traceQUEUE_SEND( pxQueue );
 8003218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800321a:	4618      	mov	r0, r3
 800321c:	f003 fea4 	bl	8006f68 <SEGGER_SYSVIEW_ShrinkId>
 8003220:	68ba      	ldr	r2, [r7, #8]
 8003222:	6879      	ldr	r1, [r7, #4]
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	460b      	mov	r3, r1
 800322a:	4601      	mov	r1, r0
 800322c:	205a      	movs	r0, #90	; 0x5a
 800322e:	f003 f987 	bl	8006540 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003232:	683a      	ldr	r2, [r7, #0]
 8003234:	68b9      	ldr	r1, [r7, #8]
 8003236:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003238:	f000 fa78 	bl	800372c <prvCopyDataToQueue>
 800323c:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800323e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003242:	2b00      	cmp	r3, #0
 8003244:	d010      	beq.n	8003268 <xQueueGenericSend+0x11c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003248:	3324      	adds	r3, #36	; 0x24
 800324a:	4618      	mov	r0, r3
 800324c:	f001 f822 	bl	8004294 <xTaskRemoveFromEventList>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d013      	beq.n	800327e <xQueueGenericSend+0x132>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8003256:	4b4d      	ldr	r3, [pc, #308]	; (800338c <xQueueGenericSend+0x240>)
 8003258:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800325c:	601a      	str	r2, [r3, #0]
 800325e:	f3bf 8f4f 	dsb	sy
 8003262:	f3bf 8f6f 	isb	sy
 8003266:	e00a      	b.n	800327e <xQueueGenericSend+0x132>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8003268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800326a:	2b00      	cmp	r3, #0
 800326c:	d007      	beq.n	800327e <xQueueGenericSend+0x132>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 800326e:	4b47      	ldr	r3, [pc, #284]	; (800338c <xQueueGenericSend+0x240>)
 8003270:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	f3bf 8f4f 	dsb	sy
 800327a:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800327e:	f001 fff7 	bl	8005270 <vPortExitCritical>
                return pdPASS;
 8003282:	2301      	movs	r3, #1
 8003284:	e07d      	b.n	8003382 <xQueueGenericSend+0x236>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d110      	bne.n	80032ae <xQueueGenericSend+0x162>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800328c:	f001 fff0 	bl	8005270 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8003290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003292:	4618      	mov	r0, r3
 8003294:	f003 fe68 	bl	8006f68 <SEGGER_SYSVIEW_ShrinkId>
 8003298:	68ba      	ldr	r2, [r7, #8]
 800329a:	6879      	ldr	r1, [r7, #4]
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	460b      	mov	r3, r1
 80032a2:	4601      	mov	r1, r0
 80032a4:	205a      	movs	r0, #90	; 0x5a
 80032a6:	f003 f94b 	bl	8006540 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 80032aa:	2300      	movs	r3, #0
 80032ac:	e069      	b.n	8003382 <xQueueGenericSend+0x236>
                }
                else if( xEntryTimeSet == pdFALSE )
 80032ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d106      	bne.n	80032c2 <xQueueGenericSend+0x176>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80032b4:	f107 0314 	add.w	r3, r7, #20
 80032b8:	4618      	mov	r0, r3
 80032ba:	f001 f851 	bl	8004360 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80032be:	2301      	movs	r3, #1
 80032c0:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80032c2:	f001 ffd5 	bl	8005270 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80032c6:	f000 fd9f 	bl	8003e08 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80032ca:	f001 ffa3 	bl	8005214 <vPortEnterCritical>
 80032ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80032d4:	b25b      	sxtb	r3, r3
 80032d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032da:	d103      	bne.n	80032e4 <xQueueGenericSend+0x198>
 80032dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032ea:	b25b      	sxtb	r3, r3
 80032ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f0:	d103      	bne.n	80032fa <xQueueGenericSend+0x1ae>
 80032f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032f4:	2200      	movs	r2, #0
 80032f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032fa:	f001 ffb9 	bl	8005270 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032fe:	1d3a      	adds	r2, r7, #4
 8003300:	f107 0314 	add.w	r3, r7, #20
 8003304:	4611      	mov	r1, r2
 8003306:	4618      	mov	r0, r3
 8003308:	f001 f840 	bl	800438c <xTaskCheckForTimeOut>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d124      	bne.n	800335c <xQueueGenericSend+0x210>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003312:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003314:	f000 fb02 	bl	800391c <prvIsQueueFull>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d018      	beq.n	8003350 <xQueueGenericSend+0x204>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800331e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003320:	3310      	adds	r3, #16
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	4611      	mov	r1, r2
 8003326:	4618      	mov	r0, r3
 8003328:	f000 ff62 	bl	80041f0 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800332c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800332e:	f000 fa8d 	bl	800384c <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003332:	f000 fd77 	bl	8003e24 <xTaskResumeAll>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	f47f af62 	bne.w	8003202 <xQueueGenericSend+0xb6>
                {
                    portYIELD_WITHIN_API();
 800333e:	4b13      	ldr	r3, [pc, #76]	; (800338c <xQueueGenericSend+0x240>)
 8003340:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003344:	601a      	str	r2, [r3, #0]
 8003346:	f3bf 8f4f 	dsb	sy
 800334a:	f3bf 8f6f 	isb	sy
 800334e:	e758      	b.n	8003202 <xQueueGenericSend+0xb6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003350:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003352:	f000 fa7b 	bl	800384c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003356:	f000 fd65 	bl	8003e24 <xTaskResumeAll>
 800335a:	e752      	b.n	8003202 <xQueueGenericSend+0xb6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800335c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800335e:	f000 fa75 	bl	800384c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003362:	f000 fd5f 	bl	8003e24 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8003366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003368:	4618      	mov	r0, r3
 800336a:	f003 fdfd 	bl	8006f68 <SEGGER_SYSVIEW_ShrinkId>
 800336e:	68ba      	ldr	r2, [r7, #8]
 8003370:	6879      	ldr	r1, [r7, #4]
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	9300      	str	r3, [sp, #0]
 8003376:	460b      	mov	r3, r1
 8003378:	4601      	mov	r1, r0
 800337a:	205a      	movs	r0, #90	; 0x5a
 800337c:	f003 f8e0 	bl	8006540 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8003380:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8003382:	4618      	mov	r0, r3
 8003384:	3738      	adds	r7, #56	; 0x38
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	e000ed04 	.word	0xe000ed04

08003390 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b090      	sub	sp, #64	; 0x40
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
 800339c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 80033a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d109      	bne.n	80033bc <xQueueGenericSendFromISR+0x2c>
 80033a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ac:	f383 8811 	msr	BASEPRI, r3
 80033b0:	f3bf 8f6f 	isb	sy
 80033b4:	f3bf 8f4f 	dsb	sy
 80033b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80033ba:	e7fe      	b.n	80033ba <xQueueGenericSendFromISR+0x2a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d103      	bne.n	80033ca <xQueueGenericSendFromISR+0x3a>
 80033c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <xQueueGenericSendFromISR+0x3e>
 80033ca:	2301      	movs	r3, #1
 80033cc:	e000      	b.n	80033d0 <xQueueGenericSendFromISR+0x40>
 80033ce:	2300      	movs	r3, #0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d109      	bne.n	80033e8 <xQueueGenericSendFromISR+0x58>
 80033d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033d8:	f383 8811 	msr	BASEPRI, r3
 80033dc:	f3bf 8f6f 	isb	sy
 80033e0:	f3bf 8f4f 	dsb	sy
 80033e4:	627b      	str	r3, [r7, #36]	; 0x24
 80033e6:	e7fe      	b.n	80033e6 <xQueueGenericSendFromISR+0x56>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d103      	bne.n	80033f6 <xQueueGenericSendFromISR+0x66>
 80033ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d101      	bne.n	80033fa <xQueueGenericSendFromISR+0x6a>
 80033f6:	2301      	movs	r3, #1
 80033f8:	e000      	b.n	80033fc <xQueueGenericSendFromISR+0x6c>
 80033fa:	2300      	movs	r3, #0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d109      	bne.n	8003414 <xQueueGenericSendFromISR+0x84>
 8003400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003404:	f383 8811 	msr	BASEPRI, r3
 8003408:	f3bf 8f6f 	isb	sy
 800340c:	f3bf 8f4f 	dsb	sy
 8003410:	623b      	str	r3, [r7, #32]
 8003412:	e7fe      	b.n	8003412 <xQueueGenericSendFromISR+0x82>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003414:	f001 ffe0 	bl	80053d8 <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8003418:	f3ef 8211 	mrs	r2, BASEPRI
 800341c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003420:	f383 8811 	msr	BASEPRI, r3
 8003424:	f3bf 8f6f 	isb	sy
 8003428:	f3bf 8f4f 	dsb	sy
 800342c:	61fa      	str	r2, [r7, #28]
 800342e:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8003430:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003432:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003436:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800343a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800343c:	429a      	cmp	r2, r3
 800343e:	d302      	bcc.n	8003446 <xQueueGenericSendFromISR+0xb6>
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	2b02      	cmp	r3, #2
 8003444:	d147      	bne.n	80034d6 <xQueueGenericSendFromISR+0x146>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8003446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003448:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800344c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003454:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8003456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003458:	4618      	mov	r0, r3
 800345a:	f003 fd85 	bl	8006f68 <SEGGER_SYSVIEW_ShrinkId>
 800345e:	4601      	mov	r1, r0
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	461a      	mov	r2, r3
 8003464:	2060      	movs	r0, #96	; 0x60
 8003466:	f002 ff9b 	bl	80063a0 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	68b9      	ldr	r1, [r7, #8]
 800346e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003470:	f000 f95c 	bl	800372c <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8003474:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800347c:	d112      	bne.n	80034a4 <xQueueGenericSendFromISR+0x114>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800347e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003482:	2b00      	cmp	r3, #0
 8003484:	d024      	beq.n	80034d0 <xQueueGenericSendFromISR+0x140>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003488:	3324      	adds	r3, #36	; 0x24
 800348a:	4618      	mov	r0, r3
 800348c:	f000 ff02 	bl	8004294 <xTaskRemoveFromEventList>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d01c      	beq.n	80034d0 <xQueueGenericSendFromISR+0x140>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d019      	beq.n	80034d0 <xQueueGenericSendFromISR+0x140>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	e015      	b.n	80034d0 <xQueueGenericSendFromISR+0x140>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 80034a4:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80034a8:	2b7f      	cmp	r3, #127	; 0x7f
 80034aa:	d109      	bne.n	80034c0 <xQueueGenericSendFromISR+0x130>
        __asm volatile
 80034ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034b0:	f383 8811 	msr	BASEPRI, r3
 80034b4:	f3bf 8f6f 	isb	sy
 80034b8:	f3bf 8f4f 	dsb	sy
 80034bc:	617b      	str	r3, [r7, #20]
 80034be:	e7fe      	b.n	80034be <xQueueGenericSendFromISR+0x12e>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80034c0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80034c4:	3301      	adds	r3, #1
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	b25a      	sxtb	r2, r3
 80034ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80034d0:	2301      	movs	r3, #1
 80034d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 80034d4:	e00b      	b.n	80034ee <xQueueGenericSendFromISR+0x15e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 80034d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034d8:	4618      	mov	r0, r3
 80034da:	f003 fd45 	bl	8006f68 <SEGGER_SYSVIEW_ShrinkId>
 80034de:	4601      	mov	r1, r0
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	461a      	mov	r2, r3
 80034e4:	2060      	movs	r0, #96	; 0x60
 80034e6:	f002 ff5b 	bl	80063a0 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 80034ea:	2300      	movs	r3, #0
 80034ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034f0:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80034f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3740      	adds	r7, #64	; 0x40
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
	...

08003504 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003504:	b590      	push	{r4, r7, lr}
 8003506:	b08f      	sub	sp, #60	; 0x3c
 8003508:	af02      	add	r7, sp, #8
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003510:	2300      	movs	r3, #0
 8003512:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800351a:	2b00      	cmp	r3, #0
 800351c:	d109      	bne.n	8003532 <xQueueReceive+0x2e>
        __asm volatile
 800351e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003522:	f383 8811 	msr	BASEPRI, r3
 8003526:	f3bf 8f6f 	isb	sy
 800352a:	f3bf 8f4f 	dsb	sy
 800352e:	623b      	str	r3, [r7, #32]
 8003530:	e7fe      	b.n	8003530 <xQueueReceive+0x2c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d103      	bne.n	8003540 <xQueueReceive+0x3c>
 8003538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800353a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353c:	2b00      	cmp	r3, #0
 800353e:	d101      	bne.n	8003544 <xQueueReceive+0x40>
 8003540:	2301      	movs	r3, #1
 8003542:	e000      	b.n	8003546 <xQueueReceive+0x42>
 8003544:	2300      	movs	r3, #0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d109      	bne.n	800355e <xQueueReceive+0x5a>
 800354a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800354e:	f383 8811 	msr	BASEPRI, r3
 8003552:	f3bf 8f6f 	isb	sy
 8003556:	f3bf 8f4f 	dsb	sy
 800355a:	61fb      	str	r3, [r7, #28]
 800355c:	e7fe      	b.n	800355c <xQueueReceive+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800355e:	f001 f835 	bl	80045cc <xTaskGetSchedulerState>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d102      	bne.n	800356e <xQueueReceive+0x6a>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <xQueueReceive+0x6e>
 800356e:	2301      	movs	r3, #1
 8003570:	e000      	b.n	8003574 <xQueueReceive+0x70>
 8003572:	2300      	movs	r3, #0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d109      	bne.n	800358c <xQueueReceive+0x88>
 8003578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800357c:	f383 8811 	msr	BASEPRI, r3
 8003580:	f3bf 8f6f 	isb	sy
 8003584:	f3bf 8f4f 	dsb	sy
 8003588:	61bb      	str	r3, [r7, #24]
 800358a:	e7fe      	b.n	800358a <xQueueReceive+0x86>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800358c:	f001 fe42 	bl	8005214 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003594:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	2b00      	cmp	r3, #0
 800359a:	d031      	beq.n	8003600 <xQueueReceive+0xfc>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800359c:	68b9      	ldr	r1, [r7, #8]
 800359e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80035a0:	f000 f92e 	bl	8003800 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 80035a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035a6:	4618      	mov	r0, r3
 80035a8:	f003 fcde 	bl	8006f68 <SEGGER_SYSVIEW_ShrinkId>
 80035ac:	4604      	mov	r4, r0
 80035ae:	2000      	movs	r0, #0
 80035b0:	f003 fcda 	bl	8006f68 <SEGGER_SYSVIEW_ShrinkId>
 80035b4:	4601      	mov	r1, r0
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	2301      	movs	r3, #1
 80035ba:	9300      	str	r3, [sp, #0]
 80035bc:	4613      	mov	r3, r2
 80035be:	460a      	mov	r2, r1
 80035c0:	4621      	mov	r1, r4
 80035c2:	205c      	movs	r0, #92	; 0x5c
 80035c4:	f002 ffbc 	bl	8006540 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80035c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ca:	1e5a      	subs	r2, r3, #1
 80035cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ce:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035d2:	691b      	ldr	r3, [r3, #16]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00f      	beq.n	80035f8 <xQueueReceive+0xf4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035da:	3310      	adds	r3, #16
 80035dc:	4618      	mov	r0, r3
 80035de:	f000 fe59 	bl	8004294 <xTaskRemoveFromEventList>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d007      	beq.n	80035f8 <xQueueReceive+0xf4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80035e8:	4b4f      	ldr	r3, [pc, #316]	; (8003728 <xQueueReceive+0x224>)
 80035ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035ee:	601a      	str	r2, [r3, #0]
 80035f0:	f3bf 8f4f 	dsb	sy
 80035f4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80035f8:	f001 fe3a 	bl	8005270 <vPortExitCritical>
                return pdPASS;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e08e      	b.n	800371e <xQueueReceive+0x21a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d115      	bne.n	8003632 <xQueueReceive+0x12e>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003606:	f001 fe33 	bl	8005270 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 800360a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800360c:	4618      	mov	r0, r3
 800360e:	f003 fcab 	bl	8006f68 <SEGGER_SYSVIEW_ShrinkId>
 8003612:	4604      	mov	r4, r0
 8003614:	2000      	movs	r0, #0
 8003616:	f003 fca7 	bl	8006f68 <SEGGER_SYSVIEW_ShrinkId>
 800361a:	4601      	mov	r1, r0
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	2301      	movs	r3, #1
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	4613      	mov	r3, r2
 8003624:	460a      	mov	r2, r1
 8003626:	4621      	mov	r1, r4
 8003628:	205c      	movs	r0, #92	; 0x5c
 800362a:	f002 ff89 	bl	8006540 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 800362e:	2300      	movs	r3, #0
 8003630:	e075      	b.n	800371e <xQueueReceive+0x21a>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003634:	2b00      	cmp	r3, #0
 8003636:	d106      	bne.n	8003646 <xQueueReceive+0x142>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003638:	f107 0310 	add.w	r3, r7, #16
 800363c:	4618      	mov	r0, r3
 800363e:	f000 fe8f 	bl	8004360 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003642:	2301      	movs	r3, #1
 8003644:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003646:	f001 fe13 	bl	8005270 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800364a:	f000 fbdd 	bl	8003e08 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800364e:	f001 fde1 	bl	8005214 <vPortEnterCritical>
 8003652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003654:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003658:	b25b      	sxtb	r3, r3
 800365a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800365e:	d103      	bne.n	8003668 <xQueueReceive+0x164>
 8003660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003662:	2200      	movs	r2, #0
 8003664:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800366a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800366e:	b25b      	sxtb	r3, r3
 8003670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003674:	d103      	bne.n	800367e <xQueueReceive+0x17a>
 8003676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800367e:	f001 fdf7 	bl	8005270 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003682:	1d3a      	adds	r2, r7, #4
 8003684:	f107 0310 	add.w	r3, r7, #16
 8003688:	4611      	mov	r1, r2
 800368a:	4618      	mov	r0, r3
 800368c:	f000 fe7e 	bl	800438c <xTaskCheckForTimeOut>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d124      	bne.n	80036e0 <xQueueReceive+0x1dc>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003696:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003698:	f000 f92a 	bl	80038f0 <prvIsQueueEmpty>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d018      	beq.n	80036d4 <xQueueReceive+0x1d0>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80036a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a4:	3324      	adds	r3, #36	; 0x24
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	4611      	mov	r1, r2
 80036aa:	4618      	mov	r0, r3
 80036ac:	f000 fda0 	bl	80041f0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80036b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036b2:	f000 f8cb 	bl	800384c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80036b6:	f000 fbb5 	bl	8003e24 <xTaskResumeAll>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f47f af65 	bne.w	800358c <xQueueReceive+0x88>
                {
                    portYIELD_WITHIN_API();
 80036c2:	4b19      	ldr	r3, [pc, #100]	; (8003728 <xQueueReceive+0x224>)
 80036c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036c8:	601a      	str	r2, [r3, #0]
 80036ca:	f3bf 8f4f 	dsb	sy
 80036ce:	f3bf 8f6f 	isb	sy
 80036d2:	e75b      	b.n	800358c <xQueueReceive+0x88>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80036d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036d6:	f000 f8b9 	bl	800384c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80036da:	f000 fba3 	bl	8003e24 <xTaskResumeAll>
 80036de:	e755      	b.n	800358c <xQueueReceive+0x88>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80036e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036e2:	f000 f8b3 	bl	800384c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80036e6:	f000 fb9d 	bl	8003e24 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80036ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036ec:	f000 f900 	bl	80038f0 <prvIsQueueEmpty>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f43f af4a 	beq.w	800358c <xQueueReceive+0x88>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 80036f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036fa:	4618      	mov	r0, r3
 80036fc:	f003 fc34 	bl	8006f68 <SEGGER_SYSVIEW_ShrinkId>
 8003700:	4604      	mov	r4, r0
 8003702:	2000      	movs	r0, #0
 8003704:	f003 fc30 	bl	8006f68 <SEGGER_SYSVIEW_ShrinkId>
 8003708:	4601      	mov	r1, r0
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	2301      	movs	r3, #1
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	4613      	mov	r3, r2
 8003712:	460a      	mov	r2, r1
 8003714:	4621      	mov	r1, r4
 8003716:	205c      	movs	r0, #92	; 0x5c
 8003718:	f002 ff12 	bl	8006540 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 800371c:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800371e:	4618      	mov	r0, r3
 8003720:	3734      	adds	r7, #52	; 0x34
 8003722:	46bd      	mov	sp, r7
 8003724:	bd90      	pop	{r4, r7, pc}
 8003726:	bf00      	nop
 8003728:	e000ed04 	.word	0xe000ed04

0800372c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003740:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10d      	bne.n	8003766 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d14d      	bne.n	80037ee <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	4618      	mov	r0, r3
 8003758:	f000 ff56 	bl	8004608 <xTaskPriorityDisinherit>
 800375c:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	609a      	str	r2, [r3, #8]
 8003764:	e043      	b.n	80037ee <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d119      	bne.n	80037a0 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6858      	ldr	r0, [r3, #4]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003774:	461a      	mov	r2, r3
 8003776:	68b9      	ldr	r1, [r7, #8]
 8003778:	f003 fd71 	bl	800725e <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003784:	441a      	add	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	685a      	ldr	r2, [r3, #4]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	429a      	cmp	r2, r3
 8003794:	d32b      	bcc.n	80037ee <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	605a      	str	r2, [r3, #4]
 800379e:	e026      	b.n	80037ee <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	68d8      	ldr	r0, [r3, #12]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a8:	461a      	mov	r2, r3
 80037aa:	68b9      	ldr	r1, [r7, #8]
 80037ac:	f003 fd57 	bl	800725e <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	68da      	ldr	r2, [r3, #12]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b8:	425b      	negs	r3, r3
 80037ba:	441a      	add	r2, r3
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	68da      	ldr	r2, [r3, #12]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d207      	bcs.n	80037dc <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d4:	425b      	negs	r3, r3
 80037d6:	441a      	add	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d105      	bne.n	80037ee <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d002      	beq.n	80037ee <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	3b01      	subs	r3, #1
 80037ec:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1c5a      	adds	r2, r3, #1
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 80037f6:	697b      	ldr	r3, [r7, #20]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3718      	adds	r7, #24
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380e:	2b00      	cmp	r3, #0
 8003810:	d018      	beq.n	8003844 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68da      	ldr	r2, [r3, #12]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381a:	441a      	add	r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	68da      	ldr	r2, [r3, #12]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	429a      	cmp	r2, r3
 800382a:	d303      	bcc.n	8003834 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	68d9      	ldr	r1, [r3, #12]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383c:	461a      	mov	r2, r3
 800383e:	6838      	ldr	r0, [r7, #0]
 8003840:	f003 fd0d 	bl	800725e <memcpy>
    }
}
 8003844:	bf00      	nop
 8003846:	3708      	adds	r7, #8
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003854:	f001 fcde 	bl	8005214 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800385e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003860:	e011      	b.n	8003886 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003866:	2b00      	cmp	r3, #0
 8003868:	d012      	beq.n	8003890 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	3324      	adds	r3, #36	; 0x24
 800386e:	4618      	mov	r0, r3
 8003870:	f000 fd10 	bl	8004294 <xTaskRemoveFromEventList>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 800387a:	f000 fdeb 	bl	8004454 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800387e:	7bfb      	ldrb	r3, [r7, #15]
 8003880:	3b01      	subs	r3, #1
 8003882:	b2db      	uxtb	r3, r3
 8003884:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800388a:	2b00      	cmp	r3, #0
 800388c:	dce9      	bgt.n	8003862 <prvUnlockQueue+0x16>
 800388e:	e000      	b.n	8003892 <prvUnlockQueue+0x46>
                        break;
 8003890:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	22ff      	movs	r2, #255	; 0xff
 8003896:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800389a:	f001 fce9 	bl	8005270 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800389e:	f001 fcb9 	bl	8005214 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038a8:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80038aa:	e011      	b.n	80038d0 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	691b      	ldr	r3, [r3, #16]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d012      	beq.n	80038da <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3310      	adds	r3, #16
 80038b8:	4618      	mov	r0, r3
 80038ba:	f000 fceb 	bl	8004294 <xTaskRemoveFromEventList>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d001      	beq.n	80038c8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80038c4:	f000 fdc6 	bl	8004454 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80038c8:	7bbb      	ldrb	r3, [r7, #14]
 80038ca:	3b01      	subs	r3, #1
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80038d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	dce9      	bgt.n	80038ac <prvUnlockQueue+0x60>
 80038d8:	e000      	b.n	80038dc <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80038da:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	22ff      	movs	r2, #255	; 0xff
 80038e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 80038e4:	f001 fcc4 	bl	8005270 <vPortExitCritical>
}
 80038e8:	bf00      	nop
 80038ea:	3710      	adds	r7, #16
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80038f8:	f001 fc8c 	bl	8005214 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003900:	2b00      	cmp	r3, #0
 8003902:	d102      	bne.n	800390a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8003904:	2301      	movs	r3, #1
 8003906:	60fb      	str	r3, [r7, #12]
 8003908:	e001      	b.n	800390e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800390a:	2300      	movs	r3, #0
 800390c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800390e:	f001 fcaf 	bl	8005270 <vPortExitCritical>

    return xReturn;
 8003912:	68fb      	ldr	r3, [r7, #12]
}
 8003914:	4618      	mov	r0, r3
 8003916:	3710      	adds	r7, #16
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003924:	f001 fc76 	bl	8005214 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003930:	429a      	cmp	r2, r3
 8003932:	d102      	bne.n	800393a <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8003934:	2301      	movs	r3, #1
 8003936:	60fb      	str	r3, [r7, #12]
 8003938:	e001      	b.n	800393e <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800393a:	2300      	movs	r3, #0
 800393c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800393e:	f001 fc97 	bl	8005270 <vPortExitCritical>

    return xReturn;
 8003942:	68fb      	ldr	r3, [r7, #12]
}
 8003944:	4618      	mov	r0, r3
 8003946:	3710      	adds	r7, #16
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003956:	2300      	movs	r3, #0
 8003958:	60fb      	str	r3, [r7, #12]
 800395a:	e01e      	b.n	800399a <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800395c:	4a12      	ldr	r2, [pc, #72]	; (80039a8 <vQueueAddToRegistry+0x5c>)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d115      	bne.n	8003994 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003968:	490f      	ldr	r1, [pc, #60]	; (80039a8 <vQueueAddToRegistry+0x5c>)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	683a      	ldr	r2, [r7, #0]
 800396e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8003972:	4a0d      	ldr	r2, [pc, #52]	; (80039a8 <vQueueAddToRegistry+0x5c>)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	00db      	lsls	r3, r3, #3
 8003978:	4413      	add	r3, r2
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4618      	mov	r0, r3
 8003982:	f003 faf1 	bl	8006f68 <SEGGER_SYSVIEW_ShrinkId>
 8003986:	4601      	mov	r1, r0
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	461a      	mov	r2, r3
 800398c:	2071      	movs	r0, #113	; 0x71
 800398e:	f002 fd07 	bl	80063a0 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8003992:	e005      	b.n	80039a0 <vQueueAddToRegistry+0x54>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	3301      	adds	r3, #1
 8003998:	60fb      	str	r3, [r7, #12]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2b07      	cmp	r3, #7
 800399e:	d9dd      	bls.n	800395c <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 80039a0:	bf00      	nop
 80039a2:	3710      	adds	r7, #16
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	2001a840 	.word	0x2001a840

080039ac <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b086      	sub	sp, #24
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80039bc:	f001 fc2a 	bl	8005214 <vPortEnterCritical>
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80039c6:	b25b      	sxtb	r3, r3
 80039c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039cc:	d103      	bne.n	80039d6 <vQueueWaitForMessageRestricted+0x2a>
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80039dc:	b25b      	sxtb	r3, r3
 80039de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e2:	d103      	bne.n	80039ec <vQueueWaitForMessageRestricted+0x40>
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80039ec:	f001 fc40 	bl	8005270 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d106      	bne.n	8003a06 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	3324      	adds	r3, #36	; 0x24
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	68b9      	ldr	r1, [r7, #8]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f000 fc19 	bl	8004238 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8003a06:	6978      	ldr	r0, [r7, #20]
 8003a08:	f7ff ff20 	bl	800384c <prvUnlockQueue>
    }
 8003a0c:	bf00      	nop
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b08c      	sub	sp, #48	; 0x30
 8003a18:	af04      	add	r7, sp, #16
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	603b      	str	r3, [r7, #0]
 8003a20:	4613      	mov	r3, r2
 8003a22:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003a24:	88fb      	ldrh	r3, [r7, #6]
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f001 fd13 	bl	8005454 <pvPortMalloc>
 8003a2e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00e      	beq.n	8003a54 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003a36:	2058      	movs	r0, #88	; 0x58
 8003a38:	f001 fd0c 	bl	8005454 <pvPortMalloc>
 8003a3c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d003      	beq.n	8003a4c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	697a      	ldr	r2, [r7, #20]
 8003a48:	631a      	str	r2, [r3, #48]	; 0x30
 8003a4a:	e005      	b.n	8003a58 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8003a4c:	6978      	ldr	r0, [r7, #20]
 8003a4e:	f001 fddd 	bl	800560c <vPortFree>
 8003a52:	e001      	b.n	8003a58 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8003a54:	2300      	movs	r3, #0
 8003a56:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d013      	beq.n	8003a86 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003a5e:	88fa      	ldrh	r2, [r7, #6]
 8003a60:	2300      	movs	r3, #0
 8003a62:	9303      	str	r3, [sp, #12]
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	9302      	str	r3, [sp, #8]
 8003a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a6a:	9301      	str	r3, [sp, #4]
 8003a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a6e:	9300      	str	r3, [sp, #0]
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	68b9      	ldr	r1, [r7, #8]
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 f80e 	bl	8003a96 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003a7a:	69f8      	ldr	r0, [r7, #28]
 8003a7c:	f000 f8a0 	bl	8003bc0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003a80:	2301      	movs	r3, #1
 8003a82:	61bb      	str	r3, [r7, #24]
 8003a84:	e002      	b.n	8003a8c <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003a86:	f04f 33ff 	mov.w	r3, #4294967295
 8003a8a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003a8c:	69bb      	ldr	r3, [r7, #24]
    }
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3720      	adds	r7, #32
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}

08003a96 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003a96:	b580      	push	{r7, lr}
 8003a98:	b088      	sub	sp, #32
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	60f8      	str	r0, [r7, #12]
 8003a9e:	60b9      	str	r1, [r7, #8]
 8003aa0:	607a      	str	r2, [r7, #4]
 8003aa2:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	461a      	mov	r2, r3
 8003aae:	21a5      	movs	r1, #165	; 0xa5
 8003ab0:	f003 fbe0 	bl	8007274 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	4413      	add	r3, r2
 8003ac4:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	f023 0307 	bic.w	r3, r3, #7
 8003acc:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d009      	beq.n	8003aec <prvInitialiseNewTask+0x56>
 8003ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003adc:	f383 8811 	msr	BASEPRI, r3
 8003ae0:	f3bf 8f6f 	isb	sy
 8003ae4:	f3bf 8f4f 	dsb	sy
 8003ae8:	617b      	str	r3, [r7, #20]
 8003aea:	e7fe      	b.n	8003aea <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d01f      	beq.n	8003b32 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003af2:	2300      	movs	r3, #0
 8003af4:	61fb      	str	r3, [r7, #28]
 8003af6:	e012      	b.n	8003b1e <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003af8:	68ba      	ldr	r2, [r7, #8]
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	4413      	add	r3, r2
 8003afe:	7819      	ldrb	r1, [r3, #0]
 8003b00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	4413      	add	r3, r2
 8003b06:	3334      	adds	r3, #52	; 0x34
 8003b08:	460a      	mov	r2, r1
 8003b0a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8003b0c:	68ba      	ldr	r2, [r7, #8]
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	4413      	add	r3, r2
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d006      	beq.n	8003b26 <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	61fb      	str	r3, [r7, #28]
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	2b09      	cmp	r3, #9
 8003b22:	d9e9      	bls.n	8003af8 <prvInitialiseNewTask+0x62>
 8003b24:	e000      	b.n	8003b28 <prvInitialiseNewTask+0x92>
            {
                break;
 8003b26:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003b30:	e003      	b.n	8003b3a <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b3c:	2b04      	cmp	r3, #4
 8003b3e:	d901      	bls.n	8003b44 <prvInitialiseNewTask+0xae>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003b40:	2304      	movs	r3, #4
 8003b42:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b48:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8003b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b4e:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8003b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b52:	2200      	movs	r2, #0
 8003b54:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b58:	3304      	adds	r3, #4
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7ff f973 	bl	8002e46 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b62:	3318      	adds	r3, #24
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7ff f96e 	bl	8002e46 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b6e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b72:	f1c3 0205 	rsb	r2, r3, #5
 8003b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b78:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b7e:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8003b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b82:	3350      	adds	r3, #80	; 0x50
 8003b84:	2204      	movs	r2, #4
 8003b86:	2100      	movs	r1, #0
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f003 fb73 	bl	8007274 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8003b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b90:	3354      	adds	r3, #84	; 0x54
 8003b92:	2201      	movs	r2, #1
 8003b94:	2100      	movs	r1, #0
 8003b96:	4618      	mov	r0, r3
 8003b98:	f003 fb6c 	bl	8007274 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003b9c:	683a      	ldr	r2, [r7, #0]
 8003b9e:	68f9      	ldr	r1, [r7, #12]
 8003ba0:	69b8      	ldr	r0, [r7, #24]
 8003ba2:	f001 f991 	bl	8004ec8 <pxPortInitialiseStack>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003baa:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d002      	beq.n	8003bb8 <prvInitialiseNewTask+0x122>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003bb6:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003bb8:	bf00      	nop
 8003bba:	3720      	adds	r7, #32
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003bc0:	b5b0      	push	{r4, r5, r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af02      	add	r7, sp, #8
 8003bc6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003bc8:	f001 fb24 	bl	8005214 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003bcc:	4b3b      	ldr	r3, [pc, #236]	; (8003cbc <prvAddNewTaskToReadyList+0xfc>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	4a3a      	ldr	r2, [pc, #232]	; (8003cbc <prvAddNewTaskToReadyList+0xfc>)
 8003bd4:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8003bd6:	4b3a      	ldr	r3, [pc, #232]	; (8003cc0 <prvAddNewTaskToReadyList+0x100>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d109      	bne.n	8003bf2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8003bde:	4a38      	ldr	r2, [pc, #224]	; (8003cc0 <prvAddNewTaskToReadyList+0x100>)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003be4:	4b35      	ldr	r3, [pc, #212]	; (8003cbc <prvAddNewTaskToReadyList+0xfc>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d110      	bne.n	8003c0e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8003bec:	f000 fc56 	bl	800449c <prvInitialiseTaskLists>
 8003bf0:	e00d      	b.n	8003c0e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8003bf2:	4b34      	ldr	r3, [pc, #208]	; (8003cc4 <prvAddNewTaskToReadyList+0x104>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d109      	bne.n	8003c0e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003bfa:	4b31      	ldr	r3, [pc, #196]	; (8003cc0 <prvAddNewTaskToReadyList+0x100>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d802      	bhi.n	8003c0e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8003c08:	4a2d      	ldr	r2, [pc, #180]	; (8003cc0 <prvAddNewTaskToReadyList+0x100>)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8003c0e:	4b2e      	ldr	r3, [pc, #184]	; (8003cc8 <prvAddNewTaskToReadyList+0x108>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	3301      	adds	r3, #1
 8003c14:	4a2c      	ldr	r2, [pc, #176]	; (8003cc8 <prvAddNewTaskToReadyList+0x108>)
 8003c16:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003c18:	4b2b      	ldr	r3, [pc, #172]	; (8003cc8 <prvAddNewTaskToReadyList+0x108>)
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d016      	beq.n	8003c54 <prvAddNewTaskToReadyList+0x94>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f003 f877 	bl	8006d1c <SEGGER_SYSVIEW_OnTaskCreate>
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3e:	461d      	mov	r5, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	461c      	mov	r4, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4a:	1ae3      	subs	r3, r4, r3
 8003c4c:	9300      	str	r3, [sp, #0]
 8003c4e:	462b      	mov	r3, r5
 8003c50:	f001 fea0 	bl	8005994 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f003 f8e4 	bl	8006e24 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c60:	2201      	movs	r2, #1
 8003c62:	409a      	lsls	r2, r3
 8003c64:	4b19      	ldr	r3, [pc, #100]	; (8003ccc <prvAddNewTaskToReadyList+0x10c>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	4a18      	ldr	r2, [pc, #96]	; (8003ccc <prvAddNewTaskToReadyList+0x10c>)
 8003c6c:	6013      	str	r3, [r2, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c72:	4613      	mov	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4413      	add	r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	4a15      	ldr	r2, [pc, #84]	; (8003cd0 <prvAddNewTaskToReadyList+0x110>)
 8003c7c:	441a      	add	r2, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	3304      	adds	r3, #4
 8003c82:	4619      	mov	r1, r3
 8003c84:	4610      	mov	r0, r2
 8003c86:	f7ff f8eb 	bl	8002e60 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003c8a:	f001 faf1 	bl	8005270 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003c8e:	4b0d      	ldr	r3, [pc, #52]	; (8003cc4 <prvAddNewTaskToReadyList+0x104>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d00e      	beq.n	8003cb4 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003c96:	4b0a      	ldr	r3, [pc, #40]	; (8003cc0 <prvAddNewTaskToReadyList+0x100>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d207      	bcs.n	8003cb4 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003ca4:	4b0b      	ldr	r3, [pc, #44]	; (8003cd4 <prvAddNewTaskToReadyList+0x114>)
 8003ca6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003caa:	601a      	str	r2, [r3, #0]
 8003cac:	f3bf 8f4f 	dsb	sy
 8003cb0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003cb4:	bf00      	nop
 8003cb6:	3708      	adds	r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bdb0      	pop	{r4, r5, r7, pc}
 8003cbc:	20000110 	.word	0x20000110
 8003cc0:	20000038 	.word	0x20000038
 8003cc4:	2000011c 	.word	0x2000011c
 8003cc8:	2000012c 	.word	0x2000012c
 8003ccc:	20000118 	.word	0x20000118
 8003cd0:	2000003c 	.word	0x2000003c
 8003cd4:	e000ed04 	.word	0xe000ed04

08003cd8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d01a      	beq.n	8003d20 <vTaskDelay+0x48>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8003cea:	4b15      	ldr	r3, [pc, #84]	; (8003d40 <vTaskDelay+0x68>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d009      	beq.n	8003d06 <vTaskDelay+0x2e>
 8003cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cf6:	f383 8811 	msr	BASEPRI, r3
 8003cfa:	f3bf 8f6f 	isb	sy
 8003cfe:	f3bf 8f4f 	dsb	sy
 8003d02:	60bb      	str	r3, [r7, #8]
 8003d04:	e7fe      	b.n	8003d04 <vTaskDelay+0x2c>
            vTaskSuspendAll();
 8003d06:	f000 f87f 	bl	8003e08 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 8003d0a:	6879      	ldr	r1, [r7, #4]
 8003d0c:	2023      	movs	r0, #35	; 0x23
 8003d0e:	f002 fb0b 	bl	8006328 <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003d12:	2100      	movs	r1, #0
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 fcf5 	bl	8004704 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8003d1a:	f000 f883 	bl	8003e24 <xTaskResumeAll>
 8003d1e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d107      	bne.n	8003d36 <vTaskDelay+0x5e>
        {
            portYIELD_WITHIN_API();
 8003d26:	4b07      	ldr	r3, [pc, #28]	; (8003d44 <vTaskDelay+0x6c>)
 8003d28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d2c:	601a      	str	r2, [r3, #0]
 8003d2e:	f3bf 8f4f 	dsb	sy
 8003d32:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8003d36:	bf00      	nop
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	20000138 	.word	0x20000138
 8003d44:	e000ed04 	.word	0xe000ed04

08003d48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8003d4e:	4b26      	ldr	r3, [pc, #152]	; (8003de8 <vTaskStartScheduler+0xa0>)
 8003d50:	9301      	str	r3, [sp, #4]
 8003d52:	2300      	movs	r3, #0
 8003d54:	9300      	str	r3, [sp, #0]
 8003d56:	2300      	movs	r3, #0
 8003d58:	2282      	movs	r2, #130	; 0x82
 8003d5a:	4924      	ldr	r1, [pc, #144]	; (8003dec <vTaskStartScheduler+0xa4>)
 8003d5c:	4824      	ldr	r0, [pc, #144]	; (8003df0 <vTaskStartScheduler+0xa8>)
 8003d5e:	f7ff fe59 	bl	8003a14 <xTaskCreate>
 8003d62:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d102      	bne.n	8003d70 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8003d6a:	f000 fd43 	bl	80047f4 <xTimerCreateTimerTask>
 8003d6e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d123      	bne.n	8003dbe <vTaskStartScheduler+0x76>
 8003d76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d7a:	f383 8811 	msr	BASEPRI, r3
 8003d7e:	f3bf 8f6f 	isb	sy
 8003d82:	f3bf 8f4f 	dsb	sy
 8003d86:	60bb      	str	r3, [r7, #8]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003d88:	4b1a      	ldr	r3, [pc, #104]	; (8003df4 <vTaskStartScheduler+0xac>)
 8003d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d8e:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003d90:	4b19      	ldr	r3, [pc, #100]	; (8003df8 <vTaskStartScheduler+0xb0>)
 8003d92:	2201      	movs	r2, #1
 8003d94:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003d96:	4b19      	ldr	r3, [pc, #100]	; (8003dfc <vTaskStartScheduler+0xb4>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8003d9c:	4b18      	ldr	r3, [pc, #96]	; (8003e00 <vTaskStartScheduler+0xb8>)
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	4b11      	ldr	r3, [pc, #68]	; (8003de8 <vTaskStartScheduler+0xa0>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d102      	bne.n	8003dae <vTaskStartScheduler+0x66>
 8003da8:	f002 ff9c 	bl	8006ce4 <SEGGER_SYSVIEW_OnIdle>
 8003dac:	e004      	b.n	8003db8 <vTaskStartScheduler+0x70>
 8003dae:	4b14      	ldr	r3, [pc, #80]	; (8003e00 <vTaskStartScheduler+0xb8>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f002 fff4 	bl	8006da0 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8003db8:	f001 f914 	bl	8004fe4 <xPortStartScheduler>
 8003dbc:	e00d      	b.n	8003dda <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc4:	d109      	bne.n	8003dda <vTaskStartScheduler+0x92>
 8003dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dca:	f383 8811 	msr	BASEPRI, r3
 8003dce:	f3bf 8f6f 	isb	sy
 8003dd2:	f3bf 8f4f 	dsb	sy
 8003dd6:	607b      	str	r3, [r7, #4]
 8003dd8:	e7fe      	b.n	8003dd8 <vTaskStartScheduler+0x90>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003dda:	4b0a      	ldr	r3, [pc, #40]	; (8003e04 <vTaskStartScheduler+0xbc>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
}
 8003dde:	bf00      	nop
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	20000134 	.word	0x20000134
 8003dec:	08007330 	.word	0x08007330
 8003df0:	0800446d 	.word	0x0800446d
 8003df4:	20000130 	.word	0x20000130
 8003df8:	2000011c 	.word	0x2000011c
 8003dfc:	20000114 	.word	0x20000114
 8003e00:	20000038 	.word	0x20000038
 8003e04:	2000000c 	.word	0x2000000c

08003e08 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003e08:	b480      	push	{r7}
 8003e0a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003e0c:	4b04      	ldr	r3, [pc, #16]	; (8003e20 <vTaskSuspendAll+0x18>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	3301      	adds	r3, #1
 8003e12:	4a03      	ldr	r2, [pc, #12]	; (8003e20 <vTaskSuspendAll+0x18>)
 8003e14:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003e16:	bf00      	nop
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	20000138 	.word	0x20000138

08003e24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003e32:	4b43      	ldr	r3, [pc, #268]	; (8003f40 <xTaskResumeAll+0x11c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d109      	bne.n	8003e4e <xTaskResumeAll+0x2a>
 8003e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e3e:	f383 8811 	msr	BASEPRI, r3
 8003e42:	f3bf 8f6f 	isb	sy
 8003e46:	f3bf 8f4f 	dsb	sy
 8003e4a:	603b      	str	r3, [r7, #0]
 8003e4c:	e7fe      	b.n	8003e4c <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003e4e:	f001 f9e1 	bl	8005214 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003e52:	4b3b      	ldr	r3, [pc, #236]	; (8003f40 <xTaskResumeAll+0x11c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	3b01      	subs	r3, #1
 8003e58:	4a39      	ldr	r2, [pc, #228]	; (8003f40 <xTaskResumeAll+0x11c>)
 8003e5a:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e5c:	4b38      	ldr	r3, [pc, #224]	; (8003f40 <xTaskResumeAll+0x11c>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d165      	bne.n	8003f30 <xTaskResumeAll+0x10c>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003e64:	4b37      	ldr	r3, [pc, #220]	; (8003f44 <xTaskResumeAll+0x120>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d061      	beq.n	8003f30 <xTaskResumeAll+0x10c>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e6c:	e032      	b.n	8003ed4 <xTaskResumeAll+0xb0>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e6e:	4b36      	ldr	r3, [pc, #216]	; (8003f48 <xTaskResumeAll+0x124>)
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	3318      	adds	r3, #24
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7ff f84d 	bl	8002f1a <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	3304      	adds	r3, #4
 8003e84:	4618      	mov	r0, r3
 8003e86:	f7ff f848 	bl	8002f1a <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f002 ffc9 	bl	8006e24 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e96:	2201      	movs	r2, #1
 8003e98:	409a      	lsls	r2, r3
 8003e9a:	4b2c      	ldr	r3, [pc, #176]	; (8003f4c <xTaskResumeAll+0x128>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	4a2a      	ldr	r2, [pc, #168]	; (8003f4c <xTaskResumeAll+0x128>)
 8003ea2:	6013      	str	r3, [r2, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	4413      	add	r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	4a27      	ldr	r2, [pc, #156]	; (8003f50 <xTaskResumeAll+0x12c>)
 8003eb2:	441a      	add	r2, r3
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	3304      	adds	r3, #4
 8003eb8:	4619      	mov	r1, r3
 8003eba:	4610      	mov	r0, r2
 8003ebc:	f7fe ffd0 	bl	8002e60 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ec4:	4b23      	ldr	r3, [pc, #140]	; (8003f54 <xTaskResumeAll+0x130>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d302      	bcc.n	8003ed4 <xTaskResumeAll+0xb0>
                    {
                        xYieldPending = pdTRUE;
 8003ece:	4b22      	ldr	r3, [pc, #136]	; (8003f58 <xTaskResumeAll+0x134>)
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ed4:	4b1c      	ldr	r3, [pc, #112]	; (8003f48 <xTaskResumeAll+0x124>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d1c8      	bne.n	8003e6e <xTaskResumeAll+0x4a>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <xTaskResumeAll+0xc2>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003ee2:	f000 fb57 	bl	8004594 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003ee6:	4b1d      	ldr	r3, [pc, #116]	; (8003f5c <xTaskResumeAll+0x138>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d010      	beq.n	8003f14 <xTaskResumeAll+0xf0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003ef2:	f000 f859 	bl	8003fa8 <xTaskIncrementTick>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d002      	beq.n	8003f02 <xTaskResumeAll+0xde>
                            {
                                xYieldPending = pdTRUE;
 8003efc:	4b16      	ldr	r3, [pc, #88]	; (8003f58 <xTaskResumeAll+0x134>)
 8003efe:	2201      	movs	r2, #1
 8003f00:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	3b01      	subs	r3, #1
 8003f06:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1f1      	bne.n	8003ef2 <xTaskResumeAll+0xce>

                        xPendedTicks = 0;
 8003f0e:	4b13      	ldr	r3, [pc, #76]	; (8003f5c <xTaskResumeAll+0x138>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003f14:	4b10      	ldr	r3, [pc, #64]	; (8003f58 <xTaskResumeAll+0x134>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d009      	beq.n	8003f30 <xTaskResumeAll+0x10c>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003f20:	4b0f      	ldr	r3, [pc, #60]	; (8003f60 <xTaskResumeAll+0x13c>)
 8003f22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f26:	601a      	str	r2, [r3, #0]
 8003f28:	f3bf 8f4f 	dsb	sy
 8003f2c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003f30:	f001 f99e 	bl	8005270 <vPortExitCritical>

    return xAlreadyYielded;
 8003f34:	68bb      	ldr	r3, [r7, #8]
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	20000138 	.word	0x20000138
 8003f44:	20000110 	.word	0x20000110
 8003f48:	200000d0 	.word	0x200000d0
 8003f4c:	20000118 	.word	0x20000118
 8003f50:	2000003c 	.word	0x2000003c
 8003f54:	20000038 	.word	0x20000038
 8003f58:	20000124 	.word	0x20000124
 8003f5c:	20000120 	.word	0x20000120
 8003f60:	e000ed04 	.word	0xe000ed04

08003f64 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003f6a:	4b05      	ldr	r3, [pc, #20]	; (8003f80 <xTaskGetTickCount+0x1c>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003f70:	687b      	ldr	r3, [r7, #4]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	20000114 	.word	0x20000114

08003f84 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003f8a:	f001 fa25 	bl	80053d8 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003f8e:	2300      	movs	r3, #0
 8003f90:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8003f92:	4b04      	ldr	r3, [pc, #16]	; (8003fa4 <xTaskGetTickCountFromISR+0x20>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003f98:	683b      	ldr	r3, [r7, #0]
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3708      	adds	r7, #8
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	20000114 	.word	0x20000114

08003fa8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003fb2:	4b50      	ldr	r3, [pc, #320]	; (80040f4 <xTaskIncrementTick+0x14c>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	f040 8091 	bne.w	80040de <xTaskIncrementTick+0x136>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003fbc:	4b4e      	ldr	r3, [pc, #312]	; (80040f8 <xTaskIncrementTick+0x150>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003fc4:	4a4c      	ldr	r2, [pc, #304]	; (80040f8 <xTaskIncrementTick+0x150>)
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d11f      	bne.n	8004010 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8003fd0:	4b4a      	ldr	r3, [pc, #296]	; (80040fc <xTaskIncrementTick+0x154>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d009      	beq.n	8003fee <xTaskIncrementTick+0x46>
 8003fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fde:	f383 8811 	msr	BASEPRI, r3
 8003fe2:	f3bf 8f6f 	isb	sy
 8003fe6:	f3bf 8f4f 	dsb	sy
 8003fea:	603b      	str	r3, [r7, #0]
 8003fec:	e7fe      	b.n	8003fec <xTaskIncrementTick+0x44>
 8003fee:	4b43      	ldr	r3, [pc, #268]	; (80040fc <xTaskIncrementTick+0x154>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	60fb      	str	r3, [r7, #12]
 8003ff4:	4b42      	ldr	r3, [pc, #264]	; (8004100 <xTaskIncrementTick+0x158>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a40      	ldr	r2, [pc, #256]	; (80040fc <xTaskIncrementTick+0x154>)
 8003ffa:	6013      	str	r3, [r2, #0]
 8003ffc:	4a40      	ldr	r2, [pc, #256]	; (8004100 <xTaskIncrementTick+0x158>)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6013      	str	r3, [r2, #0]
 8004002:	4b40      	ldr	r3, [pc, #256]	; (8004104 <xTaskIncrementTick+0x15c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	3301      	adds	r3, #1
 8004008:	4a3e      	ldr	r2, [pc, #248]	; (8004104 <xTaskIncrementTick+0x15c>)
 800400a:	6013      	str	r3, [r2, #0]
 800400c:	f000 fac2 	bl	8004594 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004010:	4b3d      	ldr	r3, [pc, #244]	; (8004108 <xTaskIncrementTick+0x160>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	429a      	cmp	r2, r3
 8004018:	d34c      	bcc.n	80040b4 <xTaskIncrementTick+0x10c>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800401a:	4b38      	ldr	r3, [pc, #224]	; (80040fc <xTaskIncrementTick+0x154>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d104      	bne.n	800402e <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004024:	4b38      	ldr	r3, [pc, #224]	; (8004108 <xTaskIncrementTick+0x160>)
 8004026:	f04f 32ff 	mov.w	r2, #4294967295
 800402a:	601a      	str	r2, [r3, #0]
                    break;
 800402c:	e042      	b.n	80040b4 <xTaskIncrementTick+0x10c>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800402e:	4b33      	ldr	r3, [pc, #204]	; (80040fc <xTaskIncrementTick+0x154>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	429a      	cmp	r2, r3
 8004044:	d203      	bcs.n	800404e <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004046:	4a30      	ldr	r2, [pc, #192]	; (8004108 <xTaskIncrementTick+0x160>)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800404c:	e032      	b.n	80040b4 <xTaskIncrementTick+0x10c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	3304      	adds	r3, #4
 8004052:	4618      	mov	r0, r3
 8004054:	f7fe ff61 	bl	8002f1a <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405c:	2b00      	cmp	r3, #0
 800405e:	d004      	beq.n	800406a <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	3318      	adds	r3, #24
 8004064:	4618      	mov	r0, r3
 8004066:	f7fe ff58 	bl	8002f1a <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	4618      	mov	r0, r3
 800406e:	f002 fed9 	bl	8006e24 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004076:	2201      	movs	r2, #1
 8004078:	409a      	lsls	r2, r3
 800407a:	4b24      	ldr	r3, [pc, #144]	; (800410c <xTaskIncrementTick+0x164>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4313      	orrs	r3, r2
 8004080:	4a22      	ldr	r2, [pc, #136]	; (800410c <xTaskIncrementTick+0x164>)
 8004082:	6013      	str	r3, [r2, #0]
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004088:	4613      	mov	r3, r2
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	4413      	add	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	4a1f      	ldr	r2, [pc, #124]	; (8004110 <xTaskIncrementTick+0x168>)
 8004092:	441a      	add	r2, r3
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	3304      	adds	r3, #4
 8004098:	4619      	mov	r1, r3
 800409a:	4610      	mov	r0, r2
 800409c:	f7fe fee0 	bl	8002e60 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a4:	4b1b      	ldr	r3, [pc, #108]	; (8004114 <xTaskIncrementTick+0x16c>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d3b5      	bcc.n	800401a <xTaskIncrementTick+0x72>
                            {
                                xSwitchRequired = pdTRUE;
 80040ae:	2301      	movs	r3, #1
 80040b0:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80040b2:	e7b2      	b.n	800401a <xTaskIncrementTick+0x72>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80040b4:	4b17      	ldr	r3, [pc, #92]	; (8004114 <xTaskIncrementTick+0x16c>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040ba:	4915      	ldr	r1, [pc, #84]	; (8004110 <xTaskIncrementTick+0x168>)
 80040bc:	4613      	mov	r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	4413      	add	r3, r2
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	440b      	add	r3, r1
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d901      	bls.n	80040d0 <xTaskIncrementTick+0x128>
                {
                    xSwitchRequired = pdTRUE;
 80040cc:	2301      	movs	r3, #1
 80040ce:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80040d0:	4b11      	ldr	r3, [pc, #68]	; (8004118 <xTaskIncrementTick+0x170>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d007      	beq.n	80040e8 <xTaskIncrementTick+0x140>
                {
                    xSwitchRequired = pdTRUE;
 80040d8:	2301      	movs	r3, #1
 80040da:	617b      	str	r3, [r7, #20]
 80040dc:	e004      	b.n	80040e8 <xTaskIncrementTick+0x140>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80040de:	4b0f      	ldr	r3, [pc, #60]	; (800411c <xTaskIncrementTick+0x174>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	3301      	adds	r3, #1
 80040e4:	4a0d      	ldr	r2, [pc, #52]	; (800411c <xTaskIncrementTick+0x174>)
 80040e6:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80040e8:	697b      	ldr	r3, [r7, #20]
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3718      	adds	r7, #24
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	20000138 	.word	0x20000138
 80040f8:	20000114 	.word	0x20000114
 80040fc:	200000c8 	.word	0x200000c8
 8004100:	200000cc 	.word	0x200000cc
 8004104:	20000128 	.word	0x20000128
 8004108:	20000130 	.word	0x20000130
 800410c:	20000118 	.word	0x20000118
 8004110:	2000003c 	.word	0x2000003c
 8004114:	20000038 	.word	0x20000038
 8004118:	20000124 	.word	0x20000124
 800411c:	20000120 	.word	0x20000120

08004120 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004126:	4b2c      	ldr	r3, [pc, #176]	; (80041d8 <vTaskSwitchContext+0xb8>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800412e:	4b2b      	ldr	r3, [pc, #172]	; (80041dc <vTaskSwitchContext+0xbc>)
 8004130:	2201      	movs	r2, #1
 8004132:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8004134:	e04c      	b.n	80041d0 <vTaskSwitchContext+0xb0>
        xYieldPending = pdFALSE;
 8004136:	4b29      	ldr	r3, [pc, #164]	; (80041dc <vTaskSwitchContext+0xbc>)
 8004138:	2200      	movs	r2, #0
 800413a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800413c:	4b28      	ldr	r3, [pc, #160]	; (80041e0 <vTaskSwitchContext+0xc0>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	fab3 f383 	clz	r3, r3
 8004148:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800414a:	7afb      	ldrb	r3, [r7, #11]
 800414c:	f1c3 031f 	rsb	r3, r3, #31
 8004150:	617b      	str	r3, [r7, #20]
 8004152:	4924      	ldr	r1, [pc, #144]	; (80041e4 <vTaskSwitchContext+0xc4>)
 8004154:	697a      	ldr	r2, [r7, #20]
 8004156:	4613      	mov	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	440b      	add	r3, r1
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d109      	bne.n	800417a <vTaskSwitchContext+0x5a>
        __asm volatile
 8004166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800416a:	f383 8811 	msr	BASEPRI, r3
 800416e:	f3bf 8f6f 	isb	sy
 8004172:	f3bf 8f4f 	dsb	sy
 8004176:	607b      	str	r3, [r7, #4]
 8004178:	e7fe      	b.n	8004178 <vTaskSwitchContext+0x58>
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	4613      	mov	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4413      	add	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	4a17      	ldr	r2, [pc, #92]	; (80041e4 <vTaskSwitchContext+0xc4>)
 8004186:	4413      	add	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	685a      	ldr	r2, [r3, #4]
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	605a      	str	r2, [r3, #4]
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	3308      	adds	r3, #8
 800419c:	429a      	cmp	r2, r3
 800419e:	d104      	bne.n	80041aa <vTaskSwitchContext+0x8a>
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	605a      	str	r2, [r3, #4]
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	4a0d      	ldr	r2, [pc, #52]	; (80041e8 <vTaskSwitchContext+0xc8>)
 80041b2:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80041b4:	4b0c      	ldr	r3, [pc, #48]	; (80041e8 <vTaskSwitchContext+0xc8>)
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	4b0c      	ldr	r3, [pc, #48]	; (80041ec <vTaskSwitchContext+0xcc>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d102      	bne.n	80041c6 <vTaskSwitchContext+0xa6>
 80041c0:	f002 fd90 	bl	8006ce4 <SEGGER_SYSVIEW_OnIdle>
}
 80041c4:	e004      	b.n	80041d0 <vTaskSwitchContext+0xb0>
        traceTASK_SWITCHED_IN();
 80041c6:	4b08      	ldr	r3, [pc, #32]	; (80041e8 <vTaskSwitchContext+0xc8>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f002 fde8 	bl	8006da0 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80041d0:	bf00      	nop
 80041d2:	3718      	adds	r7, #24
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	20000138 	.word	0x20000138
 80041dc:	20000124 	.word	0x20000124
 80041e0:	20000118 	.word	0x20000118
 80041e4:	2000003c 	.word	0x2000003c
 80041e8:	20000038 	.word	0x20000038
 80041ec:	20000134 	.word	0x20000134

080041f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d109      	bne.n	8004214 <vTaskPlaceOnEventList+0x24>
 8004200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004204:	f383 8811 	msr	BASEPRI, r3
 8004208:	f3bf 8f6f 	isb	sy
 800420c:	f3bf 8f4f 	dsb	sy
 8004210:	60fb      	str	r3, [r7, #12]
 8004212:	e7fe      	b.n	8004212 <vTaskPlaceOnEventList+0x22>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004214:	4b07      	ldr	r3, [pc, #28]	; (8004234 <vTaskPlaceOnEventList+0x44>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	3318      	adds	r3, #24
 800421a:	4619      	mov	r1, r3
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f7fe fe43 	bl	8002ea8 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004222:	2101      	movs	r1, #1
 8004224:	6838      	ldr	r0, [r7, #0]
 8004226:	f000 fa6d 	bl	8004704 <prvAddCurrentTaskToDelayedList>
}
 800422a:	bf00      	nop
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	20000038 	.word	0x20000038

08004238 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004238:	b580      	push	{r7, lr}
 800423a:	b086      	sub	sp, #24
 800423c:	af00      	add	r7, sp, #0
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d109      	bne.n	800425e <vTaskPlaceOnEventListRestricted+0x26>
 800424a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800424e:	f383 8811 	msr	BASEPRI, r3
 8004252:	f3bf 8f6f 	isb	sy
 8004256:	f3bf 8f4f 	dsb	sy
 800425a:	617b      	str	r3, [r7, #20]
 800425c:	e7fe      	b.n	800425c <vTaskPlaceOnEventListRestricted+0x24>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800425e:	4b0c      	ldr	r3, [pc, #48]	; (8004290 <vTaskPlaceOnEventListRestricted+0x58>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	3318      	adds	r3, #24
 8004264:	4619      	mov	r1, r3
 8004266:	68f8      	ldr	r0, [r7, #12]
 8004268:	f7fe fdfa 	bl	8002e60 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d002      	beq.n	8004278 <vTaskPlaceOnEventListRestricted+0x40>
        {
            xTicksToWait = portMAX_DELAY;
 8004272:	f04f 33ff 	mov.w	r3, #4294967295
 8004276:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8004278:	2024      	movs	r0, #36	; 0x24
 800427a:	f002 f837 	bl	80062ec <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800427e:	6879      	ldr	r1, [r7, #4]
 8004280:	68b8      	ldr	r0, [r7, #8]
 8004282:	f000 fa3f 	bl	8004704 <prvAddCurrentTaskToDelayedList>
    }
 8004286:	bf00      	nop
 8004288:	3718      	adds	r7, #24
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	20000038 	.word	0x20000038

08004294 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d109      	bne.n	80042be <xTaskRemoveFromEventList+0x2a>
 80042aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ae:	f383 8811 	msr	BASEPRI, r3
 80042b2:	f3bf 8f6f 	isb	sy
 80042b6:	f3bf 8f4f 	dsb	sy
 80042ba:	60fb      	str	r3, [r7, #12]
 80042bc:	e7fe      	b.n	80042bc <xTaskRemoveFromEventList+0x28>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	3318      	adds	r3, #24
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7fe fe29 	bl	8002f1a <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042c8:	4b1f      	ldr	r3, [pc, #124]	; (8004348 <xTaskRemoveFromEventList+0xb4>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d120      	bne.n	8004312 <xTaskRemoveFromEventList+0x7e>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	3304      	adds	r3, #4
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7fe fe20 	bl	8002f1a <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	4618      	mov	r0, r3
 80042de:	f002 fda1 	bl	8006e24 <SEGGER_SYSVIEW_OnTaskStartReady>
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e6:	2201      	movs	r2, #1
 80042e8:	409a      	lsls	r2, r3
 80042ea:	4b18      	ldr	r3, [pc, #96]	; (800434c <xTaskRemoveFromEventList+0xb8>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	4a16      	ldr	r2, [pc, #88]	; (800434c <xTaskRemoveFromEventList+0xb8>)
 80042f2:	6013      	str	r3, [r2, #0]
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042f8:	4613      	mov	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	4413      	add	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4a13      	ldr	r2, [pc, #76]	; (8004350 <xTaskRemoveFromEventList+0xbc>)
 8004302:	441a      	add	r2, r3
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	3304      	adds	r3, #4
 8004308:	4619      	mov	r1, r3
 800430a:	4610      	mov	r0, r2
 800430c:	f7fe fda8 	bl	8002e60 <vListInsertEnd>
 8004310:	e005      	b.n	800431e <xTaskRemoveFromEventList+0x8a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	3318      	adds	r3, #24
 8004316:	4619      	mov	r1, r3
 8004318:	480e      	ldr	r0, [pc, #56]	; (8004354 <xTaskRemoveFromEventList+0xc0>)
 800431a:	f7fe fda1 	bl	8002e60 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004322:	4b0d      	ldr	r3, [pc, #52]	; (8004358 <xTaskRemoveFromEventList+0xc4>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004328:	429a      	cmp	r2, r3
 800432a:	d905      	bls.n	8004338 <xTaskRemoveFromEventList+0xa4>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800432c:	2301      	movs	r3, #1
 800432e:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8004330:	4b0a      	ldr	r3, [pc, #40]	; (800435c <xTaskRemoveFromEventList+0xc8>)
 8004332:	2201      	movs	r2, #1
 8004334:	601a      	str	r2, [r3, #0]
 8004336:	e001      	b.n	800433c <xTaskRemoveFromEventList+0xa8>
    }
    else
    {
        xReturn = pdFALSE;
 8004338:	2300      	movs	r3, #0
 800433a:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800433c:	697b      	ldr	r3, [r7, #20]
}
 800433e:	4618      	mov	r0, r3
 8004340:	3718      	adds	r7, #24
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	20000138 	.word	0x20000138
 800434c:	20000118 	.word	0x20000118
 8004350:	2000003c 	.word	0x2000003c
 8004354:	200000d0 	.word	0x200000d0
 8004358:	20000038 	.word	0x20000038
 800435c:	20000124 	.word	0x20000124

08004360 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004368:	4b06      	ldr	r3, [pc, #24]	; (8004384 <vTaskInternalSetTimeOutState+0x24>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004370:	4b05      	ldr	r3, [pc, #20]	; (8004388 <vTaskInternalSetTimeOutState+0x28>)
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	605a      	str	r2, [r3, #4]
}
 8004378:	bf00      	nop
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr
 8004384:	20000128 	.word	0x20000128
 8004388:	20000114 	.word	0x20000114

0800438c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b088      	sub	sp, #32
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d109      	bne.n	80043b0 <xTaskCheckForTimeOut+0x24>
 800439c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a0:	f383 8811 	msr	BASEPRI, r3
 80043a4:	f3bf 8f6f 	isb	sy
 80043a8:	f3bf 8f4f 	dsb	sy
 80043ac:	613b      	str	r3, [r7, #16]
 80043ae:	e7fe      	b.n	80043ae <xTaskCheckForTimeOut+0x22>
    configASSERT( pxTicksToWait );
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d109      	bne.n	80043ca <xTaskCheckForTimeOut+0x3e>
 80043b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ba:	f383 8811 	msr	BASEPRI, r3
 80043be:	f3bf 8f6f 	isb	sy
 80043c2:	f3bf 8f4f 	dsb	sy
 80043c6:	60fb      	str	r3, [r7, #12]
 80043c8:	e7fe      	b.n	80043c8 <xTaskCheckForTimeOut+0x3c>

    taskENTER_CRITICAL();
 80043ca:	f000 ff23 	bl	8005214 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80043ce:	4b1f      	ldr	r3, [pc, #124]	; (800444c <xTaskCheckForTimeOut+0xc0>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e6:	d102      	bne.n	80043ee <xTaskCheckForTimeOut+0x62>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80043e8:	2300      	movs	r3, #0
 80043ea:	61fb      	str	r3, [r7, #28]
 80043ec:	e026      	b.n	800443c <xTaskCheckForTimeOut+0xb0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	4b17      	ldr	r3, [pc, #92]	; (8004450 <xTaskCheckForTimeOut+0xc4>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d00a      	beq.n	8004410 <xTaskCheckForTimeOut+0x84>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	69ba      	ldr	r2, [r7, #24]
 8004400:	429a      	cmp	r2, r3
 8004402:	d305      	bcc.n	8004410 <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004404:	2301      	movs	r3, #1
 8004406:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	2200      	movs	r2, #0
 800440c:	601a      	str	r2, [r3, #0]
 800440e:	e015      	b.n	800443c <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	697a      	ldr	r2, [r7, #20]
 8004416:	429a      	cmp	r2, r3
 8004418:	d20b      	bcs.n	8004432 <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	1ad2      	subs	r2, r2, r3
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f7ff ff9a 	bl	8004360 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800442c:	2300      	movs	r3, #0
 800442e:	61fb      	str	r3, [r7, #28]
 8004430:	e004      	b.n	800443c <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2200      	movs	r2, #0
 8004436:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004438:	2301      	movs	r3, #1
 800443a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800443c:	f000 ff18 	bl	8005270 <vPortExitCritical>

    return xReturn;
 8004440:	69fb      	ldr	r3, [r7, #28]
}
 8004442:	4618      	mov	r0, r3
 8004444:	3720      	adds	r7, #32
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	20000114 	.word	0x20000114
 8004450:	20000128 	.word	0x20000128

08004454 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004454:	b480      	push	{r7}
 8004456:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8004458:	4b03      	ldr	r3, [pc, #12]	; (8004468 <vTaskMissedYield+0x14>)
 800445a:	2201      	movs	r2, #1
 800445c:	601a      	str	r2, [r3, #0]
}
 800445e:	bf00      	nop
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr
 8004468:	20000124 	.word	0x20000124

0800446c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004474:	f000 f852 	bl	800451c <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004478:	4b06      	ldr	r3, [pc, #24]	; (8004494 <prvIdleTask+0x28>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d9f9      	bls.n	8004474 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8004480:	4b05      	ldr	r3, [pc, #20]	; (8004498 <prvIdleTask+0x2c>)
 8004482:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004486:	601a      	str	r2, [r3, #0]
 8004488:	f3bf 8f4f 	dsb	sy
 800448c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004490:	e7f0      	b.n	8004474 <prvIdleTask+0x8>
 8004492:	bf00      	nop
 8004494:	2000003c 	.word	0x2000003c
 8004498:	e000ed04 	.word	0xe000ed04

0800449c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044a2:	2300      	movs	r3, #0
 80044a4:	607b      	str	r3, [r7, #4]
 80044a6:	e00c      	b.n	80044c2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	4613      	mov	r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	4413      	add	r3, r2
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	4a12      	ldr	r2, [pc, #72]	; (80044fc <prvInitialiseTaskLists+0x60>)
 80044b4:	4413      	add	r3, r2
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7fe fca5 	bl	8002e06 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	3301      	adds	r3, #1
 80044c0:	607b      	str	r3, [r7, #4]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2b04      	cmp	r3, #4
 80044c6:	d9ef      	bls.n	80044a8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80044c8:	480d      	ldr	r0, [pc, #52]	; (8004500 <prvInitialiseTaskLists+0x64>)
 80044ca:	f7fe fc9c 	bl	8002e06 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80044ce:	480d      	ldr	r0, [pc, #52]	; (8004504 <prvInitialiseTaskLists+0x68>)
 80044d0:	f7fe fc99 	bl	8002e06 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80044d4:	480c      	ldr	r0, [pc, #48]	; (8004508 <prvInitialiseTaskLists+0x6c>)
 80044d6:	f7fe fc96 	bl	8002e06 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80044da:	480c      	ldr	r0, [pc, #48]	; (800450c <prvInitialiseTaskLists+0x70>)
 80044dc:	f7fe fc93 	bl	8002e06 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80044e0:	480b      	ldr	r0, [pc, #44]	; (8004510 <prvInitialiseTaskLists+0x74>)
 80044e2:	f7fe fc90 	bl	8002e06 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80044e6:	4b0b      	ldr	r3, [pc, #44]	; (8004514 <prvInitialiseTaskLists+0x78>)
 80044e8:	4a05      	ldr	r2, [pc, #20]	; (8004500 <prvInitialiseTaskLists+0x64>)
 80044ea:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80044ec:	4b0a      	ldr	r3, [pc, #40]	; (8004518 <prvInitialiseTaskLists+0x7c>)
 80044ee:	4a05      	ldr	r2, [pc, #20]	; (8004504 <prvInitialiseTaskLists+0x68>)
 80044f0:	601a      	str	r2, [r3, #0]
}
 80044f2:	bf00      	nop
 80044f4:	3708      	adds	r7, #8
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	2000003c 	.word	0x2000003c
 8004500:	200000a0 	.word	0x200000a0
 8004504:	200000b4 	.word	0x200000b4
 8004508:	200000d0 	.word	0x200000d0
 800450c:	200000e4 	.word	0x200000e4
 8004510:	200000fc 	.word	0x200000fc
 8004514:	200000c8 	.word	0x200000c8
 8004518:	200000cc 	.word	0x200000cc

0800451c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004522:	e019      	b.n	8004558 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8004524:	f000 fe76 	bl	8005214 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004528:	4b0f      	ldr	r3, [pc, #60]	; (8004568 <prvCheckTasksWaitingTermination+0x4c>)
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3304      	adds	r3, #4
 8004534:	4618      	mov	r0, r3
 8004536:	f7fe fcf0 	bl	8002f1a <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800453a:	4b0c      	ldr	r3, [pc, #48]	; (800456c <prvCheckTasksWaitingTermination+0x50>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	3b01      	subs	r3, #1
 8004540:	4a0a      	ldr	r2, [pc, #40]	; (800456c <prvCheckTasksWaitingTermination+0x50>)
 8004542:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8004544:	4b0a      	ldr	r3, [pc, #40]	; (8004570 <prvCheckTasksWaitingTermination+0x54>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	3b01      	subs	r3, #1
 800454a:	4a09      	ldr	r2, [pc, #36]	; (8004570 <prvCheckTasksWaitingTermination+0x54>)
 800454c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800454e:	f000 fe8f 	bl	8005270 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f80e 	bl	8004574 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004558:	4b05      	ldr	r3, [pc, #20]	; (8004570 <prvCheckTasksWaitingTermination+0x54>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1e1      	bne.n	8004524 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8004560:	bf00      	nop
 8004562:	3708      	adds	r7, #8
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}
 8004568:	200000e4 	.word	0x200000e4
 800456c:	20000110 	.word	0x20000110
 8004570:	200000f8 	.word	0x200000f8

08004574 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004580:	4618      	mov	r0, r3
 8004582:	f001 f843 	bl	800560c <vPortFree>
                vPortFree( pxTCB );
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f001 f840 	bl	800560c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800458c:	bf00      	nop
 800458e:	3708      	adds	r7, #8
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004594:	b480      	push	{r7}
 8004596:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004598:	4b0a      	ldr	r3, [pc, #40]	; (80045c4 <prvResetNextTaskUnblockTime+0x30>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d104      	bne.n	80045ac <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80045a2:	4b09      	ldr	r3, [pc, #36]	; (80045c8 <prvResetNextTaskUnblockTime+0x34>)
 80045a4:	f04f 32ff 	mov.w	r2, #4294967295
 80045a8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80045aa:	e005      	b.n	80045b8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80045ac:	4b05      	ldr	r3, [pc, #20]	; (80045c4 <prvResetNextTaskUnblockTime+0x30>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a04      	ldr	r2, [pc, #16]	; (80045c8 <prvResetNextTaskUnblockTime+0x34>)
 80045b6:	6013      	str	r3, [r2, #0]
}
 80045b8:	bf00      	nop
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	200000c8 	.word	0x200000c8
 80045c8:	20000130 	.word	0x20000130

080045cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80045d2:	4b0b      	ldr	r3, [pc, #44]	; (8004600 <xTaskGetSchedulerState+0x34>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d102      	bne.n	80045e0 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80045da:	2301      	movs	r3, #1
 80045dc:	607b      	str	r3, [r7, #4]
 80045de:	e008      	b.n	80045f2 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80045e0:	4b08      	ldr	r3, [pc, #32]	; (8004604 <xTaskGetSchedulerState+0x38>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d102      	bne.n	80045ee <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80045e8:	2302      	movs	r3, #2
 80045ea:	607b      	str	r3, [r7, #4]
 80045ec:	e001      	b.n	80045f2 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80045ee:	2300      	movs	r3, #0
 80045f0:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80045f2:	687b      	ldr	r3, [r7, #4]
    }
 80045f4:	4618      	mov	r0, r3
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr
 8004600:	2000011c 	.word	0x2000011c
 8004604:	20000138 	.word	0x20000138

08004608 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8004614:	2300      	movs	r3, #0
 8004616:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d066      	beq.n	80046ec <xTaskPriorityDisinherit+0xe4>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800461e:	4b36      	ldr	r3, [pc, #216]	; (80046f8 <xTaskPriorityDisinherit+0xf0>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	429a      	cmp	r2, r3
 8004626:	d009      	beq.n	800463c <xTaskPriorityDisinherit+0x34>
 8004628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800462c:	f383 8811 	msr	BASEPRI, r3
 8004630:	f3bf 8f6f 	isb	sy
 8004634:	f3bf 8f4f 	dsb	sy
 8004638:	60fb      	str	r3, [r7, #12]
 800463a:	e7fe      	b.n	800463a <xTaskPriorityDisinherit+0x32>
            configASSERT( pxTCB->uxMutexesHeld );
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004640:	2b00      	cmp	r3, #0
 8004642:	d109      	bne.n	8004658 <xTaskPriorityDisinherit+0x50>
 8004644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004648:	f383 8811 	msr	BASEPRI, r3
 800464c:	f3bf 8f6f 	isb	sy
 8004650:	f3bf 8f4f 	dsb	sy
 8004654:	60bb      	str	r3, [r7, #8]
 8004656:	e7fe      	b.n	8004656 <xTaskPriorityDisinherit+0x4e>
            ( pxTCB->uxMutexesHeld )--;
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800465c:	1e5a      	subs	r2, r3, #1
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800466a:	429a      	cmp	r2, r3
 800466c:	d03e      	beq.n	80046ec <xTaskPriorityDisinherit+0xe4>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004672:	2b00      	cmp	r3, #0
 8004674:	d13a      	bne.n	80046ec <xTaskPriorityDisinherit+0xe4>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	3304      	adds	r3, #4
 800467a:	4618      	mov	r0, r3
 800467c:	f7fe fc4d 	bl	8002f1a <uxListRemove>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10a      	bne.n	800469c <xTaskPriorityDisinherit+0x94>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468a:	2201      	movs	r2, #1
 800468c:	fa02 f303 	lsl.w	r3, r2, r3
 8004690:	43da      	mvns	r2, r3
 8004692:	4b1a      	ldr	r3, [pc, #104]	; (80046fc <xTaskPriorityDisinherit+0xf4>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4013      	ands	r3, r2
 8004698:	4a18      	ldr	r2, [pc, #96]	; (80046fc <xTaskPriorityDisinherit+0xf4>)
 800469a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4619      	mov	r1, r3
 80046a0:	204a      	movs	r0, #74	; 0x4a
 80046a2:	f001 fe41 	bl	8006328 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b2:	f1c3 0205 	rsb	r2, r3, #5
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046be:	2201      	movs	r2, #1
 80046c0:	409a      	lsls	r2, r3
 80046c2:	4b0e      	ldr	r3, [pc, #56]	; (80046fc <xTaskPriorityDisinherit+0xf4>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	4a0c      	ldr	r2, [pc, #48]	; (80046fc <xTaskPriorityDisinherit+0xf4>)
 80046ca:	6013      	str	r3, [r2, #0]
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046d0:	4613      	mov	r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	4413      	add	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	4a09      	ldr	r2, [pc, #36]	; (8004700 <xTaskPriorityDisinherit+0xf8>)
 80046da:	441a      	add	r2, r3
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	3304      	adds	r3, #4
 80046e0:	4619      	mov	r1, r3
 80046e2:	4610      	mov	r0, r2
 80046e4:	f7fe fbbc 	bl	8002e60 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80046e8:	2301      	movs	r3, #1
 80046ea:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80046ec:	697b      	ldr	r3, [r7, #20]
    }
 80046ee:	4618      	mov	r0, r3
 80046f0:	3718      	adds	r7, #24
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	20000038 	.word	0x20000038
 80046fc:	20000118 	.word	0x20000118
 8004700:	2000003c 	.word	0x2000003c

08004704 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800470e:	4b32      	ldr	r3, [pc, #200]	; (80047d8 <prvAddCurrentTaskToDelayedList+0xd4>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004714:	4b31      	ldr	r3, [pc, #196]	; (80047dc <prvAddCurrentTaskToDelayedList+0xd8>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	3304      	adds	r3, #4
 800471a:	4618      	mov	r0, r3
 800471c:	f7fe fbfd 	bl	8002f1a <uxListRemove>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d10b      	bne.n	800473e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004726:	4b2d      	ldr	r3, [pc, #180]	; (80047dc <prvAddCurrentTaskToDelayedList+0xd8>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800472c:	2201      	movs	r2, #1
 800472e:	fa02 f303 	lsl.w	r3, r2, r3
 8004732:	43da      	mvns	r2, r3
 8004734:	4b2a      	ldr	r3, [pc, #168]	; (80047e0 <prvAddCurrentTaskToDelayedList+0xdc>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4013      	ands	r3, r2
 800473a:	4a29      	ldr	r2, [pc, #164]	; (80047e0 <prvAddCurrentTaskToDelayedList+0xdc>)
 800473c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004744:	d110      	bne.n	8004768 <prvAddCurrentTaskToDelayedList+0x64>
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d00d      	beq.n	8004768 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 800474c:	4b23      	ldr	r3, [pc, #140]	; (80047dc <prvAddCurrentTaskToDelayedList+0xd8>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	211b      	movs	r1, #27
 8004752:	4618      	mov	r0, r3
 8004754:	f002 fba8 	bl	8006ea8 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004758:	4b20      	ldr	r3, [pc, #128]	; (80047dc <prvAddCurrentTaskToDelayedList+0xd8>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	3304      	adds	r3, #4
 800475e:	4619      	mov	r1, r3
 8004760:	4820      	ldr	r0, [pc, #128]	; (80047e4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8004762:	f7fe fb7d 	bl	8002e60 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8004766:	e032      	b.n	80047ce <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4413      	add	r3, r2
 800476e:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004770:	4b1a      	ldr	r3, [pc, #104]	; (80047dc <prvAddCurrentTaskToDelayedList+0xd8>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	429a      	cmp	r2, r3
 800477e:	d20f      	bcs.n	80047a0 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8004780:	4b16      	ldr	r3, [pc, #88]	; (80047dc <prvAddCurrentTaskToDelayedList+0xd8>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2104      	movs	r1, #4
 8004786:	4618      	mov	r0, r3
 8004788:	f002 fb8e 	bl	8006ea8 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800478c:	4b16      	ldr	r3, [pc, #88]	; (80047e8 <prvAddCurrentTaskToDelayedList+0xe4>)
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	4b12      	ldr	r3, [pc, #72]	; (80047dc <prvAddCurrentTaskToDelayedList+0xd8>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	3304      	adds	r3, #4
 8004796:	4619      	mov	r1, r3
 8004798:	4610      	mov	r0, r2
 800479a:	f7fe fb85 	bl	8002ea8 <vListInsert>
}
 800479e:	e016      	b.n	80047ce <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 80047a0:	4b0e      	ldr	r3, [pc, #56]	; (80047dc <prvAddCurrentTaskToDelayedList+0xd8>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2104      	movs	r1, #4
 80047a6:	4618      	mov	r0, r3
 80047a8:	f002 fb7e 	bl	8006ea8 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80047ac:	4b0f      	ldr	r3, [pc, #60]	; (80047ec <prvAddCurrentTaskToDelayedList+0xe8>)
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	4b0a      	ldr	r3, [pc, #40]	; (80047dc <prvAddCurrentTaskToDelayedList+0xd8>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	3304      	adds	r3, #4
 80047b6:	4619      	mov	r1, r3
 80047b8:	4610      	mov	r0, r2
 80047ba:	f7fe fb75 	bl	8002ea8 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80047be:	4b0c      	ldr	r3, [pc, #48]	; (80047f0 <prvAddCurrentTaskToDelayedList+0xec>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	68ba      	ldr	r2, [r7, #8]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d202      	bcs.n	80047ce <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 80047c8:	4a09      	ldr	r2, [pc, #36]	; (80047f0 <prvAddCurrentTaskToDelayedList+0xec>)
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	6013      	str	r3, [r2, #0]
}
 80047ce:	bf00      	nop
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	20000114 	.word	0x20000114
 80047dc:	20000038 	.word	0x20000038
 80047e0:	20000118 	.word	0x20000118
 80047e4:	200000fc 	.word	0x200000fc
 80047e8:	200000cc 	.word	0x200000cc
 80047ec:	200000c8 	.word	0x200000c8
 80047f0:	20000130 	.word	0x20000130

080047f4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80047fa:	2300      	movs	r3, #0
 80047fc:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80047fe:	f000 fb2d 	bl	8004e5c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8004802:	4b11      	ldr	r3, [pc, #68]	; (8004848 <xTimerCreateTimerTask+0x54>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00b      	beq.n	8004822 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800480a:	4b10      	ldr	r3, [pc, #64]	; (800484c <xTimerCreateTimerTask+0x58>)
 800480c:	9301      	str	r3, [sp, #4]
 800480e:	2302      	movs	r3, #2
 8004810:	9300      	str	r3, [sp, #0]
 8004812:	2300      	movs	r3, #0
 8004814:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004818:	490d      	ldr	r1, [pc, #52]	; (8004850 <xTimerCreateTimerTask+0x5c>)
 800481a:	480e      	ldr	r0, [pc, #56]	; (8004854 <xTimerCreateTimerTask+0x60>)
 800481c:	f7ff f8fa 	bl	8003a14 <xTaskCreate>
 8004820:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d109      	bne.n	800483c <xTimerCreateTimerTask+0x48>
 8004828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800482c:	f383 8811 	msr	BASEPRI, r3
 8004830:	f3bf 8f6f 	isb	sy
 8004834:	f3bf 8f4f 	dsb	sy
 8004838:	603b      	str	r3, [r7, #0]
 800483a:	e7fe      	b.n	800483a <xTimerCreateTimerTask+0x46>
        return xReturn;
 800483c:	687b      	ldr	r3, [r7, #4]
    }
 800483e:	4618      	mov	r0, r3
 8004840:	3708      	adds	r7, #8
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	2000016c 	.word	0x2000016c
 800484c:	20000170 	.word	0x20000170
 8004850:	08007338 	.word	0x08007338
 8004854:	08004a41 	.word	0x08004a41

08004858 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 8004858:	b580      	push	{r7, lr}
 800485a:	b088      	sub	sp, #32
 800485c:	af02      	add	r7, sp, #8
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
 8004864:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8004866:	202c      	movs	r0, #44	; 0x2c
 8004868:	f000 fdf4 	bl	8005454 <pvPortMalloc>
 800486c:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d00d      	beq.n	8004890 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	9301      	str	r3, [sp, #4]
 8004880:	6a3b      	ldr	r3, [r7, #32]
 8004882:	9300      	str	r3, [sp, #0]
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	68b9      	ldr	r1, [r7, #8]
 800488a:	68f8      	ldr	r0, [r7, #12]
 800488c:	f000 f805 	bl	800489a <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 8004890:	697b      	ldr	r3, [r7, #20]
        }
 8004892:	4618      	mov	r0, r3
 8004894:	3718      	adds	r7, #24
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}

0800489a <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 800489a:	b580      	push	{r7, lr}
 800489c:	b086      	sub	sp, #24
 800489e:	af00      	add	r7, sp, #0
 80048a0:	60f8      	str	r0, [r7, #12]
 80048a2:	60b9      	str	r1, [r7, #8]
 80048a4:	607a      	str	r2, [r7, #4]
 80048a6:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d109      	bne.n	80048c2 <prvInitialiseNewTimer+0x28>
 80048ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b2:	f383 8811 	msr	BASEPRI, r3
 80048b6:	f3bf 8f6f 	isb	sy
 80048ba:	f3bf 8f4f 	dsb	sy
 80048be:	617b      	str	r3, [r7, #20]
 80048c0:	e7fe      	b.n	80048c0 <prvInitialiseNewTimer+0x26>

        if( pxNewTimer != NULL )
 80048c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d01e      	beq.n	8004906 <prvInitialiseNewTimer+0x6c>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 80048c8:	f000 fac8 	bl	8004e5c <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 80048cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80048d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d4:	68ba      	ldr	r2, [r7, #8]
 80048d6:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 80048d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048da:	683a      	ldr	r2, [r7, #0]
 80048dc:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80048de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e0:	6a3a      	ldr	r2, [r7, #32]
 80048e2:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80048e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e6:	3304      	adds	r3, #4
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7fe faac 	bl	8002e46 <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d008      	beq.n	8004906 <prvInitialiseNewTimer+0x6c>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80048f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80048fa:	f043 0304 	orr.w	r3, r3, #4
 80048fe:	b2da      	uxtb	r2, r3
 8004900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004902:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 8004906:	bf00      	nop
 8004908:	3718      	adds	r7, #24
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
	...

08004910 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8004910:	b580      	push	{r7, lr}
 8004912:	b08a      	sub	sp, #40	; 0x28
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
 800491c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800491e:	2300      	movs	r3, #0
 8004920:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d109      	bne.n	800493c <xTimerGenericCommand+0x2c>
 8004928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800492c:	f383 8811 	msr	BASEPRI, r3
 8004930:	f3bf 8f6f 	isb	sy
 8004934:	f3bf 8f4f 	dsb	sy
 8004938:	623b      	str	r3, [r7, #32]
 800493a:	e7fe      	b.n	800493a <xTimerGenericCommand+0x2a>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800493c:	4b19      	ldr	r3, [pc, #100]	; (80049a4 <xTimerGenericCommand+0x94>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d02a      	beq.n	800499a <xTimerGenericCommand+0x8a>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	2b05      	cmp	r3, #5
 8004954:	dc18      	bgt.n	8004988 <xTimerGenericCommand+0x78>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004956:	f7ff fe39 	bl	80045cc <xTaskGetSchedulerState>
 800495a:	4603      	mov	r3, r0
 800495c:	2b02      	cmp	r3, #2
 800495e:	d109      	bne.n	8004974 <xTimerGenericCommand+0x64>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004960:	4b10      	ldr	r3, [pc, #64]	; (80049a4 <xTimerGenericCommand+0x94>)
 8004962:	6818      	ldr	r0, [r3, #0]
 8004964:	f107 0114 	add.w	r1, r7, #20
 8004968:	2300      	movs	r3, #0
 800496a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800496c:	f7fe fbee 	bl	800314c <xQueueGenericSend>
 8004970:	6278      	str	r0, [r7, #36]	; 0x24
 8004972:	e012      	b.n	800499a <xTimerGenericCommand+0x8a>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004974:	4b0b      	ldr	r3, [pc, #44]	; (80049a4 <xTimerGenericCommand+0x94>)
 8004976:	6818      	ldr	r0, [r3, #0]
 8004978:	f107 0114 	add.w	r1, r7, #20
 800497c:	2300      	movs	r3, #0
 800497e:	2200      	movs	r2, #0
 8004980:	f7fe fbe4 	bl	800314c <xQueueGenericSend>
 8004984:	6278      	str	r0, [r7, #36]	; 0x24
 8004986:	e008      	b.n	800499a <xTimerGenericCommand+0x8a>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004988:	4b06      	ldr	r3, [pc, #24]	; (80049a4 <xTimerGenericCommand+0x94>)
 800498a:	6818      	ldr	r0, [r3, #0]
 800498c:	f107 0114 	add.w	r1, r7, #20
 8004990:	2300      	movs	r3, #0
 8004992:	683a      	ldr	r2, [r7, #0]
 8004994:	f7fe fcfc 	bl	8003390 <xQueueGenericSendFromISR>
 8004998:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800499a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800499c:	4618      	mov	r0, r3
 800499e:	3728      	adds	r7, #40	; 0x28
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	2000016c 	.word	0x2000016c

080049a8 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b088      	sub	sp, #32
 80049ac:	af02      	add	r7, sp, #8
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049b2:	4b22      	ldr	r3, [pc, #136]	; (8004a3c <prvProcessExpiredTimer+0x94>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	3304      	adds	r3, #4
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7fe faaa 	bl	8002f1a <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049cc:	f003 0304 	and.w	r3, r3, #4
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d021      	beq.n	8004a18 <prvProcessExpiredTimer+0x70>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	699a      	ldr	r2, [r3, #24]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	18d1      	adds	r1, r2, r3
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	6978      	ldr	r0, [r7, #20]
 80049e2:	f000 f8d1 	bl	8004b88 <prvInsertTimerInActiveList>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d01e      	beq.n	8004a2a <prvProcessExpiredTimer+0x82>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80049ec:	2300      	movs	r3, #0
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	2300      	movs	r3, #0
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	2100      	movs	r1, #0
 80049f6:	6978      	ldr	r0, [r7, #20]
 80049f8:	f7ff ff8a 	bl	8004910 <xTimerGenericCommand>
 80049fc:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d112      	bne.n	8004a2a <prvProcessExpiredTimer+0x82>
 8004a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a08:	f383 8811 	msr	BASEPRI, r3
 8004a0c:	f3bf 8f6f 	isb	sy
 8004a10:	f3bf 8f4f 	dsb	sy
 8004a14:	60fb      	str	r3, [r7, #12]
 8004a16:	e7fe      	b.n	8004a16 <prvProcessExpiredTimer+0x6e>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a1e:	f023 0301 	bic.w	r3, r3, #1
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	6978      	ldr	r0, [r7, #20]
 8004a30:	4798      	blx	r3
    }
 8004a32:	bf00      	nop
 8004a34:	3718      	adds	r7, #24
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	20000164 	.word	0x20000164

08004a40 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a48:	f107 0308 	add.w	r3, r7, #8
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f000 f857 	bl	8004b00 <prvGetNextExpireTime>
 8004a52:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	4619      	mov	r1, r3
 8004a58:	68f8      	ldr	r0, [r7, #12]
 8004a5a:	f000 f803 	bl	8004a64 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8004a5e:	f000 f8d5 	bl	8004c0c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a62:	e7f1      	b.n	8004a48 <prvTimerTask+0x8>

08004a64 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8004a6e:	f7ff f9cb 	bl	8003e08 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004a72:	f107 0308 	add.w	r3, r7, #8
 8004a76:	4618      	mov	r0, r3
 8004a78:	f000 f866 	bl	8004b48 <prvSampleTimeNow>
 8004a7c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d130      	bne.n	8004ae6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10a      	bne.n	8004aa0 <prvProcessTimerOrBlockTask+0x3c>
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d806      	bhi.n	8004aa0 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8004a92:	f7ff f9c7 	bl	8003e24 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004a96:	68f9      	ldr	r1, [r7, #12]
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f7ff ff85 	bl	80049a8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8004a9e:	e024      	b.n	8004aea <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d008      	beq.n	8004ab8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004aa6:	4b13      	ldr	r3, [pc, #76]	; (8004af4 <prvProcessTimerOrBlockTask+0x90>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d101      	bne.n	8004ab4 <prvProcessTimerOrBlockTask+0x50>
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e000      	b.n	8004ab6 <prvProcessTimerOrBlockTask+0x52>
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004ab8:	4b0f      	ldr	r3, [pc, #60]	; (8004af8 <prvProcessTimerOrBlockTask+0x94>)
 8004aba:	6818      	ldr	r0, [r3, #0]
 8004abc:	687a      	ldr	r2, [r7, #4]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	f7fe ff71 	bl	80039ac <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004aca:	f7ff f9ab 	bl	8003e24 <xTaskResumeAll>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d10a      	bne.n	8004aea <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8004ad4:	4b09      	ldr	r3, [pc, #36]	; (8004afc <prvProcessTimerOrBlockTask+0x98>)
 8004ad6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ada:	601a      	str	r2, [r3, #0]
 8004adc:	f3bf 8f4f 	dsb	sy
 8004ae0:	f3bf 8f6f 	isb	sy
    }
 8004ae4:	e001      	b.n	8004aea <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8004ae6:	f7ff f99d 	bl	8003e24 <xTaskResumeAll>
    }
 8004aea:	bf00      	nop
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	20000168 	.word	0x20000168
 8004af8:	2000016c 	.word	0x2000016c
 8004afc:	e000ed04 	.word	0xe000ed04

08004b00 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004b08:	4b0e      	ldr	r3, [pc, #56]	; (8004b44 <prvGetNextExpireTime+0x44>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <prvGetNextExpireTime+0x16>
 8004b12:	2201      	movs	r2, #1
 8004b14:	e000      	b.n	8004b18 <prvGetNextExpireTime+0x18>
 8004b16:	2200      	movs	r2, #0
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d105      	bne.n	8004b30 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b24:	4b07      	ldr	r3, [pc, #28]	; (8004b44 <prvGetNextExpireTime+0x44>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	60fb      	str	r3, [r7, #12]
 8004b2e:	e001      	b.n	8004b34 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004b30:	2300      	movs	r3, #0
 8004b32:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004b34:	68fb      	ldr	r3, [r7, #12]
    }
 8004b36:	4618      	mov	r0, r3
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	20000164 	.word	0x20000164

08004b48 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8004b50:	f7ff fa08 	bl	8003f64 <xTaskGetTickCount>
 8004b54:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8004b56:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <prvSampleTimeNow+0x3c>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d205      	bcs.n	8004b6c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8004b60:	f000 f918 	bl	8004d94 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	e002      	b.n	8004b72 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8004b72:	4a04      	ldr	r2, [pc, #16]	; (8004b84 <prvSampleTimeNow+0x3c>)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004b78:	68fb      	ldr	r3, [r7, #12]
    }
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3710      	adds	r7, #16
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	20000174 	.word	0x20000174

08004b88 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b086      	sub	sp, #24
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	607a      	str	r2, [r7, #4]
 8004b94:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004b96:	2300      	movs	r3, #0
 8004b98:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	68ba      	ldr	r2, [r7, #8]
 8004b9e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004ba6:	68ba      	ldr	r2, [r7, #8]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d812      	bhi.n	8004bd4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	1ad2      	subs	r2, r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	699b      	ldr	r3, [r3, #24]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d302      	bcc.n	8004bc2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	617b      	str	r3, [r7, #20]
 8004bc0:	e01b      	b.n	8004bfa <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004bc2:	4b10      	ldr	r3, [pc, #64]	; (8004c04 <prvInsertTimerInActiveList+0x7c>)
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	3304      	adds	r3, #4
 8004bca:	4619      	mov	r1, r3
 8004bcc:	4610      	mov	r0, r2
 8004bce:	f7fe f96b 	bl	8002ea8 <vListInsert>
 8004bd2:	e012      	b.n	8004bfa <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d206      	bcs.n	8004bea <prvInsertTimerInActiveList+0x62>
 8004bdc:	68ba      	ldr	r2, [r7, #8]
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d302      	bcc.n	8004bea <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004be4:	2301      	movs	r3, #1
 8004be6:	617b      	str	r3, [r7, #20]
 8004be8:	e007      	b.n	8004bfa <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004bea:	4b07      	ldr	r3, [pc, #28]	; (8004c08 <prvInsertTimerInActiveList+0x80>)
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	3304      	adds	r3, #4
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	4610      	mov	r0, r2
 8004bf6:	f7fe f957 	bl	8002ea8 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004bfa:	697b      	ldr	r3, [r7, #20]
    }
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3718      	adds	r7, #24
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	20000168 	.word	0x20000168
 8004c08:	20000164 	.word	0x20000164

08004c0c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b08c      	sub	sp, #48	; 0x30
 8004c10:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004c12:	e0ac      	b.n	8004d6e <prvProcessReceivedCommands+0x162>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f2c0 80a8 	blt.w	8004d6c <prvProcessReceivedCommands+0x160>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c22:	695b      	ldr	r3, [r3, #20]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d004      	beq.n	8004c32 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2a:	3304      	adds	r3, #4
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f7fe f974 	bl	8002f1a <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004c32:	1d3b      	adds	r3, r7, #4
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7ff ff87 	bl	8004b48 <prvSampleTimeNow>
 8004c3a:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	2b09      	cmp	r3, #9
 8004c40:	f200 8095 	bhi.w	8004d6e <prvProcessReceivedCommands+0x162>
 8004c44:	a201      	add	r2, pc, #4	; (adr r2, 8004c4c <prvProcessReceivedCommands+0x40>)
 8004c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c4a:	bf00      	nop
 8004c4c:	08004c75 	.word	0x08004c75
 8004c50:	08004c75 	.word	0x08004c75
 8004c54:	08004c75 	.word	0x08004c75
 8004c58:	08004ce7 	.word	0x08004ce7
 8004c5c:	08004cfb 	.word	0x08004cfb
 8004c60:	08004d43 	.word	0x08004d43
 8004c64:	08004c75 	.word	0x08004c75
 8004c68:	08004c75 	.word	0x08004c75
 8004c6c:	08004ce7 	.word	0x08004ce7
 8004c70:	08004cfb 	.word	0x08004cfb
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c7a:	f043 0301 	orr.w	r3, r3, #1
 8004c7e:	b2da      	uxtb	r2, r3
 8004c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8a:	699b      	ldr	r3, [r3, #24]
 8004c8c:	18d1      	adds	r1, r2, r3
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6a3a      	ldr	r2, [r7, #32]
 8004c92:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004c94:	f7ff ff78 	bl	8004b88 <prvInsertTimerInActiveList>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d067      	beq.n	8004d6e <prvProcessReceivedCommands+0x162>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca0:	6a1b      	ldr	r3, [r3, #32]
 8004ca2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004ca4:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004cac:	f003 0304 	and.w	r3, r3, #4
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d05c      	beq.n	8004d6e <prvProcessReceivedCommands+0x162>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	441a      	add	r2, r3
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	2100      	movs	r1, #0
 8004cc4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004cc6:	f7ff fe23 	bl	8004910 <xTimerGenericCommand>
 8004cca:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d14d      	bne.n	8004d6e <prvProcessReceivedCommands+0x162>
 8004cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd6:	f383 8811 	msr	BASEPRI, r3
 8004cda:	f3bf 8f6f 	isb	sy
 8004cde:	f3bf 8f4f 	dsb	sy
 8004ce2:	61bb      	str	r3, [r7, #24]
 8004ce4:	e7fe      	b.n	8004ce4 <prvProcessReceivedCommands+0xd8>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004cec:	f023 0301 	bic.w	r3, r3, #1
 8004cf0:	b2da      	uxtb	r2, r3
 8004cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8004cf8:	e039      	b.n	8004d6e <prvProcessReceivedCommands+0x162>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cfc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d00:	f043 0301 	orr.w	r3, r3, #1
 8004d04:	b2da      	uxtb	r2, r3
 8004d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d08:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004d0c:	68fa      	ldr	r2, [r7, #12]
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d10:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d14:	699b      	ldr	r3, [r3, #24]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d109      	bne.n	8004d2e <prvProcessReceivedCommands+0x122>
 8004d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d1e:	f383 8811 	msr	BASEPRI, r3
 8004d22:	f3bf 8f6f 	isb	sy
 8004d26:	f3bf 8f4f 	dsb	sy
 8004d2a:	617b      	str	r3, [r7, #20]
 8004d2c:	e7fe      	b.n	8004d2c <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d30:	699a      	ldr	r2, [r3, #24]
 8004d32:	6a3b      	ldr	r3, [r7, #32]
 8004d34:	18d1      	adds	r1, r2, r3
 8004d36:	6a3b      	ldr	r3, [r7, #32]
 8004d38:	6a3a      	ldr	r2, [r7, #32]
 8004d3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d3c:	f7ff ff24 	bl	8004b88 <prvInsertTimerInActiveList>
                        break;
 8004d40:	e015      	b.n	8004d6e <prvProcessReceivedCommands+0x162>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d48:	f003 0302 	and.w	r3, r3, #2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d103      	bne.n	8004d58 <prvProcessReceivedCommands+0x14c>
                                {
                                    vPortFree( pxTimer );
 8004d50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d52:	f000 fc5b 	bl	800560c <vPortFree>
 8004d56:	e00a      	b.n	8004d6e <prvProcessReceivedCommands+0x162>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d5e:	f023 0301 	bic.w	r3, r3, #1
 8004d62:	b2da      	uxtb	r2, r3
 8004d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004d6a:	e000      	b.n	8004d6e <prvProcessReceivedCommands+0x162>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8004d6c:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004d6e:	4b08      	ldr	r3, [pc, #32]	; (8004d90 <prvProcessReceivedCommands+0x184>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f107 0108 	add.w	r1, r7, #8
 8004d76:	2200      	movs	r2, #0
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f7fe fbc3 	bl	8003504 <xQueueReceive>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	f47f af47 	bne.w	8004c14 <prvProcessReceivedCommands+0x8>
        }
    }
 8004d86:	bf00      	nop
 8004d88:	3728      	adds	r7, #40	; 0x28
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop
 8004d90:	2000016c 	.word	0x2000016c

08004d94 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b088      	sub	sp, #32
 8004d98:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d9a:	e047      	b.n	8004e2c <prvSwitchTimerLists+0x98>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d9c:	4b2d      	ldr	r3, [pc, #180]	; (8004e54 <prvSwitchTimerLists+0xc0>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004da6:	4b2b      	ldr	r3, [pc, #172]	; (8004e54 <prvSwitchTimerLists+0xc0>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	3304      	adds	r3, #4
 8004db4:	4618      	mov	r0, r3
 8004db6:	f7fe f8b0 	bl	8002f1a <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	68f8      	ldr	r0, [r7, #12]
 8004dc0:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004dc8:	f003 0304 	and.w	r3, r3, #4
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d02d      	beq.n	8004e2c <prvSwitchTimerLists+0x98>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	693a      	ldr	r2, [r7, #16]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d90e      	bls.n	8004e00 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	68ba      	ldr	r2, [r7, #8]
 8004de6:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004dee:	4b19      	ldr	r3, [pc, #100]	; (8004e54 <prvSwitchTimerLists+0xc0>)
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	3304      	adds	r3, #4
 8004df6:	4619      	mov	r1, r3
 8004df8:	4610      	mov	r0, r2
 8004dfa:	f7fe f855 	bl	8002ea8 <vListInsert>
 8004dfe:	e015      	b.n	8004e2c <prvSwitchTimerLists+0x98>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004e00:	2300      	movs	r3, #0
 8004e02:	9300      	str	r3, [sp, #0]
 8004e04:	2300      	movs	r3, #0
 8004e06:	693a      	ldr	r2, [r7, #16]
 8004e08:	2100      	movs	r1, #0
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f7ff fd80 	bl	8004910 <xTimerGenericCommand>
 8004e10:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d109      	bne.n	8004e2c <prvSwitchTimerLists+0x98>
 8004e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e1c:	f383 8811 	msr	BASEPRI, r3
 8004e20:	f3bf 8f6f 	isb	sy
 8004e24:	f3bf 8f4f 	dsb	sy
 8004e28:	603b      	str	r3, [r7, #0]
 8004e2a:	e7fe      	b.n	8004e2a <prvSwitchTimerLists+0x96>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004e2c:	4b09      	ldr	r3, [pc, #36]	; (8004e54 <prvSwitchTimerLists+0xc0>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d1b2      	bne.n	8004d9c <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8004e36:	4b07      	ldr	r3, [pc, #28]	; (8004e54 <prvSwitchTimerLists+0xc0>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8004e3c:	4b06      	ldr	r3, [pc, #24]	; (8004e58 <prvSwitchTimerLists+0xc4>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a04      	ldr	r2, [pc, #16]	; (8004e54 <prvSwitchTimerLists+0xc0>)
 8004e42:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004e44:	4a04      	ldr	r2, [pc, #16]	; (8004e58 <prvSwitchTimerLists+0xc4>)
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	6013      	str	r3, [r2, #0]
    }
 8004e4a:	bf00      	nop
 8004e4c:	3718      	adds	r7, #24
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	20000164 	.word	0x20000164
 8004e58:	20000168 	.word	0x20000168

08004e5c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004e60:	f000 f9d8 	bl	8005214 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004e64:	4b12      	ldr	r3, [pc, #72]	; (8004eb0 <prvCheckForValidListAndQueue+0x54>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d11d      	bne.n	8004ea8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004e6c:	4811      	ldr	r0, [pc, #68]	; (8004eb4 <prvCheckForValidListAndQueue+0x58>)
 8004e6e:	f7fd ffca 	bl	8002e06 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004e72:	4811      	ldr	r0, [pc, #68]	; (8004eb8 <prvCheckForValidListAndQueue+0x5c>)
 8004e74:	f7fd ffc7 	bl	8002e06 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004e78:	4b10      	ldr	r3, [pc, #64]	; (8004ebc <prvCheckForValidListAndQueue+0x60>)
 8004e7a:	4a0e      	ldr	r2, [pc, #56]	; (8004eb4 <prvCheckForValidListAndQueue+0x58>)
 8004e7c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004e7e:	4b10      	ldr	r3, [pc, #64]	; (8004ec0 <prvCheckForValidListAndQueue+0x64>)
 8004e80:	4a0d      	ldr	r2, [pc, #52]	; (8004eb8 <prvCheckForValidListAndQueue+0x5c>)
 8004e82:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004e84:	2200      	movs	r2, #0
 8004e86:	210c      	movs	r1, #12
 8004e88:	200a      	movs	r0, #10
 8004e8a:	f7fe f8d9 	bl	8003040 <xQueueGenericCreate>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	4b07      	ldr	r3, [pc, #28]	; (8004eb0 <prvCheckForValidListAndQueue+0x54>)
 8004e92:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8004e94:	4b06      	ldr	r3, [pc, #24]	; (8004eb0 <prvCheckForValidListAndQueue+0x54>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d005      	beq.n	8004ea8 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004e9c:	4b04      	ldr	r3, [pc, #16]	; (8004eb0 <prvCheckForValidListAndQueue+0x54>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4908      	ldr	r1, [pc, #32]	; (8004ec4 <prvCheckForValidListAndQueue+0x68>)
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f7fe fd52 	bl	800394c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004ea8:	f000 f9e2 	bl	8005270 <vPortExitCritical>
    }
 8004eac:	bf00      	nop
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	2000016c 	.word	0x2000016c
 8004eb4:	2000013c 	.word	0x2000013c
 8004eb8:	20000150 	.word	0x20000150
 8004ebc:	20000164 	.word	0x20000164
 8004ec0:	20000168 	.word	0x20000168
 8004ec4:	08007340 	.word	0x08007340

08004ec8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b085      	sub	sp, #20
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	3b04      	subs	r3, #4
 8004ed8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004ee0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	3b04      	subs	r3, #4
 8004ee6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	f023 0201 	bic.w	r2, r3, #1
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	3b04      	subs	r3, #4
 8004ef6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004ef8:	4a0c      	ldr	r2, [pc, #48]	; (8004f2c <pxPortInitialiseStack+0x64>)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	3b14      	subs	r3, #20
 8004f02:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	3b04      	subs	r3, #4
 8004f0e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f06f 0202 	mvn.w	r2, #2
 8004f16:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	3b20      	subs	r3, #32
 8004f1c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3714      	adds	r7, #20
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr
 8004f2c:	08004f31 	.word	0x08004f31

08004f30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004f30:	b480      	push	{r7}
 8004f32:	b085      	sub	sp, #20
 8004f34:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8004f36:	2300      	movs	r3, #0
 8004f38:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004f3a:	4b11      	ldr	r3, [pc, #68]	; (8004f80 <prvTaskExitError+0x50>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f42:	d009      	beq.n	8004f58 <prvTaskExitError+0x28>
 8004f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f48:	f383 8811 	msr	BASEPRI, r3
 8004f4c:	f3bf 8f6f 	isb	sy
 8004f50:	f3bf 8f4f 	dsb	sy
 8004f54:	60fb      	str	r3, [r7, #12]
 8004f56:	e7fe      	b.n	8004f56 <prvTaskExitError+0x26>
 8004f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f5c:	f383 8811 	msr	BASEPRI, r3
 8004f60:	f3bf 8f6f 	isb	sy
 8004f64:	f3bf 8f4f 	dsb	sy
 8004f68:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004f6a:	bf00      	nop
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d0fc      	beq.n	8004f6c <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004f72:	bf00      	nop
 8004f74:	3714      	adds	r7, #20
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	20000010 	.word	0x20000010
	...

08004f90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004f90:	4b07      	ldr	r3, [pc, #28]	; (8004fb0 <pxCurrentTCBConst2>)
 8004f92:	6819      	ldr	r1, [r3, #0]
 8004f94:	6808      	ldr	r0, [r1, #0]
 8004f96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f9a:	f380 8809 	msr	PSP, r0
 8004f9e:	f3bf 8f6f 	isb	sy
 8004fa2:	f04f 0000 	mov.w	r0, #0
 8004fa6:	f380 8811 	msr	BASEPRI, r0
 8004faa:	4770      	bx	lr
 8004fac:	f3af 8000 	nop.w

08004fb0 <pxCurrentTCBConst2>:
 8004fb0:	20000038 	.word	0x20000038
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004fb4:	bf00      	nop
 8004fb6:	bf00      	nop

08004fb8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004fb8:	4808      	ldr	r0, [pc, #32]	; (8004fdc <prvPortStartFirstTask+0x24>)
 8004fba:	6800      	ldr	r0, [r0, #0]
 8004fbc:	6800      	ldr	r0, [r0, #0]
 8004fbe:	f380 8808 	msr	MSP, r0
 8004fc2:	f04f 0000 	mov.w	r0, #0
 8004fc6:	f380 8814 	msr	CONTROL, r0
 8004fca:	b662      	cpsie	i
 8004fcc:	b661      	cpsie	f
 8004fce:	f3bf 8f4f 	dsb	sy
 8004fd2:	f3bf 8f6f 	isb	sy
 8004fd6:	df00      	svc	0
 8004fd8:	bf00      	nop
 8004fda:	0000      	.short	0x0000
 8004fdc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004fe0:	bf00      	nop
 8004fe2:	bf00      	nop

08004fe4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b086      	sub	sp, #24
 8004fe8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004fea:	4b44      	ldr	r3, [pc, #272]	; (80050fc <xPortStartScheduler+0x118>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a44      	ldr	r2, [pc, #272]	; (8005100 <xPortStartScheduler+0x11c>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d109      	bne.n	8005008 <xPortStartScheduler+0x24>
 8004ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ff8:	f383 8811 	msr	BASEPRI, r3
 8004ffc:	f3bf 8f6f 	isb	sy
 8005000:	f3bf 8f4f 	dsb	sy
 8005004:	613b      	str	r3, [r7, #16]
 8005006:	e7fe      	b.n	8005006 <xPortStartScheduler+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005008:	4b3c      	ldr	r3, [pc, #240]	; (80050fc <xPortStartScheduler+0x118>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a3d      	ldr	r2, [pc, #244]	; (8005104 <xPortStartScheduler+0x120>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d109      	bne.n	8005026 <xPortStartScheduler+0x42>
 8005012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005016:	f383 8811 	msr	BASEPRI, r3
 800501a:	f3bf 8f6f 	isb	sy
 800501e:	f3bf 8f4f 	dsb	sy
 8005022:	60fb      	str	r3, [r7, #12]
 8005024:	e7fe      	b.n	8005024 <xPortStartScheduler+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005026:	4b38      	ldr	r3, [pc, #224]	; (8005108 <xPortStartScheduler+0x124>)
 8005028:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	b2db      	uxtb	r3, r3
 8005030:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	22ff      	movs	r2, #255	; 0xff
 8005036:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	781b      	ldrb	r3, [r3, #0]
 800503c:	b2db      	uxtb	r3, r3
 800503e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005040:	78fb      	ldrb	r3, [r7, #3]
 8005042:	b2db      	uxtb	r3, r3
 8005044:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005048:	b2da      	uxtb	r2, r3
 800504a:	4b30      	ldr	r3, [pc, #192]	; (800510c <xPortStartScheduler+0x128>)
 800504c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800504e:	4b30      	ldr	r3, [pc, #192]	; (8005110 <xPortStartScheduler+0x12c>)
 8005050:	2207      	movs	r2, #7
 8005052:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005054:	e009      	b.n	800506a <xPortStartScheduler+0x86>
            {
                ulMaxPRIGROUPValue--;
 8005056:	4b2e      	ldr	r3, [pc, #184]	; (8005110 <xPortStartScheduler+0x12c>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	3b01      	subs	r3, #1
 800505c:	4a2c      	ldr	r2, [pc, #176]	; (8005110 <xPortStartScheduler+0x12c>)
 800505e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005060:	78fb      	ldrb	r3, [r7, #3]
 8005062:	b2db      	uxtb	r3, r3
 8005064:	005b      	lsls	r3, r3, #1
 8005066:	b2db      	uxtb	r3, r3
 8005068:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800506a:	78fb      	ldrb	r3, [r7, #3]
 800506c:	b2db      	uxtb	r3, r3
 800506e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005072:	2b80      	cmp	r3, #128	; 0x80
 8005074:	d0ef      	beq.n	8005056 <xPortStartScheduler+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005076:	4b26      	ldr	r3, [pc, #152]	; (8005110 <xPortStartScheduler+0x12c>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f1c3 0307 	rsb	r3, r3, #7
 800507e:	2b04      	cmp	r3, #4
 8005080:	d009      	beq.n	8005096 <xPortStartScheduler+0xb2>
 8005082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005086:	f383 8811 	msr	BASEPRI, r3
 800508a:	f3bf 8f6f 	isb	sy
 800508e:	f3bf 8f4f 	dsb	sy
 8005092:	60bb      	str	r3, [r7, #8]
 8005094:	e7fe      	b.n	8005094 <xPortStartScheduler+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005096:	4b1e      	ldr	r3, [pc, #120]	; (8005110 <xPortStartScheduler+0x12c>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	021b      	lsls	r3, r3, #8
 800509c:	4a1c      	ldr	r2, [pc, #112]	; (8005110 <xPortStartScheduler+0x12c>)
 800509e:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80050a0:	4b1b      	ldr	r3, [pc, #108]	; (8005110 <xPortStartScheduler+0x12c>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80050a8:	4a19      	ldr	r2, [pc, #100]	; (8005110 <xPortStartScheduler+0x12c>)
 80050aa:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	b2da      	uxtb	r2, r3
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80050b4:	4b17      	ldr	r3, [pc, #92]	; (8005114 <xPortStartScheduler+0x130>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a16      	ldr	r2, [pc, #88]	; (8005114 <xPortStartScheduler+0x130>)
 80050ba:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80050be:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80050c0:	4b14      	ldr	r3, [pc, #80]	; (8005114 <xPortStartScheduler+0x130>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a13      	ldr	r2, [pc, #76]	; (8005114 <xPortStartScheduler+0x130>)
 80050c6:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80050ca:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80050cc:	f000 f954 	bl	8005378 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80050d0:	4b11      	ldr	r3, [pc, #68]	; (8005118 <xPortStartScheduler+0x134>)
 80050d2:	2200      	movs	r2, #0
 80050d4:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80050d6:	f000 f973 	bl	80053c0 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80050da:	4b10      	ldr	r3, [pc, #64]	; (800511c <xPortStartScheduler+0x138>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a0f      	ldr	r2, [pc, #60]	; (800511c <xPortStartScheduler+0x138>)
 80050e0:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80050e4:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80050e6:	f7ff ff67 	bl	8004fb8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80050ea:	f7ff f819 	bl	8004120 <vTaskSwitchContext>
    prvTaskExitError();
 80050ee:	f7ff ff1f 	bl	8004f30 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3718      	adds	r7, #24
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	e000ed00 	.word	0xe000ed00
 8005100:	410fc271 	.word	0x410fc271
 8005104:	410fc270 	.word	0x410fc270
 8005108:	e000e400 	.word	0xe000e400
 800510c:	20000178 	.word	0x20000178
 8005110:	2000017c 	.word	0x2000017c
 8005114:	e000ed20 	.word	0xe000ed20
 8005118:	20000010 	.word	0x20000010
 800511c:	e000ef34 	.word	0xe000ef34

08005120 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8005120:	b480      	push	{r7}
 8005122:	b087      	sub	sp, #28
 8005124:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005126:	4b35      	ldr	r3, [pc, #212]	; (80051fc <vInitPrioGroupValue+0xdc>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a35      	ldr	r2, [pc, #212]	; (8005200 <vInitPrioGroupValue+0xe0>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d109      	bne.n	8005144 <vInitPrioGroupValue+0x24>
 8005130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005134:	f383 8811 	msr	BASEPRI, r3
 8005138:	f3bf 8f6f 	isb	sy
 800513c:	f3bf 8f4f 	dsb	sy
 8005140:	613b      	str	r3, [r7, #16]
 8005142:	e7fe      	b.n	8005142 <vInitPrioGroupValue+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005144:	4b2d      	ldr	r3, [pc, #180]	; (80051fc <vInitPrioGroupValue+0xdc>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a2e      	ldr	r2, [pc, #184]	; (8005204 <vInitPrioGroupValue+0xe4>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d109      	bne.n	8005162 <vInitPrioGroupValue+0x42>
 800514e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005152:	f383 8811 	msr	BASEPRI, r3
 8005156:	f3bf 8f6f 	isb	sy
 800515a:	f3bf 8f4f 	dsb	sy
 800515e:	60fb      	str	r3, [r7, #12]
 8005160:	e7fe      	b.n	8005160 <vInitPrioGroupValue+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005162:	4b29      	ldr	r3, [pc, #164]	; (8005208 <vInitPrioGroupValue+0xe8>)
 8005164:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	b2db      	uxtb	r3, r3
 800516c:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	22ff      	movs	r2, #255	; 0xff
 8005172:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	b2db      	uxtb	r3, r3
 800517a:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800517c:	78fb      	ldrb	r3, [r7, #3]
 800517e:	b2db      	uxtb	r3, r3
 8005180:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005184:	b2da      	uxtb	r2, r3
 8005186:	4b21      	ldr	r3, [pc, #132]	; (800520c <vInitPrioGroupValue+0xec>)
 8005188:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800518a:	4b21      	ldr	r3, [pc, #132]	; (8005210 <vInitPrioGroupValue+0xf0>)
 800518c:	2207      	movs	r2, #7
 800518e:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005190:	e009      	b.n	80051a6 <vInitPrioGroupValue+0x86>
            {
                ulMaxPRIGROUPValue--;
 8005192:	4b1f      	ldr	r3, [pc, #124]	; (8005210 <vInitPrioGroupValue+0xf0>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	3b01      	subs	r3, #1
 8005198:	4a1d      	ldr	r2, [pc, #116]	; (8005210 <vInitPrioGroupValue+0xf0>)
 800519a:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800519c:	78fb      	ldrb	r3, [r7, #3]
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	005b      	lsls	r3, r3, #1
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80051a6:	78fb      	ldrb	r3, [r7, #3]
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051ae:	2b80      	cmp	r3, #128	; 0x80
 80051b0:	d0ef      	beq.n	8005192 <vInitPrioGroupValue+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80051b2:	4b17      	ldr	r3, [pc, #92]	; (8005210 <vInitPrioGroupValue+0xf0>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f1c3 0307 	rsb	r3, r3, #7
 80051ba:	2b04      	cmp	r3, #4
 80051bc:	d009      	beq.n	80051d2 <vInitPrioGroupValue+0xb2>
 80051be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c2:	f383 8811 	msr	BASEPRI, r3
 80051c6:	f3bf 8f6f 	isb	sy
 80051ca:	f3bf 8f4f 	dsb	sy
 80051ce:	60bb      	str	r3, [r7, #8]
 80051d0:	e7fe      	b.n	80051d0 <vInitPrioGroupValue+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80051d2:	4b0f      	ldr	r3, [pc, #60]	; (8005210 <vInitPrioGroupValue+0xf0>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	021b      	lsls	r3, r3, #8
 80051d8:	4a0d      	ldr	r2, [pc, #52]	; (8005210 <vInitPrioGroupValue+0xf0>)
 80051da:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80051dc:	4b0c      	ldr	r3, [pc, #48]	; (8005210 <vInitPrioGroupValue+0xf0>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80051e4:	4a0a      	ldr	r2, [pc, #40]	; (8005210 <vInitPrioGroupValue+0xf0>)
 80051e6:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	b2da      	uxtb	r2, r3
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80051f0:	bf00      	nop
 80051f2:	371c      	adds	r7, #28
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr
 80051fc:	e000ed00 	.word	0xe000ed00
 8005200:	410fc271 	.word	0x410fc271
 8005204:	410fc270 	.word	0x410fc270
 8005208:	e000e400 	.word	0xe000e400
 800520c:	20000178 	.word	0x20000178
 8005210:	2000017c 	.word	0x2000017c

08005214 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800521e:	f383 8811 	msr	BASEPRI, r3
 8005222:	f3bf 8f6f 	isb	sy
 8005226:	f3bf 8f4f 	dsb	sy
 800522a:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800522c:	4b0e      	ldr	r3, [pc, #56]	; (8005268 <vPortEnterCritical+0x54>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	3301      	adds	r3, #1
 8005232:	4a0d      	ldr	r2, [pc, #52]	; (8005268 <vPortEnterCritical+0x54>)
 8005234:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005236:	4b0c      	ldr	r3, [pc, #48]	; (8005268 <vPortEnterCritical+0x54>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d10e      	bne.n	800525c <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800523e:	4b0b      	ldr	r3, [pc, #44]	; (800526c <vPortEnterCritical+0x58>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	b2db      	uxtb	r3, r3
 8005244:	2b00      	cmp	r3, #0
 8005246:	d009      	beq.n	800525c <vPortEnterCritical+0x48>
 8005248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800524c:	f383 8811 	msr	BASEPRI, r3
 8005250:	f3bf 8f6f 	isb	sy
 8005254:	f3bf 8f4f 	dsb	sy
 8005258:	603b      	str	r3, [r7, #0]
 800525a:	e7fe      	b.n	800525a <vPortEnterCritical+0x46>
    }
}
 800525c:	bf00      	nop
 800525e:	370c      	adds	r7, #12
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr
 8005268:	20000010 	.word	0x20000010
 800526c:	e000ed04 	.word	0xe000ed04

08005270 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005270:	b480      	push	{r7}
 8005272:	b083      	sub	sp, #12
 8005274:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8005276:	4b11      	ldr	r3, [pc, #68]	; (80052bc <vPortExitCritical+0x4c>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d109      	bne.n	8005292 <vPortExitCritical+0x22>
 800527e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005282:	f383 8811 	msr	BASEPRI, r3
 8005286:	f3bf 8f6f 	isb	sy
 800528a:	f3bf 8f4f 	dsb	sy
 800528e:	607b      	str	r3, [r7, #4]
 8005290:	e7fe      	b.n	8005290 <vPortExitCritical+0x20>
    uxCriticalNesting--;
 8005292:	4b0a      	ldr	r3, [pc, #40]	; (80052bc <vPortExitCritical+0x4c>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	3b01      	subs	r3, #1
 8005298:	4a08      	ldr	r2, [pc, #32]	; (80052bc <vPortExitCritical+0x4c>)
 800529a:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800529c:	4b07      	ldr	r3, [pc, #28]	; (80052bc <vPortExitCritical+0x4c>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d104      	bne.n	80052ae <vPortExitCritical+0x3e>
 80052a4:	2300      	movs	r3, #0
 80052a6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 80052ae:	bf00      	nop
 80052b0:	370c      	adds	r7, #12
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	20000010 	.word	0x20000010

080052c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80052c0:	f3ef 8009 	mrs	r0, PSP
 80052c4:	f3bf 8f6f 	isb	sy
 80052c8:	4b15      	ldr	r3, [pc, #84]	; (8005320 <pxCurrentTCBConst>)
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	f01e 0f10 	tst.w	lr, #16
 80052d0:	bf08      	it	eq
 80052d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80052d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052da:	6010      	str	r0, [r2, #0]
 80052dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80052e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80052e4:	f380 8811 	msr	BASEPRI, r0
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	f3bf 8f6f 	isb	sy
 80052f0:	f7fe ff16 	bl	8004120 <vTaskSwitchContext>
 80052f4:	f04f 0000 	mov.w	r0, #0
 80052f8:	f380 8811 	msr	BASEPRI, r0
 80052fc:	bc09      	pop	{r0, r3}
 80052fe:	6819      	ldr	r1, [r3, #0]
 8005300:	6808      	ldr	r0, [r1, #0]
 8005302:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005306:	f01e 0f10 	tst.w	lr, #16
 800530a:	bf08      	it	eq
 800530c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005310:	f380 8809 	msr	PSP, r0
 8005314:	f3bf 8f6f 	isb	sy
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	f3af 8000 	nop.w

08005320 <pxCurrentTCBConst>:
 8005320:	20000038 	.word	0x20000038
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005324:	bf00      	nop
 8005326:	bf00      	nop

08005328 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
        __asm volatile
 800532e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005332:	f383 8811 	msr	BASEPRI, r3
 8005336:	f3bf 8f6f 	isb	sy
 800533a:	f3bf 8f4f 	dsb	sy
 800533e:	607b      	str	r3, [r7, #4]
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8005340:	f001 fc56 	bl	8006bf0 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005344:	f7fe fe30 	bl	8003fa8 <xTaskIncrementTick>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d006      	beq.n	800535c <SysTick_Handler+0x34>
        {
			traceISR_EXIT_TO_SCHEDULER();
 800534e:	f001 fcad 	bl	8006cac <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005352:	4b08      	ldr	r3, [pc, #32]	; (8005374 <SysTick_Handler+0x4c>)
 8005354:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005358:	601a      	str	r2, [r3, #0]
 800535a:	e001      	b.n	8005360 <SysTick_Handler+0x38>
        }
		else
		{
			traceISR_EXIT();
 800535c:	f001 fc8a 	bl	8006c74 <SEGGER_SYSVIEW_RecordExitISR>
 8005360:	2300      	movs	r3, #0
 8005362:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	f383 8811 	msr	BASEPRI, r3
		}
    }
    portENABLE_INTERRUPTS();
}
 800536a:	bf00      	nop
 800536c:	3708      	adds	r7, #8
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	e000ed04 	.word	0xe000ed04

08005378 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8005378:	b480      	push	{r7}
 800537a:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800537c:	4b0b      	ldr	r3, [pc, #44]	; (80053ac <vPortSetupTimerInterrupt+0x34>)
 800537e:	2200      	movs	r2, #0
 8005380:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005382:	4b0b      	ldr	r3, [pc, #44]	; (80053b0 <vPortSetupTimerInterrupt+0x38>)
 8005384:	2200      	movs	r2, #0
 8005386:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005388:	4b0a      	ldr	r3, [pc, #40]	; (80053b4 <vPortSetupTimerInterrupt+0x3c>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a0a      	ldr	r2, [pc, #40]	; (80053b8 <vPortSetupTimerInterrupt+0x40>)
 800538e:	fba2 2303 	umull	r2, r3, r2, r3
 8005392:	099b      	lsrs	r3, r3, #6
 8005394:	4a09      	ldr	r2, [pc, #36]	; (80053bc <vPortSetupTimerInterrupt+0x44>)
 8005396:	3b01      	subs	r3, #1
 8005398:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800539a:	4b04      	ldr	r3, [pc, #16]	; (80053ac <vPortSetupTimerInterrupt+0x34>)
 800539c:	2207      	movs	r2, #7
 800539e:	601a      	str	r2, [r3, #0]
}
 80053a0:	bf00      	nop
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	e000e010 	.word	0xe000e010
 80053b0:	e000e018 	.word	0xe000e018
 80053b4:	20000008 	.word	0x20000008
 80053b8:	10624dd3 	.word	0x10624dd3
 80053bc:	e000e014 	.word	0xe000e014

080053c0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80053c0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80053d0 <vPortEnableVFP+0x10>
 80053c4:	6801      	ldr	r1, [r0, #0]
 80053c6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80053ca:	6001      	str	r1, [r0, #0]
 80053cc:	4770      	bx	lr
 80053ce:	0000      	.short	0x0000
 80053d0:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80053d4:	bf00      	nop
 80053d6:	bf00      	nop

080053d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80053de:	f3ef 8305 	mrs	r3, IPSR
 80053e2:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2b0f      	cmp	r3, #15
 80053e8:	d913      	bls.n	8005412 <vPortValidateInterruptPriority+0x3a>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80053ea:	4a16      	ldr	r2, [pc, #88]	; (8005444 <vPortValidateInterruptPriority+0x6c>)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	4413      	add	r3, r2
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80053f4:	4b14      	ldr	r3, [pc, #80]	; (8005448 <vPortValidateInterruptPriority+0x70>)
 80053f6:	781b      	ldrb	r3, [r3, #0]
 80053f8:	7afa      	ldrb	r2, [r7, #11]
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d209      	bcs.n	8005412 <vPortValidateInterruptPriority+0x3a>
        __asm volatile
 80053fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005402:	f383 8811 	msr	BASEPRI, r3
 8005406:	f3bf 8f6f 	isb	sy
 800540a:	f3bf 8f4f 	dsb	sy
 800540e:	607b      	str	r3, [r7, #4]
 8005410:	e7fe      	b.n	8005410 <vPortValidateInterruptPriority+0x38>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005412:	4b0e      	ldr	r3, [pc, #56]	; (800544c <vPortValidateInterruptPriority+0x74>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800541a:	4b0d      	ldr	r3, [pc, #52]	; (8005450 <vPortValidateInterruptPriority+0x78>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	429a      	cmp	r2, r3
 8005420:	d909      	bls.n	8005436 <vPortValidateInterruptPriority+0x5e>
 8005422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005426:	f383 8811 	msr	BASEPRI, r3
 800542a:	f3bf 8f6f 	isb	sy
 800542e:	f3bf 8f4f 	dsb	sy
 8005432:	603b      	str	r3, [r7, #0]
 8005434:	e7fe      	b.n	8005434 <vPortValidateInterruptPriority+0x5c>
    }
 8005436:	bf00      	nop
 8005438:	3714      	adds	r7, #20
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	e000e3f0 	.word	0xe000e3f0
 8005448:	20000178 	.word	0x20000178
 800544c:	e000ed0c 	.word	0xe000ed0c
 8005450:	2000017c 	.word	0x2000017c

08005454 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b08a      	sub	sp, #40	; 0x28
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 800545c:	2300      	movs	r3, #0
 800545e:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8005460:	f7fe fcd2 	bl	8003e08 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8005464:	4b63      	ldr	r3, [pc, #396]	; (80055f4 <pvPortMalloc+0x1a0>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d101      	bne.n	8005470 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 800546c:	f000 f92e 	bl	80056cc <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005470:	4b61      	ldr	r3, [pc, #388]	; (80055f8 <pvPortMalloc+0x1a4>)
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4013      	ands	r3, r2
 8005478:	2b00      	cmp	r3, #0
 800547a:	f040 80a5 	bne.w	80055c8 <pvPortMalloc+0x174>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d02c      	beq.n	80054de <pvPortMalloc+0x8a>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8005484:	2208      	movs	r2, #8
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	429a      	cmp	r2, r3
 800548e:	d226      	bcs.n	80054de <pvPortMalloc+0x8a>
            {
                xWantedSize += xHeapStructSize;
 8005490:	2208      	movs	r2, #8
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4413      	add	r3, r2
 8005496:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f003 0307 	and.w	r3, r3, #7
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d020      	beq.n	80054e4 <pvPortMalloc+0x90>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f023 0307 	bic.w	r3, r3, #7
 80054a8:	3308      	adds	r3, #8
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d213      	bcs.n	80054d8 <pvPortMalloc+0x84>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f023 0307 	bic.w	r3, r3, #7
 80054b6:	3308      	adds	r3, #8
 80054b8:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	f003 0307 	and.w	r3, r3, #7
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00f      	beq.n	80054e4 <pvPortMalloc+0x90>
 80054c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c8:	f383 8811 	msr	BASEPRI, r3
 80054cc:	f3bf 8f6f 	isb	sy
 80054d0:	f3bf 8f4f 	dsb	sy
 80054d4:	617b      	str	r3, [r7, #20]
 80054d6:	e7fe      	b.n	80054d6 <pvPortMalloc+0x82>
                    }
                    else
                    {
                        xWantedSize = 0;
 80054d8:	2300      	movs	r3, #0
 80054da:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80054dc:	e002      	b.n	80054e4 <pvPortMalloc+0x90>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80054de:	2300      	movs	r3, #0
 80054e0:	607b      	str	r3, [r7, #4]
 80054e2:	e000      	b.n	80054e6 <pvPortMalloc+0x92>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80054e4:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d06d      	beq.n	80055c8 <pvPortMalloc+0x174>
 80054ec:	4b43      	ldr	r3, [pc, #268]	; (80055fc <pvPortMalloc+0x1a8>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d868      	bhi.n	80055c8 <pvPortMalloc+0x174>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80054f6:	4b42      	ldr	r3, [pc, #264]	; (8005600 <pvPortMalloc+0x1ac>)
 80054f8:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80054fa:	4b41      	ldr	r3, [pc, #260]	; (8005600 <pvPortMalloc+0x1ac>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005500:	e004      	b.n	800550c <pvPortMalloc+0xb8>
                {
                    pxPreviousBlock = pxBlock;
 8005502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005504:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8005506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800550c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	429a      	cmp	r2, r3
 8005514:	d903      	bls.n	800551e <pvPortMalloc+0xca>
 8005516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1f1      	bne.n	8005502 <pvPortMalloc+0xae>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800551e:	4b35      	ldr	r3, [pc, #212]	; (80055f4 <pvPortMalloc+0x1a0>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005524:	429a      	cmp	r2, r3
 8005526:	d04f      	beq.n	80055c8 <pvPortMalloc+0x174>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005528:	6a3b      	ldr	r3, [r7, #32]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2208      	movs	r2, #8
 800552e:	4413      	add	r3, r2
 8005530:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	6a3b      	ldr	r3, [r7, #32]
 8005538:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800553a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553c:	685a      	ldr	r2, [r3, #4]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	1ad2      	subs	r2, r2, r3
 8005542:	2308      	movs	r3, #8
 8005544:	005b      	lsls	r3, r3, #1
 8005546:	429a      	cmp	r2, r3
 8005548:	d91e      	bls.n	8005588 <pvPortMalloc+0x134>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800554a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4413      	add	r3, r2
 8005550:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005552:	69bb      	ldr	r3, [r7, #24]
 8005554:	f003 0307 	and.w	r3, r3, #7
 8005558:	2b00      	cmp	r3, #0
 800555a:	d009      	beq.n	8005570 <pvPortMalloc+0x11c>
 800555c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005560:	f383 8811 	msr	BASEPRI, r3
 8005564:	f3bf 8f6f 	isb	sy
 8005568:	f3bf 8f4f 	dsb	sy
 800556c:	613b      	str	r3, [r7, #16]
 800556e:	e7fe      	b.n	800556e <pvPortMalloc+0x11a>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005572:	685a      	ldr	r2, [r3, #4]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	1ad2      	subs	r2, r2, r3
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800557c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005582:	69b8      	ldr	r0, [r7, #24]
 8005584:	f000 f904 	bl	8005790 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005588:	4b1c      	ldr	r3, [pc, #112]	; (80055fc <pvPortMalloc+0x1a8>)
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	4a1a      	ldr	r2, [pc, #104]	; (80055fc <pvPortMalloc+0x1a8>)
 8005594:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005596:	4b19      	ldr	r3, [pc, #100]	; (80055fc <pvPortMalloc+0x1a8>)
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	4b1a      	ldr	r3, [pc, #104]	; (8005604 <pvPortMalloc+0x1b0>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d203      	bcs.n	80055aa <pvPortMalloc+0x156>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80055a2:	4b16      	ldr	r3, [pc, #88]	; (80055fc <pvPortMalloc+0x1a8>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a17      	ldr	r2, [pc, #92]	; (8005604 <pvPortMalloc+0x1b0>)
 80055a8:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80055aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	4b12      	ldr	r3, [pc, #72]	; (80055f8 <pvPortMalloc+0x1a4>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	431a      	orrs	r2, r3
 80055b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b6:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80055b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ba:	2200      	movs	r2, #0
 80055bc:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80055be:	4b12      	ldr	r3, [pc, #72]	; (8005608 <pvPortMalloc+0x1b4>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	3301      	adds	r3, #1
 80055c4:	4a10      	ldr	r2, [pc, #64]	; (8005608 <pvPortMalloc+0x1b4>)
 80055c6:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80055c8:	f7fe fc2c 	bl	8003e24 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	f003 0307 	and.w	r3, r3, #7
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d009      	beq.n	80055ea <pvPortMalloc+0x196>
 80055d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055da:	f383 8811 	msr	BASEPRI, r3
 80055de:	f3bf 8f6f 	isb	sy
 80055e2:	f3bf 8f4f 	dsb	sy
 80055e6:	60fb      	str	r3, [r7, #12]
 80055e8:	e7fe      	b.n	80055e8 <pvPortMalloc+0x194>
    return pvReturn;
 80055ea:	69fb      	ldr	r3, [r7, #28]
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3728      	adds	r7, #40	; 0x28
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	20019188 	.word	0x20019188
 80055f8:	2001919c 	.word	0x2001919c
 80055fc:	2001918c 	.word	0x2001918c
 8005600:	20019180 	.word	0x20019180
 8005604:	20019190 	.word	0x20019190
 8005608:	20019194 	.word	0x20019194

0800560c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b086      	sub	sp, #24
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d04b      	beq.n	80056b6 <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800561e:	2308      	movs	r3, #8
 8005620:	425b      	negs	r3, r3
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	4413      	add	r3, r2
 8005626:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	685a      	ldr	r2, [r3, #4]
 8005630:	4b23      	ldr	r3, [pc, #140]	; (80056c0 <vPortFree+0xb4>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4013      	ands	r3, r2
 8005636:	2b00      	cmp	r3, #0
 8005638:	d109      	bne.n	800564e <vPortFree+0x42>
 800563a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800563e:	f383 8811 	msr	BASEPRI, r3
 8005642:	f3bf 8f6f 	isb	sy
 8005646:	f3bf 8f4f 	dsb	sy
 800564a:	60fb      	str	r3, [r7, #12]
 800564c:	e7fe      	b.n	800564c <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d009      	beq.n	800566a <vPortFree+0x5e>
 8005656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800565a:	f383 8811 	msr	BASEPRI, r3
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	f3bf 8f4f 	dsb	sy
 8005666:	60bb      	str	r3, [r7, #8]
 8005668:	e7fe      	b.n	8005668 <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	685a      	ldr	r2, [r3, #4]
 800566e:	4b14      	ldr	r3, [pc, #80]	; (80056c0 <vPortFree+0xb4>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4013      	ands	r3, r2
 8005674:	2b00      	cmp	r3, #0
 8005676:	d01e      	beq.n	80056b6 <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d11a      	bne.n	80056b6 <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	685a      	ldr	r2, [r3, #4]
 8005684:	4b0e      	ldr	r3, [pc, #56]	; (80056c0 <vPortFree+0xb4>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	43db      	mvns	r3, r3
 800568a:	401a      	ands	r2, r3
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8005690:	f7fe fbba 	bl	8003e08 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	685a      	ldr	r2, [r3, #4]
 8005698:	4b0a      	ldr	r3, [pc, #40]	; (80056c4 <vPortFree+0xb8>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4413      	add	r3, r2
 800569e:	4a09      	ldr	r2, [pc, #36]	; (80056c4 <vPortFree+0xb8>)
 80056a0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80056a2:	6938      	ldr	r0, [r7, #16]
 80056a4:	f000 f874 	bl	8005790 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80056a8:	4b07      	ldr	r3, [pc, #28]	; (80056c8 <vPortFree+0xbc>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	3301      	adds	r3, #1
 80056ae:	4a06      	ldr	r2, [pc, #24]	; (80056c8 <vPortFree+0xbc>)
 80056b0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80056b2:	f7fe fbb7 	bl	8003e24 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80056b6:	bf00      	nop
 80056b8:	3718      	adds	r7, #24
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	bf00      	nop
 80056c0:	2001919c 	.word	0x2001919c
 80056c4:	2001918c 	.word	0x2001918c
 80056c8:	20019198 	.word	0x20019198

080056cc <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80056d2:	f44f 33c8 	mov.w	r3, #102400	; 0x19000
 80056d6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80056d8:	4b27      	ldr	r3, [pc, #156]	; (8005778 <prvHeapInit+0xac>)
 80056da:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f003 0307 	and.w	r3, r3, #7
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00c      	beq.n	8005700 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	3307      	adds	r3, #7
 80056ea:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f023 0307 	bic.w	r3, r3, #7
 80056f2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80056f4:	68ba      	ldr	r2, [r7, #8]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	4a1f      	ldr	r2, [pc, #124]	; (8005778 <prvHeapInit+0xac>)
 80056fc:	4413      	add	r3, r2
 80056fe:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005704:	4a1d      	ldr	r2, [pc, #116]	; (800577c <prvHeapInit+0xb0>)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800570a:	4b1c      	ldr	r3, [pc, #112]	; (800577c <prvHeapInit+0xb0>)
 800570c:	2200      	movs	r2, #0
 800570e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	68ba      	ldr	r2, [r7, #8]
 8005714:	4413      	add	r3, r2
 8005716:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8005718:	2208      	movs	r2, #8
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	1a9b      	subs	r3, r3, r2
 800571e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f023 0307 	bic.w	r3, r3, #7
 8005726:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	4a15      	ldr	r2, [pc, #84]	; (8005780 <prvHeapInit+0xb4>)
 800572c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800572e:	4b14      	ldr	r3, [pc, #80]	; (8005780 <prvHeapInit+0xb4>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	2200      	movs	r2, #0
 8005734:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8005736:	4b12      	ldr	r3, [pc, #72]	; (8005780 <prvHeapInit+0xb4>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	2200      	movs	r2, #0
 800573c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	68fa      	ldr	r2, [r7, #12]
 8005746:	1ad2      	subs	r2, r2, r3
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800574c:	4b0c      	ldr	r3, [pc, #48]	; (8005780 <prvHeapInit+0xb4>)
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	4a0a      	ldr	r2, [pc, #40]	; (8005784 <prvHeapInit+0xb8>)
 800575a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	4a09      	ldr	r2, [pc, #36]	; (8005788 <prvHeapInit+0xbc>)
 8005762:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005764:	4b09      	ldr	r3, [pc, #36]	; (800578c <prvHeapInit+0xc0>)
 8005766:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800576a:	601a      	str	r2, [r3, #0]
}
 800576c:	bf00      	nop
 800576e:	3714      	adds	r7, #20
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr
 8005778:	20000180 	.word	0x20000180
 800577c:	20019180 	.word	0x20019180
 8005780:	20019188 	.word	0x20019188
 8005784:	20019190 	.word	0x20019190
 8005788:	2001918c 	.word	0x2001918c
 800578c:	2001919c 	.word	0x2001919c

08005790 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005798:	4b28      	ldr	r3, [pc, #160]	; (800583c <prvInsertBlockIntoFreeList+0xac>)
 800579a:	60fb      	str	r3, [r7, #12]
 800579c:	e002      	b.n	80057a4 <prvInsertBlockIntoFreeList+0x14>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	60fb      	str	r3, [r7, #12]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	429a      	cmp	r2, r3
 80057ac:	d8f7      	bhi.n	800579e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	68ba      	ldr	r2, [r7, #8]
 80057b8:	4413      	add	r3, r2
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d108      	bne.n	80057d2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	685a      	ldr	r2, [r3, #4]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	441a      	add	r2, r3
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	68ba      	ldr	r2, [r7, #8]
 80057dc:	441a      	add	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d118      	bne.n	8005818 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	4b15      	ldr	r3, [pc, #84]	; (8005840 <prvInsertBlockIntoFreeList+0xb0>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d00d      	beq.n	800580e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	685a      	ldr	r2, [r3, #4]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	441a      	add	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	601a      	str	r2, [r3, #0]
 800580c:	e008      	b.n	8005820 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800580e:	4b0c      	ldr	r3, [pc, #48]	; (8005840 <prvInsertBlockIntoFreeList+0xb0>)
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	601a      	str	r2, [r3, #0]
 8005816:	e003      	b.n	8005820 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8005820:	68fa      	ldr	r2, [r7, #12]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	429a      	cmp	r2, r3
 8005826:	d002      	beq.n	800582e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800582e:	bf00      	nop
 8005830:	3714      	adds	r7, #20
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr
 800583a:	bf00      	nop
 800583c:	20019180 	.word	0x20019180
 8005840:	20019188 	.word	0x20019188

08005844 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8005844:	b580      	push	{r7, lr}
 8005846:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8005848:	4803      	ldr	r0, [pc, #12]	; (8005858 <_cbSendSystemDesc+0x14>)
 800584a:	f001 f97d 	bl	8006b48 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800584e:	4803      	ldr	r0, [pc, #12]	; (800585c <_cbSendSystemDesc+0x18>)
 8005850:	f001 f97a 	bl	8006b48 <SEGGER_SYSVIEW_SendSysDesc>
}
 8005854:	bf00      	nop
 8005856:	bd80      	pop	{r7, pc}
 8005858:	08007348 	.word	0x08007348
 800585c:	0800738c 	.word	0x0800738c

08005860 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8005860:	b580      	push	{r7, lr}
 8005862:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8005864:	4b06      	ldr	r3, [pc, #24]	; (8005880 <SEGGER_SYSVIEW_Conf+0x20>)
 8005866:	6818      	ldr	r0, [r3, #0]
 8005868:	4b05      	ldr	r3, [pc, #20]	; (8005880 <SEGGER_SYSVIEW_Conf+0x20>)
 800586a:	6819      	ldr	r1, [r3, #0]
 800586c:	4b05      	ldr	r3, [pc, #20]	; (8005884 <SEGGER_SYSVIEW_Conf+0x24>)
 800586e:	4a06      	ldr	r2, [pc, #24]	; (8005888 <SEGGER_SYSVIEW_Conf+0x28>)
 8005870:	f000 fce8 	bl	8006244 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8005874:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8005878:	f000 fd28 	bl	80062cc <SEGGER_SYSVIEW_SetRAMBase>
}
 800587c:	bf00      	nop
 800587e:	bd80      	pop	{r7, pc}
 8005880:	20000008 	.word	0x20000008
 8005884:	08005845 	.word	0x08005845
 8005888:	0800742c 	.word	0x0800742c

0800588c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800588c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800588e:	b085      	sub	sp, #20
 8005890:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8005892:	2300      	movs	r3, #0
 8005894:	607b      	str	r3, [r7, #4]
 8005896:	e034      	b.n	8005902 <_cbSendTaskList+0x76>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8005898:	491e      	ldr	r1, [pc, #120]	; (8005914 <_cbSendTaskList+0x88>)
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	4613      	mov	r3, r2
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	4413      	add	r3, r2
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	440b      	add	r3, r1
 80058a6:	6818      	ldr	r0, [r3, #0]
 80058a8:	491a      	ldr	r1, [pc, #104]	; (8005914 <_cbSendTaskList+0x88>)
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	4613      	mov	r3, r2
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	4413      	add	r3, r2
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	440b      	add	r3, r1
 80058b6:	3304      	adds	r3, #4
 80058b8:	681c      	ldr	r4, [r3, #0]
 80058ba:	4916      	ldr	r1, [pc, #88]	; (8005914 <_cbSendTaskList+0x88>)
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	4613      	mov	r3, r2
 80058c0:	009b      	lsls	r3, r3, #2
 80058c2:	4413      	add	r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	440b      	add	r3, r1
 80058c8:	3308      	adds	r3, #8
 80058ca:	681d      	ldr	r5, [r3, #0]
 80058cc:	4911      	ldr	r1, [pc, #68]	; (8005914 <_cbSendTaskList+0x88>)
 80058ce:	687a      	ldr	r2, [r7, #4]
 80058d0:	4613      	mov	r3, r2
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	4413      	add	r3, r2
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	440b      	add	r3, r1
 80058da:	330c      	adds	r3, #12
 80058dc:	681e      	ldr	r6, [r3, #0]
 80058de:	490d      	ldr	r1, [pc, #52]	; (8005914 <_cbSendTaskList+0x88>)
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	4613      	mov	r3, r2
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	4413      	add	r3, r2
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	440b      	add	r3, r1
 80058ec:	3310      	adds	r3, #16
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	9300      	str	r3, [sp, #0]
 80058f2:	4633      	mov	r3, r6
 80058f4:	462a      	mov	r2, r5
 80058f6:	4621      	mov	r1, r4
 80058f8:	f000 f8b4 	bl	8005a64 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	3301      	adds	r3, #1
 8005900:	607b      	str	r3, [r7, #4]
 8005902:	4b05      	ldr	r3, [pc, #20]	; (8005918 <_cbSendTaskList+0x8c>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	429a      	cmp	r2, r3
 800590a:	d3c5      	bcc.n	8005898 <_cbSendTaskList+0xc>
  }
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005914:	200191a0 	.word	0x200191a0
 8005918:	20019240 	.word	0x20019240

0800591c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800591c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8005922:	f7fe fb2f 	bl	8003f84 <xTaskGetTickCountFromISR>
 8005926:	4603      	mov	r3, r0
 8005928:	f04f 0400 	mov.w	r4, #0
 800592c:	e9c7 3400 	strd	r3, r4, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8005930:	e9d7 5600 	ldrd	r5, r6, [r7]
 8005934:	462b      	mov	r3, r5
 8005936:	4634      	mov	r4, r6
 8005938:	f04f 0100 	mov.w	r1, #0
 800593c:	f04f 0200 	mov.w	r2, #0
 8005940:	0162      	lsls	r2, r4, #5
 8005942:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8005946:	0159      	lsls	r1, r3, #5
 8005948:	460b      	mov	r3, r1
 800594a:	4614      	mov	r4, r2
 800594c:	1b5b      	subs	r3, r3, r5
 800594e:	eb64 0406 	sbc.w	r4, r4, r6
 8005952:	f04f 0100 	mov.w	r1, #0
 8005956:	f04f 0200 	mov.w	r2, #0
 800595a:	00a2      	lsls	r2, r4, #2
 800595c:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8005960:	0099      	lsls	r1, r3, #2
 8005962:	460b      	mov	r3, r1
 8005964:	4614      	mov	r4, r2
 8005966:	195b      	adds	r3, r3, r5
 8005968:	eb44 0406 	adc.w	r4, r4, r6
 800596c:	f04f 0100 	mov.w	r1, #0
 8005970:	f04f 0200 	mov.w	r2, #0
 8005974:	00e2      	lsls	r2, r4, #3
 8005976:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800597a:	00d9      	lsls	r1, r3, #3
 800597c:	460b      	mov	r3, r1
 800597e:	4614      	mov	r4, r2
 8005980:	e9c7 3400 	strd	r3, r4, [r7]
  return Time;
 8005984:	e9d7 3400 	ldrd	r3, r4, [r7]
}
 8005988:	4618      	mov	r0, r3
 800598a:	4621      	mov	r1, r4
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005994 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8005994:	b580      	push	{r7, lr}
 8005996:	b086      	sub	sp, #24
 8005998:	af02      	add	r7, sp, #8
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	607a      	str	r2, [r7, #4]
 80059a0:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80059a2:	2205      	movs	r2, #5
 80059a4:	492b      	ldr	r1, [pc, #172]	; (8005a54 <SYSVIEW_AddTask+0xc0>)
 80059a6:	68b8      	ldr	r0, [r7, #8]
 80059a8:	f001 fc4a 	bl	8007240 <memcmp>
 80059ac:	4603      	mov	r3, r0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d04b      	beq.n	8005a4a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80059b2:	4b29      	ldr	r3, [pc, #164]	; (8005a58 <SYSVIEW_AddTask+0xc4>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2b07      	cmp	r3, #7
 80059b8:	d903      	bls.n	80059c2 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80059ba:	4828      	ldr	r0, [pc, #160]	; (8005a5c <SYSVIEW_AddTask+0xc8>)
 80059bc:	f001 fbc0 	bl	8007140 <SEGGER_SYSVIEW_Warn>
    return;
 80059c0:	e044      	b.n	8005a4c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80059c2:	4b25      	ldr	r3, [pc, #148]	; (8005a58 <SYSVIEW_AddTask+0xc4>)
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	4926      	ldr	r1, [pc, #152]	; (8005a60 <SYSVIEW_AddTask+0xcc>)
 80059c8:	4613      	mov	r3, r2
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	4413      	add	r3, r2
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	440b      	add	r3, r1
 80059d2:	68fa      	ldr	r2, [r7, #12]
 80059d4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80059d6:	4b20      	ldr	r3, [pc, #128]	; (8005a58 <SYSVIEW_AddTask+0xc4>)
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	4921      	ldr	r1, [pc, #132]	; (8005a60 <SYSVIEW_AddTask+0xcc>)
 80059dc:	4613      	mov	r3, r2
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	4413      	add	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	440b      	add	r3, r1
 80059e6:	3304      	adds	r3, #4
 80059e8:	68ba      	ldr	r2, [r7, #8]
 80059ea:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80059ec:	4b1a      	ldr	r3, [pc, #104]	; (8005a58 <SYSVIEW_AddTask+0xc4>)
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	491b      	ldr	r1, [pc, #108]	; (8005a60 <SYSVIEW_AddTask+0xcc>)
 80059f2:	4613      	mov	r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	4413      	add	r3, r2
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	440b      	add	r3, r1
 80059fc:	3308      	adds	r3, #8
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8005a02:	4b15      	ldr	r3, [pc, #84]	; (8005a58 <SYSVIEW_AddTask+0xc4>)
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	4916      	ldr	r1, [pc, #88]	; (8005a60 <SYSVIEW_AddTask+0xcc>)
 8005a08:	4613      	mov	r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	4413      	add	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	440b      	add	r3, r1
 8005a12:	330c      	adds	r3, #12
 8005a14:	683a      	ldr	r2, [r7, #0]
 8005a16:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8005a18:	4b0f      	ldr	r3, [pc, #60]	; (8005a58 <SYSVIEW_AddTask+0xc4>)
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	4910      	ldr	r1, [pc, #64]	; (8005a60 <SYSVIEW_AddTask+0xcc>)
 8005a1e:	4613      	mov	r3, r2
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	4413      	add	r3, r2
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	440b      	add	r3, r1
 8005a28:	3310      	adds	r3, #16
 8005a2a:	69ba      	ldr	r2, [r7, #24]
 8005a2c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8005a2e:	4b0a      	ldr	r3, [pc, #40]	; (8005a58 <SYSVIEW_AddTask+0xc4>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	3301      	adds	r3, #1
 8005a34:	4a08      	ldr	r2, [pc, #32]	; (8005a58 <SYSVIEW_AddTask+0xc4>)
 8005a36:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8005a38:	69bb      	ldr	r3, [r7, #24]
 8005a3a:	9300      	str	r3, [sp, #0]
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	68b9      	ldr	r1, [r7, #8]
 8005a42:	68f8      	ldr	r0, [r7, #12]
 8005a44:	f000 f80e 	bl	8005a64 <SYSVIEW_SendTaskInfo>
 8005a48:	e000      	b.n	8005a4c <SYSVIEW_AddTask+0xb8>
    return;
 8005a4a:	bf00      	nop

}
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	0800739c 	.word	0x0800739c
 8005a58:	20019240 	.word	0x20019240
 8005a5c:	080073a4 	.word	0x080073a4
 8005a60:	200191a0 	.word	0x200191a0

08005a64 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b08a      	sub	sp, #40	; 0x28
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	607a      	str	r2, [r7, #4]
 8005a70:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8005a72:	f107 0314 	add.w	r3, r7, #20
 8005a76:	2214      	movs	r2, #20
 8005a78:	2100      	movs	r1, #0
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f001 fbfa 	bl	8007274 <memset>
  TaskInfo.TaskID     = TaskID;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8005a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a92:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8005a94:	f107 0314 	add.w	r3, r7, #20
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f000 ff5d 	bl	8006958 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8005a9e:	bf00      	nop
 8005aa0:	3728      	adds	r7, #40	; 0x28
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
	...

08005aa8 <_DoInit>:
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	4b24      	ldr	r3, [pc, #144]	; (8005b40 <_DoInit+0x98>)
 8005ab0:	607b      	str	r3, [r7, #4]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2203      	movs	r2, #3
 8005ab6:	611a      	str	r2, [r3, #16]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2203      	movs	r2, #3
 8005abc:	615a      	str	r2, [r3, #20]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a20      	ldr	r2, [pc, #128]	; (8005b44 <_DoInit+0x9c>)
 8005ac2:	619a      	str	r2, [r3, #24]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a20      	ldr	r2, [pc, #128]	; (8005b48 <_DoInit+0xa0>)
 8005ac8:	61da      	str	r2, [r3, #28]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ad0:	621a      	str	r2, [r3, #32]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	629a      	str	r2, [r3, #40]	; 0x28
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	625a      	str	r2, [r3, #36]	; 0x24
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	62da      	str	r2, [r3, #44]	; 0x2c
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a17      	ldr	r2, [pc, #92]	; (8005b44 <_DoInit+0x9c>)
 8005ae8:	661a      	str	r2, [r3, #96]	; 0x60
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a17      	ldr	r2, [pc, #92]	; (8005b4c <_DoInit+0xa4>)
 8005aee:	665a      	str	r2, [r3, #100]	; 0x64
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2210      	movs	r2, #16
 8005af4:	669a      	str	r2, [r3, #104]	; 0x68
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	671a      	str	r2, [r3, #112]	; 0x70
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2200      	movs	r2, #0
 8005b00:	66da      	str	r2, [r3, #108]	; 0x6c
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	675a      	str	r2, [r3, #116]	; 0x74
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	3307      	adds	r3, #7
 8005b0c:	4a10      	ldr	r2, [pc, #64]	; (8005b50 <_DoInit+0xa8>)
 8005b0e:	6810      	ldr	r0, [r2, #0]
 8005b10:	6018      	str	r0, [r3, #0]
 8005b12:	f3bf 8f5f 	dmb	sy
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a0e      	ldr	r2, [pc, #56]	; (8005b54 <_DoInit+0xac>)
 8005b1a:	6810      	ldr	r0, [r2, #0]
 8005b1c:	6018      	str	r0, [r3, #0]
 8005b1e:	8891      	ldrh	r1, [r2, #4]
 8005b20:	7992      	ldrb	r2, [r2, #6]
 8005b22:	8099      	strh	r1, [r3, #4]
 8005b24:	719a      	strb	r2, [r3, #6]
 8005b26:	f3bf 8f5f 	dmb	sy
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2220      	movs	r2, #32
 8005b2e:	719a      	strb	r2, [r3, #6]
 8005b30:	f3bf 8f5f 	dmb	sy
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr
 8005b40:	2001a880 	.word	0x2001a880
 8005b44:	080073f4 	.word	0x080073f4
 8005b48:	20019244 	.word	0x20019244
 8005b4c:	20019644 	.word	0x20019644
 8005b50:	08007400 	.word	0x08007400
 8005b54:	08007404 	.word	0x08007404

08005b58 <SEGGER_RTT_ReadNoLock>:
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b08c      	sub	sp, #48	; 0x30
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	60b9      	str	r1, [r7, #8]
 8005b62:	607a      	str	r2, [r7, #4]
 8005b64:	4b3e      	ldr	r3, [pc, #248]	; (8005c60 <SEGGER_RTT_ReadNoLock+0x108>)
 8005b66:	623b      	str	r3, [r7, #32]
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	781b      	ldrb	r3, [r3, #0]
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <SEGGER_RTT_ReadNoLock+0x1e>
 8005b72:	f7ff ff99 	bl	8005aa8 <_DoInit>
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	005b      	lsls	r3, r3, #1
 8005b7c:	4413      	add	r3, r2
 8005b7e:	00db      	lsls	r3, r3, #3
 8005b80:	3360      	adds	r3, #96	; 0x60
 8005b82:	4a37      	ldr	r2, [pc, #220]	; (8005c60 <SEGGER_RTT_ReadNoLock+0x108>)
 8005b84:	4413      	add	r3, r2
 8005b86:	61fb      	str	r3, [r7, #28]
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	691b      	ldr	r3, [r3, #16]
 8005b90:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	61bb      	str	r3, [r7, #24]
 8005b98:	2300      	movs	r3, #0
 8005b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d92b      	bls.n	8005bfc <SEGGER_RTT_ReadNoLock+0xa4>
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	689a      	ldr	r2, [r3, #8]
 8005ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	617b      	str	r3, [r7, #20]
 8005bae:	697a      	ldr	r2, [r7, #20]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	bf28      	it	cs
 8005bb6:	4613      	movcs	r3, r2
 8005bb8:	617b      	str	r3, [r7, #20]
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	685a      	ldr	r2, [r3, #4]
 8005bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc0:	4413      	add	r3, r2
 8005bc2:	613b      	str	r3, [r7, #16]
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	6939      	ldr	r1, [r7, #16]
 8005bc8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005bca:	f001 fb48 	bl	800725e <memcpy>
 8005bce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	4413      	add	r3, r2
 8005bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	607b      	str	r3, [r7, #4]
 8005be6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	4413      	add	r3, r2
 8005bec:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d101      	bne.n	8005bfc <SEGGER_RTT_ReadNoLock+0xa4>
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bfc:	69ba      	ldr	r2, [r7, #24]
 8005bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	617b      	str	r3, [r7, #20]
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	bf28      	it	cs
 8005c0c:	4613      	movcs	r3, r2
 8005c0e:	617b      	str	r3, [r7, #20]
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d019      	beq.n	8005c4a <SEGGER_RTT_ReadNoLock+0xf2>
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	685a      	ldr	r2, [r3, #4]
 8005c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c1c:	4413      	add	r3, r2
 8005c1e:	613b      	str	r3, [r7, #16]
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	6939      	ldr	r1, [r7, #16]
 8005c24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005c26:	f001 fb1a 	bl	800725e <memcpy>
 8005c2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	4413      	add	r3, r2
 8005c30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	4413      	add	r3, r2
 8005c38:	627b      	str	r3, [r7, #36]	; 0x24
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	607b      	str	r3, [r7, #4]
 8005c42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	4413      	add	r3, r2
 8005c48:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d002      	beq.n	8005c56 <SEGGER_RTT_ReadNoLock+0xfe>
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c54:	611a      	str	r2, [r3, #16]
 8005c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3730      	adds	r7, #48	; 0x30
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}
 8005c60:	2001a880 	.word	0x2001a880

08005c64 <SEGGER_RTT_AllocUpBuffer>:
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b088      	sub	sp, #32
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	607a      	str	r2, [r7, #4]
 8005c70:	603b      	str	r3, [r7, #0]
 8005c72:	4b3d      	ldr	r3, [pc, #244]	; (8005d68 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005c74:	61bb      	str	r3, [r7, #24]
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	781b      	ldrb	r3, [r3, #0]
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d101      	bne.n	8005c84 <SEGGER_RTT_AllocUpBuffer+0x20>
 8005c80:	f7ff ff12 	bl	8005aa8 <_DoInit>
 8005c84:	f3ef 8311 	mrs	r3, BASEPRI
 8005c88:	f04f 0120 	mov.w	r1, #32
 8005c8c:	f381 8811 	msr	BASEPRI, r1
 8005c90:	617b      	str	r3, [r7, #20]
 8005c92:	4b35      	ldr	r3, [pc, #212]	; (8005d68 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005c94:	613b      	str	r3, [r7, #16]
 8005c96:	2300      	movs	r3, #0
 8005c98:	61fb      	str	r3, [r7, #28]
 8005c9a:	6939      	ldr	r1, [r7, #16]
 8005c9c:	69fb      	ldr	r3, [r7, #28]
 8005c9e:	1c5a      	adds	r2, r3, #1
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	005b      	lsls	r3, r3, #1
 8005ca4:	4413      	add	r3, r2
 8005ca6:	00db      	lsls	r3, r3, #3
 8005ca8:	440b      	add	r3, r1
 8005caa:	3304      	adds	r3, #4
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d008      	beq.n	8005cc4 <SEGGER_RTT_AllocUpBuffer+0x60>
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	3301      	adds	r3, #1
 8005cb6:	61fb      	str	r3, [r7, #28]
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	69fa      	ldr	r2, [r7, #28]
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	dbeb      	blt.n	8005c9a <SEGGER_RTT_AllocUpBuffer+0x36>
 8005cc2:	e000      	b.n	8005cc6 <SEGGER_RTT_AllocUpBuffer+0x62>
 8005cc4:	bf00      	nop
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	69fa      	ldr	r2, [r7, #28]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	da3f      	bge.n	8005d50 <SEGGER_RTT_AllocUpBuffer+0xec>
 8005cd0:	6939      	ldr	r1, [r7, #16]
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	1c5a      	adds	r2, r3, #1
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	005b      	lsls	r3, r3, #1
 8005cda:	4413      	add	r3, r2
 8005cdc:	00db      	lsls	r3, r3, #3
 8005cde:	440b      	add	r3, r1
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	601a      	str	r2, [r3, #0]
 8005ce4:	6939      	ldr	r1, [r7, #16]
 8005ce6:	69fb      	ldr	r3, [r7, #28]
 8005ce8:	1c5a      	adds	r2, r3, #1
 8005cea:	4613      	mov	r3, r2
 8005cec:	005b      	lsls	r3, r3, #1
 8005cee:	4413      	add	r3, r2
 8005cf0:	00db      	lsls	r3, r3, #3
 8005cf2:	440b      	add	r3, r1
 8005cf4:	3304      	adds	r3, #4
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	601a      	str	r2, [r3, #0]
 8005cfa:	6939      	ldr	r1, [r7, #16]
 8005cfc:	69fa      	ldr	r2, [r7, #28]
 8005cfe:	4613      	mov	r3, r2
 8005d00:	005b      	lsls	r3, r3, #1
 8005d02:	4413      	add	r3, r2
 8005d04:	00db      	lsls	r3, r3, #3
 8005d06:	440b      	add	r3, r1
 8005d08:	3320      	adds	r3, #32
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	601a      	str	r2, [r3, #0]
 8005d0e:	6939      	ldr	r1, [r7, #16]
 8005d10:	69fa      	ldr	r2, [r7, #28]
 8005d12:	4613      	mov	r3, r2
 8005d14:	005b      	lsls	r3, r3, #1
 8005d16:	4413      	add	r3, r2
 8005d18:	00db      	lsls	r3, r3, #3
 8005d1a:	440b      	add	r3, r1
 8005d1c:	3328      	adds	r3, #40	; 0x28
 8005d1e:	2200      	movs	r2, #0
 8005d20:	601a      	str	r2, [r3, #0]
 8005d22:	6939      	ldr	r1, [r7, #16]
 8005d24:	69fa      	ldr	r2, [r7, #28]
 8005d26:	4613      	mov	r3, r2
 8005d28:	005b      	lsls	r3, r3, #1
 8005d2a:	4413      	add	r3, r2
 8005d2c:	00db      	lsls	r3, r3, #3
 8005d2e:	440b      	add	r3, r1
 8005d30:	3324      	adds	r3, #36	; 0x24
 8005d32:	2200      	movs	r2, #0
 8005d34:	601a      	str	r2, [r3, #0]
 8005d36:	6939      	ldr	r1, [r7, #16]
 8005d38:	69fa      	ldr	r2, [r7, #28]
 8005d3a:	4613      	mov	r3, r2
 8005d3c:	005b      	lsls	r3, r3, #1
 8005d3e:	4413      	add	r3, r2
 8005d40:	00db      	lsls	r3, r3, #3
 8005d42:	440b      	add	r3, r1
 8005d44:	332c      	adds	r3, #44	; 0x2c
 8005d46:	683a      	ldr	r2, [r7, #0]
 8005d48:	601a      	str	r2, [r3, #0]
 8005d4a:	f3bf 8f5f 	dmb	sy
 8005d4e:	e002      	b.n	8005d56 <SEGGER_RTT_AllocUpBuffer+0xf2>
 8005d50:	f04f 33ff 	mov.w	r3, #4294967295
 8005d54:	61fb      	str	r3, [r7, #28]
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	f383 8811 	msr	BASEPRI, r3
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3720      	adds	r7, #32
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	2001a880 	.word	0x2001a880

08005d6c <SEGGER_RTT_ConfigDownBuffer>:
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b08a      	sub	sp, #40	; 0x28
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	60f8      	str	r0, [r7, #12]
 8005d74:	60b9      	str	r1, [r7, #8]
 8005d76:	607a      	str	r2, [r7, #4]
 8005d78:	603b      	str	r3, [r7, #0]
 8005d7a:	4b21      	ldr	r3, [pc, #132]	; (8005e00 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005d7c:	623b      	str	r3, [r7, #32]
 8005d7e:	6a3b      	ldr	r3, [r7, #32]
 8005d80:	781b      	ldrb	r3, [r3, #0]
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d101      	bne.n	8005d8c <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005d88:	f7ff fe8e 	bl	8005aa8 <_DoInit>
 8005d8c:	4b1c      	ldr	r3, [pc, #112]	; (8005e00 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005d8e:	61fb      	str	r3, [r7, #28]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d82c      	bhi.n	8005df0 <SEGGER_RTT_ConfigDownBuffer+0x84>
 8005d96:	f3ef 8311 	mrs	r3, BASEPRI
 8005d9a:	f04f 0120 	mov.w	r1, #32
 8005d9e:	f381 8811 	msr	BASEPRI, r1
 8005da2:	61bb      	str	r3, [r7, #24]
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	4613      	mov	r3, r2
 8005da8:	005b      	lsls	r3, r3, #1
 8005daa:	4413      	add	r3, r2
 8005dac:	00db      	lsls	r3, r3, #3
 8005dae:	3360      	adds	r3, #96	; 0x60
 8005db0:	69fa      	ldr	r2, [r7, #28]
 8005db2:	4413      	add	r3, r2
 8005db4:	617b      	str	r3, [r7, #20]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d00e      	beq.n	8005dda <SEGGER_RTT_ConfigDownBuffer+0x6e>
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	68ba      	ldr	r2, [r7, #8]
 8005dc0:	601a      	str	r2, [r3, #0]
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	605a      	str	r2, [r3, #4]
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	683a      	ldr	r2, [r7, #0]
 8005dcc:	609a      	str	r2, [r3, #8]
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	611a      	str	r2, [r3, #16]
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	60da      	str	r2, [r3, #12]
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dde:	615a      	str	r2, [r3, #20]
 8005de0:	f3bf 8f5f 	dmb	sy
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	f383 8811 	msr	BASEPRI, r3
 8005dea:	2300      	movs	r3, #0
 8005dec:	627b      	str	r3, [r7, #36]	; 0x24
 8005dee:	e002      	b.n	8005df6 <SEGGER_RTT_ConfigDownBuffer+0x8a>
 8005df0:	f04f 33ff 	mov.w	r3, #4294967295
 8005df4:	627b      	str	r3, [r7, #36]	; 0x24
 8005df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3728      	adds	r7, #40	; 0x28
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}
 8005e00:	2001a880 	.word	0x2001a880

08005e04 <_EncodeStr>:
 8005e04:	b480      	push	{r7}
 8005e06:	b087      	sub	sp, #28
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	60f8      	str	r0, [r7, #12]
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	607a      	str	r2, [r7, #4]
 8005e10:	2300      	movs	r3, #0
 8005e12:	613b      	str	r3, [r7, #16]
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00f      	beq.n	8005e3a <_EncodeStr+0x36>
 8005e1a:	e002      	b.n	8005e22 <_EncodeStr+0x1e>
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	3301      	adds	r3, #1
 8005e20:	613b      	str	r3, [r7, #16]
 8005e22:	68ba      	ldr	r2, [r7, #8]
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	4413      	add	r3, r2
 8005e28:	781b      	ldrb	r3, [r3, #0]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d1f6      	bne.n	8005e1c <_EncodeStr+0x18>
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d901      	bls.n	8005e3a <_EncodeStr+0x36>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	613b      	str	r3, [r7, #16]
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	2bfe      	cmp	r3, #254	; 0xfe
 8005e3e:	d806      	bhi.n	8005e4e <_EncodeStr+0x4a>
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	1c5a      	adds	r2, r3, #1
 8005e44:	60fa      	str	r2, [r7, #12]
 8005e46:	693a      	ldr	r2, [r7, #16]
 8005e48:	b2d2      	uxtb	r2, r2
 8005e4a:	701a      	strb	r2, [r3, #0]
 8005e4c:	e011      	b.n	8005e72 <_EncodeStr+0x6e>
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	1c5a      	adds	r2, r3, #1
 8005e52:	60fa      	str	r2, [r7, #12]
 8005e54:	22ff      	movs	r2, #255	; 0xff
 8005e56:	701a      	strb	r2, [r3, #0]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	1c5a      	adds	r2, r3, #1
 8005e5c:	60fa      	str	r2, [r7, #12]
 8005e5e:	693a      	ldr	r2, [r7, #16]
 8005e60:	b2d2      	uxtb	r2, r2
 8005e62:	701a      	strb	r2, [r3, #0]
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	0a19      	lsrs	r1, r3, #8
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	1c5a      	adds	r2, r3, #1
 8005e6c:	60fa      	str	r2, [r7, #12]
 8005e6e:	b2ca      	uxtb	r2, r1
 8005e70:	701a      	strb	r2, [r3, #0]
 8005e72:	2300      	movs	r3, #0
 8005e74:	617b      	str	r3, [r7, #20]
 8005e76:	e00a      	b.n	8005e8e <_EncodeStr+0x8a>
 8005e78:	68ba      	ldr	r2, [r7, #8]
 8005e7a:	1c53      	adds	r3, r2, #1
 8005e7c:	60bb      	str	r3, [r7, #8]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	1c59      	adds	r1, r3, #1
 8005e82:	60f9      	str	r1, [r7, #12]
 8005e84:	7812      	ldrb	r2, [r2, #0]
 8005e86:	701a      	strb	r2, [r3, #0]
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	617b      	str	r3, [r7, #20]
 8005e8e:	697a      	ldr	r2, [r7, #20]
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d3f0      	bcc.n	8005e78 <_EncodeStr+0x74>
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	4618      	mov	r0, r3
 8005e9a:	371c      	adds	r7, #28
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <_PreparePacket>:
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	3304      	adds	r3, #4
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	370c      	adds	r7, #12
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <_HandleIncomingPacket>:
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b082      	sub	sp, #8
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	4b33      	ldr	r3, [pc, #204]	; (8005f90 <_HandleIncomingPacket+0xd4>)
 8005ec4:	7e1b      	ldrb	r3, [r3, #24]
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	1cfb      	adds	r3, r7, #3
 8005eca:	2201      	movs	r2, #1
 8005ecc:	4619      	mov	r1, r3
 8005ece:	f7ff fe43 	bl	8005b58 <SEGGER_RTT_ReadNoLock>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	607b      	str	r3, [r7, #4]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	dd4d      	ble.n	8005f78 <_HandleIncomingPacket+0xbc>
 8005edc:	78fb      	ldrb	r3, [r7, #3]
 8005ede:	2b05      	cmp	r3, #5
 8005ee0:	d022      	beq.n	8005f28 <_HandleIncomingPacket+0x6c>
 8005ee2:	2b05      	cmp	r3, #5
 8005ee4:	dc0b      	bgt.n	8005efe <_HandleIncomingPacket+0x42>
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	d015      	beq.n	8005f16 <_HandleIncomingPacket+0x5a>
 8005eea:	2b02      	cmp	r3, #2
 8005eec:	dc02      	bgt.n	8005ef4 <_HandleIncomingPacket+0x38>
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d00e      	beq.n	8005f10 <_HandleIncomingPacket+0x54>
 8005ef2:	e034      	b.n	8005f5e <_HandleIncomingPacket+0xa2>
 8005ef4:	2b03      	cmp	r3, #3
 8005ef6:	d011      	beq.n	8005f1c <_HandleIncomingPacket+0x60>
 8005ef8:	2b04      	cmp	r3, #4
 8005efa:	d012      	beq.n	8005f22 <_HandleIncomingPacket+0x66>
 8005efc:	e02f      	b.n	8005f5e <_HandleIncomingPacket+0xa2>
 8005efe:	2b07      	cmp	r3, #7
 8005f00:	d018      	beq.n	8005f34 <_HandleIncomingPacket+0x78>
 8005f02:	2b07      	cmp	r3, #7
 8005f04:	db13      	blt.n	8005f2e <_HandleIncomingPacket+0x72>
 8005f06:	2b7f      	cmp	r3, #127	; 0x7f
 8005f08:	d038      	beq.n	8005f7c <_HandleIncomingPacket+0xc0>
 8005f0a:	2b80      	cmp	r3, #128	; 0x80
 8005f0c:	d015      	beq.n	8005f3a <_HandleIncomingPacket+0x7e>
 8005f0e:	e026      	b.n	8005f5e <_HandleIncomingPacket+0xa2>
 8005f10:	f000 fba8 	bl	8006664 <SEGGER_SYSVIEW_Start>
 8005f14:	e037      	b.n	8005f86 <_HandleIncomingPacket+0xca>
 8005f16:	f000 fc5f 	bl	80067d8 <SEGGER_SYSVIEW_Stop>
 8005f1a:	e034      	b.n	8005f86 <_HandleIncomingPacket+0xca>
 8005f1c:	f000 fe38 	bl	8006b90 <SEGGER_SYSVIEW_RecordSystime>
 8005f20:	e031      	b.n	8005f86 <_HandleIncomingPacket+0xca>
 8005f22:	f000 fdfd 	bl	8006b20 <SEGGER_SYSVIEW_SendTaskList>
 8005f26:	e02e      	b.n	8005f86 <_HandleIncomingPacket+0xca>
 8005f28:	f000 fc7c 	bl	8006824 <SEGGER_SYSVIEW_GetSysDesc>
 8005f2c:	e02b      	b.n	8005f86 <_HandleIncomingPacket+0xca>
 8005f2e:	f001 f8c9 	bl	80070c4 <SEGGER_SYSVIEW_SendNumModules>
 8005f32:	e028      	b.n	8005f86 <_HandleIncomingPacket+0xca>
 8005f34:	f001 f8a8 	bl	8007088 <SEGGER_SYSVIEW_SendModuleDescription>
 8005f38:	e025      	b.n	8005f86 <_HandleIncomingPacket+0xca>
 8005f3a:	4b15      	ldr	r3, [pc, #84]	; (8005f90 <_HandleIncomingPacket+0xd4>)
 8005f3c:	7e1b      	ldrb	r3, [r3, #24]
 8005f3e:	4618      	mov	r0, r3
 8005f40:	1cfb      	adds	r3, r7, #3
 8005f42:	2201      	movs	r2, #1
 8005f44:	4619      	mov	r1, r3
 8005f46:	f7ff fe07 	bl	8005b58 <SEGGER_RTT_ReadNoLock>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	607b      	str	r3, [r7, #4]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	dd15      	ble.n	8005f80 <_HandleIncomingPacket+0xc4>
 8005f54:	78fb      	ldrb	r3, [r7, #3]
 8005f56:	4618      	mov	r0, r3
 8005f58:	f001 f816 	bl	8006f88 <SEGGER_SYSVIEW_SendModule>
 8005f5c:	e010      	b.n	8005f80 <_HandleIncomingPacket+0xc4>
 8005f5e:	78fb      	ldrb	r3, [r7, #3]
 8005f60:	b25b      	sxtb	r3, r3
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	da0e      	bge.n	8005f84 <_HandleIncomingPacket+0xc8>
 8005f66:	4b0a      	ldr	r3, [pc, #40]	; (8005f90 <_HandleIncomingPacket+0xd4>)
 8005f68:	7e1b      	ldrb	r3, [r3, #24]
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	1cfb      	adds	r3, r7, #3
 8005f6e:	2201      	movs	r2, #1
 8005f70:	4619      	mov	r1, r3
 8005f72:	f7ff fdf1 	bl	8005b58 <SEGGER_RTT_ReadNoLock>
 8005f76:	e005      	b.n	8005f84 <_HandleIncomingPacket+0xc8>
 8005f78:	bf00      	nop
 8005f7a:	e004      	b.n	8005f86 <_HandleIncomingPacket+0xca>
 8005f7c:	bf00      	nop
 8005f7e:	e002      	b.n	8005f86 <_HandleIncomingPacket+0xca>
 8005f80:	bf00      	nop
 8005f82:	e000      	b.n	8005f86 <_HandleIncomingPacket+0xca>
 8005f84:	bf00      	nop
 8005f86:	bf00      	nop
 8005f88:	3708      	adds	r7, #8
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	2001a65c 	.word	0x2001a65c

08005f94 <_TrySendOverflowPacket>:
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b08c      	sub	sp, #48	; 0x30
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	713b      	strb	r3, [r7, #4]
 8005f9e:	1d3b      	adds	r3, r7, #4
 8005fa0:	3301      	adds	r3, #1
 8005fa2:	61fb      	str	r3, [r7, #28]
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fa8:	4b31      	ldr	r3, [pc, #196]	; (8006070 <_TrySendOverflowPacket+0xdc>)
 8005faa:	695b      	ldr	r3, [r3, #20]
 8005fac:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fae:	e00b      	b.n	8005fc8 <_TrySendOverflowPacket+0x34>
 8005fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fb2:	b2da      	uxtb	r2, r3
 8005fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fb6:	1c59      	adds	r1, r3, #1
 8005fb8:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005fba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fbe:	b2d2      	uxtb	r2, r2
 8005fc0:	701a      	strb	r2, [r3, #0]
 8005fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc4:	09db      	lsrs	r3, r3, #7
 8005fc6:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fca:	2b7f      	cmp	r3, #127	; 0x7f
 8005fcc:	d8f0      	bhi.n	8005fb0 <_TrySendOverflowPacket+0x1c>
 8005fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fd0:	1c5a      	adds	r2, r3, #1
 8005fd2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005fd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005fd6:	b2d2      	uxtb	r2, r2
 8005fd8:	701a      	strb	r2, [r3, #0]
 8005fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fdc:	61fb      	str	r3, [r7, #28]
 8005fde:	4b25      	ldr	r3, [pc, #148]	; (8006074 <_TrySendOverflowPacket+0xe0>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	61bb      	str	r3, [r7, #24]
 8005fe4:	4b22      	ldr	r3, [pc, #136]	; (8006070 <_TrySendOverflowPacket+0xdc>)
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	69ba      	ldr	r2, [r7, #24]
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	617b      	str	r3, [r7, #20]
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	627b      	str	r3, [r7, #36]	; 0x24
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	623b      	str	r3, [r7, #32]
 8005ff6:	e00b      	b.n	8006010 <_TrySendOverflowPacket+0x7c>
 8005ff8:	6a3b      	ldr	r3, [r7, #32]
 8005ffa:	b2da      	uxtb	r2, r3
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffe:	1c59      	adds	r1, r3, #1
 8006000:	6279      	str	r1, [r7, #36]	; 0x24
 8006002:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006006:	b2d2      	uxtb	r2, r2
 8006008:	701a      	strb	r2, [r3, #0]
 800600a:	6a3b      	ldr	r3, [r7, #32]
 800600c:	09db      	lsrs	r3, r3, #7
 800600e:	623b      	str	r3, [r7, #32]
 8006010:	6a3b      	ldr	r3, [r7, #32]
 8006012:	2b7f      	cmp	r3, #127	; 0x7f
 8006014:	d8f0      	bhi.n	8005ff8 <_TrySendOverflowPacket+0x64>
 8006016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006018:	1c5a      	adds	r2, r3, #1
 800601a:	627a      	str	r2, [r7, #36]	; 0x24
 800601c:	6a3a      	ldr	r2, [r7, #32]
 800601e:	b2d2      	uxtb	r2, r2
 8006020:	701a      	strb	r2, [r3, #0]
 8006022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006024:	61fb      	str	r3, [r7, #28]
 8006026:	4b12      	ldr	r3, [pc, #72]	; (8006070 <_TrySendOverflowPacket+0xdc>)
 8006028:	785b      	ldrb	r3, [r3, #1]
 800602a:	4618      	mov	r0, r3
 800602c:	69fa      	ldr	r2, [r7, #28]
 800602e:	1d3b      	adds	r3, r7, #4
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	461a      	mov	r2, r3
 8006034:	1d3b      	adds	r3, r7, #4
 8006036:	4619      	mov	r1, r3
 8006038:	f7fa f8ca 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800603c:	4603      	mov	r3, r0
 800603e:	613b      	str	r3, [r7, #16]
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d009      	beq.n	800605a <_TrySendOverflowPacket+0xc6>
 8006046:	4a0a      	ldr	r2, [pc, #40]	; (8006070 <_TrySendOverflowPacket+0xdc>)
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	60d3      	str	r3, [r2, #12]
 800604c:	4b08      	ldr	r3, [pc, #32]	; (8006070 <_TrySendOverflowPacket+0xdc>)
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	3b01      	subs	r3, #1
 8006052:	b2da      	uxtb	r2, r3
 8006054:	4b06      	ldr	r3, [pc, #24]	; (8006070 <_TrySendOverflowPacket+0xdc>)
 8006056:	701a      	strb	r2, [r3, #0]
 8006058:	e004      	b.n	8006064 <_TrySendOverflowPacket+0xd0>
 800605a:	4b05      	ldr	r3, [pc, #20]	; (8006070 <_TrySendOverflowPacket+0xdc>)
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	3301      	adds	r3, #1
 8006060:	4a03      	ldr	r2, [pc, #12]	; (8006070 <_TrySendOverflowPacket+0xdc>)
 8006062:	6153      	str	r3, [r2, #20]
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	4618      	mov	r0, r3
 8006068:	3730      	adds	r7, #48	; 0x30
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	2001a65c 	.word	0x2001a65c
 8006074:	e0001004 	.word	0xe0001004

08006078 <_SendPacket>:
 8006078:	b580      	push	{r7, lr}
 800607a:	b08a      	sub	sp, #40	; 0x28
 800607c:	af00      	add	r7, sp, #0
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	607a      	str	r2, [r7, #4]
 8006084:	4b6c      	ldr	r3, [pc, #432]	; (8006238 <_SendPacket+0x1c0>)
 8006086:	781b      	ldrb	r3, [r3, #0]
 8006088:	2b01      	cmp	r3, #1
 800608a:	d010      	beq.n	80060ae <_SendPacket+0x36>
 800608c:	4b6a      	ldr	r3, [pc, #424]	; (8006238 <_SendPacket+0x1c0>)
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	2b00      	cmp	r3, #0
 8006092:	f000 80a3 	beq.w	80061dc <_SendPacket+0x164>
 8006096:	4b68      	ldr	r3, [pc, #416]	; (8006238 <_SendPacket+0x1c0>)
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	2b02      	cmp	r3, #2
 800609c:	d109      	bne.n	80060b2 <_SendPacket+0x3a>
 800609e:	f7ff ff79 	bl	8005f94 <_TrySendOverflowPacket>
 80060a2:	4b65      	ldr	r3, [pc, #404]	; (8006238 <_SendPacket+0x1c0>)
 80060a4:	781b      	ldrb	r3, [r3, #0]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	f040 809a 	bne.w	80061e0 <_SendPacket+0x168>
 80060ac:	e001      	b.n	80060b2 <_SendPacket+0x3a>
 80060ae:	bf00      	nop
 80060b0:	e000      	b.n	80060b4 <_SendPacket+0x3c>
 80060b2:	bf00      	nop
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2b1f      	cmp	r3, #31
 80060b8:	d809      	bhi.n	80060ce <_SendPacket+0x56>
 80060ba:	4b5f      	ldr	r3, [pc, #380]	; (8006238 <_SendPacket+0x1c0>)
 80060bc:	69da      	ldr	r2, [r3, #28]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	fa22 f303 	lsr.w	r3, r2, r3
 80060c4:	f003 0301 	and.w	r3, r3, #1
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	f040 808b 	bne.w	80061e4 <_SendPacket+0x16c>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2b17      	cmp	r3, #23
 80060d2:	d807      	bhi.n	80060e4 <_SendPacket+0x6c>
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	3b01      	subs	r3, #1
 80060d8:	60fb      	str	r3, [r7, #12]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	b2da      	uxtb	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	701a      	strb	r2, [r3, #0]
 80060e2:	e03d      	b.n	8006160 <_SendPacket+0xe8>
 80060e4:	68ba      	ldr	r2, [r7, #8]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	61fb      	str	r3, [r7, #28]
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	2b7f      	cmp	r3, #127	; 0x7f
 80060f0:	d912      	bls.n	8006118 <_SendPacket+0xa0>
 80060f2:	69fb      	ldr	r3, [r7, #28]
 80060f4:	09da      	lsrs	r2, r3, #7
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	3b01      	subs	r3, #1
 80060fa:	60fb      	str	r3, [r7, #12]
 80060fc:	b2d2      	uxtb	r2, r2
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	701a      	strb	r2, [r3, #0]
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	b2db      	uxtb	r3, r3
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	3a01      	subs	r2, #1
 800610a:	60fa      	str	r2, [r7, #12]
 800610c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006110:	b2da      	uxtb	r2, r3
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	701a      	strb	r2, [r3, #0]
 8006116:	e006      	b.n	8006126 <_SendPacket+0xae>
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	3b01      	subs	r3, #1
 800611c:	60fb      	str	r3, [r7, #12]
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	b2da      	uxtb	r2, r3
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	701a      	strb	r2, [r3, #0]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2b7f      	cmp	r3, #127	; 0x7f
 800612a:	d912      	bls.n	8006152 <_SendPacket+0xda>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	09da      	lsrs	r2, r3, #7
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	3b01      	subs	r3, #1
 8006134:	60fb      	str	r3, [r7, #12]
 8006136:	b2d2      	uxtb	r2, r2
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	701a      	strb	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	b2db      	uxtb	r3, r3
 8006140:	68fa      	ldr	r2, [r7, #12]
 8006142:	3a01      	subs	r2, #1
 8006144:	60fa      	str	r2, [r7, #12]
 8006146:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800614a:	b2da      	uxtb	r2, r3
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	701a      	strb	r2, [r3, #0]
 8006150:	e006      	b.n	8006160 <_SendPacket+0xe8>
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	3b01      	subs	r3, #1
 8006156:	60fb      	str	r3, [r7, #12]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	b2da      	uxtb	r2, r3
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	701a      	strb	r2, [r3, #0]
 8006160:	4b36      	ldr	r3, [pc, #216]	; (800623c <_SendPacket+0x1c4>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	61bb      	str	r3, [r7, #24]
 8006166:	4b34      	ldr	r3, [pc, #208]	; (8006238 <_SendPacket+0x1c0>)
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	1ad3      	subs	r3, r2, r3
 800616e:	617b      	str	r3, [r7, #20]
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	627b      	str	r3, [r7, #36]	; 0x24
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	623b      	str	r3, [r7, #32]
 8006178:	e00b      	b.n	8006192 <_SendPacket+0x11a>
 800617a:	6a3b      	ldr	r3, [r7, #32]
 800617c:	b2da      	uxtb	r2, r3
 800617e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006180:	1c59      	adds	r1, r3, #1
 8006182:	6279      	str	r1, [r7, #36]	; 0x24
 8006184:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006188:	b2d2      	uxtb	r2, r2
 800618a:	701a      	strb	r2, [r3, #0]
 800618c:	6a3b      	ldr	r3, [r7, #32]
 800618e:	09db      	lsrs	r3, r3, #7
 8006190:	623b      	str	r3, [r7, #32]
 8006192:	6a3b      	ldr	r3, [r7, #32]
 8006194:	2b7f      	cmp	r3, #127	; 0x7f
 8006196:	d8f0      	bhi.n	800617a <_SendPacket+0x102>
 8006198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800619a:	1c5a      	adds	r2, r3, #1
 800619c:	627a      	str	r2, [r7, #36]	; 0x24
 800619e:	6a3a      	ldr	r2, [r7, #32]
 80061a0:	b2d2      	uxtb	r2, r2
 80061a2:	701a      	strb	r2, [r3, #0]
 80061a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a6:	60bb      	str	r3, [r7, #8]
 80061a8:	4b23      	ldr	r3, [pc, #140]	; (8006238 <_SendPacket+0x1c0>)
 80061aa:	785b      	ldrb	r3, [r3, #1]
 80061ac:	4618      	mov	r0, r3
 80061ae:	68ba      	ldr	r2, [r7, #8]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	1ad3      	subs	r3, r2, r3
 80061b4:	461a      	mov	r2, r3
 80061b6:	68f9      	ldr	r1, [r7, #12]
 80061b8:	f7fa f80a 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80061bc:	4603      	mov	r3, r0
 80061be:	613b      	str	r3, [r7, #16]
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d003      	beq.n	80061ce <_SendPacket+0x156>
 80061c6:	4a1c      	ldr	r2, [pc, #112]	; (8006238 <_SendPacket+0x1c0>)
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	60d3      	str	r3, [r2, #12]
 80061cc:	e00b      	b.n	80061e6 <_SendPacket+0x16e>
 80061ce:	4b1a      	ldr	r3, [pc, #104]	; (8006238 <_SendPacket+0x1c0>)
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	3301      	adds	r3, #1
 80061d4:	b2da      	uxtb	r2, r3
 80061d6:	4b18      	ldr	r3, [pc, #96]	; (8006238 <_SendPacket+0x1c0>)
 80061d8:	701a      	strb	r2, [r3, #0]
 80061da:	e004      	b.n	80061e6 <_SendPacket+0x16e>
 80061dc:	bf00      	nop
 80061de:	e002      	b.n	80061e6 <_SendPacket+0x16e>
 80061e0:	bf00      	nop
 80061e2:	e000      	b.n	80061e6 <_SendPacket+0x16e>
 80061e4:	bf00      	nop
 80061e6:	4b14      	ldr	r3, [pc, #80]	; (8006238 <_SendPacket+0x1c0>)
 80061e8:	7e1b      	ldrb	r3, [r3, #24]
 80061ea:	4619      	mov	r1, r3
 80061ec:	4a14      	ldr	r2, [pc, #80]	; (8006240 <_SendPacket+0x1c8>)
 80061ee:	460b      	mov	r3, r1
 80061f0:	005b      	lsls	r3, r3, #1
 80061f2:	440b      	add	r3, r1
 80061f4:	00db      	lsls	r3, r3, #3
 80061f6:	4413      	add	r3, r2
 80061f8:	336c      	adds	r3, #108	; 0x6c
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	4b0e      	ldr	r3, [pc, #56]	; (8006238 <_SendPacket+0x1c0>)
 80061fe:	7e1b      	ldrb	r3, [r3, #24]
 8006200:	4618      	mov	r0, r3
 8006202:	490f      	ldr	r1, [pc, #60]	; (8006240 <_SendPacket+0x1c8>)
 8006204:	4603      	mov	r3, r0
 8006206:	005b      	lsls	r3, r3, #1
 8006208:	4403      	add	r3, r0
 800620a:	00db      	lsls	r3, r3, #3
 800620c:	440b      	add	r3, r1
 800620e:	3370      	adds	r3, #112	; 0x70
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	429a      	cmp	r2, r3
 8006214:	d00b      	beq.n	800622e <_SendPacket+0x1b6>
 8006216:	4b08      	ldr	r3, [pc, #32]	; (8006238 <_SendPacket+0x1c0>)
 8006218:	789b      	ldrb	r3, [r3, #2]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d107      	bne.n	800622e <_SendPacket+0x1b6>
 800621e:	4b06      	ldr	r3, [pc, #24]	; (8006238 <_SendPacket+0x1c0>)
 8006220:	2201      	movs	r2, #1
 8006222:	709a      	strb	r2, [r3, #2]
 8006224:	f7ff fe4a 	bl	8005ebc <_HandleIncomingPacket>
 8006228:	4b03      	ldr	r3, [pc, #12]	; (8006238 <_SendPacket+0x1c0>)
 800622a:	2200      	movs	r2, #0
 800622c:	709a      	strb	r2, [r3, #2]
 800622e:	bf00      	nop
 8006230:	3728      	adds	r7, #40	; 0x28
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop
 8006238:	2001a65c 	.word	0x2001a65c
 800623c:	e0001004 	.word	0xe0001004
 8006240:	2001a880 	.word	0x2001a880

08006244 <SEGGER_SYSVIEW_Init>:
 8006244:	b580      	push	{r7, lr}
 8006246:	b086      	sub	sp, #24
 8006248:	af02      	add	r7, sp, #8
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
 8006250:	603b      	str	r3, [r7, #0]
 8006252:	2300      	movs	r3, #0
 8006254:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006258:	4917      	ldr	r1, [pc, #92]	; (80062b8 <SEGGER_SYSVIEW_Init+0x74>)
 800625a:	4818      	ldr	r0, [pc, #96]	; (80062bc <SEGGER_SYSVIEW_Init+0x78>)
 800625c:	f7ff fd02 	bl	8005c64 <SEGGER_RTT_AllocUpBuffer>
 8006260:	4603      	mov	r3, r0
 8006262:	b2da      	uxtb	r2, r3
 8006264:	4b16      	ldr	r3, [pc, #88]	; (80062c0 <SEGGER_SYSVIEW_Init+0x7c>)
 8006266:	705a      	strb	r2, [r3, #1]
 8006268:	4b15      	ldr	r3, [pc, #84]	; (80062c0 <SEGGER_SYSVIEW_Init+0x7c>)
 800626a:	785a      	ldrb	r2, [r3, #1]
 800626c:	4b14      	ldr	r3, [pc, #80]	; (80062c0 <SEGGER_SYSVIEW_Init+0x7c>)
 800626e:	761a      	strb	r2, [r3, #24]
 8006270:	4b13      	ldr	r3, [pc, #76]	; (80062c0 <SEGGER_SYSVIEW_Init+0x7c>)
 8006272:	7e1b      	ldrb	r3, [r3, #24]
 8006274:	4618      	mov	r0, r3
 8006276:	2300      	movs	r3, #0
 8006278:	9300      	str	r3, [sp, #0]
 800627a:	2308      	movs	r3, #8
 800627c:	4a11      	ldr	r2, [pc, #68]	; (80062c4 <SEGGER_SYSVIEW_Init+0x80>)
 800627e:	490f      	ldr	r1, [pc, #60]	; (80062bc <SEGGER_SYSVIEW_Init+0x78>)
 8006280:	f7ff fd74 	bl	8005d6c <SEGGER_RTT_ConfigDownBuffer>
 8006284:	4b0e      	ldr	r3, [pc, #56]	; (80062c0 <SEGGER_SYSVIEW_Init+0x7c>)
 8006286:	2200      	movs	r2, #0
 8006288:	611a      	str	r2, [r3, #16]
 800628a:	4b0f      	ldr	r3, [pc, #60]	; (80062c8 <SEGGER_SYSVIEW_Init+0x84>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a0c      	ldr	r2, [pc, #48]	; (80062c0 <SEGGER_SYSVIEW_Init+0x7c>)
 8006290:	60d3      	str	r3, [r2, #12]
 8006292:	4a0b      	ldr	r2, [pc, #44]	; (80062c0 <SEGGER_SYSVIEW_Init+0x7c>)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6213      	str	r3, [r2, #32]
 8006298:	4a09      	ldr	r2, [pc, #36]	; (80062c0 <SEGGER_SYSVIEW_Init+0x7c>)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	6053      	str	r3, [r2, #4]
 800629e:	4a08      	ldr	r2, [pc, #32]	; (80062c0 <SEGGER_SYSVIEW_Init+0x7c>)
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	6093      	str	r3, [r2, #8]
 80062a4:	4a06      	ldr	r2, [pc, #24]	; (80062c0 <SEGGER_SYSVIEW_Init+0x7c>)
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	6253      	str	r3, [r2, #36]	; 0x24
 80062aa:	4b05      	ldr	r3, [pc, #20]	; (80062c0 <SEGGER_SYSVIEW_Init+0x7c>)
 80062ac:	2200      	movs	r2, #0
 80062ae:	701a      	strb	r2, [r3, #0]
 80062b0:	bf00      	nop
 80062b2:	3710      	adds	r7, #16
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	20019654 	.word	0x20019654
 80062bc:	0800740c 	.word	0x0800740c
 80062c0:	2001a65c 	.word	0x2001a65c
 80062c4:	2001a654 	.word	0x2001a654
 80062c8:	e0001004 	.word	0xe0001004

080062cc <SEGGER_SYSVIEW_SetRAMBase>:
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	4a04      	ldr	r2, [pc, #16]	; (80062e8 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6113      	str	r3, [r2, #16]
 80062da:	bf00      	nop
 80062dc:	370c      	adds	r7, #12
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop
 80062e8:	2001a65c 	.word	0x2001a65c

080062ec <SEGGER_SYSVIEW_RecordVoid>:
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	f3ef 8311 	mrs	r3, BASEPRI
 80062f8:	f04f 0120 	mov.w	r1, #32
 80062fc:	f381 8811 	msr	BASEPRI, r1
 8006300:	60fb      	str	r3, [r7, #12]
 8006302:	4808      	ldr	r0, [pc, #32]	; (8006324 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8006304:	f7ff fdce 	bl	8005ea4 <_PreparePacket>
 8006308:	60b8      	str	r0, [r7, #8]
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	68b9      	ldr	r1, [r7, #8]
 800630e:	68b8      	ldr	r0, [r7, #8]
 8006310:	f7ff feb2 	bl	8006078 <_SendPacket>
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f383 8811 	msr	BASEPRI, r3
 800631a:	bf00      	nop
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
 8006322:	bf00      	nop
 8006324:	2001a68c 	.word	0x2001a68c

08006328 <SEGGER_SYSVIEW_RecordU32>:
 8006328:	b580      	push	{r7, lr}
 800632a:	b088      	sub	sp, #32
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	6039      	str	r1, [r7, #0]
 8006332:	f3ef 8311 	mrs	r3, BASEPRI
 8006336:	f04f 0120 	mov.w	r1, #32
 800633a:	f381 8811 	msr	BASEPRI, r1
 800633e:	617b      	str	r3, [r7, #20]
 8006340:	4816      	ldr	r0, [pc, #88]	; (800639c <SEGGER_SYSVIEW_RecordU32+0x74>)
 8006342:	f7ff fdaf 	bl	8005ea4 <_PreparePacket>
 8006346:	6138      	str	r0, [r7, #16]
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	60fb      	str	r3, [r7, #12]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	61fb      	str	r3, [r7, #28]
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	61bb      	str	r3, [r7, #24]
 8006354:	e00b      	b.n	800636e <SEGGER_SYSVIEW_RecordU32+0x46>
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	b2da      	uxtb	r2, r3
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	1c59      	adds	r1, r3, #1
 800635e:	61f9      	str	r1, [r7, #28]
 8006360:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006364:	b2d2      	uxtb	r2, r2
 8006366:	701a      	strb	r2, [r3, #0]
 8006368:	69bb      	ldr	r3, [r7, #24]
 800636a:	09db      	lsrs	r3, r3, #7
 800636c:	61bb      	str	r3, [r7, #24]
 800636e:	69bb      	ldr	r3, [r7, #24]
 8006370:	2b7f      	cmp	r3, #127	; 0x7f
 8006372:	d8f0      	bhi.n	8006356 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8006374:	69fb      	ldr	r3, [r7, #28]
 8006376:	1c5a      	adds	r2, r3, #1
 8006378:	61fa      	str	r2, [r7, #28]
 800637a:	69ba      	ldr	r2, [r7, #24]
 800637c:	b2d2      	uxtb	r2, r2
 800637e:	701a      	strb	r2, [r3, #0]
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	60fb      	str	r3, [r7, #12]
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	68f9      	ldr	r1, [r7, #12]
 8006388:	6938      	ldr	r0, [r7, #16]
 800638a:	f7ff fe75 	bl	8006078 <_SendPacket>
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f383 8811 	msr	BASEPRI, r3
 8006394:	bf00      	nop
 8006396:	3720      	adds	r7, #32
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	2001a68c 	.word	0x2001a68c

080063a0 <SEGGER_SYSVIEW_RecordU32x2>:
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b08c      	sub	sp, #48	; 0x30
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	60f8      	str	r0, [r7, #12]
 80063a8:	60b9      	str	r1, [r7, #8]
 80063aa:	607a      	str	r2, [r7, #4]
 80063ac:	f3ef 8311 	mrs	r3, BASEPRI
 80063b0:	f04f 0120 	mov.w	r1, #32
 80063b4:	f381 8811 	msr	BASEPRI, r1
 80063b8:	61fb      	str	r3, [r7, #28]
 80063ba:	4825      	ldr	r0, [pc, #148]	; (8006450 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80063bc:	f7ff fd72 	bl	8005ea4 <_PreparePacket>
 80063c0:	61b8      	str	r0, [r7, #24]
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	617b      	str	r3, [r7, #20]
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80063ce:	e00b      	b.n	80063e8 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80063d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d2:	b2da      	uxtb	r2, r3
 80063d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063d6:	1c59      	adds	r1, r3, #1
 80063d8:	62f9      	str	r1, [r7, #44]	; 0x2c
 80063da:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063de:	b2d2      	uxtb	r2, r2
 80063e0:	701a      	strb	r2, [r3, #0]
 80063e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063e4:	09db      	lsrs	r3, r3, #7
 80063e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80063e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ea:	2b7f      	cmp	r3, #127	; 0x7f
 80063ec:	d8f0      	bhi.n	80063d0 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80063ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063f0:	1c5a      	adds	r2, r3, #1
 80063f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80063f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063f6:	b2d2      	uxtb	r2, r2
 80063f8:	701a      	strb	r2, [r3, #0]
 80063fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063fc:	617b      	str	r3, [r7, #20]
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	627b      	str	r3, [r7, #36]	; 0x24
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	623b      	str	r3, [r7, #32]
 8006406:	e00b      	b.n	8006420 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006408:	6a3b      	ldr	r3, [r7, #32]
 800640a:	b2da      	uxtb	r2, r3
 800640c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800640e:	1c59      	adds	r1, r3, #1
 8006410:	6279      	str	r1, [r7, #36]	; 0x24
 8006412:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006416:	b2d2      	uxtb	r2, r2
 8006418:	701a      	strb	r2, [r3, #0]
 800641a:	6a3b      	ldr	r3, [r7, #32]
 800641c:	09db      	lsrs	r3, r3, #7
 800641e:	623b      	str	r3, [r7, #32]
 8006420:	6a3b      	ldr	r3, [r7, #32]
 8006422:	2b7f      	cmp	r3, #127	; 0x7f
 8006424:	d8f0      	bhi.n	8006408 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8006426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006428:	1c5a      	adds	r2, r3, #1
 800642a:	627a      	str	r2, [r7, #36]	; 0x24
 800642c:	6a3a      	ldr	r2, [r7, #32]
 800642e:	b2d2      	uxtb	r2, r2
 8006430:	701a      	strb	r2, [r3, #0]
 8006432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006434:	617b      	str	r3, [r7, #20]
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	6979      	ldr	r1, [r7, #20]
 800643a:	69b8      	ldr	r0, [r7, #24]
 800643c:	f7ff fe1c 	bl	8006078 <_SendPacket>
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	f383 8811 	msr	BASEPRI, r3
 8006446:	bf00      	nop
 8006448:	3730      	adds	r7, #48	; 0x30
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	2001a68c 	.word	0x2001a68c

08006454 <SEGGER_SYSVIEW_RecordU32x3>:
 8006454:	b580      	push	{r7, lr}
 8006456:	b08e      	sub	sp, #56	; 0x38
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	607a      	str	r2, [r7, #4]
 8006460:	603b      	str	r3, [r7, #0]
 8006462:	f3ef 8311 	mrs	r3, BASEPRI
 8006466:	f04f 0120 	mov.w	r1, #32
 800646a:	f381 8811 	msr	BASEPRI, r1
 800646e:	61fb      	str	r3, [r7, #28]
 8006470:	4832      	ldr	r0, [pc, #200]	; (800653c <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8006472:	f7ff fd17 	bl	8005ea4 <_PreparePacket>
 8006476:	61b8      	str	r0, [r7, #24]
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	617b      	str	r3, [r7, #20]
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	637b      	str	r3, [r7, #52]	; 0x34
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	633b      	str	r3, [r7, #48]	; 0x30
 8006484:	e00b      	b.n	800649e <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8006486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006488:	b2da      	uxtb	r2, r3
 800648a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800648c:	1c59      	adds	r1, r3, #1
 800648e:	6379      	str	r1, [r7, #52]	; 0x34
 8006490:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006494:	b2d2      	uxtb	r2, r2
 8006496:	701a      	strb	r2, [r3, #0]
 8006498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649a:	09db      	lsrs	r3, r3, #7
 800649c:	633b      	str	r3, [r7, #48]	; 0x30
 800649e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a0:	2b7f      	cmp	r3, #127	; 0x7f
 80064a2:	d8f0      	bhi.n	8006486 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80064a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064a6:	1c5a      	adds	r2, r3, #1
 80064a8:	637a      	str	r2, [r7, #52]	; 0x34
 80064aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064ac:	b2d2      	uxtb	r2, r2
 80064ae:	701a      	strb	r2, [r3, #0]
 80064b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b2:	617b      	str	r3, [r7, #20]
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80064bc:	e00b      	b.n	80064d6 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80064be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c0:	b2da      	uxtb	r2, r3
 80064c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064c4:	1c59      	adds	r1, r3, #1
 80064c6:	62f9      	str	r1, [r7, #44]	; 0x2c
 80064c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064cc:	b2d2      	uxtb	r2, r2
 80064ce:	701a      	strb	r2, [r3, #0]
 80064d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d2:	09db      	lsrs	r3, r3, #7
 80064d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80064d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d8:	2b7f      	cmp	r3, #127	; 0x7f
 80064da:	d8f0      	bhi.n	80064be <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 80064dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064de:	1c5a      	adds	r2, r3, #1
 80064e0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80064e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064e4:	b2d2      	uxtb	r2, r2
 80064e6:	701a      	strb	r2, [r3, #0]
 80064e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ea:	617b      	str	r3, [r7, #20]
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	627b      	str	r3, [r7, #36]	; 0x24
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	623b      	str	r3, [r7, #32]
 80064f4:	e00b      	b.n	800650e <SEGGER_SYSVIEW_RecordU32x3+0xba>
 80064f6:	6a3b      	ldr	r3, [r7, #32]
 80064f8:	b2da      	uxtb	r2, r3
 80064fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064fc:	1c59      	adds	r1, r3, #1
 80064fe:	6279      	str	r1, [r7, #36]	; 0x24
 8006500:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006504:	b2d2      	uxtb	r2, r2
 8006506:	701a      	strb	r2, [r3, #0]
 8006508:	6a3b      	ldr	r3, [r7, #32]
 800650a:	09db      	lsrs	r3, r3, #7
 800650c:	623b      	str	r3, [r7, #32]
 800650e:	6a3b      	ldr	r3, [r7, #32]
 8006510:	2b7f      	cmp	r3, #127	; 0x7f
 8006512:	d8f0      	bhi.n	80064f6 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8006514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006516:	1c5a      	adds	r2, r3, #1
 8006518:	627a      	str	r2, [r7, #36]	; 0x24
 800651a:	6a3a      	ldr	r2, [r7, #32]
 800651c:	b2d2      	uxtb	r2, r2
 800651e:	701a      	strb	r2, [r3, #0]
 8006520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006522:	617b      	str	r3, [r7, #20]
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	6979      	ldr	r1, [r7, #20]
 8006528:	69b8      	ldr	r0, [r7, #24]
 800652a:	f7ff fda5 	bl	8006078 <_SendPacket>
 800652e:	69fb      	ldr	r3, [r7, #28]
 8006530:	f383 8811 	msr	BASEPRI, r3
 8006534:	bf00      	nop
 8006536:	3738      	adds	r7, #56	; 0x38
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}
 800653c:	2001a68c 	.word	0x2001a68c

08006540 <SEGGER_SYSVIEW_RecordU32x4>:
 8006540:	b580      	push	{r7, lr}
 8006542:	b090      	sub	sp, #64	; 0x40
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	607a      	str	r2, [r7, #4]
 800654c:	603b      	str	r3, [r7, #0]
 800654e:	f3ef 8311 	mrs	r3, BASEPRI
 8006552:	f04f 0120 	mov.w	r1, #32
 8006556:	f381 8811 	msr	BASEPRI, r1
 800655a:	61fb      	str	r3, [r7, #28]
 800655c:	4840      	ldr	r0, [pc, #256]	; (8006660 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800655e:	f7ff fca1 	bl	8005ea4 <_PreparePacket>
 8006562:	61b8      	str	r0, [r7, #24]
 8006564:	69bb      	ldr	r3, [r7, #24]
 8006566:	617b      	str	r3, [r7, #20]
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006570:	e00b      	b.n	800658a <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8006572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006574:	b2da      	uxtb	r2, r3
 8006576:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006578:	1c59      	adds	r1, r3, #1
 800657a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800657c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006580:	b2d2      	uxtb	r2, r2
 8006582:	701a      	strb	r2, [r3, #0]
 8006584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006586:	09db      	lsrs	r3, r3, #7
 8006588:	63bb      	str	r3, [r7, #56]	; 0x38
 800658a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800658c:	2b7f      	cmp	r3, #127	; 0x7f
 800658e:	d8f0      	bhi.n	8006572 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8006590:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006592:	1c5a      	adds	r2, r3, #1
 8006594:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006596:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006598:	b2d2      	uxtb	r2, r2
 800659a:	701a      	strb	r2, [r3, #0]
 800659c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800659e:	617b      	str	r3, [r7, #20]
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	637b      	str	r3, [r7, #52]	; 0x34
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	633b      	str	r3, [r7, #48]	; 0x30
 80065a8:	e00b      	b.n	80065c2 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80065aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ac:	b2da      	uxtb	r2, r3
 80065ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065b0:	1c59      	adds	r1, r3, #1
 80065b2:	6379      	str	r1, [r7, #52]	; 0x34
 80065b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065b8:	b2d2      	uxtb	r2, r2
 80065ba:	701a      	strb	r2, [r3, #0]
 80065bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065be:	09db      	lsrs	r3, r3, #7
 80065c0:	633b      	str	r3, [r7, #48]	; 0x30
 80065c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c4:	2b7f      	cmp	r3, #127	; 0x7f
 80065c6:	d8f0      	bhi.n	80065aa <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80065c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065ca:	1c5a      	adds	r2, r3, #1
 80065cc:	637a      	str	r2, [r7, #52]	; 0x34
 80065ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065d0:	b2d2      	uxtb	r2, r2
 80065d2:	701a      	strb	r2, [r3, #0]
 80065d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065d6:	617b      	str	r3, [r7, #20]
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	62bb      	str	r3, [r7, #40]	; 0x28
 80065e0:	e00b      	b.n	80065fa <SEGGER_SYSVIEW_RecordU32x4+0xba>
 80065e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065e4:	b2da      	uxtb	r2, r3
 80065e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065e8:	1c59      	adds	r1, r3, #1
 80065ea:	62f9      	str	r1, [r7, #44]	; 0x2c
 80065ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065f0:	b2d2      	uxtb	r2, r2
 80065f2:	701a      	strb	r2, [r3, #0]
 80065f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f6:	09db      	lsrs	r3, r3, #7
 80065f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80065fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065fc:	2b7f      	cmp	r3, #127	; 0x7f
 80065fe:	d8f0      	bhi.n	80065e2 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8006600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006602:	1c5a      	adds	r2, r3, #1
 8006604:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006606:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006608:	b2d2      	uxtb	r2, r2
 800660a:	701a      	strb	r2, [r3, #0]
 800660c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800660e:	617b      	str	r3, [r7, #20]
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	627b      	str	r3, [r7, #36]	; 0x24
 8006614:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006616:	623b      	str	r3, [r7, #32]
 8006618:	e00b      	b.n	8006632 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800661a:	6a3b      	ldr	r3, [r7, #32]
 800661c:	b2da      	uxtb	r2, r3
 800661e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006620:	1c59      	adds	r1, r3, #1
 8006622:	6279      	str	r1, [r7, #36]	; 0x24
 8006624:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006628:	b2d2      	uxtb	r2, r2
 800662a:	701a      	strb	r2, [r3, #0]
 800662c:	6a3b      	ldr	r3, [r7, #32]
 800662e:	09db      	lsrs	r3, r3, #7
 8006630:	623b      	str	r3, [r7, #32]
 8006632:	6a3b      	ldr	r3, [r7, #32]
 8006634:	2b7f      	cmp	r3, #127	; 0x7f
 8006636:	d8f0      	bhi.n	800661a <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8006638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663a:	1c5a      	adds	r2, r3, #1
 800663c:	627a      	str	r2, [r7, #36]	; 0x24
 800663e:	6a3a      	ldr	r2, [r7, #32]
 8006640:	b2d2      	uxtb	r2, r2
 8006642:	701a      	strb	r2, [r3, #0]
 8006644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006646:	617b      	str	r3, [r7, #20]
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	6979      	ldr	r1, [r7, #20]
 800664c:	69b8      	ldr	r0, [r7, #24]
 800664e:	f7ff fd13 	bl	8006078 <_SendPacket>
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	f383 8811 	msr	BASEPRI, r3
 8006658:	bf00      	nop
 800665a:	3740      	adds	r7, #64	; 0x40
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}
 8006660:	2001a68c 	.word	0x2001a68c

08006664 <SEGGER_SYSVIEW_Start>:
 8006664:	b580      	push	{r7, lr}
 8006666:	b08c      	sub	sp, #48	; 0x30
 8006668:	af00      	add	r7, sp, #0
 800666a:	4b58      	ldr	r3, [pc, #352]	; (80067cc <SEGGER_SYSVIEW_Start+0x168>)
 800666c:	2201      	movs	r2, #1
 800666e:	701a      	strb	r2, [r3, #0]
 8006670:	f3ef 8311 	mrs	r3, BASEPRI
 8006674:	f04f 0120 	mov.w	r1, #32
 8006678:	f381 8811 	msr	BASEPRI, r1
 800667c:	60fb      	str	r3, [r7, #12]
 800667e:	4b53      	ldr	r3, [pc, #332]	; (80067cc <SEGGER_SYSVIEW_Start+0x168>)
 8006680:	785b      	ldrb	r3, [r3, #1]
 8006682:	220a      	movs	r2, #10
 8006684:	4952      	ldr	r1, [pc, #328]	; (80067d0 <SEGGER_SYSVIEW_Start+0x16c>)
 8006686:	4618      	mov	r0, r3
 8006688:	f7f9 fda2 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f383 8811 	msr	BASEPRI, r3
 8006692:	200a      	movs	r0, #10
 8006694:	f7ff fe2a 	bl	80062ec <SEGGER_SYSVIEW_RecordVoid>
 8006698:	f3ef 8311 	mrs	r3, BASEPRI
 800669c:	f04f 0120 	mov.w	r1, #32
 80066a0:	f381 8811 	msr	BASEPRI, r1
 80066a4:	60bb      	str	r3, [r7, #8]
 80066a6:	484b      	ldr	r0, [pc, #300]	; (80067d4 <SEGGER_SYSVIEW_Start+0x170>)
 80066a8:	f7ff fbfc 	bl	8005ea4 <_PreparePacket>
 80066ac:	6078      	str	r0, [r7, #4]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	603b      	str	r3, [r7, #0]
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80066b6:	4b45      	ldr	r3, [pc, #276]	; (80067cc <SEGGER_SYSVIEW_Start+0x168>)
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80066bc:	e00b      	b.n	80066d6 <SEGGER_SYSVIEW_Start+0x72>
 80066be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066c0:	b2da      	uxtb	r2, r3
 80066c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066c4:	1c59      	adds	r1, r3, #1
 80066c6:	62f9      	str	r1, [r7, #44]	; 0x2c
 80066c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066cc:	b2d2      	uxtb	r2, r2
 80066ce:	701a      	strb	r2, [r3, #0]
 80066d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066d2:	09db      	lsrs	r3, r3, #7
 80066d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80066d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066d8:	2b7f      	cmp	r3, #127	; 0x7f
 80066da:	d8f0      	bhi.n	80066be <SEGGER_SYSVIEW_Start+0x5a>
 80066dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066de:	1c5a      	adds	r2, r3, #1
 80066e0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80066e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80066e4:	b2d2      	uxtb	r2, r2
 80066e6:	701a      	strb	r2, [r3, #0]
 80066e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ea:	603b      	str	r3, [r7, #0]
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	627b      	str	r3, [r7, #36]	; 0x24
 80066f0:	4b36      	ldr	r3, [pc, #216]	; (80067cc <SEGGER_SYSVIEW_Start+0x168>)
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	623b      	str	r3, [r7, #32]
 80066f6:	e00b      	b.n	8006710 <SEGGER_SYSVIEW_Start+0xac>
 80066f8:	6a3b      	ldr	r3, [r7, #32]
 80066fa:	b2da      	uxtb	r2, r3
 80066fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fe:	1c59      	adds	r1, r3, #1
 8006700:	6279      	str	r1, [r7, #36]	; 0x24
 8006702:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006706:	b2d2      	uxtb	r2, r2
 8006708:	701a      	strb	r2, [r3, #0]
 800670a:	6a3b      	ldr	r3, [r7, #32]
 800670c:	09db      	lsrs	r3, r3, #7
 800670e:	623b      	str	r3, [r7, #32]
 8006710:	6a3b      	ldr	r3, [r7, #32]
 8006712:	2b7f      	cmp	r3, #127	; 0x7f
 8006714:	d8f0      	bhi.n	80066f8 <SEGGER_SYSVIEW_Start+0x94>
 8006716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006718:	1c5a      	adds	r2, r3, #1
 800671a:	627a      	str	r2, [r7, #36]	; 0x24
 800671c:	6a3a      	ldr	r2, [r7, #32]
 800671e:	b2d2      	uxtb	r2, r2
 8006720:	701a      	strb	r2, [r3, #0]
 8006722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006724:	603b      	str	r3, [r7, #0]
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	61fb      	str	r3, [r7, #28]
 800672a:	4b28      	ldr	r3, [pc, #160]	; (80067cc <SEGGER_SYSVIEW_Start+0x168>)
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	61bb      	str	r3, [r7, #24]
 8006730:	e00b      	b.n	800674a <SEGGER_SYSVIEW_Start+0xe6>
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	b2da      	uxtb	r2, r3
 8006736:	69fb      	ldr	r3, [r7, #28]
 8006738:	1c59      	adds	r1, r3, #1
 800673a:	61f9      	str	r1, [r7, #28]
 800673c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006740:	b2d2      	uxtb	r2, r2
 8006742:	701a      	strb	r2, [r3, #0]
 8006744:	69bb      	ldr	r3, [r7, #24]
 8006746:	09db      	lsrs	r3, r3, #7
 8006748:	61bb      	str	r3, [r7, #24]
 800674a:	69bb      	ldr	r3, [r7, #24]
 800674c:	2b7f      	cmp	r3, #127	; 0x7f
 800674e:	d8f0      	bhi.n	8006732 <SEGGER_SYSVIEW_Start+0xce>
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	1c5a      	adds	r2, r3, #1
 8006754:	61fa      	str	r2, [r7, #28]
 8006756:	69ba      	ldr	r2, [r7, #24]
 8006758:	b2d2      	uxtb	r2, r2
 800675a:	701a      	strb	r2, [r3, #0]
 800675c:	69fb      	ldr	r3, [r7, #28]
 800675e:	603b      	str	r3, [r7, #0]
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	617b      	str	r3, [r7, #20]
 8006764:	2300      	movs	r3, #0
 8006766:	613b      	str	r3, [r7, #16]
 8006768:	e00b      	b.n	8006782 <SEGGER_SYSVIEW_Start+0x11e>
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	b2da      	uxtb	r2, r3
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	1c59      	adds	r1, r3, #1
 8006772:	6179      	str	r1, [r7, #20]
 8006774:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006778:	b2d2      	uxtb	r2, r2
 800677a:	701a      	strb	r2, [r3, #0]
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	09db      	lsrs	r3, r3, #7
 8006780:	613b      	str	r3, [r7, #16]
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	2b7f      	cmp	r3, #127	; 0x7f
 8006786:	d8f0      	bhi.n	800676a <SEGGER_SYSVIEW_Start+0x106>
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	1c5a      	adds	r2, r3, #1
 800678c:	617a      	str	r2, [r7, #20]
 800678e:	693a      	ldr	r2, [r7, #16]
 8006790:	b2d2      	uxtb	r2, r2
 8006792:	701a      	strb	r2, [r3, #0]
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	603b      	str	r3, [r7, #0]
 8006798:	2218      	movs	r2, #24
 800679a:	6839      	ldr	r1, [r7, #0]
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f7ff fc6b 	bl	8006078 <_SendPacket>
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	f383 8811 	msr	BASEPRI, r3
 80067a8:	4b08      	ldr	r3, [pc, #32]	; (80067cc <SEGGER_SYSVIEW_Start+0x168>)
 80067aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d002      	beq.n	80067b6 <SEGGER_SYSVIEW_Start+0x152>
 80067b0:	4b06      	ldr	r3, [pc, #24]	; (80067cc <SEGGER_SYSVIEW_Start+0x168>)
 80067b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b4:	4798      	blx	r3
 80067b6:	f000 f9eb 	bl	8006b90 <SEGGER_SYSVIEW_RecordSystime>
 80067ba:	f000 f9b1 	bl	8006b20 <SEGGER_SYSVIEW_SendTaskList>
 80067be:	f000 fc81 	bl	80070c4 <SEGGER_SYSVIEW_SendNumModules>
 80067c2:	bf00      	nop
 80067c4:	3730      	adds	r7, #48	; 0x30
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
 80067ca:	bf00      	nop
 80067cc:	2001a65c 	.word	0x2001a65c
 80067d0:	08007434 	.word	0x08007434
 80067d4:	2001a68c 	.word	0x2001a68c

080067d8 <SEGGER_SYSVIEW_Stop>:
 80067d8:	b580      	push	{r7, lr}
 80067da:	b082      	sub	sp, #8
 80067dc:	af00      	add	r7, sp, #0
 80067de:	f3ef 8311 	mrs	r3, BASEPRI
 80067e2:	f04f 0120 	mov.w	r1, #32
 80067e6:	f381 8811 	msr	BASEPRI, r1
 80067ea:	607b      	str	r3, [r7, #4]
 80067ec:	480b      	ldr	r0, [pc, #44]	; (800681c <SEGGER_SYSVIEW_Stop+0x44>)
 80067ee:	f7ff fb59 	bl	8005ea4 <_PreparePacket>
 80067f2:	6038      	str	r0, [r7, #0]
 80067f4:	4b0a      	ldr	r3, [pc, #40]	; (8006820 <SEGGER_SYSVIEW_Stop+0x48>)
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d007      	beq.n	800680c <SEGGER_SYSVIEW_Stop+0x34>
 80067fc:	220b      	movs	r2, #11
 80067fe:	6839      	ldr	r1, [r7, #0]
 8006800:	6838      	ldr	r0, [r7, #0]
 8006802:	f7ff fc39 	bl	8006078 <_SendPacket>
 8006806:	4b06      	ldr	r3, [pc, #24]	; (8006820 <SEGGER_SYSVIEW_Stop+0x48>)
 8006808:	2200      	movs	r2, #0
 800680a:	701a      	strb	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f383 8811 	msr	BASEPRI, r3
 8006812:	bf00      	nop
 8006814:	3708      	adds	r7, #8
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	2001a68c 	.word	0x2001a68c
 8006820:	2001a65c 	.word	0x2001a65c

08006824 <SEGGER_SYSVIEW_GetSysDesc>:
 8006824:	b580      	push	{r7, lr}
 8006826:	b08c      	sub	sp, #48	; 0x30
 8006828:	af00      	add	r7, sp, #0
 800682a:	f3ef 8311 	mrs	r3, BASEPRI
 800682e:	f04f 0120 	mov.w	r1, #32
 8006832:	f381 8811 	msr	BASEPRI, r1
 8006836:	60fb      	str	r3, [r7, #12]
 8006838:	4845      	ldr	r0, [pc, #276]	; (8006950 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800683a:	f7ff fb33 	bl	8005ea4 <_PreparePacket>
 800683e:	60b8      	str	r0, [r7, #8]
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	607b      	str	r3, [r7, #4]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006848:	4b42      	ldr	r3, [pc, #264]	; (8006954 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	62bb      	str	r3, [r7, #40]	; 0x28
 800684e:	e00b      	b.n	8006868 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006852:	b2da      	uxtb	r2, r3
 8006854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006856:	1c59      	adds	r1, r3, #1
 8006858:	62f9      	str	r1, [r7, #44]	; 0x2c
 800685a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800685e:	b2d2      	uxtb	r2, r2
 8006860:	701a      	strb	r2, [r3, #0]
 8006862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006864:	09db      	lsrs	r3, r3, #7
 8006866:	62bb      	str	r3, [r7, #40]	; 0x28
 8006868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800686a:	2b7f      	cmp	r3, #127	; 0x7f
 800686c:	d8f0      	bhi.n	8006850 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800686e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006870:	1c5a      	adds	r2, r3, #1
 8006872:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006874:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006876:	b2d2      	uxtb	r2, r2
 8006878:	701a      	strb	r2, [r3, #0]
 800687a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800687c:	607b      	str	r3, [r7, #4]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	627b      	str	r3, [r7, #36]	; 0x24
 8006882:	4b34      	ldr	r3, [pc, #208]	; (8006954 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	623b      	str	r3, [r7, #32]
 8006888:	e00b      	b.n	80068a2 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800688a:	6a3b      	ldr	r3, [r7, #32]
 800688c:	b2da      	uxtb	r2, r3
 800688e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006890:	1c59      	adds	r1, r3, #1
 8006892:	6279      	str	r1, [r7, #36]	; 0x24
 8006894:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006898:	b2d2      	uxtb	r2, r2
 800689a:	701a      	strb	r2, [r3, #0]
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	09db      	lsrs	r3, r3, #7
 80068a0:	623b      	str	r3, [r7, #32]
 80068a2:	6a3b      	ldr	r3, [r7, #32]
 80068a4:	2b7f      	cmp	r3, #127	; 0x7f
 80068a6:	d8f0      	bhi.n	800688a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80068a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068aa:	1c5a      	adds	r2, r3, #1
 80068ac:	627a      	str	r2, [r7, #36]	; 0x24
 80068ae:	6a3a      	ldr	r2, [r7, #32]
 80068b0:	b2d2      	uxtb	r2, r2
 80068b2:	701a      	strb	r2, [r3, #0]
 80068b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068b6:	607b      	str	r3, [r7, #4]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	61fb      	str	r3, [r7, #28]
 80068bc:	4b25      	ldr	r3, [pc, #148]	; (8006954 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80068be:	691b      	ldr	r3, [r3, #16]
 80068c0:	61bb      	str	r3, [r7, #24]
 80068c2:	e00b      	b.n	80068dc <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80068c4:	69bb      	ldr	r3, [r7, #24]
 80068c6:	b2da      	uxtb	r2, r3
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	1c59      	adds	r1, r3, #1
 80068cc:	61f9      	str	r1, [r7, #28]
 80068ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80068d2:	b2d2      	uxtb	r2, r2
 80068d4:	701a      	strb	r2, [r3, #0]
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	09db      	lsrs	r3, r3, #7
 80068da:	61bb      	str	r3, [r7, #24]
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	2b7f      	cmp	r3, #127	; 0x7f
 80068e0:	d8f0      	bhi.n	80068c4 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	1c5a      	adds	r2, r3, #1
 80068e6:	61fa      	str	r2, [r7, #28]
 80068e8:	69ba      	ldr	r2, [r7, #24]
 80068ea:	b2d2      	uxtb	r2, r2
 80068ec:	701a      	strb	r2, [r3, #0]
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	607b      	str	r3, [r7, #4]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	617b      	str	r3, [r7, #20]
 80068f6:	2300      	movs	r3, #0
 80068f8:	613b      	str	r3, [r7, #16]
 80068fa:	e00b      	b.n	8006914 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	b2da      	uxtb	r2, r3
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	1c59      	adds	r1, r3, #1
 8006904:	6179      	str	r1, [r7, #20]
 8006906:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800690a:	b2d2      	uxtb	r2, r2
 800690c:	701a      	strb	r2, [r3, #0]
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	09db      	lsrs	r3, r3, #7
 8006912:	613b      	str	r3, [r7, #16]
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	2b7f      	cmp	r3, #127	; 0x7f
 8006918:	d8f0      	bhi.n	80068fc <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	1c5a      	adds	r2, r3, #1
 800691e:	617a      	str	r2, [r7, #20]
 8006920:	693a      	ldr	r2, [r7, #16]
 8006922:	b2d2      	uxtb	r2, r2
 8006924:	701a      	strb	r2, [r3, #0]
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	607b      	str	r3, [r7, #4]
 800692a:	2218      	movs	r2, #24
 800692c:	6879      	ldr	r1, [r7, #4]
 800692e:	68b8      	ldr	r0, [r7, #8]
 8006930:	f7ff fba2 	bl	8006078 <_SendPacket>
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f383 8811 	msr	BASEPRI, r3
 800693a:	4b06      	ldr	r3, [pc, #24]	; (8006954 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800693c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693e:	2b00      	cmp	r3, #0
 8006940:	d002      	beq.n	8006948 <SEGGER_SYSVIEW_GetSysDesc+0x124>
 8006942:	4b04      	ldr	r3, [pc, #16]	; (8006954 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006946:	4798      	blx	r3
 8006948:	bf00      	nop
 800694a:	3730      	adds	r7, #48	; 0x30
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}
 8006950:	2001a68c 	.word	0x2001a68c
 8006954:	2001a65c 	.word	0x2001a65c

08006958 <SEGGER_SYSVIEW_SendTaskInfo>:
 8006958:	b580      	push	{r7, lr}
 800695a:	b092      	sub	sp, #72	; 0x48
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	f3ef 8311 	mrs	r3, BASEPRI
 8006964:	f04f 0120 	mov.w	r1, #32
 8006968:	f381 8811 	msr	BASEPRI, r1
 800696c:	617b      	str	r3, [r7, #20]
 800696e:	486a      	ldr	r0, [pc, #424]	; (8006b18 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006970:	f7ff fa98 	bl	8005ea4 <_PreparePacket>
 8006974:	6138      	str	r0, [r7, #16]
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	60fb      	str	r3, [r7, #12]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	647b      	str	r3, [r7, #68]	; 0x44
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	4b66      	ldr	r3, [pc, #408]	; (8006b1c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	643b      	str	r3, [r7, #64]	; 0x40
 800698a:	e00b      	b.n	80069a4 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800698c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800698e:	b2da      	uxtb	r2, r3
 8006990:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006992:	1c59      	adds	r1, r3, #1
 8006994:	6479      	str	r1, [r7, #68]	; 0x44
 8006996:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800699a:	b2d2      	uxtb	r2, r2
 800699c:	701a      	strb	r2, [r3, #0]
 800699e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069a0:	09db      	lsrs	r3, r3, #7
 80069a2:	643b      	str	r3, [r7, #64]	; 0x40
 80069a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069a6:	2b7f      	cmp	r3, #127	; 0x7f
 80069a8:	d8f0      	bhi.n	800698c <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80069aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069ac:	1c5a      	adds	r2, r3, #1
 80069ae:	647a      	str	r2, [r7, #68]	; 0x44
 80069b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80069b2:	b2d2      	uxtb	r2, r2
 80069b4:	701a      	strb	r2, [r3, #0]
 80069b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069b8:	60fb      	str	r3, [r7, #12]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80069c4:	e00b      	b.n	80069de <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80069c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069c8:	b2da      	uxtb	r2, r3
 80069ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069cc:	1c59      	adds	r1, r3, #1
 80069ce:	63f9      	str	r1, [r7, #60]	; 0x3c
 80069d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069d4:	b2d2      	uxtb	r2, r2
 80069d6:	701a      	strb	r2, [r3, #0]
 80069d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069da:	09db      	lsrs	r3, r3, #7
 80069dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80069de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069e0:	2b7f      	cmp	r3, #127	; 0x7f
 80069e2:	d8f0      	bhi.n	80069c6 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80069e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069e6:	1c5a      	adds	r2, r3, #1
 80069e8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80069ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069ec:	b2d2      	uxtb	r2, r2
 80069ee:	701a      	strb	r2, [r3, #0]
 80069f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069f2:	60fb      	str	r3, [r7, #12]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	2220      	movs	r2, #32
 80069fa:	4619      	mov	r1, r3
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f7ff fa01 	bl	8005e04 <_EncodeStr>
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	2209      	movs	r2, #9
 8006a06:	68f9      	ldr	r1, [r7, #12]
 8006a08:	6938      	ldr	r0, [r7, #16]
 8006a0a:	f7ff fb35 	bl	8006078 <_SendPacket>
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	60fb      	str	r3, [r7, #12]
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	637b      	str	r3, [r7, #52]	; 0x34
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	4b40      	ldr	r3, [pc, #256]	; (8006b1c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006a1c:	691b      	ldr	r3, [r3, #16]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	633b      	str	r3, [r7, #48]	; 0x30
 8006a22:	e00b      	b.n	8006a3c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a26:	b2da      	uxtb	r2, r3
 8006a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a2a:	1c59      	adds	r1, r3, #1
 8006a2c:	6379      	str	r1, [r7, #52]	; 0x34
 8006a2e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a32:	b2d2      	uxtb	r2, r2
 8006a34:	701a      	strb	r2, [r3, #0]
 8006a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a38:	09db      	lsrs	r3, r3, #7
 8006a3a:	633b      	str	r3, [r7, #48]	; 0x30
 8006a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a3e:	2b7f      	cmp	r3, #127	; 0x7f
 8006a40:	d8f0      	bhi.n	8006a24 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8006a42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a44:	1c5a      	adds	r2, r3, #1
 8006a46:	637a      	str	r2, [r7, #52]	; 0x34
 8006a48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a4a:	b2d2      	uxtb	r2, r2
 8006a4c:	701a      	strb	r2, [r3, #0]
 8006a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a50:	60fb      	str	r3, [r7, #12]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	68db      	ldr	r3, [r3, #12]
 8006a5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a5c:	e00b      	b.n	8006a76 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a60:	b2da      	uxtb	r2, r3
 8006a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a64:	1c59      	adds	r1, r3, #1
 8006a66:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006a68:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a6c:	b2d2      	uxtb	r2, r2
 8006a6e:	701a      	strb	r2, [r3, #0]
 8006a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a72:	09db      	lsrs	r3, r3, #7
 8006a74:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a78:	2b7f      	cmp	r3, #127	; 0x7f
 8006a7a:	d8f0      	bhi.n	8006a5e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a7e:	1c5a      	adds	r2, r3, #1
 8006a80:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a84:	b2d2      	uxtb	r2, r2
 8006a86:	701a      	strb	r2, [r3, #0]
 8006a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a8a:	60fb      	str	r3, [r7, #12]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	627b      	str	r3, [r7, #36]	; 0x24
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	691b      	ldr	r3, [r3, #16]
 8006a94:	623b      	str	r3, [r7, #32]
 8006a96:	e00b      	b.n	8006ab0 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006a98:	6a3b      	ldr	r3, [r7, #32]
 8006a9a:	b2da      	uxtb	r2, r3
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9e:	1c59      	adds	r1, r3, #1
 8006aa0:	6279      	str	r1, [r7, #36]	; 0x24
 8006aa2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006aa6:	b2d2      	uxtb	r2, r2
 8006aa8:	701a      	strb	r2, [r3, #0]
 8006aaa:	6a3b      	ldr	r3, [r7, #32]
 8006aac:	09db      	lsrs	r3, r3, #7
 8006aae:	623b      	str	r3, [r7, #32]
 8006ab0:	6a3b      	ldr	r3, [r7, #32]
 8006ab2:	2b7f      	cmp	r3, #127	; 0x7f
 8006ab4:	d8f0      	bhi.n	8006a98 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab8:	1c5a      	adds	r2, r3, #1
 8006aba:	627a      	str	r2, [r7, #36]	; 0x24
 8006abc:	6a3a      	ldr	r2, [r7, #32]
 8006abe:	b2d2      	uxtb	r2, r2
 8006ac0:	701a      	strb	r2, [r3, #0]
 8006ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac4:	60fb      	str	r3, [r7, #12]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	61fb      	str	r3, [r7, #28]
 8006aca:	2300      	movs	r3, #0
 8006acc:	61bb      	str	r3, [r7, #24]
 8006ace:	e00b      	b.n	8006ae8 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006ad0:	69bb      	ldr	r3, [r7, #24]
 8006ad2:	b2da      	uxtb	r2, r3
 8006ad4:	69fb      	ldr	r3, [r7, #28]
 8006ad6:	1c59      	adds	r1, r3, #1
 8006ad8:	61f9      	str	r1, [r7, #28]
 8006ada:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ade:	b2d2      	uxtb	r2, r2
 8006ae0:	701a      	strb	r2, [r3, #0]
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	09db      	lsrs	r3, r3, #7
 8006ae6:	61bb      	str	r3, [r7, #24]
 8006ae8:	69bb      	ldr	r3, [r7, #24]
 8006aea:	2b7f      	cmp	r3, #127	; 0x7f
 8006aec:	d8f0      	bhi.n	8006ad0 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	1c5a      	adds	r2, r3, #1
 8006af2:	61fa      	str	r2, [r7, #28]
 8006af4:	69ba      	ldr	r2, [r7, #24]
 8006af6:	b2d2      	uxtb	r2, r2
 8006af8:	701a      	strb	r2, [r3, #0]
 8006afa:	69fb      	ldr	r3, [r7, #28]
 8006afc:	60fb      	str	r3, [r7, #12]
 8006afe:	2215      	movs	r2, #21
 8006b00:	68f9      	ldr	r1, [r7, #12]
 8006b02:	6938      	ldr	r0, [r7, #16]
 8006b04:	f7ff fab8 	bl	8006078 <_SendPacket>
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	f383 8811 	msr	BASEPRI, r3
 8006b0e:	bf00      	nop
 8006b10:	3748      	adds	r7, #72	; 0x48
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	2001a68c 	.word	0x2001a68c
 8006b1c:	2001a65c 	.word	0x2001a65c

08006b20 <SEGGER_SYSVIEW_SendTaskList>:
 8006b20:	b580      	push	{r7, lr}
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	4b07      	ldr	r3, [pc, #28]	; (8006b44 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006b26:	6a1b      	ldr	r3, [r3, #32]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d008      	beq.n	8006b3e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006b2c:	4b05      	ldr	r3, [pc, #20]	; (8006b44 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006b2e:	6a1b      	ldr	r3, [r3, #32]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d003      	beq.n	8006b3e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006b36:	4b03      	ldr	r3, [pc, #12]	; (8006b44 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	4798      	blx	r3
 8006b3e:	bf00      	nop
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop
 8006b44:	2001a65c 	.word	0x2001a65c

08006b48 <SEGGER_SYSVIEW_SendSysDesc>:
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b086      	sub	sp, #24
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	f3ef 8311 	mrs	r3, BASEPRI
 8006b54:	f04f 0120 	mov.w	r1, #32
 8006b58:	f381 8811 	msr	BASEPRI, r1
 8006b5c:	617b      	str	r3, [r7, #20]
 8006b5e:	480b      	ldr	r0, [pc, #44]	; (8006b8c <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006b60:	f7ff f9a0 	bl	8005ea4 <_PreparePacket>
 8006b64:	6138      	str	r0, [r7, #16]
 8006b66:	2280      	movs	r2, #128	; 0x80
 8006b68:	6879      	ldr	r1, [r7, #4]
 8006b6a:	6938      	ldr	r0, [r7, #16]
 8006b6c:	f7ff f94a 	bl	8005e04 <_EncodeStr>
 8006b70:	60f8      	str	r0, [r7, #12]
 8006b72:	220e      	movs	r2, #14
 8006b74:	68f9      	ldr	r1, [r7, #12]
 8006b76:	6938      	ldr	r0, [r7, #16]
 8006b78:	f7ff fa7e 	bl	8006078 <_SendPacket>
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	f383 8811 	msr	BASEPRI, r3
 8006b82:	bf00      	nop
 8006b84:	3718      	adds	r7, #24
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	2001a68c 	.word	0x2001a68c

08006b90 <SEGGER_SYSVIEW_RecordSystime>:
 8006b90:	b590      	push	{r4, r7, lr}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	4b14      	ldr	r3, [pc, #80]	; (8006be8 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8006b98:	6a1b      	ldr	r3, [r3, #32]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d019      	beq.n	8006bd2 <SEGGER_SYSVIEW_RecordSystime+0x42>
 8006b9e:	4b12      	ldr	r3, [pc, #72]	; (8006be8 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8006ba0:	6a1b      	ldr	r3, [r3, #32]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d014      	beq.n	8006bd2 <SEGGER_SYSVIEW_RecordSystime+0x42>
 8006ba8:	4b0f      	ldr	r3, [pc, #60]	; (8006be8 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8006baa:	6a1b      	ldr	r3, [r3, #32]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4798      	blx	r3
 8006bb0:	e9c7 0100 	strd	r0, r1, [r7]
 8006bb4:	6838      	ldr	r0, [r7, #0]
 8006bb6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006bba:	f04f 0300 	mov.w	r3, #0
 8006bbe:	f04f 0400 	mov.w	r4, #0
 8006bc2:	0013      	movs	r3, r2
 8006bc4:	2400      	movs	r4, #0
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	4601      	mov	r1, r0
 8006bca:	200d      	movs	r0, #13
 8006bcc:	f7ff fbe8 	bl	80063a0 <SEGGER_SYSVIEW_RecordU32x2>
 8006bd0:	e005      	b.n	8006bde <SEGGER_SYSVIEW_RecordSystime+0x4e>
 8006bd2:	4b06      	ldr	r3, [pc, #24]	; (8006bec <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4619      	mov	r1, r3
 8006bd8:	200c      	movs	r0, #12
 8006bda:	f7ff fba5 	bl	8006328 <SEGGER_SYSVIEW_RecordU32>
 8006bde:	bf00      	nop
 8006be0:	370c      	adds	r7, #12
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd90      	pop	{r4, r7, pc}
 8006be6:	bf00      	nop
 8006be8:	2001a65c 	.word	0x2001a65c
 8006bec:	e0001004 	.word	0xe0001004

08006bf0 <SEGGER_SYSVIEW_RecordEnterISR>:
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b086      	sub	sp, #24
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	f3ef 8311 	mrs	r3, BASEPRI
 8006bfa:	f04f 0120 	mov.w	r1, #32
 8006bfe:	f381 8811 	msr	BASEPRI, r1
 8006c02:	60fb      	str	r3, [r7, #12]
 8006c04:	4819      	ldr	r0, [pc, #100]	; (8006c6c <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006c06:	f7ff f94d 	bl	8005ea4 <_PreparePacket>
 8006c0a:	60b8      	str	r0, [r7, #8]
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	607b      	str	r3, [r7, #4]
 8006c10:	4b17      	ldr	r3, [pc, #92]	; (8006c70 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c18:	603b      	str	r3, [r7, #0]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	617b      	str	r3, [r7, #20]
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	613b      	str	r3, [r7, #16]
 8006c22:	e00b      	b.n	8006c3c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	b2da      	uxtb	r2, r3
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	1c59      	adds	r1, r3, #1
 8006c2c:	6179      	str	r1, [r7, #20]
 8006c2e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006c32:	b2d2      	uxtb	r2, r2
 8006c34:	701a      	strb	r2, [r3, #0]
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	09db      	lsrs	r3, r3, #7
 8006c3a:	613b      	str	r3, [r7, #16]
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	2b7f      	cmp	r3, #127	; 0x7f
 8006c40:	d8f0      	bhi.n	8006c24 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	1c5a      	adds	r2, r3, #1
 8006c46:	617a      	str	r2, [r7, #20]
 8006c48:	693a      	ldr	r2, [r7, #16]
 8006c4a:	b2d2      	uxtb	r2, r2
 8006c4c:	701a      	strb	r2, [r3, #0]
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	607b      	str	r3, [r7, #4]
 8006c52:	2202      	movs	r2, #2
 8006c54:	6879      	ldr	r1, [r7, #4]
 8006c56:	68b8      	ldr	r0, [r7, #8]
 8006c58:	f7ff fa0e 	bl	8006078 <_SendPacket>
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f383 8811 	msr	BASEPRI, r3
 8006c62:	bf00      	nop
 8006c64:	3718      	adds	r7, #24
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	2001a68c 	.word	0x2001a68c
 8006c70:	e000ed04 	.word	0xe000ed04

08006c74 <SEGGER_SYSVIEW_RecordExitISR>:
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	f3ef 8311 	mrs	r3, BASEPRI
 8006c7e:	f04f 0120 	mov.w	r1, #32
 8006c82:	f381 8811 	msr	BASEPRI, r1
 8006c86:	607b      	str	r3, [r7, #4]
 8006c88:	4807      	ldr	r0, [pc, #28]	; (8006ca8 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006c8a:	f7ff f90b 	bl	8005ea4 <_PreparePacket>
 8006c8e:	6038      	str	r0, [r7, #0]
 8006c90:	2203      	movs	r2, #3
 8006c92:	6839      	ldr	r1, [r7, #0]
 8006c94:	6838      	ldr	r0, [r7, #0]
 8006c96:	f7ff f9ef 	bl	8006078 <_SendPacket>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f383 8811 	msr	BASEPRI, r3
 8006ca0:	bf00      	nop
 8006ca2:	3708      	adds	r7, #8
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	2001a68c 	.word	0x2001a68c

08006cac <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b082      	sub	sp, #8
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	f3ef 8311 	mrs	r3, BASEPRI
 8006cb6:	f04f 0120 	mov.w	r1, #32
 8006cba:	f381 8811 	msr	BASEPRI, r1
 8006cbe:	607b      	str	r3, [r7, #4]
 8006cc0:	4807      	ldr	r0, [pc, #28]	; (8006ce0 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8006cc2:	f7ff f8ef 	bl	8005ea4 <_PreparePacket>
 8006cc6:	6038      	str	r0, [r7, #0]
 8006cc8:	2212      	movs	r2, #18
 8006cca:	6839      	ldr	r1, [r7, #0]
 8006ccc:	6838      	ldr	r0, [r7, #0]
 8006cce:	f7ff f9d3 	bl	8006078 <_SendPacket>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f383 8811 	msr	BASEPRI, r3
 8006cd8:	bf00      	nop
 8006cda:	3708      	adds	r7, #8
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	2001a68c 	.word	0x2001a68c

08006ce4 <SEGGER_SYSVIEW_OnIdle>:
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	f3ef 8311 	mrs	r3, BASEPRI
 8006cee:	f04f 0120 	mov.w	r1, #32
 8006cf2:	f381 8811 	msr	BASEPRI, r1
 8006cf6:	607b      	str	r3, [r7, #4]
 8006cf8:	4807      	ldr	r0, [pc, #28]	; (8006d18 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006cfa:	f7ff f8d3 	bl	8005ea4 <_PreparePacket>
 8006cfe:	6038      	str	r0, [r7, #0]
 8006d00:	2211      	movs	r2, #17
 8006d02:	6839      	ldr	r1, [r7, #0]
 8006d04:	6838      	ldr	r0, [r7, #0]
 8006d06:	f7ff f9b7 	bl	8006078 <_SendPacket>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f383 8811 	msr	BASEPRI, r3
 8006d10:	bf00      	nop
 8006d12:	3708      	adds	r7, #8
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}
 8006d18:	2001a68c 	.word	0x2001a68c

08006d1c <SEGGER_SYSVIEW_OnTaskCreate>:
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b088      	sub	sp, #32
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	f3ef 8311 	mrs	r3, BASEPRI
 8006d28:	f04f 0120 	mov.w	r1, #32
 8006d2c:	f381 8811 	msr	BASEPRI, r1
 8006d30:	617b      	str	r3, [r7, #20]
 8006d32:	4819      	ldr	r0, [pc, #100]	; (8006d98 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006d34:	f7ff f8b6 	bl	8005ea4 <_PreparePacket>
 8006d38:	6138      	str	r0, [r7, #16]
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	60fb      	str	r3, [r7, #12]
 8006d3e:	4b17      	ldr	r3, [pc, #92]	; (8006d9c <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	1ad3      	subs	r3, r2, r3
 8006d46:	607b      	str	r3, [r7, #4]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	61fb      	str	r3, [r7, #28]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	61bb      	str	r3, [r7, #24]
 8006d50:	e00b      	b.n	8006d6a <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	b2da      	uxtb	r2, r3
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	1c59      	adds	r1, r3, #1
 8006d5a:	61f9      	str	r1, [r7, #28]
 8006d5c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d60:	b2d2      	uxtb	r2, r2
 8006d62:	701a      	strb	r2, [r3, #0]
 8006d64:	69bb      	ldr	r3, [r7, #24]
 8006d66:	09db      	lsrs	r3, r3, #7
 8006d68:	61bb      	str	r3, [r7, #24]
 8006d6a:	69bb      	ldr	r3, [r7, #24]
 8006d6c:	2b7f      	cmp	r3, #127	; 0x7f
 8006d6e:	d8f0      	bhi.n	8006d52 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	1c5a      	adds	r2, r3, #1
 8006d74:	61fa      	str	r2, [r7, #28]
 8006d76:	69ba      	ldr	r2, [r7, #24]
 8006d78:	b2d2      	uxtb	r2, r2
 8006d7a:	701a      	strb	r2, [r3, #0]
 8006d7c:	69fb      	ldr	r3, [r7, #28]
 8006d7e:	60fb      	str	r3, [r7, #12]
 8006d80:	2208      	movs	r2, #8
 8006d82:	68f9      	ldr	r1, [r7, #12]
 8006d84:	6938      	ldr	r0, [r7, #16]
 8006d86:	f7ff f977 	bl	8006078 <_SendPacket>
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	f383 8811 	msr	BASEPRI, r3
 8006d90:	bf00      	nop
 8006d92:	3720      	adds	r7, #32
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}
 8006d98:	2001a68c 	.word	0x2001a68c
 8006d9c:	2001a65c 	.word	0x2001a65c

08006da0 <SEGGER_SYSVIEW_OnTaskStartExec>:
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b088      	sub	sp, #32
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
 8006da8:	f3ef 8311 	mrs	r3, BASEPRI
 8006dac:	f04f 0120 	mov.w	r1, #32
 8006db0:	f381 8811 	msr	BASEPRI, r1
 8006db4:	617b      	str	r3, [r7, #20]
 8006db6:	4819      	ldr	r0, [pc, #100]	; (8006e1c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006db8:	f7ff f874 	bl	8005ea4 <_PreparePacket>
 8006dbc:	6138      	str	r0, [r7, #16]
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	60fb      	str	r3, [r7, #12]
 8006dc2:	4b17      	ldr	r3, [pc, #92]	; (8006e20 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006dc4:	691b      	ldr	r3, [r3, #16]
 8006dc6:	687a      	ldr	r2, [r7, #4]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	607b      	str	r3, [r7, #4]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	61fb      	str	r3, [r7, #28]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	61bb      	str	r3, [r7, #24]
 8006dd4:	e00b      	b.n	8006dee <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	b2da      	uxtb	r2, r3
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	1c59      	adds	r1, r3, #1
 8006dde:	61f9      	str	r1, [r7, #28]
 8006de0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006de4:	b2d2      	uxtb	r2, r2
 8006de6:	701a      	strb	r2, [r3, #0]
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	09db      	lsrs	r3, r3, #7
 8006dec:	61bb      	str	r3, [r7, #24]
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	2b7f      	cmp	r3, #127	; 0x7f
 8006df2:	d8f0      	bhi.n	8006dd6 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	1c5a      	adds	r2, r3, #1
 8006df8:	61fa      	str	r2, [r7, #28]
 8006dfa:	69ba      	ldr	r2, [r7, #24]
 8006dfc:	b2d2      	uxtb	r2, r2
 8006dfe:	701a      	strb	r2, [r3, #0]
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	60fb      	str	r3, [r7, #12]
 8006e04:	2204      	movs	r2, #4
 8006e06:	68f9      	ldr	r1, [r7, #12]
 8006e08:	6938      	ldr	r0, [r7, #16]
 8006e0a:	f7ff f935 	bl	8006078 <_SendPacket>
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	f383 8811 	msr	BASEPRI, r3
 8006e14:	bf00      	nop
 8006e16:	3720      	adds	r7, #32
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}
 8006e1c:	2001a68c 	.word	0x2001a68c
 8006e20:	2001a65c 	.word	0x2001a65c

08006e24 <SEGGER_SYSVIEW_OnTaskStartReady>:
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b088      	sub	sp, #32
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	f3ef 8311 	mrs	r3, BASEPRI
 8006e30:	f04f 0120 	mov.w	r1, #32
 8006e34:	f381 8811 	msr	BASEPRI, r1
 8006e38:	617b      	str	r3, [r7, #20]
 8006e3a:	4819      	ldr	r0, [pc, #100]	; (8006ea0 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006e3c:	f7ff f832 	bl	8005ea4 <_PreparePacket>
 8006e40:	6138      	str	r0, [r7, #16]
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	60fb      	str	r3, [r7, #12]
 8006e46:	4b17      	ldr	r3, [pc, #92]	; (8006ea4 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006e48:	691b      	ldr	r3, [r3, #16]
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	1ad3      	subs	r3, r2, r3
 8006e4e:	607b      	str	r3, [r7, #4]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	61fb      	str	r3, [r7, #28]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	61bb      	str	r3, [r7, #24]
 8006e58:	e00b      	b.n	8006e72 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	b2da      	uxtb	r2, r3
 8006e5e:	69fb      	ldr	r3, [r7, #28]
 8006e60:	1c59      	adds	r1, r3, #1
 8006e62:	61f9      	str	r1, [r7, #28]
 8006e64:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006e68:	b2d2      	uxtb	r2, r2
 8006e6a:	701a      	strb	r2, [r3, #0]
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	09db      	lsrs	r3, r3, #7
 8006e70:	61bb      	str	r3, [r7, #24]
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	2b7f      	cmp	r3, #127	; 0x7f
 8006e76:	d8f0      	bhi.n	8006e5a <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	1c5a      	adds	r2, r3, #1
 8006e7c:	61fa      	str	r2, [r7, #28]
 8006e7e:	69ba      	ldr	r2, [r7, #24]
 8006e80:	b2d2      	uxtb	r2, r2
 8006e82:	701a      	strb	r2, [r3, #0]
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	60fb      	str	r3, [r7, #12]
 8006e88:	2206      	movs	r2, #6
 8006e8a:	68f9      	ldr	r1, [r7, #12]
 8006e8c:	6938      	ldr	r0, [r7, #16]
 8006e8e:	f7ff f8f3 	bl	8006078 <_SendPacket>
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	f383 8811 	msr	BASEPRI, r3
 8006e98:	bf00      	nop
 8006e9a:	3720      	adds	r7, #32
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}
 8006ea0:	2001a68c 	.word	0x2001a68c
 8006ea4:	2001a65c 	.word	0x2001a65c

08006ea8 <SEGGER_SYSVIEW_OnTaskStopReady>:
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b08a      	sub	sp, #40	; 0x28
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
 8006eb0:	6039      	str	r1, [r7, #0]
 8006eb2:	f3ef 8311 	mrs	r3, BASEPRI
 8006eb6:	f04f 0120 	mov.w	r1, #32
 8006eba:	f381 8811 	msr	BASEPRI, r1
 8006ebe:	617b      	str	r3, [r7, #20]
 8006ec0:	4827      	ldr	r0, [pc, #156]	; (8006f60 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8006ec2:	f7fe ffef 	bl	8005ea4 <_PreparePacket>
 8006ec6:	6138      	str	r0, [r7, #16]
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	60fb      	str	r3, [r7, #12]
 8006ecc:	4b25      	ldr	r3, [pc, #148]	; (8006f64 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8006ece:	691b      	ldr	r3, [r3, #16]
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	1ad3      	subs	r3, r2, r3
 8006ed4:	607b      	str	r3, [r7, #4]
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	627b      	str	r3, [r7, #36]	; 0x24
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	623b      	str	r3, [r7, #32]
 8006ede:	e00b      	b.n	8006ef8 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8006ee0:	6a3b      	ldr	r3, [r7, #32]
 8006ee2:	b2da      	uxtb	r2, r3
 8006ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee6:	1c59      	adds	r1, r3, #1
 8006ee8:	6279      	str	r1, [r7, #36]	; 0x24
 8006eea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006eee:	b2d2      	uxtb	r2, r2
 8006ef0:	701a      	strb	r2, [r3, #0]
 8006ef2:	6a3b      	ldr	r3, [r7, #32]
 8006ef4:	09db      	lsrs	r3, r3, #7
 8006ef6:	623b      	str	r3, [r7, #32]
 8006ef8:	6a3b      	ldr	r3, [r7, #32]
 8006efa:	2b7f      	cmp	r3, #127	; 0x7f
 8006efc:	d8f0      	bhi.n	8006ee0 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8006efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f00:	1c5a      	adds	r2, r3, #1
 8006f02:	627a      	str	r2, [r7, #36]	; 0x24
 8006f04:	6a3a      	ldr	r2, [r7, #32]
 8006f06:	b2d2      	uxtb	r2, r2
 8006f08:	701a      	strb	r2, [r3, #0]
 8006f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f0c:	60fb      	str	r3, [r7, #12]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	61fb      	str	r3, [r7, #28]
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	61bb      	str	r3, [r7, #24]
 8006f16:	e00b      	b.n	8006f30 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	b2da      	uxtb	r2, r3
 8006f1c:	69fb      	ldr	r3, [r7, #28]
 8006f1e:	1c59      	adds	r1, r3, #1
 8006f20:	61f9      	str	r1, [r7, #28]
 8006f22:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f26:	b2d2      	uxtb	r2, r2
 8006f28:	701a      	strb	r2, [r3, #0]
 8006f2a:	69bb      	ldr	r3, [r7, #24]
 8006f2c:	09db      	lsrs	r3, r3, #7
 8006f2e:	61bb      	str	r3, [r7, #24]
 8006f30:	69bb      	ldr	r3, [r7, #24]
 8006f32:	2b7f      	cmp	r3, #127	; 0x7f
 8006f34:	d8f0      	bhi.n	8006f18 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	1c5a      	adds	r2, r3, #1
 8006f3a:	61fa      	str	r2, [r7, #28]
 8006f3c:	69ba      	ldr	r2, [r7, #24]
 8006f3e:	b2d2      	uxtb	r2, r2
 8006f40:	701a      	strb	r2, [r3, #0]
 8006f42:	69fb      	ldr	r3, [r7, #28]
 8006f44:	60fb      	str	r3, [r7, #12]
 8006f46:	2207      	movs	r2, #7
 8006f48:	68f9      	ldr	r1, [r7, #12]
 8006f4a:	6938      	ldr	r0, [r7, #16]
 8006f4c:	f7ff f894 	bl	8006078 <_SendPacket>
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	f383 8811 	msr	BASEPRI, r3
 8006f56:	bf00      	nop
 8006f58:	3728      	adds	r7, #40	; 0x28
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	2001a68c 	.word	0x2001a68c
 8006f64:	2001a65c 	.word	0x2001a65c

08006f68 <SEGGER_SYSVIEW_ShrinkId>:
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
 8006f70:	4b04      	ldr	r3, [pc, #16]	; (8006f84 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006f72:	691b      	ldr	r3, [r3, #16]
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	1ad3      	subs	r3, r2, r3
 8006f78:	4618      	mov	r0, r3
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr
 8006f84:	2001a65c 	.word	0x2001a65c

08006f88 <SEGGER_SYSVIEW_SendModule>:
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b08c      	sub	sp, #48	; 0x30
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	4603      	mov	r3, r0
 8006f90:	71fb      	strb	r3, [r7, #7]
 8006f92:	4b3b      	ldr	r3, [pc, #236]	; (8007080 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d06d      	beq.n	8007076 <SEGGER_SYSVIEW_SendModule+0xee>
 8006f9a:	4b39      	ldr	r3, [pc, #228]	; (8007080 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006fa4:	e008      	b.n	8006fb8 <SEGGER_SYSVIEW_SendModule+0x30>
 8006fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d007      	beq.n	8006fc2 <SEGGER_SYSVIEW_SendModule+0x3a>
 8006fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	62bb      	str	r3, [r7, #40]	; 0x28
 8006fb8:	79fb      	ldrb	r3, [r7, #7]
 8006fba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d3f2      	bcc.n	8006fa6 <SEGGER_SYSVIEW_SendModule+0x1e>
 8006fc0:	e000      	b.n	8006fc4 <SEGGER_SYSVIEW_SendModule+0x3c>
 8006fc2:	bf00      	nop
 8006fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d055      	beq.n	8007076 <SEGGER_SYSVIEW_SendModule+0xee>
 8006fca:	f3ef 8311 	mrs	r3, BASEPRI
 8006fce:	f04f 0120 	mov.w	r1, #32
 8006fd2:	f381 8811 	msr	BASEPRI, r1
 8006fd6:	617b      	str	r3, [r7, #20]
 8006fd8:	482a      	ldr	r0, [pc, #168]	; (8007084 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8006fda:	f7fe ff63 	bl	8005ea4 <_PreparePacket>
 8006fde:	6138      	str	r0, [r7, #16]
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	60fb      	str	r3, [r7, #12]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	627b      	str	r3, [r7, #36]	; 0x24
 8006fe8:	79fb      	ldrb	r3, [r7, #7]
 8006fea:	623b      	str	r3, [r7, #32]
 8006fec:	e00b      	b.n	8007006 <SEGGER_SYSVIEW_SendModule+0x7e>
 8006fee:	6a3b      	ldr	r3, [r7, #32]
 8006ff0:	b2da      	uxtb	r2, r3
 8006ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff4:	1c59      	adds	r1, r3, #1
 8006ff6:	6279      	str	r1, [r7, #36]	; 0x24
 8006ff8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ffc:	b2d2      	uxtb	r2, r2
 8006ffe:	701a      	strb	r2, [r3, #0]
 8007000:	6a3b      	ldr	r3, [r7, #32]
 8007002:	09db      	lsrs	r3, r3, #7
 8007004:	623b      	str	r3, [r7, #32]
 8007006:	6a3b      	ldr	r3, [r7, #32]
 8007008:	2b7f      	cmp	r3, #127	; 0x7f
 800700a:	d8f0      	bhi.n	8006fee <SEGGER_SYSVIEW_SendModule+0x66>
 800700c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800700e:	1c5a      	adds	r2, r3, #1
 8007010:	627a      	str	r2, [r7, #36]	; 0x24
 8007012:	6a3a      	ldr	r2, [r7, #32]
 8007014:	b2d2      	uxtb	r2, r2
 8007016:	701a      	strb	r2, [r3, #0]
 8007018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800701a:	60fb      	str	r3, [r7, #12]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	61fb      	str	r3, [r7, #28]
 8007020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	61bb      	str	r3, [r7, #24]
 8007026:	e00b      	b.n	8007040 <SEGGER_SYSVIEW_SendModule+0xb8>
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	b2da      	uxtb	r2, r3
 800702c:	69fb      	ldr	r3, [r7, #28]
 800702e:	1c59      	adds	r1, r3, #1
 8007030:	61f9      	str	r1, [r7, #28]
 8007032:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007036:	b2d2      	uxtb	r2, r2
 8007038:	701a      	strb	r2, [r3, #0]
 800703a:	69bb      	ldr	r3, [r7, #24]
 800703c:	09db      	lsrs	r3, r3, #7
 800703e:	61bb      	str	r3, [r7, #24]
 8007040:	69bb      	ldr	r3, [r7, #24]
 8007042:	2b7f      	cmp	r3, #127	; 0x7f
 8007044:	d8f0      	bhi.n	8007028 <SEGGER_SYSVIEW_SendModule+0xa0>
 8007046:	69fb      	ldr	r3, [r7, #28]
 8007048:	1c5a      	adds	r2, r3, #1
 800704a:	61fa      	str	r2, [r7, #28]
 800704c:	69ba      	ldr	r2, [r7, #24]
 800704e:	b2d2      	uxtb	r2, r2
 8007050:	701a      	strb	r2, [r3, #0]
 8007052:	69fb      	ldr	r3, [r7, #28]
 8007054:	60fb      	str	r3, [r7, #12]
 8007056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2280      	movs	r2, #128	; 0x80
 800705c:	4619      	mov	r1, r3
 800705e:	68f8      	ldr	r0, [r7, #12]
 8007060:	f7fe fed0 	bl	8005e04 <_EncodeStr>
 8007064:	60f8      	str	r0, [r7, #12]
 8007066:	2216      	movs	r2, #22
 8007068:	68f9      	ldr	r1, [r7, #12]
 800706a:	6938      	ldr	r0, [r7, #16]
 800706c:	f7ff f804 	bl	8006078 <_SendPacket>
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	f383 8811 	msr	BASEPRI, r3
 8007076:	bf00      	nop
 8007078:	3730      	adds	r7, #48	; 0x30
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}
 800707e:	bf00      	nop
 8007080:	2001a684 	.word	0x2001a684
 8007084:	2001a68c 	.word	0x2001a68c

08007088 <SEGGER_SYSVIEW_SendModuleDescription>:
 8007088:	b580      	push	{r7, lr}
 800708a:	b082      	sub	sp, #8
 800708c:	af00      	add	r7, sp, #0
 800708e:	4b0c      	ldr	r3, [pc, #48]	; (80070c0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00f      	beq.n	80070b6 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
 8007096:	4b0a      	ldr	r3, [pc, #40]	; (80070c0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	607b      	str	r3, [r7, #4]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d002      	beq.n	80070aa <SEGGER_SYSVIEW_SendModuleDescription+0x22>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	4798      	blx	r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	691b      	ldr	r3, [r3, #16]
 80070ae:	607b      	str	r3, [r7, #4]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1f2      	bne.n	800709c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
 80070b6:	bf00      	nop
 80070b8:	3708      	adds	r7, #8
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}
 80070be:	bf00      	nop
 80070c0:	2001a684 	.word	0x2001a684

080070c4 <SEGGER_SYSVIEW_SendNumModules>:
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b086      	sub	sp, #24
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	f3ef 8311 	mrs	r3, BASEPRI
 80070ce:	f04f 0120 	mov.w	r1, #32
 80070d2:	f381 8811 	msr	BASEPRI, r1
 80070d6:	60fb      	str	r3, [r7, #12]
 80070d8:	4817      	ldr	r0, [pc, #92]	; (8007138 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80070da:	f7fe fee3 	bl	8005ea4 <_PreparePacket>
 80070de:	60b8      	str	r0, [r7, #8]
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	607b      	str	r3, [r7, #4]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	617b      	str	r3, [r7, #20]
 80070e8:	4b14      	ldr	r3, [pc, #80]	; (800713c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	613b      	str	r3, [r7, #16]
 80070ee:	e00b      	b.n	8007108 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	b2da      	uxtb	r2, r3
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	1c59      	adds	r1, r3, #1
 80070f8:	6179      	str	r1, [r7, #20]
 80070fa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80070fe:	b2d2      	uxtb	r2, r2
 8007100:	701a      	strb	r2, [r3, #0]
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	09db      	lsrs	r3, r3, #7
 8007106:	613b      	str	r3, [r7, #16]
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	2b7f      	cmp	r3, #127	; 0x7f
 800710c:	d8f0      	bhi.n	80070f0 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	1c5a      	adds	r2, r3, #1
 8007112:	617a      	str	r2, [r7, #20]
 8007114:	693a      	ldr	r2, [r7, #16]
 8007116:	b2d2      	uxtb	r2, r2
 8007118:	701a      	strb	r2, [r3, #0]
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	607b      	str	r3, [r7, #4]
 800711e:	221b      	movs	r2, #27
 8007120:	6879      	ldr	r1, [r7, #4]
 8007122:	68b8      	ldr	r0, [r7, #8]
 8007124:	f7fe ffa8 	bl	8006078 <_SendPacket>
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f383 8811 	msr	BASEPRI, r3
 800712e:	bf00      	nop
 8007130:	3718      	adds	r7, #24
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	2001a68c 	.word	0x2001a68c
 800713c:	2001a688 	.word	0x2001a688

08007140 <SEGGER_SYSVIEW_Warn>:
 8007140:	b580      	push	{r7, lr}
 8007142:	b08a      	sub	sp, #40	; 0x28
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	f3ef 8311 	mrs	r3, BASEPRI
 800714c:	f04f 0120 	mov.w	r1, #32
 8007150:	f381 8811 	msr	BASEPRI, r1
 8007154:	617b      	str	r3, [r7, #20]
 8007156:	4827      	ldr	r0, [pc, #156]	; (80071f4 <SEGGER_SYSVIEW_Warn+0xb4>)
 8007158:	f7fe fea4 	bl	8005ea4 <_PreparePacket>
 800715c:	6138      	str	r0, [r7, #16]
 800715e:	2280      	movs	r2, #128	; 0x80
 8007160:	6879      	ldr	r1, [r7, #4]
 8007162:	6938      	ldr	r0, [r7, #16]
 8007164:	f7fe fe4e 	bl	8005e04 <_EncodeStr>
 8007168:	60f8      	str	r0, [r7, #12]
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	627b      	str	r3, [r7, #36]	; 0x24
 800716e:	2301      	movs	r3, #1
 8007170:	623b      	str	r3, [r7, #32]
 8007172:	e00b      	b.n	800718c <SEGGER_SYSVIEW_Warn+0x4c>
 8007174:	6a3b      	ldr	r3, [r7, #32]
 8007176:	b2da      	uxtb	r2, r3
 8007178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717a:	1c59      	adds	r1, r3, #1
 800717c:	6279      	str	r1, [r7, #36]	; 0x24
 800717e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007182:	b2d2      	uxtb	r2, r2
 8007184:	701a      	strb	r2, [r3, #0]
 8007186:	6a3b      	ldr	r3, [r7, #32]
 8007188:	09db      	lsrs	r3, r3, #7
 800718a:	623b      	str	r3, [r7, #32]
 800718c:	6a3b      	ldr	r3, [r7, #32]
 800718e:	2b7f      	cmp	r3, #127	; 0x7f
 8007190:	d8f0      	bhi.n	8007174 <SEGGER_SYSVIEW_Warn+0x34>
 8007192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007194:	1c5a      	adds	r2, r3, #1
 8007196:	627a      	str	r2, [r7, #36]	; 0x24
 8007198:	6a3a      	ldr	r2, [r7, #32]
 800719a:	b2d2      	uxtb	r2, r2
 800719c:	701a      	strb	r2, [r3, #0]
 800719e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a0:	60fb      	str	r3, [r7, #12]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	61fb      	str	r3, [r7, #28]
 80071a6:	2300      	movs	r3, #0
 80071a8:	61bb      	str	r3, [r7, #24]
 80071aa:	e00b      	b.n	80071c4 <SEGGER_SYSVIEW_Warn+0x84>
 80071ac:	69bb      	ldr	r3, [r7, #24]
 80071ae:	b2da      	uxtb	r2, r3
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	1c59      	adds	r1, r3, #1
 80071b4:	61f9      	str	r1, [r7, #28]
 80071b6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80071ba:	b2d2      	uxtb	r2, r2
 80071bc:	701a      	strb	r2, [r3, #0]
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	09db      	lsrs	r3, r3, #7
 80071c2:	61bb      	str	r3, [r7, #24]
 80071c4:	69bb      	ldr	r3, [r7, #24]
 80071c6:	2b7f      	cmp	r3, #127	; 0x7f
 80071c8:	d8f0      	bhi.n	80071ac <SEGGER_SYSVIEW_Warn+0x6c>
 80071ca:	69fb      	ldr	r3, [r7, #28]
 80071cc:	1c5a      	adds	r2, r3, #1
 80071ce:	61fa      	str	r2, [r7, #28]
 80071d0:	69ba      	ldr	r2, [r7, #24]
 80071d2:	b2d2      	uxtb	r2, r2
 80071d4:	701a      	strb	r2, [r3, #0]
 80071d6:	69fb      	ldr	r3, [r7, #28]
 80071d8:	60fb      	str	r3, [r7, #12]
 80071da:	221a      	movs	r2, #26
 80071dc:	68f9      	ldr	r1, [r7, #12]
 80071de:	6938      	ldr	r0, [r7, #16]
 80071e0:	f7fe ff4a 	bl	8006078 <_SendPacket>
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	f383 8811 	msr	BASEPRI, r3
 80071ea:	bf00      	nop
 80071ec:	3728      	adds	r7, #40	; 0x28
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	2001a68c 	.word	0x2001a68c

080071f8 <__libc_init_array>:
 80071f8:	b570      	push	{r4, r5, r6, lr}
 80071fa:	4e0d      	ldr	r6, [pc, #52]	; (8007230 <__libc_init_array+0x38>)
 80071fc:	4c0d      	ldr	r4, [pc, #52]	; (8007234 <__libc_init_array+0x3c>)
 80071fe:	1ba4      	subs	r4, r4, r6
 8007200:	10a4      	asrs	r4, r4, #2
 8007202:	2500      	movs	r5, #0
 8007204:	42a5      	cmp	r5, r4
 8007206:	d109      	bne.n	800721c <__libc_init_array+0x24>
 8007208:	4e0b      	ldr	r6, [pc, #44]	; (8007238 <__libc_init_array+0x40>)
 800720a:	4c0c      	ldr	r4, [pc, #48]	; (800723c <__libc_init_array+0x44>)
 800720c:	f000 f83a 	bl	8007284 <_init>
 8007210:	1ba4      	subs	r4, r4, r6
 8007212:	10a4      	asrs	r4, r4, #2
 8007214:	2500      	movs	r5, #0
 8007216:	42a5      	cmp	r5, r4
 8007218:	d105      	bne.n	8007226 <__libc_init_array+0x2e>
 800721a:	bd70      	pop	{r4, r5, r6, pc}
 800721c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007220:	4798      	blx	r3
 8007222:	3501      	adds	r5, #1
 8007224:	e7ee      	b.n	8007204 <__libc_init_array+0xc>
 8007226:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800722a:	4798      	blx	r3
 800722c:	3501      	adds	r5, #1
 800722e:	e7f2      	b.n	8007216 <__libc_init_array+0x1e>
 8007230:	08007448 	.word	0x08007448
 8007234:	08007448 	.word	0x08007448
 8007238:	08007448 	.word	0x08007448
 800723c:	0800744c 	.word	0x0800744c

08007240 <memcmp>:
 8007240:	b530      	push	{r4, r5, lr}
 8007242:	2400      	movs	r4, #0
 8007244:	42a2      	cmp	r2, r4
 8007246:	d101      	bne.n	800724c <memcmp+0xc>
 8007248:	2000      	movs	r0, #0
 800724a:	e007      	b.n	800725c <memcmp+0x1c>
 800724c:	5d03      	ldrb	r3, [r0, r4]
 800724e:	3401      	adds	r4, #1
 8007250:	190d      	adds	r5, r1, r4
 8007252:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8007256:	42ab      	cmp	r3, r5
 8007258:	d0f4      	beq.n	8007244 <memcmp+0x4>
 800725a:	1b58      	subs	r0, r3, r5
 800725c:	bd30      	pop	{r4, r5, pc}

0800725e <memcpy>:
 800725e:	b510      	push	{r4, lr}
 8007260:	1e43      	subs	r3, r0, #1
 8007262:	440a      	add	r2, r1
 8007264:	4291      	cmp	r1, r2
 8007266:	d100      	bne.n	800726a <memcpy+0xc>
 8007268:	bd10      	pop	{r4, pc}
 800726a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800726e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007272:	e7f7      	b.n	8007264 <memcpy+0x6>

08007274 <memset>:
 8007274:	4402      	add	r2, r0
 8007276:	4603      	mov	r3, r0
 8007278:	4293      	cmp	r3, r2
 800727a:	d100      	bne.n	800727e <memset+0xa>
 800727c:	4770      	bx	lr
 800727e:	f803 1b01 	strb.w	r1, [r3], #1
 8007282:	e7f9      	b.n	8007278 <memset+0x4>

08007284 <_init>:
 8007284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007286:	bf00      	nop
 8007288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800728a:	bc08      	pop	{r3}
 800728c:	469e      	mov	lr, r3
 800728e:	4770      	bx	lr

08007290 <_fini>:
 8007290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007292:	bf00      	nop
 8007294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007296:	bc08      	pop	{r3}
 8007298:	469e      	mov	lr, r3
 800729a:	4770      	bx	lr
