

================================================================
== Vivado HLS Report for 'keccak_squeezeblocks_2'
================================================================
* Date:           Tue Apr  4 22:25:16 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 6.812 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      285|     1421| 2.850 ms | 14.210 ms |  285|  1421|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |      284|     1420|       284|          -|          -| 1 ~ 5 |    no    |
        | + Loop 1.1      |      231|      231|        11|          -|          -|     21|    no    |
        |  ++ Loop 1.1.1  |        8|        8|         1|          -|          -|      8|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 6 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%nblocks_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %nblocks)" [fips202.c:467]   --->   Operation 7 'read' 'nblocks_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_offset_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %out_offset)" [fips202.c:467]   --->   Operation 8 'read' 'out_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:474]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%nblocks_assign_1 = phi i4 [ %nblocks_read, %0 ], [ %add_ln479, %6 ]" [fips202.c:467]   --->   Operation 10 'phi' 'nblocks_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_rec = phi i10 [ 0, %0 ], [ %add_ln478, %6 ]" [fips202.c:478]   --->   Operation 11 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.21ns)   --->   "%icmp_ln474 = icmp eq i4 %nblocks_assign_1, 0" [fips202.c:474]   --->   Operation 12 'icmp' 'icmp_ln474' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 0)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln474, label %7, label %2" [fips202.c:474]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:475]   --->   Operation 15 'call' <Predicate = (!icmp_ln474)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [fips202.c:481]   --->   Operation 16 'ret' <Predicate = (icmp_ln474)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:475]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [1/1] (1.35ns)   --->   "br label %store64.1.exit" [fips202.c:476]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %2 ], [ %i, %store64.1.exit.loopexit ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 21, i64 21)"   --->   Operation 20 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (1.21ns)   --->   "%icmp_ln476 = icmp eq i5 %i_0, -11" [fips202.c:476]   --->   Operation 21 'icmp' 'icmp_ln476' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (1.54ns)   --->   "%i = add i5 %i_0, 1" [fips202.c:476]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln476, label %6, label %3" [fips202.c:476]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln477 = zext i5 %i_0 to i64" [fips202.c:477]   --->   Operation 24 'zext' 'zext_ln477' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln477" [fips202.c:477]   --->   Operation 25 'getelementptr' 's_addr' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:477]   --->   Operation 26 'load' 's_load' <Predicate = (!icmp_ln476)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_4 : Operation 27 [1/1] (1.74ns)   --->   "%add_ln478 = add i10 %p_0_rec, 168" [fips202.c:478]   --->   Operation 27 'add' 'add_ln478' <Predicate = (icmp_ln476)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (1.49ns)   --->   "%add_ln479 = add i4 %nblocks_assign_1, -1" [fips202.c:479]   --->   Operation 28 'add' 'add_ln479' <Predicate = (icmp_ln476)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:480]   --->   Operation 29 'br' <Predicate = (icmp_ln476)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)" [fips202.c:477]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:477]   --->   Operation 31 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_5 : Operation 32 [1/1] (1.35ns)   --->   "br label %4" [fips202.c:47->fips202.c:477]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 5> <Delay = 6.24>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ 0, %3 ], [ %i_29, %5 ]"   --->   Operation 33 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (1.21ns)   --->   "%icmp_ln47 = icmp eq i4 %i_0_i, -8" [fips202.c:47->fips202.c:477]   --->   Operation 34 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 35 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (1.49ns)   --->   "%i_29 = add i4 %i_0_i, 1" [fips202.c:47->fips202.c:477]   --->   Operation 36 'add' 'i_29' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %store64.1.exit.loopexit, label %5" [fips202.c:47->fips202.c:477]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i4 %i_0_i to i3" [fips202.c:48->fips202.c:477]   --->   Operation 38 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln15 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln48, i3 0)" [fips202.c:48->fips202.c:477]   --->   Operation 39 'bitconcatenate' 'shl_ln15' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %shl_ln15 to i64" [fips202.c:48->fips202.c:477]   --->   Operation 40 'zext' 'zext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (3.47ns)   --->   "%lshr_ln48 = lshr i64 %s_load, %zext_ln48" [fips202.c:48->fips202.c:477]   --->   Operation 41 'lshr' 'lshr_ln48' <Predicate = (!icmp_ln47)> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i64 %lshr_ln48 to i8" [fips202.c:48->fips202.c:477]   --->   Operation 42 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i4 %i_0_i to i8" [fips202.c:48->fips202.c:477]   --->   Operation 43 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_0_rec, i32 2, i32 9)" [fips202.c:48->fips202.c:477]   --->   Operation 44 'partselect' 'tmp_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_s, i2 %out_offset_read)" [fips202.c:48->fips202.c:477]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.71ns)   --->   "%add_ln48_1 = add i8 %shl_ln, %zext_ln48_1" [fips202.c:48->fips202.c:477]   --->   Operation 46 'add' 'add_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i8 %add_ln48_1 to i10" [fips202.c:48->fips202.c:477]   --->   Operation 47 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.74ns)   --->   "%add_ln48 = add i10 %zext_ln48_2, %tmp" [fips202.c:48->fips202.c:477]   --->   Operation 48 'add' 'add_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i10 %add_ln48 to i64" [fips202.c:48->fips202.c:477]   --->   Operation 49 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [842 x i8]* %out_r, i64 0, i64 %zext_ln48_3" [fips202.c:48->fips202.c:477]   --->   Operation 50 'getelementptr' 'out_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.77ns)   --->   "store i8 %trunc_ln48_1, i8* %out_addr, align 1" [fips202.c:48->fips202.c:477]   --->   Operation 51 'store' <Predicate = (!icmp_ln47)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 842> <RAM>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:47->fips202.c:477]   --->   Operation 52 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br label %store64.1.exit"   --->   Operation 53 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+04ns, clock uncertainty: 1.25e+03ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('nblocks_assign_1', fips202.c:467) with incoming values : ('nblocks_read', fips202.c:467) ('nblocks', fips202.c:479) [11]  (1.35 ns)

 <State 2>: 1.21ns
The critical path consists of the following:
	'phi' operation ('nblocks_assign_1', fips202.c:467) with incoming values : ('nblocks_read', fips202.c:467) ('nblocks', fips202.c:479) [11]  (0 ns)
	'icmp' operation ('icmp_ln474', fips202.c:474) [13]  (1.21 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fips202.c:476) [20]  (1.35 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:476) [20]  (0 ns)
	'getelementptr' operation ('s_addr', fips202.c:477) [28]  (0 ns)
	'load' operation ('u', fips202.c:477) on array 's' [29]  (2.77 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'load' operation ('u', fips202.c:477) on array 's' [29]  (2.77 ns)

 <State 6>: 6.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:47->fips202.c:477) [32]  (0 ns)
	'lshr' operation ('lshr_ln48', fips202.c:48->fips202.c:477) [41]  (3.48 ns)
	'store' operation ('store_ln48', fips202.c:48->fips202.c:477) of variable 'trunc_ln48_1', fips202.c:48->fips202.c:477 on array 'out_r' [51]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
