{"Source Block": ["hdl/projects/fmcomms6/zc706/system_top.v@159:184@HdlStmProcess", "  wire            adc_enable_1;\n  wire    [15:0]  adc_data_1;\n\n  // pack-unpack place holder\n\n  always @(posedge adc_clk) begin \n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n        adc_dma_wr <= ~adc_dma_wr;\n        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[31:16]};\n      end\n      2'b01: begin\n        adc_dma_wr <= ~adc_dma_wr;\n        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[31:16]};\n      end\n      default: begin\n        adc_dma_wr <= 1'b1;\n        adc_dma_wdata <= {adc_data_1, adc_data_0};\n      end\n    endcase\n  end\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(16)) i_iobuf (\n    .dt (gpio_t[15:0]),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[164, "  always @(posedge adc_clk) begin \n"]], "Add": [[164, "  always @(posedge adc_clk) begin\n"]]}}