strict digraph "" {
	node [label="\N"];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f17cc4a8210>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = (present_state == 1) && (in == 1) || (present_state == 0) && (in == 0);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in', 'present_state', 'in']"];
}
