<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Nov 11 22:53:22 2017" VIVADOVERSION="2015.3">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="AndLogic" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_and2_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_and2_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_0_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_and2_0" PORT="y"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/xup_and2_0" HWVERSION="1.0" INSTANCE="xup_and2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:xup:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="AndLogic_xup_and2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="y"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
