GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\ae350_demo.v'
Analyzing Verilog file 'F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\gowin_pll_ae350\gowin_pll_ae350.v'
Analyzing Verilog file 'F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\gowin_pll_ddr3\gowin_pll_ddr3.v'
Analyzing Verilog file 'F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\key_debounce.v'
Analyzing Verilog file 'F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v'
Compiling module 'ae350_demo_top'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\ae350_demo.v":3)
Compiling module 'Gowin_PLL_AE350'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\gowin_pll_ae350\gowin_pll_ae350.v":10)
Compiling module 'Gowin_PLL_DDR3'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\gowin_pll_ddr3\gowin_pll_ddr3.v":10)
Compiling module 'key_debounce'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\key_debounce.v":3)
Compiling module 'RiscV_AE350_SOC_Top'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":28864)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
Compiling module '**'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (EX3670) : Actual bit length 6 differs from formal bit length 32 for port 'GPIO'("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\ae350_demo.v":163)
WARN  (EX2565) : Input 'UART2_CTSN' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\ae350_demo.v":171)
WARN  (EX2565) : Input 'UART2_DCDN' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\ae350_demo.v":171)
WARN  (EX2565) : Input 'UART2_DSRN' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\ae350_demo.v":171)
WARN  (EX2565) : Input 'UART2_RIN' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\ae350_demo.v":171)
NOTE  (EX0101) : Current top module is "ae350_demo_top"
[5%] Running netlist conversion ...
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_6_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29124)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_7_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29130)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_8_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29136)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_9_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29142)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_10_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29148)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_11_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29154)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_12_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29160)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_13_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29166)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_14_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29172)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_15_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29178)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_16_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29184)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_17_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29190)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_18_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29196)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_19_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29202)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_20_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29208)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_21_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29214)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_22_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29220)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_23_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29226)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_24_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29232)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_25_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29238)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_26_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29244)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_27_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29250)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_28_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29256)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_29_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29262)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_30_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29268)
WARN  (CV0023) : Sweep user defined iobuf instance "GPIO_31_iobuf" with dangling iopin("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":29274)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "gw_inout_pad_9" instantiated to "gpio_10_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_10" instantiated to "gpio_11_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_11" instantiated to "gpio_12_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_12" instantiated to "gpio_13_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_13" instantiated to "gpio_14_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_14" instantiated to "gpio_15_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_15" instantiated to "gpio_16_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_16" instantiated to "gpio_17_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_17" instantiated to "gpio_18_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_18" instantiated to "gpio_19_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_19" instantiated to "gpio_20_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_20" instantiated to "gpio_21_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_21" instantiated to "gpio_22_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_22" instantiated to "gpio_23_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_23" instantiated to "gpio_24_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_24" instantiated to "gpio_25_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_25" instantiated to "gpio_26_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_26" instantiated to "gpio_27_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_27" instantiated to "gpio_28_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_28" instantiated to "gpio_29_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_29" instantiated to "gpio_30_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_30" instantiated to "gpio_31_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_5" instantiated to "gpio_6_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_6" instantiated to "gpio_7_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_7" instantiated to "gpio_8_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
WARN  (NL0002) : The module "gw_inout_pad_8" instantiated to "gpio_9_pad" is swept in optimizing("F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\src\riscv_ae350_soc\riscv_ae350_soc.v":0)
[95%] Generate netlist file "F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\impl\gwsynthesis\ae350_demo.vg" completed
[100%] Generate report file "F:\EMB_pub\embedded\risc_v\ae350_soc\ref_design\1.1\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_demo\impl\gwsynthesis\ae350_demo_syn.rpt.html" completed
GowinSynthesis finish
