{"vcs1":{"timestamp_begin":1727637745.766222657, "rt":1.85, "ut":0.54, "st":0.27}}
{"vcselab":{"timestamp_begin":1727637747.706402213, "rt":1.03, "ut":0.33, "st":0.19}}
{"link":{"timestamp_begin":1727637748.831401124, "rt":0.42, "ut":0.17, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727637745.063890193}
{"VCS_COMP_START_TIME": 1727637745.063890193}
{"VCS_COMP_END_TIME": 1727637750.841018850}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_4_3 +notimingchecks"}
{"vcs1": {"peak_mem": 331096}}
{"stitch_vcselab": {"peak_mem": 223356}}
