============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Thu Aug 22 13:14:37 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  1.755234s wall, 1.388409s user + 0.140401s system = 1.528810s CPU (87.1%)

RUN-1004 : used memory is 153 MB, reserved memory is 132 MB, peak memory is 153 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.668322s wall, 1.700411s user + 0.062400s system = 1.762811s CPU (105.7%)

RUN-1004 : used memory is 152 MB, reserved memory is 146 MB, peak memory is 159 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.663826s wall, 2.464816s user + 0.062400s system = 2.527216s CPU (94.9%)

RUN-1004 : used memory is 190 MB, reserved memory is 178 MB, peak memory is 192 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2079/120 useful/useless nets, 1208/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1876/203 useful/useless nets, 1005/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1876/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.099605s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (99.3%)

RUN-1004 : used memory is 191 MB, reserved memory is 178 MB, peak memory is 192 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1913/0 useful/useless nets, 1046/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1904/0 useful/useless nets, 1037/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2056/0 useful/useless nets, 1189/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2024/0 useful/useless nets, 1157/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2231/6 useful/useless nets, 1364/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8532, tnet num: 2232, tinst num: 1359, tnode num: 13497, tedge num: 15503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2089/0 useful/useless nets, 1222/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 64 SEQ (8326 nodes)...
SYN-4004 : #3: Packed 70 SEQ (14748 nodes)...
SYN-4004 : #4: Packed 76 SEQ (12746 nodes)...
SYN-4004 : #5: Packed 76 SEQ (20902 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24558 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16300 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10824 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5077 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3042 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/967 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.940861s wall, 1.918812s user + 0.031200s system = 1.950012s CPU (100.5%)

RUN-1004 : used memory is 202 MB, reserved memory is 190 MB, peak memory is 204 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.310801s wall, 3.244821s user + 0.124801s system = 3.369622s CPU (101.8%)

RUN-1004 : used memory is 202 MB, reserved memory is 190 MB, peak memory is 204 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 690 instances, 578 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.279297s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (111.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269667
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 195965, overlap = 22.5
PHY-3002 : Step(2): len = 157163, overlap = 24.25
PHY-3002 : Step(3): len = 135379, overlap = 24
PHY-3002 : Step(4): len = 121426, overlap = 36
PHY-3002 : Step(5): len = 109287, overlap = 35
PHY-3002 : Step(6): len = 99332.2, overlap = 45.5
PHY-3002 : Step(7): len = 90217.3, overlap = 49.75
PHY-3002 : Step(8): len = 83319.2, overlap = 53.75
PHY-3002 : Step(9): len = 76580.8, overlap = 54.75
PHY-3002 : Step(10): len = 67642.2, overlap = 63.25
PHY-3002 : Step(11): len = 62617, overlap = 67.5
PHY-3002 : Step(12): len = 57564.9, overlap = 72
PHY-3002 : Step(13): len = 53319.6, overlap = 74
PHY-3002 : Step(14): len = 48493.6, overlap = 77
PHY-3002 : Step(15): len = 47357.4, overlap = 77.25
PHY-3002 : Step(16): len = 44726.8, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91599e-06
PHY-3002 : Step(17): len = 44211.2, overlap = 76.5
PHY-3002 : Step(18): len = 43776.7, overlap = 76.25
PHY-3002 : Step(19): len = 43624.3, overlap = 75.25
PHY-3002 : Step(20): len = 43311.2, overlap = 75.5
PHY-3002 : Step(21): len = 42789.9, overlap = 76.5
PHY-3002 : Step(22): len = 43024.8, overlap = 75
PHY-3002 : Step(23): len = 42765.6, overlap = 73.75
PHY-3002 : Step(24): len = 42901.7, overlap = 70.25
PHY-3002 : Step(25): len = 42858.6, overlap = 68.5
PHY-3002 : Step(26): len = 42814.9, overlap = 63
PHY-3002 : Step(27): len = 42925.4, overlap = 60.25
PHY-3002 : Step(28): len = 43173.2, overlap = 53.5
PHY-3002 : Step(29): len = 42725.1, overlap = 54
PHY-3002 : Step(30): len = 42707.4, overlap = 54.75
PHY-3002 : Step(31): len = 42622.5, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.83198e-06
PHY-3002 : Step(32): len = 42569.4, overlap = 55.5
PHY-3002 : Step(33): len = 42471.8, overlap = 56.75
PHY-3002 : Step(34): len = 42510.7, overlap = 57.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.5664e-05
PHY-3002 : Step(35): len = 42702.2, overlap = 53.5
PHY-3002 : Step(36): len = 43184.5, overlap = 54.75
PHY-3002 : Step(37): len = 46367.3, overlap = 48.75
PHY-3002 : Step(38): len = 47011.9, overlap = 52.25
PHY-3002 : Step(39): len = 46222.8, overlap = 52
PHY-3002 : Step(40): len = 45884.3, overlap = 51.5
PHY-3002 : Step(41): len = 45870.3, overlap = 51.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.13279e-05
PHY-3002 : Step(42): len = 46356.9, overlap = 51.5
PHY-3002 : Step(43): len = 47010.8, overlap = 49.75
PHY-3002 : Step(44): len = 47318.1, overlap = 49
PHY-3002 : Step(45): len = 47449.1, overlap = 48.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.34794e-05
PHY-3002 : Step(46): len = 47654.3, overlap = 48.25
PHY-3002 : Step(47): len = 47809.8, overlap = 47.75
PHY-3002 : Step(48): len = 48614.8, overlap = 46.5
PHY-3002 : Step(49): len = 48692.8, overlap = 43.75
PHY-3002 : Step(50): len = 48915.5, overlap = 43.5
PHY-3002 : Step(51): len = 48905.1, overlap = 43.75
PHY-3002 : Step(52): len = 49021.4, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005077s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (307.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09719e-06
PHY-3002 : Step(53): len = 53958.4, overlap = 44.5
PHY-3002 : Step(54): len = 53409.6, overlap = 48
PHY-3002 : Step(55): len = 51853.3, overlap = 47.5
PHY-3002 : Step(56): len = 51171.6, overlap = 46.5
PHY-3002 : Step(57): len = 50770.5, overlap = 47.25
PHY-3002 : Step(58): len = 50212.5, overlap = 47.5
PHY-3002 : Step(59): len = 50189.8, overlap = 46.75
PHY-3002 : Step(60): len = 49890.1, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19439e-06
PHY-3002 : Step(61): len = 49630.5, overlap = 47.25
PHY-3002 : Step(62): len = 49577.6, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.38878e-06
PHY-3002 : Step(63): len = 49617.3, overlap = 47.25
PHY-3002 : Step(64): len = 49667, overlap = 46.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.58897e-06
PHY-3002 : Step(65): len = 49725.8, overlap = 77.5
PHY-3002 : Step(66): len = 49830.2, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71779e-05
PHY-3002 : Step(67): len = 50130.3, overlap = 75.75
PHY-3002 : Step(68): len = 51051.8, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43559e-05
PHY-3002 : Step(69): len = 51449.1, overlap = 68
PHY-3002 : Step(70): len = 53931, overlap = 63.75
PHY-3002 : Step(71): len = 54873, overlap = 62.75
PHY-3002 : Step(72): len = 54787.7, overlap = 63.5
PHY-3002 : Step(73): len = 54825.5, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.87118e-05
PHY-3002 : Step(74): len = 56042.1, overlap = 61.25
PHY-3002 : Step(75): len = 58502.4, overlap = 57.5
PHY-3002 : Step(76): len = 58949.2, overlap = 56.5
PHY-3002 : Step(77): len = 58512.8, overlap = 55.75
PHY-3002 : Step(78): len = 58476.2, overlap = 54.75
PHY-3002 : Step(79): len = 58754.9, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133252
PHY-3002 : Step(80): len = 60871.8, overlap = 49.5
PHY-3002 : Step(81): len = 62282.7, overlap = 47.5
PHY-3002 : Step(82): len = 64077.8, overlap = 45.5
PHY-3002 : Step(83): len = 64191.1, overlap = 46.5
PHY-3002 : Step(84): len = 64166.2, overlap = 48.25
PHY-3002 : Step(85): len = 64614.6, overlap = 47.25
PHY-3002 : Step(86): len = 64875.6, overlap = 45.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000266504
PHY-3002 : Step(87): len = 66760.1, overlap = 42.25
PHY-3002 : Step(88): len = 67953.1, overlap = 40.5
PHY-3002 : Step(89): len = 69189.3, overlap = 39.25
PHY-3002 : Step(90): len = 69818.4, overlap = 35.5
PHY-3002 : Step(91): len = 70086.3, overlap = 36.5
PHY-3002 : Step(92): len = 70045.8, overlap = 38
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000519132
PHY-3002 : Step(93): len = 71801.9, overlap = 35.25
PHY-3002 : Step(94): len = 72788.1, overlap = 32.5
PHY-3002 : Step(95): len = 73759.1, overlap = 31.75
PHY-3002 : Step(96): len = 73885.3, overlap = 31.75
PHY-3002 : Step(97): len = 73818.3, overlap = 29
PHY-3002 : Step(98): len = 73977.3, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.237658s wall, 0.187201s user + 0.093601s system = 0.280802s CPU (118.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000218885
PHY-3002 : Step(99): len = 72917.2, overlap = 17.25
PHY-3002 : Step(100): len = 71929.6, overlap = 20.75
PHY-3002 : Step(101): len = 71068.6, overlap = 25.25
PHY-3002 : Step(102): len = 70407.2, overlap = 29.25
PHY-3002 : Step(103): len = 70043.7, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000432097
PHY-3002 : Step(104): len = 71727.2, overlap = 25.5
PHY-3002 : Step(105): len = 72411.2, overlap = 24.75
PHY-3002 : Step(106): len = 72975.3, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000864193
PHY-3002 : Step(107): len = 74385.7, overlap = 22.25
PHY-3002 : Step(108): len = 75456.9, overlap = 22
PHY-3002 : Step(109): len = 76695.1, overlap = 21.5
PHY-3002 : Step(110): len = 76846, overlap = 21.25
PHY-3002 : Step(111): len = 76931.8, overlap = 20.75
PHY-3002 : Step(112): len = 77181.4, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011889s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 77410, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 9 instances has been re-located, deltaX = 9, deltaY = 8.
PHY-3001 : Final: Len = 77688, Over = 0
RUN-1003 : finish command "place" in  4.439143s wall, 5.709637s user + 1.154407s system = 6.864044s CPU (154.6%)

RUN-1004 : used memory is 203 MB, reserved memory is 190 MB, peak memory is 204 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 636 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 450
PHY-1001 : Pin misalignment score is improved from 450 to 449
PHY-1001 : Pin misalignment score is improved from 449 to 449
PHY-1001 : Pin local connectivity score is improved from 127 to 0
PHY-1001 : Pin misalignment score is improved from 524 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 59 to 0
PHY-1001 : End pin swap;  0.436982s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (100.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 92512, over cnt = 252(3%), over = 435, worst = 19
PHY-1002 : len = 93880, over cnt = 125(1%), over = 196, worst = 9
PHY-1002 : len = 94632, over cnt = 116(1%), over = 157, worst = 7
PHY-1002 : len = 96848, over cnt = 39(0%), over = 54, worst = 4
PHY-1002 : len = 97480, over cnt = 19(0%), over = 32, worst = 4
PHY-1002 : len = 97696, over cnt = 17(0%), over = 28, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 1781 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.068618s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (96.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.162043s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (96.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 19872, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.044948s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (138.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006420s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (486.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 187504, over cnt = 47(0%), over = 47, worst = 1
PHY-1001 : End Routed; 8.035808s wall, 9.048058s user + 0.093601s system = 9.141659s CPU (113.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 186656, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.138996s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (101.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 186696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 186696
PHY-1001 : End DR Iter 2; 0.027548s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (169.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.398825s wall, 14.336492s user + 0.265202s system = 14.601694s CPU (109.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.012398s wall, 15.896502s user + 0.280802s system = 16.177304s CPU (107.8%)

RUN-1004 : used memory is 262 MB, reserved memory is 247 MB, peak memory is 323 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1131
  #lut only           268   out of   1131   23.70%
  #reg only           140   out of   1131   12.38%
  #lut&reg            723   out of   1131   63.93%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.205186s wall, 1.092007s user + 0.078001s system = 1.170008s CPU (97.1%)

RUN-1004 : used memory is 262 MB, reserved memory is 247 MB, peak memory is 323 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.194048s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (100.6%)

RUN-1004 : used memory is 331 MB, reserved memory is 315 MB, peak memory is 331 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 692
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 15896
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 820 valid insts, and 42451 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  7.611309s wall, 14.336492s user + 0.046800s system = 14.383292s CPU (189.0%)

RUN-1004 : used memory is 344 MB, reserved memory is 325 MB, peak memory is 352 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.328471s wall, 1.279208s user + 0.046800s system = 1.326008s CPU (99.8%)

RUN-1004 : used memory is 453 MB, reserved memory is 436 MB, peak memory is 456 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.971378s wall, 2.886019s user + 0.374402s system = 3.260421s CPU (12.1%)

RUN-1004 : used memory is 454 MB, reserved memory is 438 MB, peak memory is 457 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.872184s wall, 0.483603s user + 0.062400s system = 0.546003s CPU (7.9%)

RUN-1004 : used memory is 399 MB, reserved memory is 382 MB, peak memory is 457 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.928756s wall, 5.194833s user + 0.499203s system = 5.694037s CPU (15.8%)

RUN-1004 : used memory is 386 MB, reserved memory is 372 MB, peak memory is 457 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.623493s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (102.8%)

RUN-1004 : used memory is 258 MB, reserved memory is 249 MB, peak memory is 457 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.423101s wall, 2.449216s user + 0.046800s system = 2.496016s CPU (103.0%)

RUN-1004 : used memory is 272 MB, reserved memory is 263 MB, peak memory is 457 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2079/120 useful/useless nets, 1208/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1876/203 useful/useless nets, 1005/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1876/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.078758s wall, 1.092007s user + 0.015600s system = 1.107607s CPU (102.7%)

RUN-1004 : used memory is 272 MB, reserved memory is 263 MB, peak memory is 457 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1913/0 useful/useless nets, 1046/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1904/0 useful/useless nets, 1037/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2056/0 useful/useless nets, 1189/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2024/0 useful/useless nets, 1157/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2231/6 useful/useless nets, 1364/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8532, tnet num: 2232, tinst num: 1359, tnode num: 13497, tedge num: 15503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2089/0 useful/useless nets, 1222/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 64 SEQ (8326 nodes)...
SYN-4004 : #3: Packed 70 SEQ (14748 nodes)...
SYN-4004 : #4: Packed 76 SEQ (12746 nodes)...
SYN-4004 : #5: Packed 76 SEQ (20902 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24558 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16300 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10824 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5077 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3042 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/967 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.903779s wall, 1.950012s user + 0.031200s system = 1.981213s CPU (104.1%)

RUN-1004 : used memory is 281 MB, reserved memory is 269 MB, peak memory is 457 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.230222s wall, 3.291621s user + 0.078001s system = 3.369622s CPU (104.3%)

RUN-1004 : used memory is 281 MB, reserved memory is 269 MB, peak memory is 457 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 690 instances, 578 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.276179s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (107.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269667
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(113): len = 195965, overlap = 22.5
PHY-3002 : Step(114): len = 157163, overlap = 24.25
PHY-3002 : Step(115): len = 135379, overlap = 24
PHY-3002 : Step(116): len = 121426, overlap = 36
PHY-3002 : Step(117): len = 109287, overlap = 35
PHY-3002 : Step(118): len = 99332.2, overlap = 45.5
PHY-3002 : Step(119): len = 90217.3, overlap = 49.75
PHY-3002 : Step(120): len = 83319.2, overlap = 53.75
PHY-3002 : Step(121): len = 76580.8, overlap = 54.75
PHY-3002 : Step(122): len = 67642.2, overlap = 63.25
PHY-3002 : Step(123): len = 62617, overlap = 67.5
PHY-3002 : Step(124): len = 57564.9, overlap = 72
PHY-3002 : Step(125): len = 53319.6, overlap = 74
PHY-3002 : Step(126): len = 48493.6, overlap = 77
PHY-3002 : Step(127): len = 47357.4, overlap = 77.25
PHY-3002 : Step(128): len = 44726.8, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91599e-06
PHY-3002 : Step(129): len = 44211.2, overlap = 76.5
PHY-3002 : Step(130): len = 43776.7, overlap = 76.25
PHY-3002 : Step(131): len = 43624.3, overlap = 75.25
PHY-3002 : Step(132): len = 43311.2, overlap = 75.5
PHY-3002 : Step(133): len = 42789.9, overlap = 76.5
PHY-3002 : Step(134): len = 43024.8, overlap = 75
PHY-3002 : Step(135): len = 42765.6, overlap = 73.75
PHY-3002 : Step(136): len = 42901.7, overlap = 70.25
PHY-3002 : Step(137): len = 42858.6, overlap = 68.5
PHY-3002 : Step(138): len = 42814.9, overlap = 63
PHY-3002 : Step(139): len = 42925.4, overlap = 60.25
PHY-3002 : Step(140): len = 43173.2, overlap = 53.5
PHY-3002 : Step(141): len = 42725.1, overlap = 54
PHY-3002 : Step(142): len = 42707.4, overlap = 54.75
PHY-3002 : Step(143): len = 42622.5, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.83198e-06
PHY-3002 : Step(144): len = 42569.4, overlap = 55.5
PHY-3002 : Step(145): len = 42471.8, overlap = 56.75
PHY-3002 : Step(146): len = 42510.7, overlap = 57.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.5664e-05
PHY-3002 : Step(147): len = 42702.2, overlap = 53.5
PHY-3002 : Step(148): len = 43184.5, overlap = 54.75
PHY-3002 : Step(149): len = 46367.3, overlap = 48.75
PHY-3002 : Step(150): len = 47011.9, overlap = 52.25
PHY-3002 : Step(151): len = 46222.8, overlap = 52
PHY-3002 : Step(152): len = 45884.3, overlap = 51.5
PHY-3002 : Step(153): len = 45870.3, overlap = 51.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.13279e-05
PHY-3002 : Step(154): len = 46356.9, overlap = 51.5
PHY-3002 : Step(155): len = 47010.8, overlap = 49.75
PHY-3002 : Step(156): len = 47318.1, overlap = 49
PHY-3002 : Step(157): len = 47449.1, overlap = 48.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.34794e-05
PHY-3002 : Step(158): len = 47654.3, overlap = 48.25
PHY-3002 : Step(159): len = 47809.8, overlap = 47.75
PHY-3002 : Step(160): len = 48614.8, overlap = 46.5
PHY-3002 : Step(161): len = 48692.8, overlap = 43.75
PHY-3002 : Step(162): len = 48915.5, overlap = 43.5
PHY-3002 : Step(163): len = 48905.1, overlap = 43.75
PHY-3002 : Step(164): len = 49021.4, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005389s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09719e-06
PHY-3002 : Step(165): len = 53958.4, overlap = 44.5
PHY-3002 : Step(166): len = 53409.6, overlap = 48
PHY-3002 : Step(167): len = 51853.3, overlap = 47.5
PHY-3002 : Step(168): len = 51171.6, overlap = 46.5
PHY-3002 : Step(169): len = 50770.5, overlap = 47.25
PHY-3002 : Step(170): len = 50212.5, overlap = 47.5
PHY-3002 : Step(171): len = 50189.8, overlap = 46.75
PHY-3002 : Step(172): len = 49890.1, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19439e-06
PHY-3002 : Step(173): len = 49630.5, overlap = 47.25
PHY-3002 : Step(174): len = 49577.6, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.38878e-06
PHY-3002 : Step(175): len = 49617.3, overlap = 47.25
PHY-3002 : Step(176): len = 49667, overlap = 46.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.58897e-06
PHY-3002 : Step(177): len = 49725.8, overlap = 77.5
PHY-3002 : Step(178): len = 49830.2, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71779e-05
PHY-3002 : Step(179): len = 50130.3, overlap = 75.75
PHY-3002 : Step(180): len = 51051.8, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43559e-05
PHY-3002 : Step(181): len = 51449.1, overlap = 68
PHY-3002 : Step(182): len = 53931, overlap = 63.75
PHY-3002 : Step(183): len = 54873, overlap = 62.75
PHY-3002 : Step(184): len = 54787.7, overlap = 63.5
PHY-3002 : Step(185): len = 54825.5, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.87118e-05
PHY-3002 : Step(186): len = 56042.1, overlap = 61.25
PHY-3002 : Step(187): len = 58502.4, overlap = 57.5
PHY-3002 : Step(188): len = 58949.2, overlap = 56.5
PHY-3002 : Step(189): len = 58512.8, overlap = 55.75
PHY-3002 : Step(190): len = 58476.2, overlap = 54.75
PHY-3002 : Step(191): len = 58754.9, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133252
PHY-3002 : Step(192): len = 60871.8, overlap = 49.5
PHY-3002 : Step(193): len = 62282.7, overlap = 47.5
PHY-3002 : Step(194): len = 64077.8, overlap = 45.5
PHY-3002 : Step(195): len = 64191.1, overlap = 46.5
PHY-3002 : Step(196): len = 64166.2, overlap = 48.25
PHY-3002 : Step(197): len = 64614.6, overlap = 47.25
PHY-3002 : Step(198): len = 64875.6, overlap = 45.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000266504
PHY-3002 : Step(199): len = 66760.1, overlap = 42.25
PHY-3002 : Step(200): len = 67953.1, overlap = 40.5
PHY-3002 : Step(201): len = 69189.3, overlap = 39.25
PHY-3002 : Step(202): len = 69818.4, overlap = 35.5
PHY-3002 : Step(203): len = 70086.3, overlap = 36.5
PHY-3002 : Step(204): len = 70045.8, overlap = 38
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000519132
PHY-3002 : Step(205): len = 71801.9, overlap = 35.25
PHY-3002 : Step(206): len = 72788.1, overlap = 32.5
PHY-3002 : Step(207): len = 73759.1, overlap = 31.75
PHY-3002 : Step(208): len = 73885.3, overlap = 31.75
PHY-3002 : Step(209): len = 73818.3, overlap = 29
PHY-3002 : Step(210): len = 73977.3, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.241660s wall, 0.156001s user + 0.124801s system = 0.280802s CPU (116.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000218885
PHY-3002 : Step(211): len = 72917.2, overlap = 17.25
PHY-3002 : Step(212): len = 71929.6, overlap = 20.75
PHY-3002 : Step(213): len = 71068.6, overlap = 25.25
PHY-3002 : Step(214): len = 70407.2, overlap = 29.25
PHY-3002 : Step(215): len = 70043.7, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000432097
PHY-3002 : Step(216): len = 71727.2, overlap = 25.5
PHY-3002 : Step(217): len = 72411.2, overlap = 24.75
PHY-3002 : Step(218): len = 72975.3, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000864193
PHY-3002 : Step(219): len = 74385.7, overlap = 22.25
PHY-3002 : Step(220): len = 75456.9, overlap = 22
PHY-3002 : Step(221): len = 76695.1, overlap = 21.5
PHY-3002 : Step(222): len = 76846, overlap = 21.25
PHY-3002 : Step(223): len = 76931.8, overlap = 20.75
PHY-3002 : Step(224): len = 77181.4, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 77410, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 9 instances has been re-located, deltaX = 9, deltaY = 8.
PHY-3001 : Final: Len = 77688, Over = 0
RUN-1003 : finish command "place" in  4.408202s wall, 5.756437s user + 0.967206s system = 6.723643s CPU (152.5%)

RUN-1004 : used memory is 283 MB, reserved memory is 270 MB, peak memory is 457 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 636 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 450
PHY-1001 : Pin misalignment score is improved from 450 to 449
PHY-1001 : Pin misalignment score is improved from 449 to 449
PHY-1001 : Pin local connectivity score is improved from 127 to 0
PHY-1001 : Pin misalignment score is improved from 524 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 59 to 0
PHY-1001 : End pin swap;  0.444474s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (101.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 92512, over cnt = 252(3%), over = 435, worst = 19
PHY-1002 : len = 93880, over cnt = 125(1%), over = 196, worst = 9
PHY-1002 : len = 94632, over cnt = 116(1%), over = 157, worst = 7
PHY-1002 : len = 96848, over cnt = 39(0%), over = 54, worst = 4
PHY-1002 : len = 97480, over cnt = 19(0%), over = 32, worst = 4
PHY-1002 : len = 97696, over cnt = 17(0%), over = 28, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 1781 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.098801s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (98.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.164377s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (104.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 19872, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.045089s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (103.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.004602s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 187504, over cnt = 47(0%), over = 47, worst = 1
PHY-1001 : End Routed; 7.940008s wall, 8.814056s user + 0.046800s system = 8.860857s CPU (111.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 186656, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.133503s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (105.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 186696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 186696
PHY-1001 : End DR Iter 2; 0.026801s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (174.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.656746s wall, 11.466074s user + 0.124801s system = 11.590874s CPU (108.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.312536s wall, 13.119684s user + 0.124801s system = 13.244485s CPU (107.6%)

RUN-1004 : used memory is 295 MB, reserved memory is 277 MB, peak memory is 457 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1131
  #lut only           268   out of   1131   23.70%
  #reg only           140   out of   1131   12.38%
  #lut&reg            723   out of   1131   63.93%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.177932s wall, 1.092007s user + 0.093601s system = 1.185608s CPU (100.7%)

RUN-1004 : used memory is 295 MB, reserved memory is 278 MB, peak memory is 457 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.192339s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (96.8%)

RUN-1004 : used memory is 365 MB, reserved memory is 348 MB, peak memory is 457 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 692
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 15896
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 820 valid insts, and 42451 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  7.470877s wall, 14.508093s user + 0.000000s system = 14.508093s CPU (194.2%)

RUN-1004 : used memory is 374 MB, reserved memory is 357 MB, peak memory is 457 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.316588s wall, 1.263608s user + 0.046800s system = 1.310408s CPU (99.5%)

RUN-1004 : used memory is 484 MB, reserved memory is 467 MB, peak memory is 487 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.886934s wall, 2.745618s user + 0.561604s system = 3.307221s CPU (12.3%)

RUN-1004 : used memory is 485 MB, reserved memory is 469 MB, peak memory is 487 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.866090s wall, 0.374402s user + 0.124801s system = 0.499203s CPU (7.3%)

RUN-1004 : used memory is 432 MB, reserved memory is 414 MB, peak memory is 487 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.840176s wall, 4.914032s user + 0.748805s system = 5.662836s CPU (15.8%)

RUN-1004 : used memory is 420 MB, reserved memory is 404 MB, peak memory is 487 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.305313s wall, 1.216808s user + 0.078001s system = 1.294808s CPU (99.2%)

RUN-1004 : used memory is 484 MB, reserved memory is 467 MB, peak memory is 487 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.894987s wall, 2.886019s user + 0.436803s system = 3.322821s CPU (12.4%)

RUN-1004 : used memory is 486 MB, reserved memory is 469 MB, peak memory is 488 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.862256s wall, 0.452403s user + 0.109201s system = 0.561604s CPU (8.2%)

RUN-1004 : used memory is 430 MB, reserved memory is 413 MB, peak memory is 488 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.821222s wall, 5.070032s user + 0.670804s system = 5.740837s CPU (16.0%)

RUN-1004 : used memory is 420 MB, reserved memory is 403 MB, peak memory is 488 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.739129s wall, 1.903212s user + 0.015600s system = 1.918812s CPU (110.3%)

RUN-1004 : used memory is 293 MB, reserved memory is 287 MB, peak memory is 488 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.456241s wall, 2.480416s user + 0.000000s system = 2.480416s CPU (101.0%)

RUN-1004 : used memory is 301 MB, reserved memory is 295 MB, peak memory is 488 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2079/120 useful/useless nets, 1208/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1876/203 useful/useless nets, 1005/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1876/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.126812s wall, 1.123207s user + 0.031200s system = 1.154407s CPU (102.4%)

RUN-1004 : used memory is 301 MB, reserved memory is 296 MB, peak memory is 488 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1913/0 useful/useless nets, 1046/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1904/0 useful/useless nets, 1037/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2056/0 useful/useless nets, 1189/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2024/0 useful/useless nets, 1157/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2231/6 useful/useless nets, 1364/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8532, tnet num: 2232, tinst num: 1359, tnode num: 13497, tedge num: 15503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2089/0 useful/useless nets, 1222/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 64 SEQ (8326 nodes)...
SYN-4004 : #3: Packed 70 SEQ (14748 nodes)...
SYN-4004 : #4: Packed 76 SEQ (12746 nodes)...
SYN-4004 : #5: Packed 76 SEQ (20902 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24558 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16300 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10824 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5077 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3042 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/967 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.958467s wall, 1.965613s user + 0.031200s system = 1.996813s CPU (102.0%)

RUN-1004 : used memory is 306 MB, reserved memory is 300 MB, peak memory is 488 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.338938s wall, 3.307221s user + 0.124801s system = 3.432022s CPU (102.8%)

RUN-1004 : used memory is 306 MB, reserved memory is 300 MB, peak memory is 488 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 690 instances, 578 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.277233s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (95.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269667
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(225): len = 195965, overlap = 22.5
PHY-3002 : Step(226): len = 157163, overlap = 24.25
PHY-3002 : Step(227): len = 135379, overlap = 24
PHY-3002 : Step(228): len = 121426, overlap = 36
PHY-3002 : Step(229): len = 109287, overlap = 35
PHY-3002 : Step(230): len = 99332.2, overlap = 45.5
PHY-3002 : Step(231): len = 90217.3, overlap = 49.75
PHY-3002 : Step(232): len = 83319.2, overlap = 53.75
PHY-3002 : Step(233): len = 76580.8, overlap = 54.75
PHY-3002 : Step(234): len = 67642.2, overlap = 63.25
PHY-3002 : Step(235): len = 62617, overlap = 67.5
PHY-3002 : Step(236): len = 57564.9, overlap = 72
PHY-3002 : Step(237): len = 53319.6, overlap = 74
PHY-3002 : Step(238): len = 48493.6, overlap = 77
PHY-3002 : Step(239): len = 47357.4, overlap = 77.25
PHY-3002 : Step(240): len = 44726.8, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91599e-06
PHY-3002 : Step(241): len = 44211.2, overlap = 76.5
PHY-3002 : Step(242): len = 43776.7, overlap = 76.25
PHY-3002 : Step(243): len = 43624.3, overlap = 75.25
PHY-3002 : Step(244): len = 43311.2, overlap = 75.5
PHY-3002 : Step(245): len = 42789.9, overlap = 76.5
PHY-3002 : Step(246): len = 43024.8, overlap = 75
PHY-3002 : Step(247): len = 42765.6, overlap = 73.75
PHY-3002 : Step(248): len = 42901.7, overlap = 70.25
PHY-3002 : Step(249): len = 42858.6, overlap = 68.5
PHY-3002 : Step(250): len = 42814.9, overlap = 63
PHY-3002 : Step(251): len = 42925.4, overlap = 60.25
PHY-3002 : Step(252): len = 43173.2, overlap = 53.5
PHY-3002 : Step(253): len = 42725.1, overlap = 54
PHY-3002 : Step(254): len = 42707.4, overlap = 54.75
PHY-3002 : Step(255): len = 42622.5, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.83198e-06
PHY-3002 : Step(256): len = 42569.4, overlap = 55.5
PHY-3002 : Step(257): len = 42471.8, overlap = 56.75
PHY-3002 : Step(258): len = 42510.7, overlap = 57.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.5664e-05
PHY-3002 : Step(259): len = 42702.2, overlap = 53.5
PHY-3002 : Step(260): len = 43184.5, overlap = 54.75
PHY-3002 : Step(261): len = 46367.3, overlap = 48.75
PHY-3002 : Step(262): len = 47011.9, overlap = 52.25
PHY-3002 : Step(263): len = 46222.8, overlap = 52
PHY-3002 : Step(264): len = 45884.3, overlap = 51.5
PHY-3002 : Step(265): len = 45870.3, overlap = 51.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.13279e-05
PHY-3002 : Step(266): len = 46356.9, overlap = 51.5
PHY-3002 : Step(267): len = 47010.8, overlap = 49.75
PHY-3002 : Step(268): len = 47318.1, overlap = 49
PHY-3002 : Step(269): len = 47449.1, overlap = 48.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.34794e-05
PHY-3002 : Step(270): len = 47654.3, overlap = 48.25
PHY-3002 : Step(271): len = 47809.8, overlap = 47.75
PHY-3002 : Step(272): len = 48614.8, overlap = 46.5
PHY-3002 : Step(273): len = 48692.8, overlap = 43.75
PHY-3002 : Step(274): len = 48915.5, overlap = 43.5
PHY-3002 : Step(275): len = 48905.1, overlap = 43.75
PHY-3002 : Step(276): len = 49021.4, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004780s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09719e-06
PHY-3002 : Step(277): len = 53958.4, overlap = 44.5
PHY-3002 : Step(278): len = 53409.6, overlap = 48
PHY-3002 : Step(279): len = 51853.3, overlap = 47.5
PHY-3002 : Step(280): len = 51171.6, overlap = 46.5
PHY-3002 : Step(281): len = 50770.5, overlap = 47.25
PHY-3002 : Step(282): len = 50212.5, overlap = 47.5
PHY-3002 : Step(283): len = 50189.8, overlap = 46.75
PHY-3002 : Step(284): len = 49890.1, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19439e-06
PHY-3002 : Step(285): len = 49630.5, overlap = 47.25
PHY-3002 : Step(286): len = 49577.6, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.38878e-06
PHY-3002 : Step(287): len = 49617.3, overlap = 47.25
PHY-3002 : Step(288): len = 49667, overlap = 46.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.58897e-06
PHY-3002 : Step(289): len = 49725.8, overlap = 77.5
PHY-3002 : Step(290): len = 49830.2, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71779e-05
PHY-3002 : Step(291): len = 50130.3, overlap = 75.75
PHY-3002 : Step(292): len = 51051.8, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43559e-05
PHY-3002 : Step(293): len = 51449.1, overlap = 68
PHY-3002 : Step(294): len = 53931, overlap = 63.75
PHY-3002 : Step(295): len = 54873, overlap = 62.75
PHY-3002 : Step(296): len = 54787.7, overlap = 63.5
PHY-3002 : Step(297): len = 54825.5, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.87118e-05
PHY-3002 : Step(298): len = 56042.1, overlap = 61.25
PHY-3002 : Step(299): len = 58502.4, overlap = 57.5
PHY-3002 : Step(300): len = 58949.2, overlap = 56.5
PHY-3002 : Step(301): len = 58512.8, overlap = 55.75
PHY-3002 : Step(302): len = 58476.2, overlap = 54.75
PHY-3002 : Step(303): len = 58754.9, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133252
PHY-3002 : Step(304): len = 60871.8, overlap = 49.5
PHY-3002 : Step(305): len = 62282.7, overlap = 47.5
PHY-3002 : Step(306): len = 64077.8, overlap = 45.5
PHY-3002 : Step(307): len = 64191.1, overlap = 46.5
PHY-3002 : Step(308): len = 64166.2, overlap = 48.25
PHY-3002 : Step(309): len = 64614.6, overlap = 47.25
PHY-3002 : Step(310): len = 64875.6, overlap = 45.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000266504
PHY-3002 : Step(311): len = 66760.1, overlap = 42.25
PHY-3002 : Step(312): len = 67953.1, overlap = 40.5
PHY-3002 : Step(313): len = 69189.3, overlap = 39.25
PHY-3002 : Step(314): len = 69818.4, overlap = 35.5
PHY-3002 : Step(315): len = 70086.3, overlap = 36.5
PHY-3002 : Step(316): len = 70045.8, overlap = 38
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000519132
PHY-3002 : Step(317): len = 71801.9, overlap = 35.25
PHY-3002 : Step(318): len = 72788.1, overlap = 32.5
PHY-3002 : Step(319): len = 73759.1, overlap = 31.75
PHY-3002 : Step(320): len = 73885.3, overlap = 31.75
PHY-3002 : Step(321): len = 73818.3, overlap = 29
PHY-3002 : Step(322): len = 73977.3, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.241899s wall, 0.171601s user + 0.156001s system = 0.327602s CPU (135.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000218885
PHY-3002 : Step(323): len = 72917.2, overlap = 17.25
PHY-3002 : Step(324): len = 71929.6, overlap = 20.75
PHY-3002 : Step(325): len = 71068.6, overlap = 25.25
PHY-3002 : Step(326): len = 70407.2, overlap = 29.25
PHY-3002 : Step(327): len = 70043.7, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000432097
PHY-3002 : Step(328): len = 71727.2, overlap = 25.5
PHY-3002 : Step(329): len = 72411.2, overlap = 24.75
PHY-3002 : Step(330): len = 72975.3, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000864193
PHY-3002 : Step(331): len = 74385.7, overlap = 22.25
PHY-3002 : Step(332): len = 75456.9, overlap = 22
PHY-3002 : Step(333): len = 76695.1, overlap = 21.5
PHY-3002 : Step(334): len = 76846, overlap = 21.25
PHY-3002 : Step(335): len = 76931.8, overlap = 20.75
PHY-3002 : Step(336): len = 77181.4, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012603s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (123.8%)

PHY-3001 : Legalized: Len = 77410, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 9 instances has been re-located, deltaX = 9, deltaY = 8.
PHY-3001 : Final: Len = 77688, Over = 0
RUN-1003 : finish command "place" in  4.540442s wall, 6.068439s user + 0.889206s system = 6.957645s CPU (153.2%)

RUN-1004 : used memory is 307 MB, reserved memory is 302 MB, peak memory is 488 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 636 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 450
PHY-1001 : Pin misalignment score is improved from 450 to 449
PHY-1001 : Pin misalignment score is improved from 449 to 449
PHY-1001 : Pin local connectivity score is improved from 127 to 0
PHY-1001 : Pin misalignment score is improved from 524 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 59 to 0
PHY-1001 : End pin swap;  0.454873s wall, 0.468003s user + 0.015600s system = 0.483603s CPU (106.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 92512, over cnt = 252(3%), over = 435, worst = 19
PHY-1002 : len = 93880, over cnt = 125(1%), over = 196, worst = 9
PHY-1002 : len = 94632, over cnt = 116(1%), over = 157, worst = 7
PHY-1002 : len = 96848, over cnt = 39(0%), over = 54, worst = 4
PHY-1002 : len = 97480, over cnt = 19(0%), over = 32, worst = 4
PHY-1002 : len = 97696, over cnt = 17(0%), over = 28, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 1781 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.121601s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (101.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.161659s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (106.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 19872, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.044072s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (106.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.004727s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 187504, over cnt = 47(0%), over = 47, worst = 1
PHY-1001 : End Routed; 8.403798s wall, 9.391260s user + 0.062400s system = 9.453661s CPU (112.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 186656, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.134752s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (92.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 186696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 186696
PHY-1001 : End DR Iter 2; 0.028041s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (55.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.088884s wall, 12.058877s user + 0.109201s system = 12.168078s CPU (109.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.773031s wall, 13.743688s user + 0.140401s system = 13.884089s CPU (108.7%)

RUN-1004 : used memory is 347 MB, reserved memory is 333 MB, peak memory is 488 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1131
  #lut only           268   out of   1131   23.70%
  #reg only           140   out of   1131   12.38%
  #lut&reg            723   out of   1131   63.93%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.192908s wall, 1.154407s user + 0.031200s system = 1.185608s CPU (99.4%)

RUN-1004 : used memory is 347 MB, reserved memory is 333 MB, peak memory is 488 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.166448s wall, 1.123207s user + 0.046800s system = 1.170008s CPU (100.3%)

RUN-1004 : used memory is 386 MB, reserved memory is 369 MB, peak memory is 488 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 692
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 15896
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 820 valid insts, and 42451 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  7.366414s wall, 13.525287s user + 0.000000s system = 13.525287s CPU (183.6%)

RUN-1004 : used memory is 395 MB, reserved memory is 378 MB, peak memory is 488 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.287953s wall, 1.248008s user + 0.062400s system = 1.310408s CPU (101.7%)

RUN-1004 : used memory is 503 MB, reserved memory is 485 MB, peak memory is 506 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.905648s wall, 2.886019s user + 0.468003s system = 3.354021s CPU (12.5%)

RUN-1004 : used memory is 504 MB, reserved memory is 487 MB, peak memory is 506 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.875818s wall, 0.374402s user + 0.093601s system = 0.468003s CPU (6.8%)

RUN-1004 : used memory is 449 MB, reserved memory is 432 MB, peak memory is 506 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.837454s wall, 5.007632s user + 0.702005s system = 5.709637s CPU (15.9%)

RUN-1004 : used memory is 438 MB, reserved memory is 423 MB, peak memory is 506 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.694206s wall, 1.794012s user + 0.062400s system = 1.856412s CPU (109.6%)

RUN-1004 : used memory is 312 MB, reserved memory is 303 MB, peak memory is 506 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.496084s wall, 2.464816s user + 0.015600s system = 2.480416s CPU (99.4%)

RUN-1004 : used memory is 324 MB, reserved memory is 315 MB, peak memory is 506 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 32 trigger nets, 65 data nets.
KIT-1004 : Chipwatcher code = 0000111000001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2079/120 useful/useless nets, 1208/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1876/203 useful/useless nets, 1005/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1876/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.118994s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.4%)

RUN-1004 : used memory is 324 MB, reserved memory is 315 MB, peak memory is 506 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1913/0 useful/useless nets, 1046/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1904/0 useful/useless nets, 1037/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2056/0 useful/useless nets, 1189/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2024/0 useful/useless nets, 1157/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2231/6 useful/useless nets, 1364/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8532, tnet num: 2232, tinst num: 1359, tnode num: 13497, tedge num: 15503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2089/0 useful/useless nets, 1222/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4004 : #2: Packed 64 SEQ (8326 nodes)...
SYN-4004 : #3: Packed 70 SEQ (14748 nodes)...
SYN-4004 : #4: Packed 76 SEQ (12746 nodes)...
SYN-4004 : #5: Packed 76 SEQ (20902 nodes)...
SYN-4004 : #6: Packed 76 SEQ (24558 nodes)...
SYN-4004 : #7: Packed 76 SEQ (16300 nodes)...
SYN-4004 : #8: Packed 76 SEQ (10824 nodes)...
SYN-4004 : #9: Packed 76 SEQ (5077 nodes)...
SYN-4004 : #10: Packed 76 SEQ (3042 nodes)...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 247/967 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.995633s wall, 1.996813s user + 0.046800s system = 2.043613s CPU (102.4%)

RUN-1004 : used memory is 331 MB, reserved memory is 323 MB, peak memory is 506 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.370317s wall, 3.322821s user + 0.093601s system = 3.416422s CPU (101.4%)

RUN-1004 : used memory is 331 MB, reserved memory is 323 MB, peak memory is 506 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (84 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 690 instances, 578 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.284613s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (98.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269667
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(337): len = 195965, overlap = 22.5
PHY-3002 : Step(338): len = 157163, overlap = 24.25
PHY-3002 : Step(339): len = 135379, overlap = 24
PHY-3002 : Step(340): len = 121426, overlap = 36
PHY-3002 : Step(341): len = 109287, overlap = 35
PHY-3002 : Step(342): len = 99332.2, overlap = 45.5
PHY-3002 : Step(343): len = 90217.3, overlap = 49.75
PHY-3002 : Step(344): len = 83319.2, overlap = 53.75
PHY-3002 : Step(345): len = 76580.8, overlap = 54.75
PHY-3002 : Step(346): len = 67642.2, overlap = 63.25
PHY-3002 : Step(347): len = 62617, overlap = 67.5
PHY-3002 : Step(348): len = 57564.9, overlap = 72
PHY-3002 : Step(349): len = 53319.6, overlap = 74
PHY-3002 : Step(350): len = 48493.6, overlap = 77
PHY-3002 : Step(351): len = 47357.4, overlap = 77.25
PHY-3002 : Step(352): len = 44726.8, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91599e-06
PHY-3002 : Step(353): len = 44211.2, overlap = 76.5
PHY-3002 : Step(354): len = 43776.7, overlap = 76.25
PHY-3002 : Step(355): len = 43624.3, overlap = 75.25
PHY-3002 : Step(356): len = 43311.2, overlap = 75.5
PHY-3002 : Step(357): len = 42789.9, overlap = 76.5
PHY-3002 : Step(358): len = 43024.8, overlap = 75
PHY-3002 : Step(359): len = 42765.6, overlap = 73.75
PHY-3002 : Step(360): len = 42901.7, overlap = 70.25
PHY-3002 : Step(361): len = 42858.6, overlap = 68.5
PHY-3002 : Step(362): len = 42814.9, overlap = 63
PHY-3002 : Step(363): len = 42925.4, overlap = 60.25
PHY-3002 : Step(364): len = 43173.2, overlap = 53.5
PHY-3002 : Step(365): len = 42725.1, overlap = 54
PHY-3002 : Step(366): len = 42707.4, overlap = 54.75
PHY-3002 : Step(367): len = 42622.5, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.83198e-06
PHY-3002 : Step(368): len = 42569.4, overlap = 55.5
PHY-3002 : Step(369): len = 42471.8, overlap = 56.75
PHY-3002 : Step(370): len = 42510.7, overlap = 57.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.5664e-05
PHY-3002 : Step(371): len = 42702.2, overlap = 53.5
PHY-3002 : Step(372): len = 43184.5, overlap = 54.75
PHY-3002 : Step(373): len = 46367.3, overlap = 48.75
PHY-3002 : Step(374): len = 47011.9, overlap = 52.25
PHY-3002 : Step(375): len = 46222.8, overlap = 52
PHY-3002 : Step(376): len = 45884.3, overlap = 51.5
PHY-3002 : Step(377): len = 45870.3, overlap = 51.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.13279e-05
PHY-3002 : Step(378): len = 46356.9, overlap = 51.5
PHY-3002 : Step(379): len = 47010.8, overlap = 49.75
PHY-3002 : Step(380): len = 47318.1, overlap = 49
PHY-3002 : Step(381): len = 47449.1, overlap = 48.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.34794e-05
PHY-3002 : Step(382): len = 47654.3, overlap = 48.25
PHY-3002 : Step(383): len = 47809.8, overlap = 47.75
PHY-3002 : Step(384): len = 48614.8, overlap = 46.5
PHY-3002 : Step(385): len = 48692.8, overlap = 43.75
PHY-3002 : Step(386): len = 48915.5, overlap = 43.5
PHY-3002 : Step(387): len = 48905.1, overlap = 43.75
PHY-3002 : Step(388): len = 49021.4, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005203s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09719e-06
PHY-3002 : Step(389): len = 53958.4, overlap = 44.5
PHY-3002 : Step(390): len = 53409.6, overlap = 48
PHY-3002 : Step(391): len = 51853.3, overlap = 47.5
PHY-3002 : Step(392): len = 51171.6, overlap = 46.5
PHY-3002 : Step(393): len = 50770.5, overlap = 47.25
PHY-3002 : Step(394): len = 50212.5, overlap = 47.5
PHY-3002 : Step(395): len = 50189.8, overlap = 46.75
PHY-3002 : Step(396): len = 49890.1, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19439e-06
PHY-3002 : Step(397): len = 49630.5, overlap = 47.25
PHY-3002 : Step(398): len = 49577.6, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.38878e-06
PHY-3002 : Step(399): len = 49617.3, overlap = 47.25
PHY-3002 : Step(400): len = 49667, overlap = 46.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.58897e-06
PHY-3002 : Step(401): len = 49725.8, overlap = 77.5
PHY-3002 : Step(402): len = 49830.2, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71779e-05
PHY-3002 : Step(403): len = 50130.3, overlap = 75.75
PHY-3002 : Step(404): len = 51051.8, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43559e-05
PHY-3002 : Step(405): len = 51449.1, overlap = 68
PHY-3002 : Step(406): len = 53931, overlap = 63.75
PHY-3002 : Step(407): len = 54873, overlap = 62.75
PHY-3002 : Step(408): len = 54787.7, overlap = 63.5
PHY-3002 : Step(409): len = 54825.5, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.87118e-05
PHY-3002 : Step(410): len = 56042.1, overlap = 61.25
PHY-3002 : Step(411): len = 58502.4, overlap = 57.5
PHY-3002 : Step(412): len = 58949.2, overlap = 56.5
PHY-3002 : Step(413): len = 58512.8, overlap = 55.75
PHY-3002 : Step(414): len = 58476.2, overlap = 54.75
PHY-3002 : Step(415): len = 58754.9, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133252
PHY-3002 : Step(416): len = 60871.8, overlap = 49.5
PHY-3002 : Step(417): len = 62282.7, overlap = 47.5
PHY-3002 : Step(418): len = 64077.8, overlap = 45.5
PHY-3002 : Step(419): len = 64191.1, overlap = 46.5
PHY-3002 : Step(420): len = 64166.2, overlap = 48.25
PHY-3002 : Step(421): len = 64614.6, overlap = 47.25
PHY-3002 : Step(422): len = 64875.6, overlap = 45.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000266504
PHY-3002 : Step(423): len = 66760.1, overlap = 42.25
PHY-3002 : Step(424): len = 67953.1, overlap = 40.5
PHY-3002 : Step(425): len = 69189.3, overlap = 39.25
PHY-3002 : Step(426): len = 69818.4, overlap = 35.5
PHY-3002 : Step(427): len = 70086.3, overlap = 36.5
PHY-3002 : Step(428): len = 70045.8, overlap = 38
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000519132
PHY-3002 : Step(429): len = 71801.9, overlap = 35.25
PHY-3002 : Step(430): len = 72788.1, overlap = 32.5
PHY-3002 : Step(431): len = 73759.1, overlap = 31.75
PHY-3002 : Step(432): len = 73885.3, overlap = 31.75
PHY-3002 : Step(433): len = 73818.3, overlap = 29
PHY-3002 : Step(434): len = 73977.3, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.247315s wall, 0.187201s user + 0.156001s system = 0.343202s CPU (138.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.845179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000218885
PHY-3002 : Step(435): len = 72917.2, overlap = 17.25
PHY-3002 : Step(436): len = 71929.6, overlap = 20.75
PHY-3002 : Step(437): len = 71068.6, overlap = 25.25
PHY-3002 : Step(438): len = 70407.2, overlap = 29.25
PHY-3002 : Step(439): len = 70043.7, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000432097
PHY-3002 : Step(440): len = 71727.2, overlap = 25.5
PHY-3002 : Step(441): len = 72411.2, overlap = 24.75
PHY-3002 : Step(442): len = 72975.3, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000864193
PHY-3002 : Step(443): len = 74385.7, overlap = 22.25
PHY-3002 : Step(444): len = 75456.9, overlap = 22
PHY-3002 : Step(445): len = 76695.1, overlap = 21.5
PHY-3002 : Step(446): len = 76846, overlap = 21.25
PHY-3002 : Step(447): len = 76931.8, overlap = 20.75
PHY-3002 : Step(448): len = 77181.4, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013295s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (117.3%)

PHY-3001 : Legalized: Len = 77410, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 9 instances has been re-located, deltaX = 9, deltaY = 8.
PHY-3001 : Final: Len = 77688, Over = 0
RUN-1003 : finish command "place" in  4.690906s wall, 6.396041s user + 1.092007s system = 7.488048s CPU (159.6%)

RUN-1004 : used memory is 333 MB, reserved memory is 325 MB, peak memory is 506 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 636 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 450
PHY-1001 : Pin misalignment score is improved from 450 to 449
PHY-1001 : Pin misalignment score is improved from 449 to 449
PHY-1001 : Pin local connectivity score is improved from 127 to 0
PHY-1001 : Pin misalignment score is improved from 524 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 59 to 0
PHY-1001 : End pin swap;  0.448027s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (97.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 692 instances
RUN-1001 : 289 mslices, 289 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 663 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 92512, over cnt = 252(3%), over = 435, worst = 19
PHY-1002 : len = 93880, over cnt = 125(1%), over = 196, worst = 9
PHY-1002 : len = 94632, over cnt = 116(1%), over = 157, worst = 7
PHY-1002 : len = 96848, over cnt = 39(0%), over = 54, worst = 4
PHY-1002 : len = 97480, over cnt = 19(0%), over = 32, worst = 4
PHY-1002 : len = 97696, over cnt = 17(0%), over = 28, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 1781 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.063937s wall, 1.045207s user + 0.015600s system = 1.060807s CPU (99.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.166416s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (103.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 19872, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.043628s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (107.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 19848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007055s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (442.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 187504, over cnt = 47(0%), over = 47, worst = 1
PHY-1001 : End Routed; 8.813766s wall, 9.750063s user + 0.078001s system = 9.828063s CPU (111.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 186656, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.140297s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (100.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 186696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 186696
PHY-1001 : End DR Iter 2; 0.028875s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (108.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.555246s wall, 12.480080s user + 0.140401s system = 12.620481s CPU (109.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.174292s wall, 14.086890s user + 0.171601s system = 14.258491s CPU (108.2%)

RUN-1004 : used memory is 386 MB, reserved memory is 371 MB, peak memory is 506 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1131
  #lut only           268   out of   1131   23.70%
  #reg only           140   out of   1131   12.38%
  #lut&reg            723   out of   1131   63.93%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.223425s wall, 1.123207s user + 0.093601s system = 1.216808s CPU (99.5%)

RUN-1004 : used memory is 386 MB, reserved memory is 371 MB, peak memory is 506 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6867, tnet num: 1779, tinst num: 690, tnode num: 8674, tedge num: 11180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.214061s wall, 1.138807s user + 0.031200s system = 1.170008s CPU (96.4%)

RUN-1004 : used memory is 417 MB, reserved memory is 402 MB, peak memory is 506 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 692
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 15896
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 820 valid insts, and 42451 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010110010000111000001110 -f Quick_Start.btc" in  7.685128s wall, 14.851295s user + 0.046800s system = 14.898096s CPU (193.9%)

RUN-1004 : used memory is 426 MB, reserved memory is 412 MB, peak memory is 506 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.311117s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (102.3%)

RUN-1004 : used memory is 529 MB, reserved memory is 515 MB, peak memory is 532 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.951070s wall, 2.901619s user + 0.639604s system = 3.541223s CPU (13.1%)

RUN-1004 : used memory is 531 MB, reserved memory is 516 MB, peak memory is 533 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.876854s wall, 0.421203s user + 0.093601s system = 0.514803s CPU (7.5%)

RUN-1004 : used memory is 477 MB, reserved memory is 463 MB, peak memory is 533 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.915764s wall, 5.132433s user + 0.811205s system = 5.943638s CPU (16.5%)

RUN-1004 : used memory is 466 MB, reserved memory is 454 MB, peak memory is 533 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
GUI-1001 : Disable net trigger pwm[1] success
GUI-1001 : Disable net trigger pwm[0] success
GUI-1001 : Enable net trigger pwm[1] success
GUI-1001 : Disable bus trigger net h2h_haddrw success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  1.305375s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (102.8%)

RUN-1004 : used memory is 324 MB, reserved memory is 320 MB, peak memory is 533 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1872/24 useful/useless nets, 1001/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1763/109 useful/useless nets, 892/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1763/0 useful/useless nets, 892/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1800/0 useful/useless nets, 933/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1791/0 useful/useless nets, 924/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1848/0 useful/useless nets, 981/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1848/0 useful/useless nets, 981/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1989/6 useful/useless nets, 1122/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7357, tnet num: 1990, tinst num: 1117, tnode num: 10736, tedge num: 12715.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1884/0 useful/useless nets, 1017/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/851 primitive instances ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.967999s wall, 1.903212s user + 0.109201s system = 2.012413s CPU (102.3%)

RUN-1004 : used memory is 331 MB, reserved memory is 329 MB, peak memory is 533 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (38 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 618 instances
RUN-1001 : 252 mslices, 252 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1618 nets
RUN-1001 : 912 nets have 2 pins
RUN-1001 : 550 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 616 instances, 504 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6201, tnet num: 1616, tinst num: 616, tnode num: 7724, tedge num: 10074.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.262966s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (106.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 244771
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(449): len = 164057, overlap = 22.5
PHY-3002 : Step(450): len = 126471, overlap = 27.25
PHY-3002 : Step(451): len = 107752, overlap = 31.75
PHY-3002 : Step(452): len = 94139.8, overlap = 37.25
PHY-3002 : Step(453): len = 82260.2, overlap = 41.5
PHY-3002 : Step(454): len = 72128.3, overlap = 50
PHY-3002 : Step(455): len = 65156, overlap = 51.75
PHY-3002 : Step(456): len = 55910.6, overlap = 60.5
PHY-3002 : Step(457): len = 50742.1, overlap = 61.75
PHY-3002 : Step(458): len = 47965.9, overlap = 64.5
PHY-3002 : Step(459): len = 43637.4, overlap = 66.75
PHY-3002 : Step(460): len = 42380.9, overlap = 67.5
PHY-3002 : Step(461): len = 40657.6, overlap = 67
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.66263e-06
PHY-3002 : Step(462): len = 40461.8, overlap = 67.25
PHY-3002 : Step(463): len = 40468.3, overlap = 66.5
PHY-3002 : Step(464): len = 41105, overlap = 64.5
PHY-3002 : Step(465): len = 41767.9, overlap = 63.75
PHY-3002 : Step(466): len = 42532.7, overlap = 58
PHY-3002 : Step(467): len = 42287.6, overlap = 58.75
PHY-3002 : Step(468): len = 41817.2, overlap = 56.75
PHY-3002 : Step(469): len = 42199.1, overlap = 55.25
PHY-3002 : Step(470): len = 42330.8, overlap = 54.25
PHY-3002 : Step(471): len = 41645.5, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13253e-05
PHY-3002 : Step(472): len = 41967.8, overlap = 50.75
PHY-3002 : Step(473): len = 42104.4, overlap = 50.75
PHY-3002 : Step(474): len = 42370.2, overlap = 50.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.26505e-05
PHY-3002 : Step(475): len = 43022.8, overlap = 50.25
PHY-3002 : Step(476): len = 43368.1, overlap = 49
PHY-3002 : Step(477): len = 43983.2, overlap = 45
PHY-3002 : Step(478): len = 44580.3, overlap = 44.5
PHY-3002 : Step(479): len = 44453.3, overlap = 43.75
PHY-3002 : Step(480): len = 44883.7, overlap = 45.25
PHY-3002 : Step(481): len = 44745.5, overlap = 45.75
PHY-3002 : Step(482): len = 44626.2, overlap = 40.25
PHY-3002 : Step(483): len = 44710.3, overlap = 40.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.51644e-05
PHY-3002 : Step(484): len = 45094.9, overlap = 40.5
PHY-3002 : Step(485): len = 45197.9, overlap = 40.25
PHY-3002 : Step(486): len = 45309.8, overlap = 44.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004282s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (728.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.24049e-06
PHY-3002 : Step(487): len = 48549.9, overlap = 45.25
PHY-3002 : Step(488): len = 47097.6, overlap = 43.5
PHY-3002 : Step(489): len = 45854.3, overlap = 47
PHY-3002 : Step(490): len = 45805.8, overlap = 46.75
PHY-3002 : Step(491): len = 45217.7, overlap = 45.75
PHY-3002 : Step(492): len = 44505.8, overlap = 45.75
PHY-3002 : Step(493): len = 44387.4, overlap = 46.25
PHY-3002 : Step(494): len = 43806.2, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.48098e-06
PHY-3002 : Step(495): len = 43091.2, overlap = 47.5
PHY-3002 : Step(496): len = 43155.6, overlap = 47
PHY-3002 : Step(497): len = 43139.8, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.2962e-05
PHY-3002 : Step(498): len = 43695.2, overlap = 46.75
PHY-3002 : Step(499): len = 43968.1, overlap = 47.5
PHY-3002 : Step(500): len = 43742, overlap = 46.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.33375e-06
PHY-3002 : Step(501): len = 43848.1, overlap = 73.25
PHY-3002 : Step(502): len = 44104.4, overlap = 72.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.86675e-05
PHY-3002 : Step(503): len = 44380.2, overlap = 70.75
PHY-3002 : Step(504): len = 45284.8, overlap = 65.75
PHY-3002 : Step(505): len = 46013.1, overlap = 61
PHY-3002 : Step(506): len = 45578.4, overlap = 62.25
PHY-3002 : Step(507): len = 45550.7, overlap = 62.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.7335e-05
PHY-3002 : Step(508): len = 46110.5, overlap = 60.75
PHY-3002 : Step(509): len = 46761.8, overlap = 58.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.467e-05
PHY-3002 : Step(510): len = 48604.3, overlap = 57
PHY-3002 : Step(511): len = 50382.9, overlap = 51.5
PHY-3002 : Step(512): len = 50573.4, overlap = 49.75
PHY-3002 : Step(513): len = 50547.4, overlap = 51.75
PHY-3002 : Step(514): len = 50713.4, overlap = 53.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000135952
PHY-3002 : Step(515): len = 52562.5, overlap = 50.75
PHY-3002 : Step(516): len = 53789.2, overlap = 49
PHY-3002 : Step(517): len = 54607.8, overlap = 45.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000271905
PHY-3002 : Step(518): len = 55883.3, overlap = 43.75
PHY-3002 : Step(519): len = 57220, overlap = 42.75
PHY-3002 : Step(520): len = 58179.7, overlap = 41.75
PHY-3002 : Step(521): len = 58287.3, overlap = 38.75
PHY-3002 : Step(522): len = 58301.9, overlap = 40.25
PHY-3002 : Step(523): len = 58554.5, overlap = 39
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000543809
PHY-3002 : Step(524): len = 60003.3, overlap = 38
PHY-3002 : Step(525): len = 60539.3, overlap = 36.5
PHY-3002 : Step(526): len = 60625.9, overlap = 35
PHY-3002 : Step(527): len = 60834.3, overlap = 32.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.138835s wall, 0.015600s user + 0.140401s system = 0.156001s CPU (112.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000404228
PHY-3002 : Step(528): len = 61698.3, overlap = 13.25
PHY-3002 : Step(529): len = 60994.4, overlap = 19.5
PHY-3002 : Step(530): len = 60072.3, overlap = 25.5
PHY-3002 : Step(531): len = 59696.3, overlap = 27.25
PHY-3002 : Step(532): len = 59607.1, overlap = 29.25
PHY-3002 : Step(533): len = 59450.7, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000808457
PHY-3002 : Step(534): len = 60350.3, overlap = 29
PHY-3002 : Step(535): len = 60692.6, overlap = 28.25
PHY-3002 : Step(536): len = 60974, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00161691
PHY-3002 : Step(537): len = 61685.7, overlap = 25.75
PHY-3002 : Step(538): len = 62007.9, overlap = 22.25
PHY-3002 : Step(539): len = 62315.6, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009919s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (157.3%)

PHY-3001 : Legalized: Len = 63704.4, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 9, deltaY = 2.
PHY-3001 : Final: Len = 63824.4, Over = 0
RUN-1003 : finish command "place" in  3.872869s wall, 5.085633s user + 0.764405s system = 5.850038s CPU (151.1%)

RUN-1004 : used memory is 333 MB, reserved memory is 330 MB, peak memory is 533 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 612 to 449
PHY-1001 : Pin misalignment score is improved from 449 to 439
PHY-1001 : Pin misalignment score is improved from 439 to 436
PHY-1001 : Pin misalignment score is improved from 436 to 436
PHY-1001 : Pin local connectivity score is improved from 131 to 0
PHY-1001 : Pin misalignment score is improved from 509 to 447
PHY-1001 : Pin misalignment score is improved from 447 to 445
PHY-1001 : Pin misalignment score is improved from 445 to 445
PHY-1001 : Pin local connectivity score is improved from 58 to 0
PHY-1001 : End pin swap;  0.482827s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (100.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 618 instances
RUN-1001 : 252 mslices, 252 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1618 nets
RUN-1001 : 912 nets have 2 pins
RUN-1001 : 550 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 74400, over cnt = 241(3%), over = 437, worst = 17
PHY-1002 : len = 75208, over cnt = 148(1%), over = 238, worst = 9
PHY-1002 : len = 76568, over cnt = 136(1%), over = 181, worst = 6
PHY-1002 : len = 79312, over cnt = 37(0%), over = 55, worst = 5
PHY-1002 : len = 80080, over cnt = 21(0%), over = 36, worst = 4
PHY-1002 : len = 80240, over cnt = 19(0%), over = 34, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6201, tnet num: 1616, tinst num: 616, tnode num: 7724, tedge num: 10074.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 14 out of 1618 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.034868s wall, 0.998406s user + 0.046800s system = 1.045207s CPU (101.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.155085s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (110.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.269852s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (98.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.003828s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 144616, over cnt = 65(0%), over = 66, worst = 2
PHY-1001 : End Routed; 5.557035s wall, 6.115239s user + 0.062400s system = 6.177640s CPU (111.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 143976, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.151697s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (113.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 144088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 144088
PHY-1001 : End DR Iter 2; 0.041331s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (75.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.364138s wall, 8.923257s user + 0.124801s system = 9.048058s CPU (108.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.989940s wall, 10.514467s user + 0.171601s system = 10.686068s CPU (107.0%)

RUN-1004 : used memory is 379 MB, reserved memory is 374 MB, peak memory is 533 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  924   out of   4480   20.63%
#reg                  741   out of   4480   16.54%
#le                   986
  #lut only           245   out of    986   24.85%
  #reg only            62   out of    986    6.29%
  #lut&reg            679   out of    986   68.86%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.047994s wall, 0.998406s user + 0.046800s system = 1.045207s CPU (99.7%)

RUN-1004 : used memory is 380 MB, reserved memory is 375 MB, peak memory is 533 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6201, tnet num: 1616, tinst num: 616, tnode num: 7724, tedge num: 10074.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.124759s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (101.2%)

RUN-1004 : used memory is 418 MB, reserved memory is 412 MB, peak memory is 533 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 618
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1618, pip num: 13533
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 760 valid insts, and 37088 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.797649s wall, 14.508093s user + 0.015600s system = 14.523693s CPU (186.3%)

RUN-1004 : used memory is 426 MB, reserved memory is 417 MB, peak memory is 533 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.310869s wall, 1.263608s user + 0.062400s system = 1.326008s CPU (101.2%)

RUN-1004 : used memory is 519 MB, reserved memory is 505 MB, peak memory is 533 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.943570s wall, 2.901619s user + 0.483603s system = 3.385222s CPU (12.6%)

RUN-1004 : used memory is 521 MB, reserved memory is 507 MB, peak memory is 533 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.890697s wall, 0.358802s user + 0.078001s system = 0.436803s CPU (6.3%)

RUN-1004 : used memory is 465 MB, reserved memory is 451 MB, peak memory is 533 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.930768s wall, 5.054432s user + 0.686404s system = 5.740837s CPU (16.0%)

RUN-1004 : used memory is 455 MB, reserved memory is 441 MB, peak memory is 533 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.860631s wall, 0.343202s user + 0.140401s system = 0.483603s CPU (7.0%)

RUN-1004 : used memory is 456 MB, reserved memory is 441 MB, peak memory is 533 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.351352s wall, 1.341609s user + 0.156001s system = 1.497610s CPU (17.9%)

RUN-1004 : used memory is 445 MB, reserved memory is 431 MB, peak memory is 533 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000000010001100
KIT-1004 : ChipWatcher: the value of status register = 010000000111101110
KIT-1004 : ChipWatcher: the value of status register = 010000000111011000
KIT-1004 : ChipWatcher: the value of status register = 010000011000001101
KIT-1004 : ChipWatcher: the value of status register = 010000000001110100
KIT-1004 : ChipWatcher: the value of status register = 010000001011011001
KIT-1004 : ChipWatcher: the value of status register = 010000011011010000
KIT-1004 : ChipWatcher: the value of status register = 010000001101100110
KIT-1004 : ChipWatcher: the value of status register = 010000010000000001
KIT-1004 : ChipWatcher: the value of status register = 010000010000000111
KIT-1004 : ChipWatcher: the value of status register = 010000010001010010
KIT-1004 : ChipWatcher: the value of status register = 010000010110010000
KIT-1004 : ChipWatcher: the value of status register = 010000010010000101
KIT-1004 : ChipWatcher: the value of status register = 010000001001100000
KIT-1004 : ChipWatcher: the value of status register = 010000001110010011
KIT-1004 : ChipWatcher: the value of status register = 010000011010111101
KIT-1004 : ChipWatcher: the value of status register = 010000011100001011
KIT-1004 : ChipWatcher: the value of status register = 010000010110011011
KIT-1004 : ChipWatcher: the value of status register = 010000001001111000
KIT-1004 : ChipWatcher: the value of status register = 010000011100101111
KIT-1004 : ChipWatcher: the value of status register = 010000010111100100
KIT-1004 : ChipWatcher: the value of status register = 010000000001001100
KIT-1004 : ChipWatcher: the value of status register = 010000001011000000
KIT-1004 : ChipWatcher: the value of status register = 010000001100011000
KIT-1004 : ChipWatcher: the value of status register = 010000010010111101
KIT-1004 : ChipWatcher: the value of status register = 010000001110010001
KIT-1004 : ChipWatcher: the value of status register = 010000000011011100
KIT-1004 : ChipWatcher: the value of status register = 010000001111100001
KIT-1004 : ChipWatcher: the value of status register = 010000001111101001
KIT-1004 : ChipWatcher: the value of status register = 010000011100000001
KIT-1004 : ChipWatcher: the value of status register = 010000001110011010
KIT-1004 : ChipWatcher: the value of status register = 010000010001110110
KIT-1004 : ChipWatcher: the value of status register = 010000000101010000
KIT-1004 : ChipWatcher: the value of status register = 010000011111110111
KIT-1004 : ChipWatcher: the value of status register = 010000010010001001
KIT-1004 : ChipWatcher: the value of status register = 010000001001101010
KIT-1004 : ChipWatcher: the value of status register = 010000001011111000
KIT-1004 : ChipWatcher: the value of status register = 010000000101001001
KIT-1004 : ChipWatcher: the value of status register = 010000011110110000
KIT-1004 : ChipWatcher: the value of status register = 010000011110100010
KIT-1004 : ChipWatcher: the value of status register = 010000001011010100
KIT-1004 : ChipWatcher: the value of status register = 010000000111100010
KIT-1004 : ChipWatcher: the value of status register = 010000010101100110
KIT-1004 : ChipWatcher: the value of status register = 010000001010110010
KIT-1004 : ChipWatcher: the value of status register = 010000010110010001
KIT-1004 : ChipWatcher: the value of status register = 010000010111000010
KIT-1004 : ChipWatcher: the value of status register = 010000000001010100
KIT-1004 : ChipWatcher: the value of status register = 010000000010110000
KIT-1004 : ChipWatcher: the value of status register = 010000000101001110
KIT-1004 : ChipWatcher: the value of status register = 010000011010001101
KIT-1004 : ChipWatcher: the value of status register = 010000011000101100
KIT-1004 : ChipWatcher: the value of status register = 010000000100000111
KIT-1004 : ChipWatcher: the value of status register = 010000000101101110
KIT-1004 : ChipWatcher: the value of status register = 010000000001110111
KIT-1004 : ChipWatcher: the value of status register = 010000010010100101
KIT-1004 : ChipWatcher: the value of status register = 010000011110100010
KIT-1004 : ChipWatcher: the value of status register = 010000001110101111
KIT-1004 : ChipWatcher: the value of status register = 010000000001111001
KIT-1004 : ChipWatcher: the value of status register = 010000010010110100
KIT-1004 : ChipWatcher: the value of status register = 010000011111000100
KIT-1004 : ChipWatcher: the value of status register = 010000001110000001
KIT-1004 : ChipWatcher: the value of status register = 010000000111011101
KIT-1004 : ChipWatcher: the value of status register = 010000000110001010
KIT-1004 : ChipWatcher: the value of status register = 010000000011010101
KIT-1004 : ChipWatcher: the value of status register = 010000010100110111
KIT-1004 : ChipWatcher: the value of status register = 010000010110101110
KIT-1004 : ChipWatcher: the value of status register = 010000001001101100
KIT-1004 : ChipWatcher: the value of status register = 010000010000001011
KIT-1004 : ChipWatcher: the value of status register = 010000000101000011
KIT-1004 : ChipWatcher: the value of status register = 010000010001001011
KIT-1004 : ChipWatcher: the value of status register = 010000000100100110
KIT-1004 : ChipWatcher: the value of status register = 010000010111101000
KIT-1004 : ChipWatcher: the value of status register = 010000000001100000
KIT-1004 : ChipWatcher: the value of status register = 010000011000000101
KIT-1004 : ChipWatcher: the value of status register = 010000010111010011
KIT-1004 : ChipWatcher: the value of status register = 010000011011010111
KIT-1004 : ChipWatcher: the value of status register = 010000011101001110
KIT-1004 : ChipWatcher: the value of status register = 010000010100011010
KIT-1004 : ChipWatcher: the value of status register = 010000010110111110
KIT-1004 : ChipWatcher: the value of status register = 010000000001001111
KIT-1004 : ChipWatcher: the value of status register = 010000000100011100
KIT-1004 : ChipWatcher: the value of status register = 010000001000110110
KIT-1004 : ChipWatcher: the value of status register = 010000000010001111
KIT-1004 : ChipWatcher: the value of status register = 010000000110110100
KIT-1004 : ChipWatcher: the value of status register = 010000001011110110
KIT-1004 : ChipWatcher: the value of status register = 010000001000011110
KIT-1004 : ChipWatcher: the value of status register = 010000001001101010
KIT-1004 : ChipWatcher: the value of status register = 010000001110111111
KIT-1004 : ChipWatcher: the value of status register = 010000011110001011
KIT-1004 : ChipWatcher: the value of status register = 010000011101101101
KIT-1004 : ChipWatcher: the value of status register = 010000000010101100
KIT-1004 : ChipWatcher: the value of status register = 010000011111111111
KIT-1004 : ChipWatcher: the value of status register = 010000001101100101
KIT-1004 : ChipWatcher: the value of status register = 010000000000101010
KIT-1004 : ChipWatcher: the value of status register = 010000000001101100
KIT-1004 : ChipWatcher: the value of status register = 010000000100111101
KIT-1004 : ChipWatcher: the value of status register = 010000000001111000
KIT-1004 : ChipWatcher: the value of status register = 010000011010011000
KIT-1004 : ChipWatcher: the value of status register = 010000000010001011
KIT-1004 : ChipWatcher: the value of status register = 010000000100010101
KIT-1004 : ChipWatcher: the value of status register = 010000001010111101
KIT-1004 : ChipWatcher: the value of status register = 010000011111100101
KIT-1004 : ChipWatcher: the value of status register = 010000010111011111
KIT-1004 : ChipWatcher: the value of status register = 010000011111101010
KIT-1004 : ChipWatcher: the value of status register = 010000000101101011
KIT-1004 : ChipWatcher: the value of status register = 010000000111111011
KIT-1004 : ChipWatcher: the value of status register = 010000000011101000
KIT-1004 : ChipWatcher: the value of status register = 010000010100100001
KIT-1004 : ChipWatcher: the value of status register = 010000011100011111
KIT-1004 : ChipWatcher: write ctrl reg value: 01000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000011110001100
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x67_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x67_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x67_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x67_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x67_sub_000000_064
KIT-1004 : ChipWatcher: write ctrl reg value: 01000000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000000000111001
KIT-1004 : ChipWatcher: the value of status register = 010000010011001000
KIT-1004 : ChipWatcher: the value of status register = 010000010100010111
KIT-1004 : ChipWatcher: the value of status register = 010000011011001001
KIT-1004 : ChipWatcher: the value of status register = 010000010100010010
KIT-1004 : ChipWatcher: the value of status register = 010000011000010110
KIT-1004 : ChipWatcher: the value of status register = 010000000001000011
KIT-1004 : ChipWatcher: the value of status register = 010000010100111000
KIT-1004 : ChipWatcher: the value of status register = 010000011011010011
KIT-1004 : ChipWatcher: the value of status register = 010000001000011111
KIT-1004 : ChipWatcher: the value of status register = 010000010101101010
KIT-1004 : ChipWatcher: the value of status register = 010000001110101011
KIT-1004 : ChipWatcher: the value of status register = 010000001001100011
KIT-1004 : ChipWatcher: the value of status register = 010000010100111011
KIT-1004 : ChipWatcher: the value of status register = 010000011011011001
KIT-1004 : ChipWatcher: the value of status register = 010000010001000111
KIT-1004 : ChipWatcher: the value of status register = 010000000011000100
KIT-1004 : ChipWatcher: the value of status register = 010000010100010110
KIT-1004 : ChipWatcher: the value of status register = 010000000110111111
KIT-1004 : ChipWatcher: the value of status register = 010000010000000000
KIT-1004 : ChipWatcher: the value of status register = 010000011111110010
KIT-1004 : ChipWatcher: the value of status register = 010000011010101110
KIT-1004 : ChipWatcher: the value of status register = 010000000011110101
KIT-1004 : ChipWatcher: the value of status register = 010000000101111010
KIT-1004 : ChipWatcher: the value of status register = 010000011001000101
KIT-1004 : ChipWatcher: the value of status register = 010000001111111110
KIT-1004 : ChipWatcher: the value of status register = 010000000010010100
KIT-1004 : ChipWatcher: the value of status register = 010000001010001011
KIT-1004 : ChipWatcher: the value of status register = 010000001000110000
KIT-1004 : ChipWatcher: the value of status register = 010000000011110110
KIT-1004 : ChipWatcher: the value of status register = 010000011001111101
KIT-1004 : ChipWatcher: the value of status register = 010000000100110000
KIT-1004 : ChipWatcher: the value of status register = 010000010001010000
KIT-1004 : ChipWatcher: the value of status register = 010000001111010110
KIT-1004 : ChipWatcher: the value of status register = 010000010000011010
KIT-1004 : ChipWatcher: the value of status register = 010000010000111000
KIT-1004 : ChipWatcher: the value of status register = 010000000011011001
KIT-1004 : ChipWatcher: the value of status register = 010000000011000010
KIT-1004 : ChipWatcher: the value of status register = 010000000101000011
KIT-1004 : ChipWatcher: the value of status register = 010000001101000001
KIT-1004 : ChipWatcher: the value of status register = 010000000011100000
KIT-1004 : ChipWatcher: the value of status register = 010000000111000010
KIT-1004 : ChipWatcher: the value of status register = 010000010001000110
KIT-1004 : ChipWatcher: the value of status register = 010000011001110100
KIT-1004 : ChipWatcher: the value of status register = 010000001000110000
KIT-1004 : ChipWatcher: the value of status register = 010000000000000001
KIT-1004 : ChipWatcher: the value of status register = 010000000111100101
KIT-1004 : ChipWatcher: the value of status register = 010000001001101110
KIT-1004 : ChipWatcher: the value of status register = 010000010001111110
KIT-1004 : ChipWatcher: the value of status register = 010000001101011010
KIT-1004 : ChipWatcher: the value of status register = 010000001101010001
KIT-1004 : ChipWatcher: the value of status register = 010000011111011100
KIT-1004 : ChipWatcher: the value of status register = 010000001011110100
KIT-1004 : ChipWatcher: the value of status register = 010000011111110111
KIT-1004 : ChipWatcher: the value of status register = 010000010011111011
KIT-1004 : ChipWatcher: the value of status register = 010000010000110010
KIT-1004 : ChipWatcher: the value of status register = 010000011011010110
KIT-1004 : ChipWatcher: the value of status register = 010000010000011101
KIT-1004 : ChipWatcher: the value of status register = 010000010010001110
KIT-1004 : ChipWatcher: the value of status register = 010000000110010101
KIT-1004 : ChipWatcher: the value of status register = 010000010100011000
KIT-1004 : ChipWatcher: the value of status register = 010000010101001000
KIT-1004 : ChipWatcher: the value of status register = 010000001001001001
KIT-1004 : ChipWatcher: the value of status register = 010000010000000010
KIT-1004 : ChipWatcher: the value of status register = 010000010101011101
KIT-1004 : ChipWatcher: the value of status register = 010000011101110110
KIT-1004 : ChipWatcher: the value of status register = 010000011010100101
KIT-1004 : ChipWatcher: the value of status register = 010000010101111011
KIT-1004 : ChipWatcher: the value of status register = 010000011011001111
KIT-1004 : ChipWatcher: the value of status register = 010000011000110101
KIT-1004 : ChipWatcher: the value of status register = 010000001000100001
KIT-1004 : ChipWatcher: the value of status register = 010000001010010110
KIT-1004 : ChipWatcher: the value of status register = 010000011000111110
KIT-1004 : ChipWatcher: the value of status register = 010000011110100010
KIT-1004 : ChipWatcher: the value of status register = 010000010101000101
KIT-1004 : ChipWatcher: the value of status register = 010000011110111111
KIT-1004 : ChipWatcher: the value of status register = 010000001110001001
KIT-1004 : ChipWatcher: the value of status register = 010000010110000110
KIT-1004 : ChipWatcher: the value of status register = 010000000011111111
KIT-1004 : ChipWatcher: the value of status register = 010000000001011110
KIT-1004 : ChipWatcher: the value of status register = 010000001101011110
KIT-1004 : ChipWatcher: the value of status register = 010000001110101101
KIT-1004 : ChipWatcher: the value of status register = 010000001001111001
KIT-1004 : ChipWatcher: the value of status register = 010000000100101100
KIT-1004 : ChipWatcher: the value of status register = 010000010010111000
KIT-1004 : ChipWatcher: the value of status register = 010000011101101000
KIT-1004 : ChipWatcher: the value of status register = 010000001100110101
KIT-1004 : ChipWatcher: the value of status register = 010000000111001000
KIT-1004 : ChipWatcher: the value of status register = 010000001010011001
KIT-1004 : ChipWatcher: the value of status register = 010000010010001010
KIT-1004 : ChipWatcher: the value of status register = 010000011100010111
KIT-1004 : ChipWatcher: the value of status register = 010000001001011101
KIT-1004 : ChipWatcher: the value of status register = 010000000001011011
KIT-1004 : ChipWatcher: the value of status register = 010000001100001100
KIT-1004 : ChipWatcher: the value of status register = 010000010000001111
KIT-1004 : ChipWatcher: the value of status register = 010000001111111011
KIT-1004 : ChipWatcher: the value of status register = 010000011000010000
KIT-1004 : ChipWatcher: the value of status register = 010000000101000100
KIT-1004 : ChipWatcher: the value of status register = 010000000001001100
KIT-1004 : ChipWatcher: the value of status register = 010000001100011000
KIT-1004 : ChipWatcher: the value of status register = 010000011100010101
KIT-1004 : ChipWatcher: the value of status register = 010000010001010011
KIT-1004 : ChipWatcher: the value of status register = 010000000011011001
KIT-1004 : ChipWatcher: the value of status register = 010000000110101111
KIT-1004 : ChipWatcher: the value of status register = 010000010001011100
KIT-1004 : ChipWatcher: the value of status register = 010000010110011010
KIT-1004 : ChipWatcher: the value of status register = 010000010001110110
KIT-1004 : ChipWatcher: the value of status register = 010000010110100001
KIT-1004 : ChipWatcher: the value of status register = 010000011111010011
KIT-1004 : ChipWatcher: the value of status register = 010000010001110000
KIT-1004 : ChipWatcher: the value of status register = 010000000001110111
KIT-1004 : ChipWatcher: the value of status register = 010000001001110111
KIT-1004 : ChipWatcher: the value of status register = 010000000001011101
KIT-1004 : ChipWatcher: the value of status register = 010000000011101100
KIT-1004 : ChipWatcher: the value of status register = 010000000001001101
KIT-1004 : ChipWatcher: the value of status register = 010000011100101011
KIT-1004 : ChipWatcher: the value of status register = 010000000101000111
KIT-1004 : ChipWatcher: the value of status register = 010000010000000000
KIT-1004 : ChipWatcher: the value of status register = 010000000110111000
KIT-1004 : ChipWatcher: the value of status register = 010000000110100011
KIT-1004 : ChipWatcher: the value of status register = 010000010000101010
KIT-1004 : ChipWatcher: the value of status register = 010000011110011000
KIT-1004 : ChipWatcher: the value of status register = 010000001001000011
KIT-1004 : ChipWatcher: the value of status register = 010000011100011101
KIT-1004 : ChipWatcher: the value of status register = 010000010001001010
KIT-1004 : ChipWatcher: the value of status register = 010000011000010011
KIT-1004 : ChipWatcher: the value of status register = 010000000100101111
KIT-1004 : ChipWatcher: the value of status register = 010000010101001000
KIT-1004 : ChipWatcher: the value of status register = 010000001001110110
KIT-1004 : ChipWatcher: the value of status register = 010000011101001111
KIT-1004 : ChipWatcher: the value of status register = 010000001100100100
KIT-1004 : ChipWatcher: the value of status register = 010000000001011101
KIT-1004 : ChipWatcher: the value of status register = 010000010100000111
KIT-1004 : ChipWatcher: the value of status register = 010000011011100100
KIT-1004 : ChipWatcher: the value of status register = 010000001101100000
KIT-1004 : ChipWatcher: the value of status register = 010000000001111011
KIT-1004 : ChipWatcher: the value of status register = 010000000011001110
KIT-1004 : ChipWatcher: the value of status register = 010000001011111000
KIT-1004 : ChipWatcher: the value of status register = 010000011011001001
KIT-1004 : ChipWatcher: the value of status register = 010000010001101101
KIT-1004 : ChipWatcher: the value of status register = 010000010010010101
KIT-1004 : ChipWatcher: the value of status register = 010000001100101010
KIT-1004 : ChipWatcher: the value of status register = 010000010111000110
KIT-1004 : ChipWatcher: the value of status register = 010000001000111010
KIT-1004 : ChipWatcher: the value of status register = 010000010101110011
KIT-1004 : ChipWatcher: the value of status register = 010000010011011000
KIT-1004 : ChipWatcher: the value of status register = 010000000111001110
KIT-1004 : ChipWatcher: the value of status register = 010000010010101011
KIT-1004 : ChipWatcher: the value of status register = 010000001001111100
KIT-1004 : ChipWatcher: the value of status register = 010000001101111000
KIT-1004 : ChipWatcher: the value of status register = 010000000101010100
KIT-1004 : ChipWatcher: the value of status register = 010000010010111000
KIT-1004 : ChipWatcher: the value of status register = 010000011110010000
KIT-1004 : ChipWatcher: the value of status register = 010000011100101010
KIT-1004 : ChipWatcher: the value of status register = 010000000000111101
KIT-1004 : ChipWatcher: the value of status register = 010000010010000001
KIT-1004 : ChipWatcher: the value of status register = 010000011110101010
KIT-1004 : ChipWatcher: the value of status register = 010000011010011110
KIT-1004 : ChipWatcher: the value of status register = 010000001001001101
KIT-1004 : ChipWatcher: the value of status register = 010000001111000110
KIT-1004 : ChipWatcher: the value of status register = 010000000000110111
KIT-1004 : ChipWatcher: the value of status register = 010000000111110001
KIT-1004 : ChipWatcher: the value of status register = 010000011111100001
KIT-1004 : ChipWatcher: the value of status register = 010000010110000000
KIT-1004 : ChipWatcher: the value of status register = 010000001001100101
KIT-1004 : ChipWatcher: the value of status register = 010000001110011010
KIT-1004 : ChipWatcher: the value of status register = 010000011001111011
KIT-1004 : ChipWatcher: the value of status register = 010000010010111110
KIT-1004 : ChipWatcher: the value of status register = 010000010000001010
KIT-1004 : ChipWatcher: the value of status register = 010000000100111010
KIT-1004 : ChipWatcher: the value of status register = 010000010000000100
KIT-1004 : ChipWatcher: the value of status register = 010000001101111100
KIT-1004 : ChipWatcher: the value of status register = 010000000011111000
KIT-1004 : ChipWatcher: the value of status register = 010000000101101100
KIT-1004 : ChipWatcher: the value of status register = 010000000011001100
KIT-1004 : ChipWatcher: the value of status register = 010000000100100110
KIT-1004 : ChipWatcher: the value of status register = 010000010001001010
KIT-1004 : ChipWatcher: the value of status register = 010000010001011000
KIT-1004 : ChipWatcher: the value of status register = 010000011011010100
KIT-1004 : ChipWatcher: the value of status register = 010000000100000010
KIT-1004 : ChipWatcher: the value of status register = 010000001101010100
KIT-1004 : ChipWatcher: the value of status register = 010000000110110000
KIT-1004 : ChipWatcher: the value of status register = 010000010001111110
KIT-1004 : ChipWatcher: the value of status register = 010000001101110100
KIT-1004 : ChipWatcher: the value of status register = 010000001110100101
KIT-1004 : ChipWatcher: the value of status register = 010000000010111101
KIT-1004 : ChipWatcher: the value of status register = 010000010110001001
KIT-1004 : ChipWatcher: the value of status register = 010000011011110010
KIT-1004 : ChipWatcher: the value of status register = 010000001010010100
KIT-1004 : ChipWatcher: the value of status register = 010000001011001000
KIT-1004 : ChipWatcher: the value of status register = 010000010010100001
KIT-1004 : ChipWatcher: the value of status register = 010000010001000100
KIT-1004 : ChipWatcher: the value of status register = 010000000110101111
KIT-1004 : ChipWatcher: the value of status register = 010000000111100111
KIT-1004 : ChipWatcher: the value of status register = 010000000110001011
KIT-1004 : ChipWatcher: the value of status register = 010000000100001001
KIT-1004 : ChipWatcher: the value of status register = 010000010010100001
KIT-1004 : ChipWatcher: the value of status register = 010000010101010110
KIT-1004 : ChipWatcher: the value of status register = 010000001100100110
KIT-1004 : ChipWatcher: the value of status register = 010000000111110001
KIT-1004 : ChipWatcher: the value of status register = 010000010110111101
KIT-1004 : ChipWatcher: the value of status register = 010000000000100000
KIT-1004 : ChipWatcher: the value of status register = 010000001011101010
KIT-1004 : ChipWatcher: the value of status register = 010000011000001000
KIT-1004 : ChipWatcher: the value of status register = 010000011000111010
KIT-1004 : ChipWatcher: the value of status register = 010000010001011010
KIT-1004 : ChipWatcher: the value of status register = 010000010100000100
KIT-1004 : ChipWatcher: the value of status register = 010000011001111010
KIT-1004 : ChipWatcher: the value of status register = 010000001000100000
KIT-1004 : ChipWatcher: the value of status register = 010000001000111100
KIT-1004 : ChipWatcher: the value of status register = 010000000010100010
KIT-1004 : ChipWatcher: the value of status register = 010000001111110101
KIT-1004 : ChipWatcher: the value of status register = 010000011111011100
KIT-1004 : ChipWatcher: the value of status register = 010000010100000011
KIT-1004 : ChipWatcher: the value of status register = 010000000111110000
KIT-1004 : ChipWatcher: the value of status register = 010000010001011111
KIT-1004 : ChipWatcher: the value of status register = 010000010111000100
KIT-1004 : ChipWatcher: the value of status register = 010000000000100010
KIT-1004 : ChipWatcher: the value of status register = 010000011001000111
KIT-1004 : ChipWatcher: the value of status register = 010000001100111111
KIT-1004 : ChipWatcher: the value of status register = 010000001011011110
KIT-1004 : ChipWatcher: the value of status register = 010000001000110110
KIT-1004 : ChipWatcher: the value of status register = 010000001100101100
KIT-1004 : ChipWatcher: the value of status register = 010000000001111010
KIT-1004 : ChipWatcher: the value of status register = 010000001101101010
KIT-1004 : ChipWatcher: the value of status register = 010000010010001011
KIT-1004 : ChipWatcher: the value of status register = 010000001100001010
KIT-1004 : ChipWatcher: the value of status register = 010000011111001100
KIT-1004 : ChipWatcher: the value of status register = 010000010010000000
KIT-1004 : ChipWatcher: the value of status register = 010000011100011010
KIT-1004 : ChipWatcher: the value of status register = 010000001001010111
KIT-1004 : ChipWatcher: the value of status register = 010000010010001001
KIT-1004 : ChipWatcher: the value of status register = 010000000000010100
KIT-1004 : ChipWatcher: the value of status register = 010000011010110011
KIT-1004 : ChipWatcher: the value of status register = 010000000111001000
KIT-1004 : ChipWatcher: the value of status register = 010000001110010100
KIT-1004 : ChipWatcher: the value of status register = 010000000100101000
KIT-1004 : ChipWatcher: the value of status register = 010000010010111010
KIT-1004 : ChipWatcher: the value of status register = 010000000111111001
KIT-1004 : ChipWatcher: the value of status register = 010000010111001111
KIT-1004 : ChipWatcher: the value of status register = 010000001100001101
KIT-1004 : ChipWatcher: the value of status register = 010000000111011001
KIT-1004 : ChipWatcher: the value of status register = 010000000101001101
KIT-1004 : ChipWatcher: the value of status register = 010000011101001000
KIT-1004 : ChipWatcher: the value of status register = 010000010101110100
KIT-1004 : ChipWatcher: the value of status register = 010000000001101001
KIT-1004 : ChipWatcher: the value of status register = 010000011101110011
KIT-1004 : ChipWatcher: the value of status register = 010000010100111000
KIT-1004 : ChipWatcher: the value of status register = 010000010010000001
KIT-1004 : ChipWatcher: the value of status register = 010000000010111110
KIT-1004 : ChipWatcher: the value of status register = 010000011011011110
KIT-1004 : ChipWatcher: the value of status register = 010000011011000111
KIT-1004 : ChipWatcher: the value of status register = 010000011101010011
KIT-1004 : ChipWatcher: the value of status register = 010000000100000000
KIT-1004 : ChipWatcher: the value of status register = 010000000100011001
KIT-1004 : ChipWatcher: the value of status register = 010000001100101000
KIT-1004 : ChipWatcher: the value of status register = 010000011000010001
KIT-1004 : ChipWatcher: the value of status register = 010000001100111101
KIT-1004 : ChipWatcher: the value of status register = 010000000100100111
KIT-1004 : ChipWatcher: the value of status register = 010000000001111000
KIT-1004 : ChipWatcher: the value of status register = 010000001000000010
KIT-1004 : ChipWatcher: the value of status register = 010000001011010001
KIT-1004 : ChipWatcher: the value of status register = 010000010011011111
KIT-1004 : ChipWatcher: the value of status register = 010000011001000100
KIT-1004 : ChipWatcher: the value of status register = 010000000011111101
KIT-1004 : ChipWatcher: the value of status register = 010000010111010000
KIT-1004 : ChipWatcher: the value of status register = 010000001010101011
KIT-1004 : ChipWatcher: the value of status register = 010000010110000101
KIT-1004 : ChipWatcher: the value of status register = 010000000100111111
KIT-1004 : ChipWatcher: the value of status register = 010000000101111010
KIT-1004 : ChipWatcher: the value of status register = 010000010001100101
KIT-1004 : ChipWatcher: the value of status register = 010000011111100110
KIT-1004 : ChipWatcher: the value of status register = 010000011111100111
KIT-1004 : ChipWatcher: the value of status register = 010000001110111100
KIT-1004 : ChipWatcher: the value of status register = 010000001000101100
KIT-1004 : ChipWatcher: the value of status register = 010000000000011001
KIT-1004 : ChipWatcher: the value of status register = 010000000111011010
KIT-1004 : ChipWatcher: the value of status register = 010000000001011001
KIT-1004 : ChipWatcher: the value of status register = 010000010111100000
KIT-1004 : ChipWatcher: the value of status register = 010000000010011001
KIT-1004 : ChipWatcher: the value of status register = 010000010100000110
KIT-1004 : ChipWatcher: the value of status register = 010000000101000100
KIT-1004 : ChipWatcher: the value of status register = 010000000100000110
KIT-1004 : ChipWatcher: the value of status register = 010000011100011100
KIT-1004 : ChipWatcher: the value of status register = 010000000110100100
KIT-1004 : ChipWatcher: the value of status register = 010000000101111100
KIT-1004 : ChipWatcher: the value of status register = 010000000011100011
KIT-1004 : ChipWatcher: the value of status register = 010000000000111110
KIT-1004 : ChipWatcher: the value of status register = 010000001000101100
KIT-1004 : ChipWatcher: the value of status register = 010000011001011111
KIT-1004 : ChipWatcher: the value of status register = 010000000000010000
KIT-1004 : ChipWatcher: the value of status register = 010000010110011101
KIT-1004 : ChipWatcher: the value of status register = 010000001100001010
KIT-1004 : ChipWatcher: the value of status register = 010000001110110001
KIT-1004 : ChipWatcher: the value of status register = 010000000011100111
KIT-1004 : ChipWatcher: the value of status register = 010000011011101100
KIT-1004 : ChipWatcher: the value of status register = 010000011011110111
KIT-1004 : ChipWatcher: the value of status register = 010000010110010110
KIT-1004 : ChipWatcher: the value of status register = 010000001110000101
KIT-1004 : ChipWatcher: the value of status register = 010000010000111111
KIT-1004 : ChipWatcher: the value of status register = 010000000100111111
KIT-1004 : ChipWatcher: the value of status register = 010000011001001110
KIT-1004 : ChipWatcher: the value of status register = 010000011000010100
KIT-1004 : ChipWatcher: the value of status register = 010000001100011011
KIT-1004 : ChipWatcher: the value of status register = 010000000011111010
KIT-1004 : ChipWatcher: the value of status register = 010000000001110000
KIT-1004 : ChipWatcher: the value of status register = 010000000110111100
KIT-1004 : ChipWatcher: the value of status register = 010000001011101000
KIT-1004 : ChipWatcher: the value of status register = 010000000010100101
KIT-1004 : ChipWatcher: the value of status register = 010000000110010001
KIT-1004 : ChipWatcher: the value of status register = 010000010100101101
KIT-1004 : ChipWatcher: the value of status register = 010000011001001011
KIT-1004 : ChipWatcher: the value of status register = 010000010000101101
KIT-1004 : ChipWatcher: the value of status register = 010000010001001111
KIT-1004 : ChipWatcher: the value of status register = 010000010111010000
KIT-1004 : ChipWatcher: the value of status register = 010000010110110100
KIT-1004 : ChipWatcher: the value of status register = 010000010111011111
KIT-1004 : ChipWatcher: the value of status register = 010000011011000101
KIT-1004 : ChipWatcher: the value of status register = 010000011100001100
KIT-1004 : ChipWatcher: the value of status register = 010000000111101100
KIT-1004 : ChipWatcher: the value of status register = 010000010101001110
KIT-1004 : ChipWatcher: the value of status register = 010000010111100100
KIT-1004 : ChipWatcher: the value of status register = 010000011111001111
KIT-1004 : ChipWatcher: the value of status register = 010000011000000001
KIT-1004 : ChipWatcher: the value of status register = 010000010001011101
KIT-1004 : ChipWatcher: the value of status register = 010000011100111111
KIT-1004 : ChipWatcher: the value of status register = 010000011111000001
KIT-1004 : ChipWatcher: the value of status register = 010000001111101011
KIT-1004 : ChipWatcher: the value of status register = 010000010011000000
KIT-1004 : ChipWatcher: the value of status register = 010000000000110100
KIT-1004 : ChipWatcher: the value of status register = 010000001100010011
KIT-1004 : ChipWatcher: the value of status register = 010000011100010110
KIT-1004 : ChipWatcher: the value of status register = 010000010110111001
KIT-1004 : ChipWatcher: the value of status register = 010000000101111110
KIT-1004 : ChipWatcher: the value of status register = 010000010011001101
KIT-1004 : ChipWatcher: the value of status register = 010000001100110001
KIT-1004 : ChipWatcher: the value of status register = 010000010100001010
KIT-1004 : ChipWatcher: the value of status register = 010000011000110011
KIT-1004 : ChipWatcher: the value of status register = 010000010001000110
KIT-1004 : ChipWatcher: the value of status register = 010000001100010001
KIT-1004 : ChipWatcher: the value of status register = 010000011111111111
KIT-1004 : ChipWatcher: the value of status register = 010000001101110110
KIT-1004 : ChipWatcher: the value of status register = 010000011110001000
KIT-1004 : ChipWatcher: the value of status register = 010000001011110101
KIT-1004 : ChipWatcher: the value of status register = 010000011100011111
KIT-1004 : ChipWatcher: the value of status register = 010000001001010001
KIT-1004 : ChipWatcher: the value of status register = 010000010011111011
KIT-1004 : ChipWatcher: the value of status register = 010000010110100110
KIT-1004 : ChipWatcher: the value of status register = 010000001111000000
KIT-1004 : ChipWatcher: the value of status register = 010000011101111001
KIT-1004 : ChipWatcher: the value of status register = 010000000011100001
KIT-1004 : ChipWatcher: the value of status register = 010000000011001011
KIT-1004 : ChipWatcher: the value of status register = 010000010110110001
KIT-1004 : ChipWatcher: write ctrl reg value: 01000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000000110101000
GUI-1001 : Disable net trigger pwm[1] success
GUI-1001 : Enable bus trigger h2h_haddrw success
GUI-1001 : User closes chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 01000000100000000000000000000000
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  1.300451s wall, 1.185608s user + 0.031200s system = 1.216808s CPU (93.6%)

RUN-1004 : used memory is 335 MB, reserved memory is 331 MB, peak memory is 533 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 32 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0000010100110001
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2079/120 useful/useless nets, 1208/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 1876/203 useful/useless nets, 1005/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1876/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1913/0 useful/useless nets, 1046/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1904/0 useful/useless nets, 1037/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2056/0 useful/useless nets, 1189/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2024/0 useful/useless nets, 1157/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2231/6 useful/useless nets, 1364/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 8534, tnet num: 2232, tinst num: 1359, tnode num: 13499, tedge num: 15507.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2089/0 useful/useless nets, 1222/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4005 : Packed 45 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 278/998 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.077716s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (107.1%)

RUN-1004 : used memory is 355 MB, reserved memory is 352 MB, peak memory is 533 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.221038s wall, 2.215214s user + 0.093601s system = 2.308815s CPU (104.0%)

RUN-1004 : used memory is 355 MB, reserved memory is 352 MB, peak memory is 533 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (87 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 706 instances
RUN-1001 : 296 mslices, 296 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 958 nets have 2 pins
RUN-1001 : 669 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 704 instances, 592 slices, 19 macros(138 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6886, tnet num: 1779, tinst num: 704, tnode num: 8710, tedge num: 11211.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.281309s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (105.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 267993
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 26%, beta_incr = 0.841429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(540): len = 177899, overlap = 22.75
PHY-3002 : Step(541): len = 136732, overlap = 27.75
PHY-3002 : Step(542): len = 119936, overlap = 29.75
PHY-3002 : Step(543): len = 105669, overlap = 36
PHY-3002 : Step(544): len = 95665, overlap = 42.75
PHY-3002 : Step(545): len = 86561.1, overlap = 47.5
PHY-3002 : Step(546): len = 78891.6, overlap = 53.25
PHY-3002 : Step(547): len = 71733.7, overlap = 57.75
PHY-3002 : Step(548): len = 65881.8, overlap = 65.5
PHY-3002 : Step(549): len = 60262.4, overlap = 70
PHY-3002 : Step(550): len = 56052.5, overlap = 74.25
PHY-3002 : Step(551): len = 52063.9, overlap = 78
PHY-3002 : Step(552): len = 49733.6, overlap = 78.75
PHY-3002 : Step(553): len = 46455.9, overlap = 80.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.16277e-06
PHY-3002 : Step(554): len = 45845.9, overlap = 80.75
PHY-3002 : Step(555): len = 45662.2, overlap = 80.5
PHY-3002 : Step(556): len = 45825.8, overlap = 80.25
PHY-3002 : Step(557): len = 45444.9, overlap = 78.25
PHY-3002 : Step(558): len = 45201.1, overlap = 77.75
PHY-3002 : Step(559): len = 44993.9, overlap = 75
PHY-3002 : Step(560): len = 45269.1, overlap = 74
PHY-3002 : Step(561): len = 45759.3, overlap = 69
PHY-3002 : Step(562): len = 46119.4, overlap = 67.75
PHY-3002 : Step(563): len = 45705.3, overlap = 63.25
PHY-3002 : Step(564): len = 45560.5, overlap = 63.25
PHY-3002 : Step(565): len = 45279.5, overlap = 60.75
PHY-3002 : Step(566): len = 44966.7, overlap = 58
PHY-3002 : Step(567): len = 44369.5, overlap = 58.25
PHY-3002 : Step(568): len = 43367.7, overlap = 57.25
PHY-3002 : Step(569): len = 43257.6, overlap = 53.5
PHY-3002 : Step(570): len = 42998.5, overlap = 51.25
PHY-3002 : Step(571): len = 42270.9, overlap = 45.75
PHY-3002 : Step(572): len = 41703.8, overlap = 48.75
PHY-3002 : Step(573): len = 41183, overlap = 52.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.32554e-06
PHY-3002 : Step(574): len = 41419.1, overlap = 52.25
PHY-3002 : Step(575): len = 41553.4, overlap = 52.5
PHY-3002 : Step(576): len = 41793.7, overlap = 48.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.66511e-05
PHY-3002 : Step(577): len = 42054.6, overlap = 48.5
PHY-3002 : Step(578): len = 42105.1, overlap = 48.5
PHY-3002 : Step(579): len = 42181.9, overlap = 48.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.32562e-05
PHY-3002 : Step(580): len = 42386.1, overlap = 48.5
PHY-3002 : Step(581): len = 42989.6, overlap = 48.75
PHY-3002 : Step(582): len = 43189.8, overlap = 48.75
PHY-3002 : Step(583): len = 42958, overlap = 49.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005550s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (562.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.841429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.96248e-06
PHY-3002 : Step(584): len = 49616, overlap = 50.75
PHY-3002 : Step(585): len = 49612.9, overlap = 53.25
PHY-3002 : Step(586): len = 47995.9, overlap = 53.25
PHY-3002 : Step(587): len = 47449.3, overlap = 52.5
PHY-3002 : Step(588): len = 47083.9, overlap = 53.25
PHY-3002 : Step(589): len = 46757.6, overlap = 52.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.92495e-06
PHY-3002 : Step(590): len = 46303.5, overlap = 53
PHY-3002 : Step(591): len = 46233.8, overlap = 53
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.84991e-06
PHY-3002 : Step(592): len = 46193.1, overlap = 53
PHY-3002 : Step(593): len = 46290.6, overlap = 53.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.841429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.76318e-06
PHY-3002 : Step(594): len = 46295.5, overlap = 84.75
PHY-3002 : Step(595): len = 46535.5, overlap = 83.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55264e-05
PHY-3002 : Step(596): len = 47100.1, overlap = 81.25
PHY-3002 : Step(597): len = 47495.9, overlap = 79
PHY-3002 : Step(598): len = 47951.6, overlap = 79.75
PHY-3002 : Step(599): len = 49083.5, overlap = 75.5
PHY-3002 : Step(600): len = 49597.4, overlap = 72.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.10527e-05
PHY-3002 : Step(601): len = 50315, overlap = 68
PHY-3002 : Step(602): len = 50695.3, overlap = 69
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.21054e-05
PHY-3002 : Step(603): len = 52626.2, overlap = 64.25
PHY-3002 : Step(604): len = 54925.4, overlap = 61.75
PHY-3002 : Step(605): len = 55255.4, overlap = 62.5
PHY-3002 : Step(606): len = 55662.6, overlap = 60.25
PHY-3002 : Step(607): len = 55881.3, overlap = 58.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000124211
PHY-3002 : Step(608): len = 58163.6, overlap = 55.25
PHY-3002 : Step(609): len = 59758.5, overlap = 49.75
PHY-3002 : Step(610): len = 60661.2, overlap = 48
PHY-3002 : Step(611): len = 61152.5, overlap = 46.75
PHY-3002 : Step(612): len = 61648.1, overlap = 44.75
PHY-3002 : Step(613): len = 61883.4, overlap = 44.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000248422
PHY-3002 : Step(614): len = 64074.2, overlap = 41.5
PHY-3002 : Step(615): len = 64868, overlap = 39.5
PHY-3002 : Step(616): len = 65867.7, overlap = 34.75
PHY-3002 : Step(617): len = 66604.2, overlap = 36
PHY-3002 : Step(618): len = 66851.8, overlap = 32.75
PHY-3002 : Step(619): len = 66605.9, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.197366s wall, 0.140401s user + 0.046800s system = 0.187201s CPU (94.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 31%, beta_incr = 0.841429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000164733
PHY-3002 : Step(620): len = 67710.7, overlap = 14.75
PHY-3002 : Step(621): len = 66892.9, overlap = 20.75
PHY-3002 : Step(622): len = 66267.2, overlap = 28
PHY-3002 : Step(623): len = 65812, overlap = 33.5
PHY-3002 : Step(624): len = 65510.7, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00032892
PHY-3002 : Step(625): len = 67392, overlap = 30.75
PHY-3002 : Step(626): len = 68157.4, overlap = 27.75
PHY-3002 : Step(627): len = 68643.9, overlap = 27.5
PHY-3002 : Step(628): len = 69029.8, overlap = 24.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00065784
PHY-3002 : Step(629): len = 70671.3, overlap = 24
PHY-3002 : Step(630): len = 71555.8, overlap = 21
PHY-3002 : Step(631): len = 72840.9, overlap = 18.75
PHY-3002 : Step(632): len = 73137.4, overlap = 20
PHY-3002 : Step(633): len = 73052.2, overlap = 17.75
PHY-3002 : Step(634): len = 73285.3, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012476s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (125.0%)

PHY-3001 : Legalized: Len = 73968.7, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 11, deltaY = 8.
PHY-3001 : Final: Len = 74350.7, Over = 0
RUN-1003 : finish command "place" in  4.208645s wall, 5.475635s user + 0.920406s system = 6.396041s CPU (152.0%)

RUN-1004 : used memory is 357 MB, reserved memory is 353 MB, peak memory is 533 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 654 to 479
PHY-1001 : Pin misalignment score is improved from 479 to 470
PHY-1001 : Pin misalignment score is improved from 470 to 470
PHY-1001 : Pin local connectivity score is improved from 128 to 0
PHY-1001 : Pin misalignment score is improved from 543 to 481
PHY-1001 : Pin misalignment score is improved from 481 to 480
PHY-1001 : Pin misalignment score is improved from 480 to 480
PHY-1001 : Pin local connectivity score is improved from 56 to 0
PHY-1001 : End pin swap;  0.443456s wall, 0.436803s user + 0.015600s system = 0.452403s CPU (102.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 706 instances
RUN-1001 : 296 mslices, 296 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 958 nets have 2 pins
RUN-1001 : 669 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 89168, over cnt = 261(3%), over = 471, worst = 16
PHY-1002 : len = 90112, over cnt = 141(1%), over = 218, worst = 8
PHY-1002 : len = 90664, over cnt = 123(1%), over = 172, worst = 5
PHY-1002 : len = 93488, over cnt = 29(0%), over = 45, worst = 4
PHY-1002 : len = 93984, over cnt = 20(0%), over = 33, worst = 3
PHY-1002 : len = 94176, over cnt = 19(0%), over = 32, worst = 3
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6886, tnet num: 1779, tinst num: 704, tnode num: 8710, tedge num: 11211.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 3 out of 1781 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.136669s wall, 1.123207s user + 0.031200s system = 1.154407s CPU (101.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 19200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.121531s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (102.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 19528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.008130s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (191.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 190144, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End Routed; 7.465083s wall, 8.236853s user + 0.109201s system = 8.346054s CPU (111.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 189624, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.155075s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (100.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 189632, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 189632
PHY-1001 : End DR Iter 2; 0.036928s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (169.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.140284s wall, 10.904470s user + 0.156001s system = 11.060471s CPU (109.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.829690s wall, 12.589281s user + 0.202801s system = 12.792082s CPU (108.1%)

RUN-1004 : used memory is 388 MB, reserved memory is 378 MB, peak memory is 533 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  991   out of   4480   22.12%
#reg                  863   out of   4480   19.26%
#le                  1159
  #lut only           296   out of   1159   25.54%
  #reg only           168   out of   1159   14.50%
  #lut&reg            695   out of   1159   59.97%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.154331s wall, 1.107607s user + 0.062400s system = 1.170008s CPU (101.4%)

RUN-1004 : used memory is 388 MB, reserved memory is 378 MB, peak memory is 533 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6886, tnet num: 1779, tinst num: 704, tnode num: 8710, tedge num: 11211.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.242466s wall, 1.216808s user + 0.031200s system = 1.248008s CPU (100.4%)

RUN-1004 : used memory is 430 MB, reserved memory is 418 MB, peak memory is 533 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110000010100110001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 706
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 15902
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 801 valid insts, and 42493 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110000010100110001 -f Quick_Start.btc" in  7.893164s wall, 14.695294s user + 0.109201s system = 14.804495s CPU (187.6%)

RUN-1004 : used memory is 438 MB, reserved memory is 424 MB, peak memory is 533 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.312773s wall, 1.248008s user + 0.062400s system = 1.310408s CPU (99.8%)

RUN-1004 : used memory is 543 MB, reserved memory is 528 MB, peak memory is 546 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.904847s wall, 2.823618s user + 0.343202s system = 3.166820s CPU (11.8%)

RUN-1004 : used memory is 545 MB, reserved memory is 530 MB, peak memory is 547 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.876676s wall, 0.249602s user + 0.046800s system = 0.296402s CPU (4.3%)

RUN-1004 : used memory is 491 MB, reserved memory is 477 MB, peak memory is 547 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.855866s wall, 4.836031s user + 0.468003s system = 5.304034s CPU (14.8%)

RUN-1004 : used memory is 481 MB, reserved memory is 466 MB, peak memory is 547 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000111000001000000000001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 010000000111111111
KIT-1004 : ChipWatcher: the value of status register = 010000000100100110
KIT-1004 : ChipWatcher: the value of status register = 010000001001100001
KIT-1004 : ChipWatcher: the value of status register = 010000011111000101
KIT-1004 : ChipWatcher: the value of status register = 010000000000011101
KIT-1004 : ChipWatcher: the value of status register = 010000001011010000
KIT-1004 : ChipWatcher: the value of status register = 010000010100011010
KIT-1004 : ChipWatcher: the value of status register = 010000011110011011
KIT-1004 : ChipWatcher: the value of status register = 010000001000101110
KIT-1004 : ChipWatcher: the value of status register = 010000010011100110
KIT-1004 : ChipWatcher: the value of status register = 010000011100110101
KIT-1004 : ChipWatcher: the value of status register = 010000000010101111
KIT-1004 : ChipWatcher: the value of status register = 110000000100101001
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x67_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x67_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x67_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x67_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x67_sub_000000_064
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000010000000000000111000001000000000001000000000000000000000000
GUI-1001 : Disable bus trigger net h2h_haddrw success
GUI-1001 : Enable net trigger pwm[1] success
GUI-1001 : Enable net trigger pwm[0] success
GUI-1001 : Disable net trigger pwm[0] success
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.774407s wall, 1.794012s user + 0.046800s system = 1.840812s CPU (103.7%)

RUN-1004 : used memory is 410 MB, reserved memory is 399 MB, peak memory is 547 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.760478s wall, 2.636417s user + 0.062400s system = 2.698817s CPU (97.8%)

RUN-1004 : used memory is 412 MB, reserved memory is 402 MB, peak memory is 547 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 13 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1872/24 useful/useless nets, 1001/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1763/109 useful/useless nets, 892/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1763/0 useful/useless nets, 892/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.150555s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (100.3%)

RUN-1004 : used memory is 412 MB, reserved memory is 402 MB, peak memory is 547 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1800/0 useful/useless nets, 933/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1791/0 useful/useless nets, 924/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1848/0 useful/useless nets, 981/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1848/0 useful/useless nets, 981/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1989/6 useful/useless nets, 1122/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7357, tnet num: 1990, tinst num: 1117, tnode num: 10736, tedge num: 12715.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1884/0 useful/useless nets, 1017/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2126 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3511 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3465 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5117 nodes)...
SYN-4004 : #7: Packed 57 SEQ (8086 nodes)...
SYN-4004 : #8: Packed 57 SEQ (5064 nodes)...
SYN-4004 : #9: Packed 57 SEQ (1137 nodes)...
SYN-4004 : #10: Packed 57 SEQ (97 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 129/823 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.185430s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (102.6%)

RUN-1004 : used memory is 412 MB, reserved memory is 402 MB, peak memory is 547 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.626359s wall, 2.636417s user + 0.046800s system = 2.683217s CPU (102.2%)

RUN-1004 : used memory is 412 MB, reserved memory is 402 MB, peak memory is 547 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 605 instances
RUN-1001 : 245 mslices, 246 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1618 nets
RUN-1001 : 919 nets have 2 pins
RUN-1001 : 543 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 603 instances, 491 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6180, tnet num: 1616, tinst num: 603, tnode num: 7690, tedge num: 10037.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.272056s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (108.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 249566
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.868482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(635): len = 169666, overlap = 22.5
PHY-3002 : Step(636): len = 132925, overlap = 25.5
PHY-3002 : Step(637): len = 112248, overlap = 28
PHY-3002 : Step(638): len = 97866, overlap = 33.75
PHY-3002 : Step(639): len = 85959.6, overlap = 44.75
PHY-3002 : Step(640): len = 75805.2, overlap = 50.25
PHY-3002 : Step(641): len = 67734.3, overlap = 53.25
PHY-3002 : Step(642): len = 59799.9, overlap = 60
PHY-3002 : Step(643): len = 53916.6, overlap = 64.5
PHY-3002 : Step(644): len = 48386.6, overlap = 64.25
PHY-3002 : Step(645): len = 45347.1, overlap = 70.5
PHY-3002 : Step(646): len = 43649.8, overlap = 73.5
PHY-3002 : Step(647): len = 41481.4, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.482e-06
PHY-3002 : Step(648): len = 41287.1, overlap = 71.5
PHY-3002 : Step(649): len = 41436.4, overlap = 71
PHY-3002 : Step(650): len = 41487.7, overlap = 70
PHY-3002 : Step(651): len = 40689.4, overlap = 69.75
PHY-3002 : Step(652): len = 39609.2, overlap = 68.75
PHY-3002 : Step(653): len = 39346.1, overlap = 68.5
PHY-3002 : Step(654): len = 39288.9, overlap = 68
PHY-3002 : Step(655): len = 39729.5, overlap = 67.25
PHY-3002 : Step(656): len = 39450.8, overlap = 67
PHY-3002 : Step(657): len = 39673.6, overlap = 66.5
PHY-3002 : Step(658): len = 39435, overlap = 60
PHY-3002 : Step(659): len = 39756.8, overlap = 48
PHY-3002 : Step(660): len = 38998.4, overlap = 48
PHY-3002 : Step(661): len = 39026, overlap = 46.5
PHY-3002 : Step(662): len = 39133.1, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.0964e-05
PHY-3002 : Step(663): len = 39389.8, overlap = 47
PHY-3002 : Step(664): len = 39505, overlap = 42.25
PHY-3002 : Step(665): len = 39950.6, overlap = 43
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.1928e-05
PHY-3002 : Step(666): len = 40796.7, overlap = 42.75
PHY-3002 : Step(667): len = 41476.1, overlap = 42.75
PHY-3002 : Step(668): len = 41116.2, overlap = 42
PHY-3002 : Step(669): len = 41085, overlap = 42.25
PHY-3002 : Step(670): len = 41734.6, overlap = 42.5
PHY-3002 : Step(671): len = 42065.7, overlap = 42.75
PHY-3002 : Step(672): len = 42408.6, overlap = 42
PHY-3002 : Step(673): len = 43282.2, overlap = 44
PHY-3002 : Step(674): len = 43036.4, overlap = 38
PHY-3002 : Step(675): len = 42994.7, overlap = 38.5
PHY-3002 : Step(676): len = 43244.8, overlap = 38.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.3856e-05
PHY-3002 : Step(677): len = 43607, overlap = 38.25
PHY-3002 : Step(678): len = 43850.4, overlap = 37.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008499s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (183.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.868482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.84607e-06
PHY-3002 : Step(679): len = 48851, overlap = 41
PHY-3002 : Step(680): len = 48221.6, overlap = 42.5
PHY-3002 : Step(681): len = 46859.9, overlap = 44.5
PHY-3002 : Step(682): len = 46533.8, overlap = 44.75
PHY-3002 : Step(683): len = 45828, overlap = 44.5
PHY-3002 : Step(684): len = 45713.4, overlap = 44.5
PHY-3002 : Step(685): len = 45318.2, overlap = 44.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.69214e-06
PHY-3002 : Step(686): len = 45172.4, overlap = 44.5
PHY-3002 : Step(687): len = 45149.5, overlap = 44.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13843e-05
PHY-3002 : Step(688): len = 45262.3, overlap = 44.5
PHY-3002 : Step(689): len = 45380.2, overlap = 44.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.868482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.43868e-06
PHY-3002 : Step(690): len = 45415, overlap = 73.75
PHY-3002 : Step(691): len = 45912.7, overlap = 72.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68774e-05
PHY-3002 : Step(692): len = 45963.8, overlap = 72.25
PHY-3002 : Step(693): len = 46561.1, overlap = 68.75
PHY-3002 : Step(694): len = 47611.8, overlap = 65.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.37547e-05
PHY-3002 : Step(695): len = 47657.4, overlap = 65
PHY-3002 : Step(696): len = 48422.2, overlap = 64.75
PHY-3002 : Step(697): len = 49186.7, overlap = 62.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.75095e-05
PHY-3002 : Step(698): len = 49912.7, overlap = 59
PHY-3002 : Step(699): len = 52196.5, overlap = 52
PHY-3002 : Step(700): len = 52784, overlap = 51.5
PHY-3002 : Step(701): len = 53248.3, overlap = 49.75
PHY-3002 : Step(702): len = 53397.9, overlap = 48.75
PHY-3002 : Step(703): len = 53656.4, overlap = 49.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000135019
PHY-3002 : Step(704): len = 55246.5, overlap = 45
PHY-3002 : Step(705): len = 56464.3, overlap = 41
PHY-3002 : Step(706): len = 57293, overlap = 41.25
PHY-3002 : Step(707): len = 57277.1, overlap = 40.25
PHY-3002 : Step(708): len = 57230.2, overlap = 41.5
PHY-3002 : Step(709): len = 57512.1, overlap = 42.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00025426
PHY-3002 : Step(710): len = 59010.8, overlap = 40
PHY-3002 : Step(711): len = 59523.5, overlap = 38.5
PHY-3002 : Step(712): len = 60378.2, overlap = 35.5
PHY-3002 : Step(713): len = 60940.5, overlap = 36.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00050852
PHY-3002 : Step(714): len = 62339.6, overlap = 35.75
PHY-3002 : Step(715): len = 63266.5, overlap = 32.75
PHY-3002 : Step(716): len = 64147.6, overlap = 32
PHY-3002 : Step(717): len = 64094.1, overlap = 32.5
PHY-3002 : Step(718): len = 63945.8, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.139386s wall, 0.046800s user + 0.093601s system = 0.140401s CPU (100.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 26%, beta_incr = 0.868482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000391676
PHY-3002 : Step(719): len = 65262.1, overlap = 12.5
PHY-3002 : Step(720): len = 64842.6, overlap = 18.5
PHY-3002 : Step(721): len = 63907.8, overlap = 24.25
PHY-3002 : Step(722): len = 63442, overlap = 29
PHY-3002 : Step(723): len = 63283.6, overlap = 30
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000783351
PHY-3002 : Step(724): len = 64506.5, overlap = 29.75
PHY-3002 : Step(725): len = 64743.7, overlap = 29.25
PHY-3002 : Step(726): len = 65071.6, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156317
PHY-3002 : Step(727): len = 65905.3, overlap = 29
PHY-3002 : Step(728): len = 66214.4, overlap = 27.25
PHY-3002 : Step(729): len = 66901.7, overlap = 25.5
PHY-3002 : Step(730): len = 66821.9, overlap = 25.5
PHY-3002 : Step(731): len = 66744.2, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009842s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (158.5%)

PHY-3001 : Legalized: Len = 67465.5, Over = 0
PHY-3001 : Spreading special nets. 25 overflows in 750 tiles.
PHY-3001 : 34 instances has been re-located, deltaX = 35, deltaY = 20.
PHY-3001 : Final: Len = 68261.5, Over = 0
RUN-1003 : finish command "place" in  4.628590s wall, 5.475635s user + 0.826805s system = 6.302440s CPU (136.2%)

RUN-1004 : used memory is 412 MB, reserved memory is 402 MB, peak memory is 547 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 610 to 447
PHY-1001 : Pin misalignment score is improved from 447 to 442
PHY-1001 : Pin misalignment score is improved from 442 to 442
PHY-1001 : Pin local connectivity score is improved from 129 to 0
PHY-1001 : Pin misalignment score is improved from 516 to 456
PHY-1001 : Pin misalignment score is improved from 456 to 455
PHY-1001 : Pin misalignment score is improved from 455 to 455
PHY-1001 : Pin local connectivity score is improved from 54 to 0
PHY-1001 : End pin swap;  0.453346s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (96.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 605 instances
RUN-1001 : 245 mslices, 246 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1618 nets
RUN-1001 : 919 nets have 2 pins
RUN-1001 : 543 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 81800, over cnt = 284(3%), over = 548, worst = 14
PHY-1002 : len = 83624, over cnt = 184(2%), over = 297, worst = 10
PHY-1002 : len = 84536, over cnt = 169(2%), over = 232, worst = 8
PHY-1002 : len = 87616, over cnt = 52(0%), over = 74, worst = 4
PHY-1002 : len = 89256, over cnt = 25(0%), over = 41, worst = 4
PHY-1002 : len = 90152, over cnt = 22(0%), over = 33, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6180, tnet num: 1616, tinst num: 603, tnode num: 7690, tedge num: 10037.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.044840s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (98.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.148260s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (105.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 159800, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End Routed; 9.035098s wall, 9.188459s user + 0.124801s system = 9.313260s CPU (103.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 158944, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.120760s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (77.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 158888, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.056817s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (82.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 158904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 158904
PHY-1001 : End DR Iter 3; 0.021234s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (73.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.720450s wall, 11.778075s user + 0.187201s system = 11.965277s CPU (102.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.328627s wall, 13.353686s user + 0.187201s system = 13.540887s CPU (101.6%)

RUN-1004 : used memory is 429 MB, reserved memory is 417 MB, peak memory is 547 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  922   out of   4480   20.58%
#reg                  741   out of   4480   16.54%
#le                   959
  #lut only           218   out of    959   22.73%
  #reg only            37   out of    959    3.86%
  #lut&reg            704   out of    959   73.41%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.182917s wall, 1.076407s user + 0.046800s system = 1.123207s CPU (95.0%)

RUN-1004 : used memory is 429 MB, reserved memory is 417 MB, peak memory is 547 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6180, tnet num: 1616, tinst num: 603, tnode num: 7690, tedge num: 10037.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.289573s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (95.6%)

RUN-1004 : used memory is 460 MB, reserved memory is 447 MB, peak memory is 547 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 605
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1618, pip num: 14098
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 708 valid insts, and 38252 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.430607s wall, 13.338086s user + 0.062400s system = 13.400486s CPU (159.0%)

RUN-1004 : used memory is 464 MB, reserved memory is 449 MB, peak memory is 547 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.363988s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (98.4%)

RUN-1004 : used memory is 560 MB, reserved memory is 545 MB, peak memory is 563 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.876517s wall, 2.839218s user + 0.452403s system = 3.291621s CPU (12.2%)

RUN-1004 : used memory is 560 MB, reserved memory is 545 MB, peak memory is 564 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.876627s wall, 0.405603s user + 0.078001s system = 0.483603s CPU (7.0%)

RUN-1004 : used memory is 500 MB, reserved memory is 485 MB, peak memory is 564 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.891012s wall, 5.038832s user + 0.655204s system = 5.694037s CPU (15.9%)

RUN-1004 : used memory is 490 MB, reserved memory is 476 MB, peak memory is 564 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.830200s wall, 0.421203s user + 0.202801s system = 0.624004s CPU (9.1%)

RUN-1004 : used memory is 503 MB, reserved memory is 488 MB, peak memory is 564 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.352428s wall, 1.497610s user + 0.265202s system = 1.762811s CPU (21.1%)

RUN-1004 : used memory is 492 MB, reserved memory is 479 MB, peak memory is 564 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.864780s wall, 0.514803s user + 0.140401s system = 0.655204s CPU (9.5%)

RUN-1004 : used memory is 504 MB, reserved memory is 489 MB, peak memory is 564 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.347052s wall, 1.544410s user + 0.202801s system = 1.747211s CPU (20.9%)

RUN-1004 : used memory is 494 MB, reserved memory is 480 MB, peak memory is 564 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01000000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000001101101000
KIT-1004 : ChipWatcher: the value of status register = 010000000111001111
KIT-1004 : ChipWatcher: the value of status register = 010000011011010010
KIT-1004 : ChipWatcher: the value of status register = 010000001110010110
KIT-1004 : ChipWatcher: the value of status register = 010000000011111110
KIT-1004 : ChipWatcher: the value of status register = 010000000010001100
KIT-1004 : ChipWatcher: the value of status register = 010000000101011000
KIT-1004 : ChipWatcher: the value of status register = 010000010001011001
KIT-1004 : ChipWatcher: the value of status register = 010000011001011100
KIT-1004 : ChipWatcher: the value of status register = 010000001001100101
KIT-1004 : ChipWatcher: the value of status register = 010000010011100101
KIT-1004 : ChipWatcher: the value of status register = 010000010101110010
KIT-1004 : ChipWatcher: the value of status register = 010000010100100101
KIT-1004 : ChipWatcher: the value of status register = 010000000110011100
KIT-1004 : ChipWatcher: the value of status register = 010000000110011100
KIT-1004 : ChipWatcher: the value of status register = 010000011111000101
KIT-1004 : ChipWatcher: the value of status register = 010000011011000001
KIT-1004 : ChipWatcher: the value of status register = 010000001110101001
KIT-1004 : ChipWatcher: the value of status register = 010000001111110101
KIT-1004 : ChipWatcher: the value of status register = 010000011111100010
KIT-1004 : ChipWatcher: the value of status register = 010000000001000011
KIT-1004 : ChipWatcher: the value of status register = 010000000101010001
KIT-1004 : ChipWatcher: the value of status register = 010000010100111100
KIT-1004 : ChipWatcher: the value of status register = 010000011011010100
KIT-1004 : ChipWatcher: the value of status register = 010000000111100000
KIT-1004 : ChipWatcher: the value of status register = 010000011000111001
KIT-1004 : ChipWatcher: the value of status register = 010000001111011000
KIT-1004 : ChipWatcher: the value of status register = 010000001101011010
KIT-1004 : ChipWatcher: the value of status register = 010000011010001101
KIT-1004 : ChipWatcher: the value of status register = 010000001101000000
KIT-1004 : ChipWatcher: the value of status register = 010000010011111101
KIT-1004 : ChipWatcher: the value of status register = 010000001000010011
KIT-1004 : ChipWatcher: the value of status register = 010000000111100010
KIT-1004 : ChipWatcher: the value of status register = 010000000101111111
KIT-1004 : ChipWatcher: the value of status register = 010000010110100001
KIT-1004 : ChipWatcher: the value of status register = 010000000001110010
KIT-1004 : ChipWatcher: the value of status register = 010000001111110001
KIT-1004 : ChipWatcher: the value of status register = 010000011100111001
KIT-1004 : ChipWatcher: the value of status register = 010000000001001010
KIT-1004 : ChipWatcher: the value of status register = 010000000100010111
KIT-1004 : ChipWatcher: the value of status register = 010000011100111100
KIT-1004 : ChipWatcher: the value of status register = 010000010101000100
KIT-1004 : ChipWatcher: the value of status register = 010000001011111001
KIT-1004 : ChipWatcher: the value of status register = 010000000100110001
KIT-1004 : ChipWatcher: the value of status register = 010000000001100110
KIT-1004 : ChipWatcher: the value of status register = 010000011110111010
KIT-1004 : ChipWatcher: the value of status register = 010000010011110010
KIT-1004 : ChipWatcher: the value of status register = 010000011001100000
KIT-1004 : ChipWatcher: the value of status register = 010000011001001011
KIT-1004 : ChipWatcher: the value of status register = 010000000000110110
KIT-1004 : ChipWatcher: the value of status register = 010000000111110000
KIT-1004 : ChipWatcher: the value of status register = 010000001111100011
KIT-1004 : ChipWatcher: the value of status register = 010000011111110101
KIT-1004 : ChipWatcher: the value of status register = 010000010111111100
KIT-1004 : ChipWatcher: the value of status register = 010000011100011100
KIT-1004 : ChipWatcher: the value of status register = 010000010111100010
KIT-1004 : ChipWatcher: the value of status register = 010000011000000100
KIT-1004 : ChipWatcher: the value of status register = 010000011011010000
KIT-1004 : ChipWatcher: the value of status register = 010000001110000111
KIT-1004 : ChipWatcher: the value of status register = 010000011111011001
KIT-1004 : ChipWatcher: the value of status register = 010000001000001111
KIT-1004 : ChipWatcher: the value of status register = 010000010101110100
KIT-1004 : ChipWatcher: the value of status register = 010000001011111000
KIT-1004 : ChipWatcher: the value of status register = 010000011001100101
KIT-1004 : ChipWatcher: the value of status register = 010000010110011100
KIT-1004 : ChipWatcher: the value of status register = 010000000110100000
KIT-1004 : ChipWatcher: the value of status register = 010000000000101100
KIT-1004 : ChipWatcher: the value of status register = 010000001001001010
KIT-1004 : ChipWatcher: the value of status register = 010000001101110001
KIT-1004 : ChipWatcher: the value of status register = 010000001111111001
KIT-1004 : ChipWatcher: the value of status register = 010000000011111100
KIT-1004 : ChipWatcher: the value of status register = 010000010000111110
KIT-1004 : ChipWatcher: the value of status register = 010000010101000000
KIT-1004 : ChipWatcher: the value of status register = 010000010010001100
KIT-1004 : ChipWatcher: the value of status register = 010000001000110001
KIT-1004 : ChipWatcher: the value of status register = 010000000101100000
KIT-1004 : ChipWatcher: the value of status register = 010000010100001110
KIT-1004 : ChipWatcher: the value of status register = 010000010010100001
KIT-1004 : ChipWatcher: the value of status register = 010000000001111111
KIT-1004 : ChipWatcher: the value of status register = 010000000010110010
KIT-1004 : ChipWatcher: the value of status register = 010000010101111001
KIT-1004 : ChipWatcher: the value of status register = 010000001001110111
KIT-1004 : ChipWatcher: the value of status register = 010000011010101100
KIT-1004 : ChipWatcher: the value of status register = 010000001111111011
KIT-1004 : ChipWatcher: the value of status register = 010000010110111100
KIT-1004 : ChipWatcher: the value of status register = 010000010110011010
KIT-1004 : ChipWatcher: the value of status register = 010000000010111011
KIT-1004 : ChipWatcher: the value of status register = 010000001101111111
KIT-1004 : ChipWatcher: the value of status register = 010000011000110000
KIT-1004 : ChipWatcher: the value of status register = 010000011001011100
KIT-1004 : ChipWatcher: the value of status register = 010000010011010111
KIT-1004 : ChipWatcher: the value of status register = 010000001101001111
KIT-1004 : ChipWatcher: the value of status register = 010000011011010101
KIT-1004 : ChipWatcher: the value of status register = 010000000011111011
KIT-1004 : ChipWatcher: the value of status register = 010000011101110100
KIT-1004 : ChipWatcher: the value of status register = 010000000100110010
KIT-1004 : ChipWatcher: the value of status register = 010000010111000111
KIT-1004 : ChipWatcher: the value of status register = 010000011101111101
KIT-1004 : ChipWatcher: the value of status register = 010000001110011100
KIT-1004 : ChipWatcher: the value of status register = 010000001101110000
KIT-1004 : ChipWatcher: the value of status register = 010000011011001011
KIT-1004 : ChipWatcher: the value of status register = 010000001001000011
KIT-1004 : ChipWatcher: the value of status register = 010000010000111011
KIT-1004 : ChipWatcher: the value of status register = 010000011001011011
KIT-1004 : ChipWatcher: the value of status register = 010000001010111010
KIT-1004 : ChipWatcher: the value of status register = 010000011011011000
KIT-1004 : ChipWatcher: write ctrl reg value: 01000000100000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000001001001011
GUI-1001 : User closes chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 01000000100000000000000000000000
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.774499s wall, 1.809612s user + 0.000000s system = 1.809612s CPU (102.0%)

RUN-1004 : used memory is 404 MB, reserved memory is 395 MB, peak memory is 564 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 14 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.662423s wall, 2.589617s user + 0.062400s system = 2.652017s CPU (99.6%)

RUN-1004 : used memory is 406 MB, reserved memory is 396 MB, peak memory is 564 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 15 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1872/24 useful/useless nets, 1001/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1763/109 useful/useless nets, 892/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1763/0 useful/useless nets, 892/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.149501s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (100.4%)

RUN-1004 : used memory is 406 MB, reserved memory is 396 MB, peak memory is 564 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1800/0 useful/useless nets, 933/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1791/0 useful/useless nets, 924/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1848/0 useful/useless nets, 981/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1848/0 useful/useless nets, 981/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1989/6 useful/useless nets, 1122/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7357, tnet num: 1990, tinst num: 1117, tnode num: 10736, tedge num: 12715.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1884/0 useful/useless nets, 1017/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2126 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3511 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3465 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5117 nodes)...
SYN-4004 : #7: Packed 57 SEQ (8086 nodes)...
SYN-4004 : #8: Packed 57 SEQ (5064 nodes)...
SYN-4004 : #9: Packed 57 SEQ (1137 nodes)...
SYN-4004 : #10: Packed 57 SEQ (97 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 129/823 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.189388s wall, 1.185608s user + 0.031200s system = 1.216808s CPU (102.3%)

RUN-1004 : used memory is 406 MB, reserved memory is 396 MB, peak memory is 564 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.572742s wall, 2.511616s user + 0.093601s system = 2.605217s CPU (101.3%)

RUN-1004 : used memory is 406 MB, reserved memory is 396 MB, peak memory is 564 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 605 instances
RUN-1001 : 245 mslices, 246 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1618 nets
RUN-1001 : 919 nets have 2 pins
RUN-1001 : 543 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 603 instances, 491 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6180, tnet num: 1616, tinst num: 603, tnode num: 7690, tedge num: 10037.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.262376s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (101.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 249566
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.868482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(732): len = 169666, overlap = 22.5
PHY-3002 : Step(733): len = 132925, overlap = 25.5
PHY-3002 : Step(734): len = 112248, overlap = 28
PHY-3002 : Step(735): len = 97866, overlap = 33.75
PHY-3002 : Step(736): len = 85959.6, overlap = 44.75
PHY-3002 : Step(737): len = 75805.2, overlap = 50.25
PHY-3002 : Step(738): len = 67734.3, overlap = 53.25
PHY-3002 : Step(739): len = 59799.9, overlap = 60
PHY-3002 : Step(740): len = 53916.6, overlap = 64.5
PHY-3002 : Step(741): len = 48386.6, overlap = 64.25
PHY-3002 : Step(742): len = 45347.1, overlap = 70.5
PHY-3002 : Step(743): len = 43649.8, overlap = 73.5
PHY-3002 : Step(744): len = 41481.4, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.482e-06
PHY-3002 : Step(745): len = 41287.1, overlap = 71.5
PHY-3002 : Step(746): len = 41436.4, overlap = 71
PHY-3002 : Step(747): len = 41487.7, overlap = 70
PHY-3002 : Step(748): len = 40689.4, overlap = 69.75
PHY-3002 : Step(749): len = 39609.2, overlap = 68.75
PHY-3002 : Step(750): len = 39346.1, overlap = 68.5
PHY-3002 : Step(751): len = 39288.9, overlap = 68
PHY-3002 : Step(752): len = 39729.5, overlap = 67.25
PHY-3002 : Step(753): len = 39450.8, overlap = 67
PHY-3002 : Step(754): len = 39673.6, overlap = 66.5
PHY-3002 : Step(755): len = 39435, overlap = 60
PHY-3002 : Step(756): len = 39756.8, overlap = 48
PHY-3002 : Step(757): len = 38998.4, overlap = 48
PHY-3002 : Step(758): len = 39026, overlap = 46.5
PHY-3002 : Step(759): len = 39133.1, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.0964e-05
PHY-3002 : Step(760): len = 39389.8, overlap = 47
PHY-3002 : Step(761): len = 39505, overlap = 42.25
PHY-3002 : Step(762): len = 39950.6, overlap = 43
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.1928e-05
PHY-3002 : Step(763): len = 40796.7, overlap = 42.75
PHY-3002 : Step(764): len = 41476.1, overlap = 42.75
PHY-3002 : Step(765): len = 41116.2, overlap = 42
PHY-3002 : Step(766): len = 41085, overlap = 42.25
PHY-3002 : Step(767): len = 41734.6, overlap = 42.5
PHY-3002 : Step(768): len = 42065.7, overlap = 42.75
PHY-3002 : Step(769): len = 42408.6, overlap = 42
PHY-3002 : Step(770): len = 43282.2, overlap = 44
PHY-3002 : Step(771): len = 43036.4, overlap = 38
PHY-3002 : Step(772): len = 42994.7, overlap = 38.5
PHY-3002 : Step(773): len = 43244.8, overlap = 38.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.3856e-05
PHY-3002 : Step(774): len = 43607, overlap = 38.25
PHY-3002 : Step(775): len = 43850.4, overlap = 37.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011213s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (278.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.868482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.84607e-06
PHY-3002 : Step(776): len = 48851, overlap = 41
PHY-3002 : Step(777): len = 48221.6, overlap = 42.5
PHY-3002 : Step(778): len = 46859.9, overlap = 44.5
PHY-3002 : Step(779): len = 46533.8, overlap = 44.75
PHY-3002 : Step(780): len = 45828, overlap = 44.5
PHY-3002 : Step(781): len = 45713.4, overlap = 44.5
PHY-3002 : Step(782): len = 45318.2, overlap = 44.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.69214e-06
PHY-3002 : Step(783): len = 45172.4, overlap = 44.5
PHY-3002 : Step(784): len = 45149.5, overlap = 44.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13843e-05
PHY-3002 : Step(785): len = 45262.3, overlap = 44.5
PHY-3002 : Step(786): len = 45380.2, overlap = 44.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.868482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.43868e-06
PHY-3002 : Step(787): len = 45415, overlap = 73.75
PHY-3002 : Step(788): len = 45912.7, overlap = 72.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68774e-05
PHY-3002 : Step(789): len = 45963.8, overlap = 72.25
PHY-3002 : Step(790): len = 46561.1, overlap = 68.75
PHY-3002 : Step(791): len = 47611.8, overlap = 65.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.37547e-05
PHY-3002 : Step(792): len = 47657.4, overlap = 65
PHY-3002 : Step(793): len = 48422.2, overlap = 64.75
PHY-3002 : Step(794): len = 49186.7, overlap = 62.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.75095e-05
PHY-3002 : Step(795): len = 49912.7, overlap = 59
PHY-3002 : Step(796): len = 52196.5, overlap = 52
PHY-3002 : Step(797): len = 52784, overlap = 51.5
PHY-3002 : Step(798): len = 53248.3, overlap = 49.75
PHY-3002 : Step(799): len = 53397.9, overlap = 48.75
PHY-3002 : Step(800): len = 53656.4, overlap = 49.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000135019
PHY-3002 : Step(801): len = 55246.5, overlap = 45
PHY-3002 : Step(802): len = 56464.3, overlap = 41
PHY-3002 : Step(803): len = 57293, overlap = 41.25
PHY-3002 : Step(804): len = 57277.1, overlap = 40.25
PHY-3002 : Step(805): len = 57230.2, overlap = 41.5
PHY-3002 : Step(806): len = 57512.1, overlap = 42.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00025426
PHY-3002 : Step(807): len = 59010.8, overlap = 40
PHY-3002 : Step(808): len = 59523.5, overlap = 38.5
PHY-3002 : Step(809): len = 60378.2, overlap = 35.5
PHY-3002 : Step(810): len = 60940.5, overlap = 36.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00050852
PHY-3002 : Step(811): len = 62339.6, overlap = 35.75
PHY-3002 : Step(812): len = 63266.5, overlap = 32.75
PHY-3002 : Step(813): len = 64147.6, overlap = 32
PHY-3002 : Step(814): len = 64094.1, overlap = 32.5
PHY-3002 : Step(815): len = 63945.8, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.127594s wall, 0.124801s user + 0.062400s system = 0.187201s CPU (146.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 26%, beta_incr = 0.868482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000391676
PHY-3002 : Step(816): len = 65262.1, overlap = 12.5
PHY-3002 : Step(817): len = 64842.6, overlap = 18.5
PHY-3002 : Step(818): len = 63907.8, overlap = 24.25
PHY-3002 : Step(819): len = 63442, overlap = 29
PHY-3002 : Step(820): len = 63283.6, overlap = 30
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000783351
PHY-3002 : Step(821): len = 64506.5, overlap = 29.75
PHY-3002 : Step(822): len = 64743.7, overlap = 29.25
PHY-3002 : Step(823): len = 65071.6, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156317
PHY-3002 : Step(824): len = 65905.3, overlap = 29
PHY-3002 : Step(825): len = 66214.4, overlap = 27.25
PHY-3002 : Step(826): len = 66901.7, overlap = 25.5
PHY-3002 : Step(827): len = 66821.9, overlap = 25.5
PHY-3002 : Step(828): len = 66744.2, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009587s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 67465.5, Over = 0
PHY-3001 : Spreading special nets. 25 overflows in 750 tiles.
PHY-3001 : 34 instances has been re-located, deltaX = 35, deltaY = 20.
PHY-3001 : Final: Len = 68261.5, Over = 0
RUN-1003 : finish command "place" in  4.681556s wall, 6.052839s user + 0.717605s system = 6.770443s CPU (144.6%)

RUN-1004 : used memory is 406 MB, reserved memory is 396 MB, peak memory is 564 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 610 to 447
PHY-1001 : Pin misalignment score is improved from 447 to 442
PHY-1001 : Pin misalignment score is improved from 442 to 442
PHY-1001 : Pin local connectivity score is improved from 129 to 0
PHY-1001 : Pin misalignment score is improved from 516 to 456
PHY-1001 : Pin misalignment score is improved from 456 to 455
PHY-1001 : Pin misalignment score is improved from 455 to 455
PHY-1001 : Pin local connectivity score is improved from 54 to 0
PHY-1001 : End pin swap;  0.452773s wall, 0.452403s user + 0.015600s system = 0.468003s CPU (103.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 605 instances
RUN-1001 : 245 mslices, 246 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1618 nets
RUN-1001 : 919 nets have 2 pins
RUN-1001 : 543 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 81800, over cnt = 284(3%), over = 548, worst = 14
PHY-1002 : len = 83624, over cnt = 184(2%), over = 297, worst = 10
PHY-1002 : len = 84536, over cnt = 169(2%), over = 232, worst = 8
PHY-1002 : len = 87616, over cnt = 52(0%), over = 74, worst = 4
PHY-1002 : len = 89256, over cnt = 25(0%), over = 41, worst = 4
PHY-1002 : len = 90152, over cnt = 22(0%), over = 33, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6180, tnet num: 1616, tinst num: 603, tnode num: 7690, tedge num: 10037.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.980146s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (97.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.143675s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (86.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 159800, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End Routed; 8.411851s wall, 8.736056s user + 0.093601s system = 8.829657s CPU (105.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 158944, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.113853s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (95.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 158888, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.064028s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (97.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 158904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 158904
PHY-1001 : End DR Iter 3; 0.021216s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (220.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.049941s wall, 11.372473s user + 0.124801s system = 11.497274s CPU (104.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.592356s wall, 12.916883s user + 0.140401s system = 13.057284s CPU (103.7%)

RUN-1004 : used memory is 425 MB, reserved memory is 414 MB, peak memory is 564 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  922   out of   4480   20.58%
#reg                  741   out of   4480   16.54%
#le                   959
  #lut only           218   out of    959   22.73%
  #reg only            37   out of    959    3.86%
  #lut&reg            704   out of    959   73.41%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.132327s wall, 1.076407s user + 0.031200s system = 1.107607s CPU (97.8%)

RUN-1004 : used memory is 425 MB, reserved memory is 414 MB, peak memory is 564 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6180, tnet num: 1616, tinst num: 603, tnode num: 7690, tedge num: 10037.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.179773s wall, 1.092007s user + 0.015600s system = 1.107607s CPU (93.9%)

RUN-1004 : used memory is 455 MB, reserved memory is 444 MB, peak memory is 564 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 605
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1618, pip num: 14098
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 708 valid insts, and 38252 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  9.358839s wall, 16.114903s user + 0.046800s system = 16.161704s CPU (172.7%)

RUN-1004 : used memory is 458 MB, reserved memory is 446 MB, peak memory is 564 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.326468s wall, 1.279208s user + 0.031200s system = 1.310408s CPU (98.8%)

RUN-1004 : used memory is 548 MB, reserved memory is 533 MB, peak memory is 564 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.884241s wall, 2.854818s user + 0.561604s system = 3.416422s CPU (12.7%)

RUN-1004 : used memory is 549 MB, reserved memory is 534 MB, peak memory is 564 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.884194s wall, 0.343202s user + 0.109201s system = 0.452403s CPU (6.6%)

RUN-1004 : used memory is 493 MB, reserved memory is 479 MB, peak memory is 564 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.880876s wall, 5.007632s user + 0.780005s system = 5.787637s CPU (16.1%)

RUN-1004 : used memory is 482 MB, reserved memory is 469 MB, peak memory is 564 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2494/8538 useful/useless nets, 2296/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18191 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2150/636 useful/useless nets, 1952/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2147/1 useful/useless nets, 1949/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2147/0 useful/useless nets, 1949/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.854605s wall, 1.856412s user + 0.046800s system = 1.903212s CPU (102.6%)

RUN-1004 : used memory is 406 MB, reserved memory is 394 MB, peak memory is 564 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1281
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            474

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 16 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2258/28 useful/useless nets, 2061/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2672/0 useful/useless nets, 2476/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 262 better
SYN-2501 : Optimize round 2
SYN-1032 : 2651/0 useful/useless nets, 2455/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3148/0 useful/useless nets, 2952/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11318, tnet num: 3163, tinst num: 2951, tnode num: 19470, tedge num: 20191.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3163 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 576 (3.89), #lev = 7 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-2581 : Mapping with K=5, #lut = 575 (3.89), #lev = 7 (3.51)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1937 instances into 577 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1780/0 useful/useless nets, 1584/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 577 LUT to BLE ...
SYN-4008 : Packed 577 LUT and 280 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 179 SEQ (36362 nodes)...
SYN-4004 : #3: Packed 270 SEQ (31803 nodes)...
SYN-4004 : #4: Packed 289 SEQ (14195 nodes)...
SYN-4004 : #5: Packed 313 SEQ (2518 nodes)...
SYN-4004 : #6: Packed 313 SEQ (245 nodes)...
SYN-4004 : #7: Packed 313 SEQ (73 nodes)...
SYN-4004 : #8: Packed 313 SEQ (38 nodes)...
SYN-4004 : #9: Packed 313 SEQ (73 nodes)...
SYN-4004 : #10: Packed 313 SEQ (17 nodes)...
SYN-4005 : Packed 313 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 579/900 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  717   out of   4480   16.00%
#reg                  595   out of   4480   13.28%
#le                   719
  #lut only           124   out of    719   17.25%
  #reg only             2   out of    719    0.28%
  #lut&reg            593   out of    719   82.48%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |719   |717   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.684051s wall, 2.667617s user + 0.031200s system = 2.698817s CPU (100.6%)

RUN-1004 : used memory is 407 MB, reserved memory is 395 MB, peak memory is 564 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 17 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1872/24 useful/useless nets, 1001/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1763/109 useful/useless nets, 892/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1763/0 useful/useless nets, 892/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.214340s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (96.3%)

RUN-1004 : used memory is 407 MB, reserved memory is 395 MB, peak memory is 564 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1800/0 useful/useless nets, 933/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1791/0 useful/useless nets, 924/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1848/0 useful/useless nets, 981/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1848/0 useful/useless nets, 981/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1989/6 useful/useless nets, 1122/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7357, tnet num: 1990, tinst num: 1117, tnode num: 10736, tedge num: 12715.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1884/0 useful/useless nets, 1017/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2126 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3511 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3465 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5117 nodes)...
SYN-4004 : #7: Packed 57 SEQ (8086 nodes)...
SYN-4004 : #8: Packed 57 SEQ (5064 nodes)...
SYN-4004 : #9: Packed 57 SEQ (1137 nodes)...
SYN-4004 : #10: Packed 57 SEQ (97 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 129/823 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.214887s wall, 1.248008s user + 0.031200s system = 1.279208s CPU (105.3%)

RUN-1004 : used memory is 407 MB, reserved memory is 395 MB, peak memory is 564 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.685423s wall, 2.667617s user + 0.078001s system = 2.745618s CPU (102.2%)

RUN-1004 : used memory is 407 MB, reserved memory is 395 MB, peak memory is 564 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 605 instances
RUN-1001 : 245 mslices, 246 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1618 nets
RUN-1001 : 919 nets have 2 pins
RUN-1001 : 543 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 603 instances, 491 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6180, tnet num: 1616, tinst num: 603, tnode num: 7690, tedge num: 10037.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.273420s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (114.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 249566
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.868482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(829): len = 169666, overlap = 22.5
PHY-3002 : Step(830): len = 132925, overlap = 25.5
PHY-3002 : Step(831): len = 112248, overlap = 28
PHY-3002 : Step(832): len = 97866, overlap = 33.75
PHY-3002 : Step(833): len = 85959.6, overlap = 44.75
PHY-3002 : Step(834): len = 75805.2, overlap = 50.25
PHY-3002 : Step(835): len = 67734.3, overlap = 53.25
PHY-3002 : Step(836): len = 59799.9, overlap = 60
PHY-3002 : Step(837): len = 53916.6, overlap = 64.5
PHY-3002 : Step(838): len = 48386.6, overlap = 64.25
PHY-3002 : Step(839): len = 45347.1, overlap = 70.5
PHY-3002 : Step(840): len = 43649.8, overlap = 73.5
PHY-3002 : Step(841): len = 41481.4, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.482e-06
PHY-3002 : Step(842): len = 41287.1, overlap = 71.5
PHY-3002 : Step(843): len = 41436.4, overlap = 71
PHY-3002 : Step(844): len = 41487.7, overlap = 70
PHY-3002 : Step(845): len = 40689.4, overlap = 69.75
PHY-3002 : Step(846): len = 39609.2, overlap = 68.75
PHY-3002 : Step(847): len = 39346.1, overlap = 68.5
PHY-3002 : Step(848): len = 39288.9, overlap = 68
PHY-3002 : Step(849): len = 39729.5, overlap = 67.25
PHY-3002 : Step(850): len = 39450.8, overlap = 67
PHY-3002 : Step(851): len = 39673.6, overlap = 66.5
PHY-3002 : Step(852): len = 39435, overlap = 60
PHY-3002 : Step(853): len = 39756.8, overlap = 48
PHY-3002 : Step(854): len = 38998.4, overlap = 48
PHY-3002 : Step(855): len = 39026, overlap = 46.5
PHY-3002 : Step(856): len = 39133.1, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.0964e-05
PHY-3002 : Step(857): len = 39389.8, overlap = 47
PHY-3002 : Step(858): len = 39505, overlap = 42.25
PHY-3002 : Step(859): len = 39950.6, overlap = 43
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.1928e-05
PHY-3002 : Step(860): len = 40796.7, overlap = 42.75
PHY-3002 : Step(861): len = 41476.1, overlap = 42.75
PHY-3002 : Step(862): len = 41116.2, overlap = 42
PHY-3002 : Step(863): len = 41085, overlap = 42.25
PHY-3002 : Step(864): len = 41734.6, overlap = 42.5
PHY-3002 : Step(865): len = 42065.7, overlap = 42.75
PHY-3002 : Step(866): len = 42408.6, overlap = 42
PHY-3002 : Step(867): len = 43282.2, overlap = 44
PHY-3002 : Step(868): len = 43036.4, overlap = 38
PHY-3002 : Step(869): len = 42994.7, overlap = 38.5
PHY-3002 : Step(870): len = 43244.8, overlap = 38.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.3856e-05
PHY-3002 : Step(871): len = 43607, overlap = 38.25
PHY-3002 : Step(872): len = 43850.4, overlap = 37.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007438s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.868482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.84607e-06
PHY-3002 : Step(873): len = 48851, overlap = 41
PHY-3002 : Step(874): len = 48221.6, overlap = 42.5
PHY-3002 : Step(875): len = 46859.9, overlap = 44.5
PHY-3002 : Step(876): len = 46533.8, overlap = 44.75
PHY-3002 : Step(877): len = 45828, overlap = 44.5
PHY-3002 : Step(878): len = 45713.4, overlap = 44.5
PHY-3002 : Step(879): len = 45318.2, overlap = 44.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.69214e-06
PHY-3002 : Step(880): len = 45172.4, overlap = 44.5
PHY-3002 : Step(881): len = 45149.5, overlap = 44.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13843e-05
PHY-3002 : Step(882): len = 45262.3, overlap = 44.5
PHY-3002 : Step(883): len = 45380.2, overlap = 44.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.868482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.43868e-06
PHY-3002 : Step(884): len = 45415, overlap = 73.75
PHY-3002 : Step(885): len = 45912.7, overlap = 72.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68774e-05
PHY-3002 : Step(886): len = 45963.8, overlap = 72.25
PHY-3002 : Step(887): len = 46561.1, overlap = 68.75
PHY-3002 : Step(888): len = 47611.8, overlap = 65.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.37547e-05
PHY-3002 : Step(889): len = 47657.4, overlap = 65
PHY-3002 : Step(890): len = 48422.2, overlap = 64.75
PHY-3002 : Step(891): len = 49186.7, overlap = 62.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.75095e-05
PHY-3002 : Step(892): len = 49912.7, overlap = 59
PHY-3002 : Step(893): len = 52196.5, overlap = 52
PHY-3002 : Step(894): len = 52784, overlap = 51.5
PHY-3002 : Step(895): len = 53248.3, overlap = 49.75
PHY-3002 : Step(896): len = 53397.9, overlap = 48.75
PHY-3002 : Step(897): len = 53656.4, overlap = 49.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000135019
PHY-3002 : Step(898): len = 55246.5, overlap = 45
PHY-3002 : Step(899): len = 56464.3, overlap = 41
PHY-3002 : Step(900): len = 57293, overlap = 41.25
PHY-3002 : Step(901): len = 57277.1, overlap = 40.25
PHY-3002 : Step(902): len = 57230.2, overlap = 41.5
PHY-3002 : Step(903): len = 57512.1, overlap = 42.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00025426
PHY-3002 : Step(904): len = 59010.8, overlap = 40
PHY-3002 : Step(905): len = 59523.5, overlap = 38.5
PHY-3002 : Step(906): len = 60378.2, overlap = 35.5
PHY-3002 : Step(907): len = 60940.5, overlap = 36.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00050852
PHY-3002 : Step(908): len = 62339.6, overlap = 35.75
PHY-3002 : Step(909): len = 63266.5, overlap = 32.75
PHY-3002 : Step(910): len = 64147.6, overlap = 32
PHY-3002 : Step(911): len = 64094.1, overlap = 32.5
PHY-3002 : Step(912): len = 63945.8, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.161004s wall, 0.124801s user + 0.078001s system = 0.202801s CPU (126.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 26%, beta_incr = 0.868482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000391676
PHY-3002 : Step(913): len = 65262.1, overlap = 12.5
PHY-3002 : Step(914): len = 64842.6, overlap = 18.5
PHY-3002 : Step(915): len = 63907.8, overlap = 24.25
PHY-3002 : Step(916): len = 63442, overlap = 29
PHY-3002 : Step(917): len = 63283.6, overlap = 30
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000783351
PHY-3002 : Step(918): len = 64506.5, overlap = 29.75
PHY-3002 : Step(919): len = 64743.7, overlap = 29.25
PHY-3002 : Step(920): len = 65071.6, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156317
PHY-3002 : Step(921): len = 65905.3, overlap = 29
PHY-3002 : Step(922): len = 66214.4, overlap = 27.25
PHY-3002 : Step(923): len = 66901.7, overlap = 25.5
PHY-3002 : Step(924): len = 66821.9, overlap = 25.5
PHY-3002 : Step(925): len = 66744.2, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010369s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (150.4%)

PHY-3001 : Legalized: Len = 67465.5, Over = 0
PHY-3001 : Spreading special nets. 25 overflows in 750 tiles.
PHY-3001 : 34 instances has been re-located, deltaX = 35, deltaY = 20.
PHY-3001 : Final: Len = 68261.5, Over = 0
RUN-1003 : finish command "place" in  4.587546s wall, 5.990438s user + 0.873606s system = 6.864044s CPU (149.6%)

RUN-1004 : used memory is 407 MB, reserved memory is 395 MB, peak memory is 564 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 610 to 447
PHY-1001 : Pin misalignment score is improved from 447 to 442
PHY-1001 : Pin misalignment score is improved from 442 to 442
PHY-1001 : Pin local connectivity score is improved from 129 to 0
PHY-1001 : Pin misalignment score is improved from 516 to 456
PHY-1001 : Pin misalignment score is improved from 456 to 455
PHY-1001 : Pin misalignment score is improved from 455 to 455
PHY-1001 : Pin local connectivity score is improved from 54 to 0
PHY-1001 : End pin swap;  0.462746s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (97.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 605 instances
RUN-1001 : 245 mslices, 246 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1618 nets
RUN-1001 : 919 nets have 2 pins
RUN-1001 : 543 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 81800, over cnt = 284(3%), over = 548, worst = 14
PHY-1002 : len = 83624, over cnt = 184(2%), over = 297, worst = 10
PHY-1002 : len = 84536, over cnt = 169(2%), over = 232, worst = 8
PHY-1002 : len = 87616, over cnt = 52(0%), over = 74, worst = 4
PHY-1002 : len = 89256, over cnt = 25(0%), over = 41, worst = 4
PHY-1002 : len = 90152, over cnt = 22(0%), over = 33, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6180, tnet num: 1616, tinst num: 603, tnode num: 7690, tedge num: 10037.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.001759s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (96.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.152367s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (102.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000156s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 159800, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End Routed; 8.683097s wall, 8.985658s user + 0.000000s system = 8.985658s CPU (103.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 158944, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.118840s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (105.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 158888, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.056861s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (109.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 158904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 158904
PHY-1001 : End DR Iter 3; 0.021277s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (73.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.356981s wall, 11.606474s user + 0.015600s system = 11.622075s CPU (102.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.931820s wall, 13.166484s user + 0.015600s system = 13.182085s CPU (101.9%)

RUN-1004 : used memory is 425 MB, reserved memory is 413 MB, peak memory is 564 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  922   out of   4480   20.58%
#reg                  741   out of   4480   16.54%
#le                   959
  #lut only           218   out of    959   22.73%
  #reg only            37   out of    959    3.86%
  #lut&reg            704   out of    959   73.41%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.139897s wall, 1.076407s user + 0.062400s system = 1.138807s CPU (99.9%)

RUN-1004 : used memory is 425 MB, reserved memory is 413 MB, peak memory is 564 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6180, tnet num: 1616, tinst num: 603, tnode num: 7690, tedge num: 10037.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1616 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.209936s wall, 1.076407s user + 0.031200s system = 1.107607s CPU (91.5%)

RUN-1004 : used memory is 458 MB, reserved memory is 445 MB, peak memory is 564 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 605
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1618, pip num: 14098
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 708 valid insts, and 38252 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.116589s wall, 14.476893s user + 0.140401s system = 14.617294s CPU (180.1%)

RUN-1004 : used memory is 460 MB, reserved memory is 446 MB, peak memory is 564 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.325816s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (100.0%)

RUN-1004 : used memory is 551 MB, reserved memory is 535 MB, peak memory is 564 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.917923s wall, 2.792418s user + 0.405603s system = 3.198021s CPU (11.9%)

RUN-1004 : used memory is 552 MB, reserved memory is 537 MB, peak memory is 564 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.887797s wall, 0.436803s user + 0.093601s system = 0.530403s CPU (7.7%)

RUN-1004 : used memory is 498 MB, reserved memory is 485 MB, peak memory is 564 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.926788s wall, 4.992032s user + 0.639604s system = 5.631636s CPU (15.7%)

RUN-1004 : used memory is 487 MB, reserved memory is 474 MB, peak memory is 564 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-8007 ERROR: syntax error near 'else' in CPLD_SOC_AHB_TOP.v(132)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in CPLD_SOC_AHB_TOP.v(132)
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(236)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(263)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(236)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(133)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(236)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(133)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(172)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.102442s wall, 0.873606s user + 0.015600s system = 0.889206s CPU (80.7%)

RUN-1004 : used memory is 377 MB, reserved memory is 398 MB, peak memory is 564 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2568/8538 useful/useless nets, 2370/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 227 distributor mux.
SYN-1016 : Merged 520 instances.
SYN-1015 : Optimize round 1, 18199 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2201/708 useful/useless nets, 2003/289 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 353 better
SYN-1014 : Optimize round 3
SYN-1032 : 2198/1 useful/useless nets, 2000/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2198/0 useful/useless nets, 2000/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.904644s wall, 2.121614s user + 0.015600s system = 2.137214s CPU (112.2%)

RUN-1004 : used memory is 378 MB, reserved memory is 399 MB, peak memory is 564 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1315
  #and                386
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 67
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                629
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |684    |629    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 18 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2309/28 useful/useless nets, 2112/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2755/0 useful/useless nets, 2559/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 294 better
SYN-2501 : Optimize round 2
SYN-1032 : 2734/0 useful/useless nets, 2538/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3231/0 useful/useless nets, 3035/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11668, tnet num: 3246, tinst num: 3034, tnode num: 20268, tedge num: 20981.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 591 (3.90), #lev = 7 (3.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 590 (3.89), #lev = 7 (3.54)
SYN-2581 : Mapping with K=5, #lut = 590 (3.89), #lev = 7 (3.54)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1988 instances into 593 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1828/0 useful/useless nets, 1632/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 627 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 593 LUT to BLE ...
SYN-4008 : Packed 593 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 339 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (339 nodes)...
SYN-4004 : #1: Packed 118 SEQ (8544 nodes)...
SYN-4004 : #2: Packed 191 SEQ (45091 nodes)...
SYN-4004 : #3: Packed 280 SEQ (37675 nodes)...
SYN-4004 : #4: Packed 298 SEQ (19125 nodes)...
SYN-4004 : #5: Packed 322 SEQ (5581 nodes)...
SYN-4004 : #6: Packed 322 SEQ (1017 nodes)...
SYN-4004 : #7: Packed 322 SEQ (649 nodes)...
SYN-4004 : #8: Packed 322 SEQ (266 nodes)...
SYN-4004 : #9: Packed 322 SEQ (87 nodes)...
SYN-4004 : #10: Packed 322 SEQ (13 nodes)...
SYN-4005 : Packed 322 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 339 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 610/931 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  735   out of   4480   16.41%
#reg                  627   out of   4480   14.00%
#le                   752
  #lut only           125   out of    752   16.62%
  #reg only            17   out of    752    2.26%
  #lut&reg            610   out of    752   81.12%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |752   |735   |627   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.151679s wall, 3.182420s user + 0.202801s system = 3.385222s CPU (107.4%)

RUN-1004 : used memory is 386 MB, reserved memory is 399 MB, peak memory is 564 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 19 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1912/24 useful/useless nets, 1016/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1803/109 useful/useless nets, 907/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1803/0 useful/useless nets, 907/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.243426s wall, 1.450809s user + 0.078001s system = 1.528810s CPU (123.0%)

RUN-1004 : used memory is 387 MB, reserved memory is 399 MB, peak memory is 564 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1840/0 useful/useless nets, 948/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1831/0 useful/useless nets, 939/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1888/0 useful/useless nets, 996/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1888/0 useful/useless nets, 996/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2029/6 useful/useless nets, 1137/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7522, tnet num: 2030, tinst num: 1132, tnode num: 10963, tedge num: 12982.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2030 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1924/0 useful/useless nets, 1032/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1695 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1748 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2141 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3517 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3481 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5337 nodes)...
SYN-4004 : #7: Packed 57 SEQ (7935 nodes)...
SYN-4004 : #8: Packed 57 SEQ (5300 nodes)...
SYN-4004 : #9: Packed 57 SEQ (1294 nodes)...
SYN-4004 : #10: Packed 57 SEQ (121 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 129/838 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.311207s wall, 1.778411s user + 0.062400s system = 1.840812s CPU (140.4%)

RUN-1004 : used memory is 387 MB, reserved memory is 399 MB, peak memory is 564 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.819990s wall, 3.447622s user + 0.187201s system = 3.634823s CPU (128.9%)

RUN-1004 : used memory is 387 MB, reserved memory is 399 MB, peak memory is 564 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n359' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n360' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n370' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n371' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n372' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n373' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n374' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n375' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n376' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n377' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n378' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n369' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n379' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n380' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n381' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n382' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n368' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n367' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n366' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n365' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n364' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n363' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n362' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n361' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n383' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n384' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n394' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n395' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n396' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n397' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n398' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n399' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n400' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n401' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n402' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n393' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n403' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n404' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n405' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n406' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n392' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n391' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n390' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n389' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n388' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n387' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n386' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n385' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 620 instances
RUN-1001 : 253 mslices, 253 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1658 nets
RUN-1001 : 945 nets have 2 pins
RUN-1001 : 555 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 618 instances, 506 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6345, tnet num: 1656, tinst num: 618, tnode num: 7917, tedge num: 10304.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.286510s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (103.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 249994
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(926): len = 166734, overlap = 22.75
PHY-3002 : Step(927): len = 127557, overlap = 26.25
PHY-3002 : Step(928): len = 107080, overlap = 33.5
PHY-3002 : Step(929): len = 92676, overlap = 42
PHY-3002 : Step(930): len = 80953.5, overlap = 50.5
PHY-3002 : Step(931): len = 72253.5, overlap = 57.5
PHY-3002 : Step(932): len = 65832.6, overlap = 61.75
PHY-3002 : Step(933): len = 58865.3, overlap = 65.25
PHY-3002 : Step(934): len = 54462.7, overlap = 67.25
PHY-3002 : Step(935): len = 48843.5, overlap = 69.25
PHY-3002 : Step(936): len = 44728, overlap = 71.5
PHY-3002 : Step(937): len = 42630, overlap = 73.5
PHY-3002 : Step(938): len = 40596.1, overlap = 79.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.62255e-06
PHY-3002 : Step(939): len = 40503.1, overlap = 79.25
PHY-3002 : Step(940): len = 40945.6, overlap = 77.25
PHY-3002 : Step(941): len = 41591, overlap = 71.25
PHY-3002 : Step(942): len = 41155.9, overlap = 69.25
PHY-3002 : Step(943): len = 41044.2, overlap = 66.25
PHY-3002 : Step(944): len = 41360.5, overlap = 60.75
PHY-3002 : Step(945): len = 40889.4, overlap = 56.75
PHY-3002 : Step(946): len = 41298.2, overlap = 51.25
PHY-3002 : Step(947): len = 41575.1, overlap = 49
PHY-3002 : Step(948): len = 41413.3, overlap = 48
PHY-3002 : Step(949): len = 40732.4, overlap = 43
PHY-3002 : Step(950): len = 40420.5, overlap = 49.5
PHY-3002 : Step(951): len = 39783, overlap = 51
PHY-3002 : Step(952): len = 39478, overlap = 51.25
PHY-3002 : Step(953): len = 39561.7, overlap = 50.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.12451e-05
PHY-3002 : Step(954): len = 39946.1, overlap = 51.75
PHY-3002 : Step(955): len = 40048.8, overlap = 51.5
PHY-3002 : Step(956): len = 40275.9, overlap = 52.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.22789e-05
PHY-3002 : Step(957): len = 40707.8, overlap = 52
PHY-3002 : Step(958): len = 41423.6, overlap = 46.25
PHY-3002 : Step(959): len = 41398.3, overlap = 45.75
PHY-3002 : Step(960): len = 41438.4, overlap = 43.5
PHY-3002 : Step(961): len = 41584.9, overlap = 40.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003959s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.36035e-06
PHY-3002 : Step(962): len = 48077, overlap = 44.25
PHY-3002 : Step(963): len = 47840.3, overlap = 47.75
PHY-3002 : Step(964): len = 46427.7, overlap = 50.75
PHY-3002 : Step(965): len = 45642.6, overlap = 51.75
PHY-3002 : Step(966): len = 45046.2, overlap = 52.5
PHY-3002 : Step(967): len = 44610.4, overlap = 53.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.72071e-06
PHY-3002 : Step(968): len = 44053.5, overlap = 53.5
PHY-3002 : Step(969): len = 44009.4, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.44142e-06
PHY-3002 : Step(970): len = 43913.1, overlap = 53.25
PHY-3002 : Step(971): len = 44006.4, overlap = 52.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.78635e-05
PHY-3002 : Step(972): len = 44258.9, overlap = 52
PHY-3002 : Step(973): len = 45373.5, overlap = 47.75
PHY-3002 : Step(974): len = 49033.5, overlap = 40
PHY-3002 : Step(975): len = 48639.1, overlap = 39.75
PHY-3002 : Step(976): len = 48710, overlap = 40.5
PHY-3002 : Step(977): len = 48495.7, overlap = 41
PHY-3002 : Step(978): len = 48461.2, overlap = 41
PHY-3002 : Step(979): len = 48789.7, overlap = 40
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.5727e-05
PHY-3002 : Step(980): len = 48421.6, overlap = 40.5
PHY-3002 : Step(981): len = 48964.7, overlap = 40.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.98848e-05
PHY-3002 : Step(982): len = 49200.9, overlap = 40
PHY-3002 : Step(983): len = 51850.4, overlap = 34
PHY-3002 : Step(984): len = 51529.4, overlap = 34.5
PHY-3002 : Step(985): len = 51433.3, overlap = 33.25
PHY-3002 : Step(986): len = 51696.9, overlap = 32.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.03706e-05
PHY-3002 : Step(987): len = 52003.8, overlap = 65.5
PHY-3002 : Step(988): len = 53039.4, overlap = 64.5
PHY-3002 : Step(989): len = 52672.7, overlap = 62
PHY-3002 : Step(990): len = 52565.6, overlap = 58.5
PHY-3002 : Step(991): len = 52374.5, overlap = 56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.07412e-05
PHY-3002 : Step(992): len = 53143.3, overlap = 53.25
PHY-3002 : Step(993): len = 54070, overlap = 52
PHY-3002 : Step(994): len = 54132, overlap = 51.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000121482
PHY-3002 : Step(995): len = 55926.4, overlap = 45.75
PHY-3002 : Step(996): len = 56896.5, overlap = 40.75
PHY-3002 : Step(997): len = 56587.7, overlap = 40.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000242965
PHY-3002 : Step(998): len = 58149.5, overlap = 39
PHY-3002 : Step(999): len = 59225.2, overlap = 39
PHY-3002 : Step(1000): len = 59770.4, overlap = 39.5
PHY-3002 : Step(1001): len = 59647.8, overlap = 34.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00048593
PHY-3002 : Step(1002): len = 61085.3, overlap = 36.25
PHY-3002 : Step(1003): len = 61959.4, overlap = 33.25
PHY-3002 : Step(1004): len = 62636.9, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.156011s wall, 0.124801s user + 0.031200s system = 0.156001s CPU (100.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000391497
PHY-3002 : Step(1005): len = 63994.1, overlap = 13
PHY-3002 : Step(1006): len = 63474.4, overlap = 16.75
PHY-3002 : Step(1007): len = 62592.6, overlap = 22.25
PHY-3002 : Step(1008): len = 62103.5, overlap = 28.5
PHY-3002 : Step(1009): len = 62063.6, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000782994
PHY-3002 : Step(1010): len = 63377.5, overlap = 30.25
PHY-3002 : Step(1011): len = 63779.5, overlap = 27.75
PHY-3002 : Step(1012): len = 63903.9, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156599
PHY-3002 : Step(1013): len = 64860.4, overlap = 25.75
PHY-3002 : Step(1014): len = 65248.6, overlap = 23.75
PHY-3002 : Step(1015): len = 65715.9, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010587s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (294.7%)

PHY-3001 : Legalized: Len = 67123.9, Over = 0
PHY-3001 : Spreading special nets. 19 overflows in 750 tiles.
PHY-3001 : 29 instances has been re-located, deltaX = 29, deltaY = 15.
PHY-3001 : Final: Len = 67599.9, Over = 0
RUN-1003 : finish command "place" in  4.693159s wall, 5.787637s user + 0.826805s system = 6.614442s CPU (140.9%)

RUN-1004 : used memory is 387 MB, reserved memory is 399 MB, peak memory is 564 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 618 to 452
PHY-1001 : Pin misalignment score is improved from 452 to 445
PHY-1001 : Pin misalignment score is improved from 445 to 444
PHY-1001 : Pin misalignment score is improved from 444 to 444
PHY-1001 : Pin local connectivity score is improved from 135 to 0
PHY-1001 : Pin misalignment score is improved from 511 to 453
PHY-1001 : Pin misalignment score is improved from 453 to 451
PHY-1001 : Pin misalignment score is improved from 451 to 451
PHY-1001 : Pin local connectivity score is improved from 61 to 0
PHY-1001 : End pin swap;  0.555294s wall, 0.499203s user + 0.031200s system = 0.530403s CPU (95.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 620 instances
RUN-1001 : 253 mslices, 253 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1658 nets
RUN-1001 : 945 nets have 2 pins
RUN-1001 : 555 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 81160, over cnt = 284(3%), over = 517, worst = 12
PHY-1002 : len = 82936, over cnt = 176(2%), over = 277, worst = 10
PHY-1002 : len = 83600, over cnt = 166(2%), over = 228, worst = 8
PHY-1002 : len = 86456, over cnt = 53(0%), over = 73, worst = 6
PHY-1002 : len = 87928, over cnt = 26(0%), over = 45, worst = 5
PHY-1002 : len = 88344, over cnt = 25(0%), over = 38, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6345, tnet num: 1656, tinst num: 618, tnode num: 7917, tedge num: 10304.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.009374s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (95.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.104244s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (119.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 160800, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End Routed; 8.118803s wall, 8.658055s user + 0.093601s system = 8.751656s CPU (107.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 159808, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.340368s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (100.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 159840, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.074567s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (125.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 159904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 159904
PHY-1001 : End DR Iter 3; 0.031277s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (149.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.159766s wall, 11.575274s user + 0.202801s system = 11.778075s CPU (105.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.851000s wall, 13.150884s user + 0.234002s system = 13.384886s CPU (104.2%)

RUN-1004 : used memory is 417 MB, reserved memory is 426 MB, peak memory is 564 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  940   out of   4480   20.98%
#reg                  773   out of   4480   17.25%
#le                   992
  #lut only           219   out of    992   22.08%
  #reg only            52   out of    992    5.24%
  #lut&reg            721   out of    992   72.68%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.229050s wall, 1.170008s user + 0.031200s system = 1.201208s CPU (97.7%)

RUN-1004 : used memory is 417 MB, reserved memory is 426 MB, peak memory is 564 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6345, tnet num: 1656, tinst num: 618, tnode num: 7917, tedge num: 10304.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.315649s wall, 1.107607s user + 0.015600s system = 1.123207s CPU (85.4%)

RUN-1004 : used memory is 448 MB, reserved memory is 455 MB, peak memory is 564 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 620
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1658, pip num: 14343
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 746 valid insts, and 38906 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.524509s wall, 15.085297s user + 0.031200s system = 15.116497s CPU (177.3%)

RUN-1004 : used memory is 453 MB, reserved memory is 456 MB, peak memory is 564 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.328194s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (99.8%)

RUN-1004 : used memory is 545 MB, reserved memory is 545 MB, peak memory is 564 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.724189s wall, 2.402415s user + 0.312002s system = 2.714417s CPU (10.2%)

RUN-1004 : used memory is 546 MB, reserved memory is 547 MB, peak memory is 564 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.891023s wall, 0.390002s user + 0.078001s system = 0.468003s CPU (6.8%)

RUN-1004 : used memory is 491 MB, reserved memory is 492 MB, peak memory is 564 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.731499s wall, 4.555229s user + 0.514803s system = 5.070032s CPU (14.2%)

RUN-1004 : used memory is 480 MB, reserved memory is 480 MB, peak memory is 564 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(236)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(133)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(236)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(133)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(172)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2568/8538 useful/useless nets, 2370/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 227 distributor mux.
SYN-1016 : Merged 520 instances.
SYN-1015 : Optimize round 1, 18199 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2201/708 useful/useless nets, 2003/289 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 353 better
SYN-1014 : Optimize round 3
SYN-1032 : 2198/1 useful/useless nets, 2000/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2198/0 useful/useless nets, 2000/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.977760s wall, 1.918812s user + 0.078001s system = 1.996813s CPU (101.0%)

RUN-1004 : used memory is 405 MB, reserved memory is 407 MB, peak memory is 564 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1315
  #and                386
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 67
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                629
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |684    |629    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 20 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2309/28 useful/useless nets, 2112/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2755/0 useful/useless nets, 2559/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 294 better
SYN-2501 : Optimize round 2
SYN-1032 : 2734/0 useful/useless nets, 2538/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3231/0 useful/useless nets, 3035/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11668, tnet num: 3246, tinst num: 3034, tnode num: 20268, tedge num: 20981.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 591 (3.90), #lev = 7 (3.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 590 (3.89), #lev = 7 (3.54)
SYN-2581 : Mapping with K=5, #lut = 590 (3.89), #lev = 7 (3.54)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1988 instances into 593 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1828/0 useful/useless nets, 1632/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 627 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 593 LUT to BLE ...
SYN-4008 : Packed 593 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 339 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (339 nodes)...
SYN-4004 : #1: Packed 118 SEQ (8544 nodes)...
SYN-4004 : #2: Packed 191 SEQ (45230 nodes)...
SYN-4004 : #3: Packed 280 SEQ (37856 nodes)...
SYN-4004 : #4: Packed 298 SEQ (19141 nodes)...
SYN-4004 : #5: Packed 322 SEQ (5593 nodes)...
SYN-4004 : #6: Packed 322 SEQ (1017 nodes)...
SYN-4004 : #7: Packed 322 SEQ (649 nodes)...
SYN-4004 : #8: Packed 322 SEQ (266 nodes)...
SYN-4004 : #9: Packed 322 SEQ (87 nodes)...
SYN-4004 : #10: Packed 322 SEQ (13 nodes)...
SYN-4005 : Packed 322 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 339 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 610/931 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  736   out of   4480   16.43%
#reg                  627   out of   4480   14.00%
#le                   753
  #lut only           126   out of    753   16.73%
  #reg only            17   out of    753    2.26%
  #lut&reg            610   out of    753   81.01%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |753   |736   |627   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.036252s wall, 3.010819s user + 0.000000s system = 3.010819s CPU (99.2%)

RUN-1004 : used memory is 410 MB, reserved memory is 410 MB, peak memory is 564 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 21 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1912/24 useful/useless nets, 1016/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1803/109 useful/useless nets, 907/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1803/0 useful/useless nets, 907/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.188425s wall, 1.123207s user + 0.046800s system = 1.170008s CPU (98.5%)

RUN-1004 : used memory is 410 MB, reserved memory is 410 MB, peak memory is 564 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1840/0 useful/useless nets, 948/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1831/0 useful/useless nets, 939/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1888/0 useful/useless nets, 996/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1888/0 useful/useless nets, 996/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2029/6 useful/useless nets, 1137/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7526, tnet num: 2030, tinst num: 1132, tnode num: 10967, tedge num: 12990.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2030 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1924/0 useful/useless nets, 1032/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1695 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1748 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2168 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3543 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3502 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5925 nodes)...
SYN-4004 : #7: Packed 57 SEQ (8708 nodes)...
SYN-4004 : #8: Packed 57 SEQ (4478 nodes)...
SYN-4004 : #9: Packed 57 SEQ (887 nodes)...
SYN-4004 : #10: Packed 57 SEQ (69 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 129/838 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.267357s wall, 1.216808s user + 0.031200s system = 1.248008s CPU (98.5%)

RUN-1004 : used memory is 410 MB, reserved memory is 410 MB, peak memory is 564 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.692397s wall, 2.496016s user + 0.140401s system = 2.636417s CPU (97.9%)

RUN-1004 : used memory is 410 MB, reserved memory is 410 MB, peak memory is 564 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n359' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n360' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n370' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n371' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n372' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n373' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n374' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n375' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n376' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n377' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n378' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n369' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n379' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n380' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n381' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n382' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n368' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n367' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n366' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n365' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n364' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n363' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n362' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n361' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n383' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n384' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n394' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n395' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n396' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n397' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n398' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n399' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n400' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n401' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n402' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n393' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n403' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n404' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n405' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n406' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n392' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n391' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n390' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n389' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n388' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n387' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n386' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n385' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 620 instances
RUN-1001 : 253 mslices, 253 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1658 nets
RUN-1001 : 945 nets have 2 pins
RUN-1001 : 556 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 618 instances, 506 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6349, tnet num: 1656, tinst num: 618, tnode num: 7921, tedge num: 10312.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.287658s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (103.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 249820
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1016): len = 167145, overlap = 22.5
PHY-3002 : Step(1017): len = 128477, overlap = 25.25
PHY-3002 : Step(1018): len = 108092, overlap = 29.5
PHY-3002 : Step(1019): len = 92959.5, overlap = 33.25
PHY-3002 : Step(1020): len = 81962.3, overlap = 41
PHY-3002 : Step(1021): len = 72565.6, overlap = 45.75
PHY-3002 : Step(1022): len = 65101.1, overlap = 53.5
PHY-3002 : Step(1023): len = 57738.2, overlap = 61
PHY-3002 : Step(1024): len = 52357.3, overlap = 64.25
PHY-3002 : Step(1025): len = 48486.9, overlap = 66
PHY-3002 : Step(1026): len = 43015.8, overlap = 69
PHY-3002 : Step(1027): len = 41728.5, overlap = 69.75
PHY-3002 : Step(1028): len = 38781.7, overlap = 76.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.05002e-06
PHY-3002 : Step(1029): len = 38442.3, overlap = 76.5
PHY-3002 : Step(1030): len = 39280.2, overlap = 74.75
PHY-3002 : Step(1031): len = 40354, overlap = 71.25
PHY-3002 : Step(1032): len = 39847.4, overlap = 66.5
PHY-3002 : Step(1033): len = 39352.9, overlap = 61
PHY-3002 : Step(1034): len = 39153.2, overlap = 61
PHY-3002 : Step(1035): len = 40140, overlap = 54.5
PHY-3002 : Step(1036): len = 39899.4, overlap = 52.5
PHY-3002 : Step(1037): len = 40109.3, overlap = 51.5
PHY-3002 : Step(1038): len = 40148.7, overlap = 51.75
PHY-3002 : Step(1039): len = 39707.7, overlap = 49.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.21e-05
PHY-3002 : Step(1040): len = 40383.7, overlap = 49.75
PHY-3002 : Step(1041): len = 40509.6, overlap = 49.75
PHY-3002 : Step(1042): len = 40591.4, overlap = 50
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.42001e-05
PHY-3002 : Step(1043): len = 41377.3, overlap = 49.5
PHY-3002 : Step(1044): len = 41945.5, overlap = 49
PHY-3002 : Step(1045): len = 42323.5, overlap = 44.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005575s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.32245e-06
PHY-3002 : Step(1046): len = 48178.6, overlap = 43
PHY-3002 : Step(1047): len = 48359.5, overlap = 41.75
PHY-3002 : Step(1048): len = 46585, overlap = 43.5
PHY-3002 : Step(1049): len = 46020.5, overlap = 43.75
PHY-3002 : Step(1050): len = 45894.9, overlap = 44
PHY-3002 : Step(1051): len = 45597.8, overlap = 44
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.64489e-06
PHY-3002 : Step(1052): len = 45433.5, overlap = 44
PHY-3002 : Step(1053): len = 45449.2, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.28979e-06
PHY-3002 : Step(1054): len = 45421, overlap = 44
PHY-3002 : Step(1055): len = 45421, overlap = 44
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.53098e-06
PHY-3002 : Step(1056): len = 45625.9, overlap = 75
PHY-3002 : Step(1057): len = 45851.1, overlap = 73.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5062e-05
PHY-3002 : Step(1058): len = 45860.3, overlap = 73.5
PHY-3002 : Step(1059): len = 46689.9, overlap = 70.5
PHY-3002 : Step(1060): len = 48150.9, overlap = 67.75
PHY-3002 : Step(1061): len = 47800.1, overlap = 67.5
PHY-3002 : Step(1062): len = 47552.9, overlap = 66.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.01239e-05
PHY-3002 : Step(1063): len = 47554.5, overlap = 66.25
PHY-3002 : Step(1064): len = 48308.6, overlap = 65
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.94767e-05
PHY-3002 : Step(1065): len = 49402.1, overlap = 65.25
PHY-3002 : Step(1066): len = 51367.9, overlap = 61.25
PHY-3002 : Step(1067): len = 51764.1, overlap = 59.5
PHY-3002 : Step(1068): len = 52096.2, overlap = 58.5
PHY-3002 : Step(1069): len = 52438.3, overlap = 56.5
PHY-3002 : Step(1070): len = 52654.9, overlap = 55.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000118953
PHY-3002 : Step(1071): len = 53919, overlap = 52.75
PHY-3002 : Step(1072): len = 55259, overlap = 47
PHY-3002 : Step(1073): len = 55835.4, overlap = 42.25
PHY-3002 : Step(1074): len = 56012.4, overlap = 41.5
PHY-3002 : Step(1075): len = 56347.9, overlap = 40.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000237907
PHY-3002 : Step(1076): len = 57912, overlap = 38
PHY-3002 : Step(1077): len = 59034.4, overlap = 38
PHY-3002 : Step(1078): len = 59670.5, overlap = 37.25
PHY-3002 : Step(1079): len = 59625.7, overlap = 35.75
PHY-3002 : Step(1080): len = 59276.6, overlap = 37.25
PHY-3002 : Step(1081): len = 59138.6, overlap = 39.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000450091
PHY-3002 : Step(1082): len = 60542.9, overlap = 37.5
PHY-3002 : Step(1083): len = 61191.5, overlap = 35.75
PHY-3002 : Step(1084): len = 61963.6, overlap = 33
PHY-3002 : Step(1085): len = 62299.7, overlap = 35.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.158066s wall, 0.078001s user + 0.078001s system = 0.156001s CPU (98.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000456497
PHY-3002 : Step(1086): len = 64475, overlap = 11.25
PHY-3002 : Step(1087): len = 64223.3, overlap = 15.25
PHY-3002 : Step(1088): len = 63190.1, overlap = 24
PHY-3002 : Step(1089): len = 62819.2, overlap = 30
PHY-3002 : Step(1090): len = 62677.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000912993
PHY-3002 : Step(1091): len = 63758.5, overlap = 29.75
PHY-3002 : Step(1092): len = 64025.8, overlap = 28.25
PHY-3002 : Step(1093): len = 64326.1, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00182599
PHY-3002 : Step(1094): len = 64998, overlap = 26.75
PHY-3002 : Step(1095): len = 65292.3, overlap = 28
PHY-3002 : Step(1096): len = 66046.2, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009745s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (320.2%)

PHY-3001 : Legalized: Len = 66878.7, Over = 0
PHY-3001 : Spreading special nets. 22 overflows in 750 tiles.
PHY-3001 : 30 instances has been re-located, deltaX = 30, deltaY = 15.
PHY-3001 : Final: Len = 67664.7, Over = 0
RUN-1003 : finish command "place" in  4.129407s wall, 4.773631s user + 0.795605s system = 5.569236s CPU (134.9%)

RUN-1004 : used memory is 410 MB, reserved memory is 410 MB, peak memory is 564 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 625 to 459
PHY-1001 : Pin misalignment score is improved from 459 to 448
PHY-1001 : Pin misalignment score is improved from 448 to 448
PHY-1001 : Pin local connectivity score is improved from 132 to 1
PHY-1001 : Pin misalignment score is improved from 525 to 469
PHY-1001 : Pin misalignment score is improved from 469 to 469
PHY-1001 : Pin local connectivity score is improved from 60 to 1
PHY-1001 : End pin swap;  0.398026s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (101.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 620 instances
RUN-1001 : 253 mslices, 253 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1658 nets
RUN-1001 : 945 nets have 2 pins
RUN-1001 : 556 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 81232, over cnt = 302(3%), over = 603, worst = 12
PHY-1002 : len = 82216, over cnt = 191(2%), over = 331, worst = 10
PHY-1002 : len = 83496, over cnt = 178(2%), over = 257, worst = 9
PHY-1002 : len = 87288, over cnt = 63(0%), over = 88, worst = 8
PHY-1002 : len = 88496, over cnt = 30(0%), over = 51, worst = 8
PHY-1002 : len = 88896, over cnt = 21(0%), over = 42, worst = 8
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6349, tnet num: 1656, tinst num: 618, tnode num: 7921, tedge num: 10312.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.927778s wall, 0.904806s user + 0.031200s system = 0.936006s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.122246s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (102.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 163248, over cnt = 112(0%), over = 113, worst = 2
PHY-1001 : End Routed; 7.765913s wall, 8.268053s user + 0.062400s system = 8.330453s CPU (107.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 160800, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 1; 0.312765s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (99.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 160952, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.049521s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (94.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 160976, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 160976
PHY-1001 : End DR Iter 3; 0.022224s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (210.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.608926s wall, 11.107271s user + 0.093601s system = 11.200872s CPU (105.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.051553s wall, 12.558081s user + 0.140401s system = 12.698481s CPU (105.4%)

RUN-1004 : used memory is 451 MB, reserved memory is 447 MB, peak memory is 564 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  941   out of   4480   21.00%
#reg                  773   out of   4480   17.25%
#le                   993
  #lut only           220   out of    993   22.16%
  #reg only            52   out of    993    5.24%
  #lut&reg            721   out of    993   72.61%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.185769s wall, 1.138807s user + 0.031200s system = 1.170008s CPU (98.7%)

RUN-1004 : used memory is 451 MB, reserved memory is 447 MB, peak memory is 564 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6349, tnet num: 1656, tinst num: 618, tnode num: 7921, tedge num: 10312.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.179487s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (104.5%)

RUN-1004 : used memory is 480 MB, reserved memory is 476 MB, peak memory is 564 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 620
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1658, pip num: 14299
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 712 valid insts, and 38773 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.103851s wall, 12.168078s user + 0.140401s system = 12.308479s CPU (173.3%)

RUN-1004 : used memory is 487 MB, reserved memory is 483 MB, peak memory is 564 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.363260s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (98.4%)

RUN-1004 : used memory is 563 MB, reserved memory is 585 MB, peak memory is 566 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.553877s wall, 5.413235s user + 0.904806s system = 6.318041s CPU (23.8%)

RUN-1004 : used memory is 565 MB, reserved memory is 587 MB, peak memory is 567 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.878749s wall, 0.811205s user + 0.124801s system = 0.936006s CPU (13.6%)

RUN-1004 : used memory is 515 MB, reserved memory is 538 MB, peak memory is 567 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.551614s wall, 8.158852s user + 1.138807s system = 9.297660s CPU (26.2%)

RUN-1004 : used memory is 504 MB, reserved memory is 528 MB, peak memory is 567 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(236)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(133)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(236)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(133)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(172)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2568/8538 useful/useless nets, 2370/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 227 distributor mux.
SYN-1016 : Merged 520 instances.
SYN-1015 : Optimize round 1, 18199 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2201/708 useful/useless nets, 2003/289 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 353 better
SYN-1014 : Optimize round 3
SYN-1032 : 2198/1 useful/useless nets, 2000/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2198/0 useful/useless nets, 2000/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.984611s wall, 1.950012s user + 0.046800s system = 1.996813s CPU (100.6%)

RUN-1004 : used memory is 411 MB, reserved memory is 443 MB, peak memory is 567 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1315
  #and                386
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 67
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                629
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |684    |629    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 22 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2309/28 useful/useless nets, 2112/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2755/0 useful/useless nets, 2559/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 294 better
SYN-2501 : Optimize round 2
SYN-1032 : 2734/0 useful/useless nets, 2538/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3231/0 useful/useless nets, 3035/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11668, tnet num: 3246, tinst num: 3034, tnode num: 20268, tedge num: 20981.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 591 (3.90), #lev = 7 (3.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 590 (3.89), #lev = 7 (3.54)
SYN-2581 : Mapping with K=5, #lut = 590 (3.89), #lev = 7 (3.54)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1988 instances into 593 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1828/0 useful/useless nets, 1632/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 627 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 593 LUT to BLE ...
SYN-4008 : Packed 593 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 339 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (339 nodes)...
SYN-4004 : #1: Packed 118 SEQ (8544 nodes)...
SYN-4004 : #2: Packed 191 SEQ (45230 nodes)...
SYN-4004 : #3: Packed 280 SEQ (37856 nodes)...
SYN-4004 : #4: Packed 298 SEQ (19141 nodes)...
SYN-4004 : #5: Packed 322 SEQ (5593 nodes)...
SYN-4004 : #6: Packed 322 SEQ (1017 nodes)...
SYN-4004 : #7: Packed 322 SEQ (649 nodes)...
SYN-4004 : #8: Packed 322 SEQ (266 nodes)...
SYN-4004 : #9: Packed 322 SEQ (87 nodes)...
SYN-4004 : #10: Packed 322 SEQ (13 nodes)...
SYN-4005 : Packed 322 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 339 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 610/931 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  736   out of   4480   16.43%
#reg                  627   out of   4480   14.00%
#le                   753
  #lut only           126   out of    753   16.73%
  #reg only            17   out of    753    2.26%
  #lut&reg            610   out of    753   81.01%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |753   |736   |627   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.107086s wall, 3.244821s user + 0.093601s system = 3.338421s CPU (107.4%)

RUN-1004 : used memory is 416 MB, reserved memory is 447 MB, peak memory is 567 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 23 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1912/24 useful/useless nets, 1016/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1803/109 useful/useless nets, 907/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1803/0 useful/useless nets, 907/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.315307s wall, 1.887612s user + 0.062400s system = 1.950012s CPU (148.3%)

RUN-1004 : used memory is 416 MB, reserved memory is 447 MB, peak memory is 567 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1840/0 useful/useless nets, 948/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1831/0 useful/useless nets, 939/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1888/0 useful/useless nets, 996/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1888/0 useful/useless nets, 996/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2029/6 useful/useless nets, 1137/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7526, tnet num: 2030, tinst num: 1132, tnode num: 10967, tedge num: 12990.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2030 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1924/0 useful/useless nets, 1032/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1695 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1748 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2168 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3543 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3502 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5925 nodes)...
SYN-4004 : #7: Packed 57 SEQ (8708 nodes)...
SYN-4004 : #8: Packed 57 SEQ (4478 nodes)...
SYN-4004 : #9: Packed 57 SEQ (887 nodes)...
SYN-4004 : #10: Packed 57 SEQ (69 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 129/838 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.307786s wall, 1.497610s user + 0.109201s system = 1.606810s CPU (122.9%)

RUN-1004 : used memory is 416 MB, reserved memory is 448 MB, peak memory is 567 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.883565s wall, 3.681624s user + 0.234002s system = 3.915625s CPU (135.8%)

RUN-1004 : used memory is 416 MB, reserved memory is 448 MB, peak memory is 567 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n359' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n360' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n370' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n371' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n372' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n373' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n374' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n375' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n376' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n377' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n378' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n369' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n379' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n380' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n381' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n382' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n368' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n367' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n366' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n365' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n364' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n363' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n362' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n361' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n383' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n384' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n394' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n395' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n396' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n397' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n398' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n399' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n400' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n401' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n402' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n393' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n403' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n404' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n405' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n406' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n392' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n391' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n390' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n389' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n388' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n387' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n386' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n385' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 620 instances
RUN-1001 : 253 mslices, 253 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1658 nets
RUN-1001 : 945 nets have 2 pins
RUN-1001 : 556 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 618 instances, 506 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6349, tnet num: 1656, tinst num: 618, tnode num: 7921, tedge num: 10312.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.290549s wall, 0.312002s user + 0.015600s system = 0.327602s CPU (112.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 249820
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1097): len = 167145, overlap = 22.5
PHY-3002 : Step(1098): len = 128477, overlap = 25.25
PHY-3002 : Step(1099): len = 108092, overlap = 29.5
PHY-3002 : Step(1100): len = 92959.5, overlap = 33.25
PHY-3002 : Step(1101): len = 81962.3, overlap = 41
PHY-3002 : Step(1102): len = 72565.6, overlap = 45.75
PHY-3002 : Step(1103): len = 65101.1, overlap = 53.5
PHY-3002 : Step(1104): len = 57738.2, overlap = 61
PHY-3002 : Step(1105): len = 52357.3, overlap = 64.25
PHY-3002 : Step(1106): len = 48486.9, overlap = 66
PHY-3002 : Step(1107): len = 43015.8, overlap = 69
PHY-3002 : Step(1108): len = 41728.5, overlap = 69.75
PHY-3002 : Step(1109): len = 38781.7, overlap = 76.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.05002e-06
PHY-3002 : Step(1110): len = 38442.3, overlap = 76.5
PHY-3002 : Step(1111): len = 39280.2, overlap = 74.75
PHY-3002 : Step(1112): len = 40354, overlap = 71.25
PHY-3002 : Step(1113): len = 39847.4, overlap = 66.5
PHY-3002 : Step(1114): len = 39352.9, overlap = 61
PHY-3002 : Step(1115): len = 39153.2, overlap = 61
PHY-3002 : Step(1116): len = 40140, overlap = 54.5
PHY-3002 : Step(1117): len = 39899.4, overlap = 52.5
PHY-3002 : Step(1118): len = 40109.3, overlap = 51.5
PHY-3002 : Step(1119): len = 40148.7, overlap = 51.75
PHY-3002 : Step(1120): len = 39707.7, overlap = 49.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.21e-05
PHY-3002 : Step(1121): len = 40383.7, overlap = 49.75
PHY-3002 : Step(1122): len = 40509.6, overlap = 49.75
PHY-3002 : Step(1123): len = 40591.4, overlap = 50
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.42001e-05
PHY-3002 : Step(1124): len = 41377.3, overlap = 49.5
PHY-3002 : Step(1125): len = 41945.5, overlap = 49
PHY-3002 : Step(1126): len = 42323.5, overlap = 44.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006315s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.32245e-06
PHY-3002 : Step(1127): len = 48178.6, overlap = 43
PHY-3002 : Step(1128): len = 48359.5, overlap = 41.75
PHY-3002 : Step(1129): len = 46585, overlap = 43.5
PHY-3002 : Step(1130): len = 46020.5, overlap = 43.75
PHY-3002 : Step(1131): len = 45894.9, overlap = 44
PHY-3002 : Step(1132): len = 45597.8, overlap = 44
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.64489e-06
PHY-3002 : Step(1133): len = 45433.5, overlap = 44
PHY-3002 : Step(1134): len = 45449.2, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.28979e-06
PHY-3002 : Step(1135): len = 45421, overlap = 44
PHY-3002 : Step(1136): len = 45421, overlap = 44
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.53098e-06
PHY-3002 : Step(1137): len = 45625.9, overlap = 75
PHY-3002 : Step(1138): len = 45851.1, overlap = 73.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5062e-05
PHY-3002 : Step(1139): len = 45860.3, overlap = 73.5
PHY-3002 : Step(1140): len = 46689.9, overlap = 70.5
PHY-3002 : Step(1141): len = 48150.9, overlap = 67.75
PHY-3002 : Step(1142): len = 47800.1, overlap = 67.5
PHY-3002 : Step(1143): len = 47552.9, overlap = 66.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.01239e-05
PHY-3002 : Step(1144): len = 47554.5, overlap = 66.25
PHY-3002 : Step(1145): len = 48308.6, overlap = 65
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.94767e-05
PHY-3002 : Step(1146): len = 49402.1, overlap = 65.25
PHY-3002 : Step(1147): len = 51367.9, overlap = 61.25
PHY-3002 : Step(1148): len = 51764.1, overlap = 59.5
PHY-3002 : Step(1149): len = 52096.2, overlap = 58.5
PHY-3002 : Step(1150): len = 52438.3, overlap = 56.5
PHY-3002 : Step(1151): len = 52654.9, overlap = 55.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000118953
PHY-3002 : Step(1152): len = 53919, overlap = 52.75
PHY-3002 : Step(1153): len = 55259, overlap = 47
PHY-3002 : Step(1154): len = 55835.4, overlap = 42.25
PHY-3002 : Step(1155): len = 56012.4, overlap = 41.5
PHY-3002 : Step(1156): len = 56347.9, overlap = 40.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000237907
PHY-3002 : Step(1157): len = 57912, overlap = 38
PHY-3002 : Step(1158): len = 59034.4, overlap = 38
PHY-3002 : Step(1159): len = 59670.5, overlap = 37.25
PHY-3002 : Step(1160): len = 59625.7, overlap = 35.75
PHY-3002 : Step(1161): len = 59276.6, overlap = 37.25
PHY-3002 : Step(1162): len = 59138.6, overlap = 39.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000450091
PHY-3002 : Step(1163): len = 60542.9, overlap = 37.5
PHY-3002 : Step(1164): len = 61191.5, overlap = 35.75
PHY-3002 : Step(1165): len = 61963.6, overlap = 33
PHY-3002 : Step(1166): len = 62299.7, overlap = 35.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.134970s wall, 0.093601s user + 0.093601s system = 0.187201s CPU (138.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000456497
PHY-3002 : Step(1167): len = 64475, overlap = 11.25
PHY-3002 : Step(1168): len = 64223.3, overlap = 15.25
PHY-3002 : Step(1169): len = 63190.1, overlap = 24
PHY-3002 : Step(1170): len = 62819.2, overlap = 30
PHY-3002 : Step(1171): len = 62677.9, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000912993
PHY-3002 : Step(1172): len = 63758.5, overlap = 29.75
PHY-3002 : Step(1173): len = 64025.8, overlap = 28.25
PHY-3002 : Step(1174): len = 64326.1, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00182599
PHY-3002 : Step(1175): len = 64998, overlap = 26.75
PHY-3002 : Step(1176): len = 65292.3, overlap = 28
PHY-3002 : Step(1177): len = 66046.2, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010496s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (148.6%)

PHY-3001 : Legalized: Len = 66878.7, Over = 0
PHY-3001 : Spreading special nets. 22 overflows in 750 tiles.
PHY-3001 : 30 instances has been re-located, deltaX = 30, deltaY = 15.
PHY-3001 : Final: Len = 67664.7, Over = 0
RUN-1003 : finish command "place" in  4.253580s wall, 5.350834s user + 0.780005s system = 6.130839s CPU (144.1%)

RUN-1004 : used memory is 418 MB, reserved memory is 449 MB, peak memory is 567 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 625 to 459
PHY-1001 : Pin misalignment score is improved from 459 to 448
PHY-1001 : Pin misalignment score is improved from 448 to 448
PHY-1001 : Pin local connectivity score is improved from 132 to 1
PHY-1001 : Pin misalignment score is improved from 525 to 469
PHY-1001 : Pin misalignment score is improved from 469 to 469
PHY-1001 : Pin local connectivity score is improved from 60 to 1
PHY-1001 : End pin swap;  0.416639s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (101.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 620 instances
RUN-1001 : 253 mslices, 253 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1658 nets
RUN-1001 : 945 nets have 2 pins
RUN-1001 : 556 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 81232, over cnt = 302(3%), over = 603, worst = 12
PHY-1002 : len = 82216, over cnt = 191(2%), over = 331, worst = 10
PHY-1002 : len = 83496, over cnt = 178(2%), over = 257, worst = 9
PHY-1002 : len = 87288, over cnt = 63(0%), over = 88, worst = 8
PHY-1002 : len = 88496, over cnt = 30(0%), over = 51, worst = 8
PHY-1002 : len = 88896, over cnt = 21(0%), over = 42, worst = 8
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6349, tnet num: 1656, tinst num: 618, tnode num: 7921, tedge num: 10312.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.912684s wall, 0.904806s user + 0.015600s system = 0.920406s CPU (100.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.126633s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (86.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000034s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 163248, over cnt = 112(0%), over = 113, worst = 2
PHY-1001 : End Routed; 7.745001s wall, 8.158852s user + 0.062400s system = 8.221253s CPU (106.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 160800, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 1; 0.310393s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (95.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 160952, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.050154s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (62.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 160976, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 160976
PHY-1001 : End DR Iter 3; 0.021784s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.618107s wall, 10.935670s user + 0.109201s system = 11.044871s CPU (104.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.069427s wall, 12.386479s user + 0.156001s system = 12.542480s CPU (103.9%)

RUN-1004 : used memory is 446 MB, reserved memory is 475 MB, peak memory is 567 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  941   out of   4480   21.00%
#reg                  773   out of   4480   17.25%
#le                   993
  #lut only           220   out of    993   22.16%
  #reg only            52   out of    993    5.24%
  #lut&reg            721   out of    993   72.61%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.179164s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (97.9%)

RUN-1004 : used memory is 446 MB, reserved memory is 475 MB, peak memory is 567 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6349, tnet num: 1656, tinst num: 618, tnode num: 7921, tedge num: 10312.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1656 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.195263s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (99.2%)

RUN-1004 : used memory is 477 MB, reserved memory is 505 MB, peak memory is 567 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 620
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1658, pip num: 14299
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 712 valid insts, and 38773 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.226468s wall, 12.807682s user + 0.000000s system = 12.807682s CPU (177.2%)

RUN-1004 : used memory is 479 MB, reserved memory is 507 MB, peak memory is 567 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.346228s wall, 1.216808s user + 0.078001s system = 1.294808s CPU (96.2%)

RUN-1004 : used memory is 569 MB, reserved memory is 593 MB, peak memory is 571 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.635738s wall, 2.215214s user + 0.436803s system = 2.652017s CPU (10.0%)

RUN-1004 : used memory is 570 MB, reserved memory is 595 MB, peak memory is 572 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.880688s wall, 0.374402s user + 0.171601s system = 0.546003s CPU (7.9%)

RUN-1004 : used memory is 521 MB, reserved memory is 547 MB, peak memory is 572 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.641596s wall, 4.321228s user + 0.717605s system = 5.038832s CPU (14.1%)

RUN-1004 : used memory is 511 MB, reserved memory is 536 MB, peak memory is 572 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(236)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(133)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(236)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(133)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(172)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2503/8538 useful/useless nets, 2305/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 227 distributor mux.
SYN-1016 : Merged 520 instances.
SYN-1015 : Optimize round 1, 18167 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2168/644 useful/useless nets, 1970/289 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 353 better
SYN-1014 : Optimize round 3
SYN-1032 : 2165/1 useful/useless nets, 1967/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2165/0 useful/useless nets, 1967/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.914963s wall, 1.918812s user + 0.046800s system = 1.965613s CPU (102.6%)

RUN-1004 : used memory is 418 MB, reserved memory is 447 MB, peak memory is 572 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1282
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 67
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 24 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2276/28 useful/useless nets, 2079/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2722/0 useful/useless nets, 2526/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 294 better
SYN-2501 : Optimize round 2
SYN-1032 : 2701/0 useful/useless nets, 2505/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3198/0 useful/useless nets, 3002/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11473, tnet num: 3213, tinst num: 3001, tnode num: 19625, tedge num: 20401.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3213 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 591 (3.90), #lev = 7 (3.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 590 (3.89), #lev = 7 (3.54)
SYN-2581 : Mapping with K=5, #lut = 590 (3.89), #lev = 7 (3.54)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1987 instances into 593 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1796/0 useful/useless nets, 1600/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 593 LUT to BLE ...
SYN-4008 : Packed 593 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 115 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 201 SEQ (34167 nodes)...
SYN-4004 : #3: Packed 272 SEQ (26096 nodes)...
SYN-4004 : #4: Packed 299 SEQ (8574 nodes)...
SYN-4004 : #5: Packed 306 SEQ (398 nodes)...
SYN-4004 : #6: Packed 307 SEQ (101 nodes)...
SYN-4004 : #7: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 12 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 593/914 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  742   out of   4480   16.56%
#reg                  595   out of   4480   13.28%
#le                   742
  #lut only           147   out of    742   19.81%
  #reg only             0   out of    742    0.00%
  #lut&reg            595   out of    742   80.19%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |742   |742   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.874652s wall, 2.698817s user + 0.109201s system = 2.808018s CPU (97.7%)

RUN-1004 : used memory is 422 MB, reserved memory is 451 MB, peak memory is 572 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 25 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1880/24 useful/useless nets, 1009/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1771/109 useful/useless nets, 900/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1771/0 useful/useless nets, 900/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.337944s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (92.1%)

RUN-1004 : used memory is 422 MB, reserved memory is 451 MB, peak memory is 572 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1808/0 useful/useless nets, 941/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1799/0 useful/useless nets, 932/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1856/0 useful/useless nets, 989/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1856/0 useful/useless nets, 989/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1997/6 useful/useless nets, 1130/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7468, tnet num: 1998, tinst num: 1125, tnode num: 10859, tedge num: 12915.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1998 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1892/0 useful/useless nets, 1025/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1695 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1748 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2136 nodes)...
SYN-4004 : #4: Packed 57 SEQ (3524 nodes)...
SYN-4004 : #5: Packed 58 SEQ (3489 nodes)...
SYN-4004 : #6: Packed 59 SEQ (5731 nodes)...
SYN-4004 : #7: Packed 61 SEQ (7856 nodes)...
SYN-4004 : #8: Packed 61 SEQ (3791 nodes)...
SYN-4004 : #9: Packed 61 SEQ (762 nodes)...
SYN-4004 : #10: Packed 61 SEQ (69 nodes)...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 125/827 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.237927s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (102.1%)

RUN-1004 : used memory is 422 MB, reserved memory is 451 MB, peak memory is 572 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.829648s wall, 2.667617s user + 0.078001s system = 2.745618s CPU (97.0%)

RUN-1004 : used memory is 422 MB, reserved memory is 451 MB, peak memory is 572 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 611 instances
RUN-1001 : 249 mslices, 248 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1626 nets
RUN-1001 : 882 nets have 2 pins
RUN-1001 : 590 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 609 instances, 497 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6291, tnet num: 1624, tinst num: 609, tnode num: 7813, tedge num: 10237.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.285067s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (109.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 239695
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1178): len = 167347, overlap = 22.5
PHY-3002 : Step(1179): len = 129290, overlap = 25.25
PHY-3002 : Step(1180): len = 109994, overlap = 30.5
PHY-3002 : Step(1181): len = 95825.2, overlap = 38
PHY-3002 : Step(1182): len = 85486.5, overlap = 41.75
PHY-3002 : Step(1183): len = 75712.2, overlap = 48.25
PHY-3002 : Step(1184): len = 67425.1, overlap = 52.25
PHY-3002 : Step(1185): len = 60714.3, overlap = 58
PHY-3002 : Step(1186): len = 54883.8, overlap = 60
PHY-3002 : Step(1187): len = 49613.5, overlap = 64.5
PHY-3002 : Step(1188): len = 46371.2, overlap = 66.75
PHY-3002 : Step(1189): len = 44083.2, overlap = 66.75
PHY-3002 : Step(1190): len = 42050.3, overlap = 64.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.81555e-06
PHY-3002 : Step(1191): len = 42055.3, overlap = 64
PHY-3002 : Step(1192): len = 42577.8, overlap = 64
PHY-3002 : Step(1193): len = 42973.2, overlap = 63.75
PHY-3002 : Step(1194): len = 43269.6, overlap = 63.5
PHY-3002 : Step(1195): len = 42472.5, overlap = 63
PHY-3002 : Step(1196): len = 42505.2, overlap = 62.25
PHY-3002 : Step(1197): len = 42355.8, overlap = 61.5
PHY-3002 : Step(1198): len = 42362.1, overlap = 61.25
PHY-3002 : Step(1199): len = 42185, overlap = 61
PHY-3002 : Step(1200): len = 42184, overlap = 60.75
PHY-3002 : Step(1201): len = 42796.3, overlap = 56.75
PHY-3002 : Step(1202): len = 43279.5, overlap = 56
PHY-3002 : Step(1203): len = 43069.8, overlap = 55.5
PHY-3002 : Step(1204): len = 43108.8, overlap = 54.75
PHY-3002 : Step(1205): len = 43237.7, overlap = 51.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36311e-05
PHY-3002 : Step(1206): len = 43651.5, overlap = 51.75
PHY-3002 : Step(1207): len = 44101.2, overlap = 47.75
PHY-3002 : Step(1208): len = 44662.4, overlap = 47.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.69292e-05
PHY-3002 : Step(1209): len = 45283.7, overlap = 47.75
PHY-3002 : Step(1210): len = 45934.2, overlap = 47.25
PHY-3002 : Step(1211): len = 46561.9, overlap = 42.5
PHY-3002 : Step(1212): len = 47345.5, overlap = 42
PHY-3002 : Step(1213): len = 47241.2, overlap = 40.5
PHY-3002 : Step(1214): len = 47306, overlap = 40.25
PHY-3002 : Step(1215): len = 47309.3, overlap = 40.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.76739e-05
PHY-3002 : Step(1216): len = 47792.9, overlap = 40.5
PHY-3002 : Step(1217): len = 48002.9, overlap = 38.5
PHY-3002 : Step(1218): len = 48152.5, overlap = 38
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006281s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.13162e-06
PHY-3002 : Step(1219): len = 52327.6, overlap = 38.25
PHY-3002 : Step(1220): len = 51791.7, overlap = 43.25
PHY-3002 : Step(1221): len = 50344.7, overlap = 46.5
PHY-3002 : Step(1222): len = 49403.5, overlap = 47.5
PHY-3002 : Step(1223): len = 48877.9, overlap = 47.75
PHY-3002 : Step(1224): len = 48383.2, overlap = 49.5
PHY-3002 : Step(1225): len = 47599.4, overlap = 51
PHY-3002 : Step(1226): len = 46803.5, overlap = 52
PHY-3002 : Step(1227): len = 46606.1, overlap = 52
PHY-3002 : Step(1228): len = 46043, overlap = 51
PHY-3002 : Step(1229): len = 45672.8, overlap = 50.25
PHY-3002 : Step(1230): len = 45319.9, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.26325e-06
PHY-3002 : Step(1231): len = 45239, overlap = 48.75
PHY-3002 : Step(1232): len = 45427.9, overlap = 49.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.09902e-05
PHY-3002 : Step(1233): len = 45545.1, overlap = 49.5
PHY-3002 : Step(1234): len = 46747.8, overlap = 47
PHY-3002 : Step(1235): len = 47562.9, overlap = 42.5
PHY-3002 : Step(1236): len = 47594.9, overlap = 40.25
PHY-3002 : Step(1237): len = 48124.4, overlap = 40.5
PHY-3002 : Step(1238): len = 48772.3, overlap = 44
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.19804e-05
PHY-3002 : Step(1239): len = 48641.3, overlap = 46.5
PHY-3002 : Step(1240): len = 48943, overlap = 47.75
PHY-3002 : Step(1241): len = 48929, overlap = 48
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.40309e-05
PHY-3002 : Step(1242): len = 49409.7, overlap = 48
PHY-3002 : Step(1243): len = 50220.7, overlap = 46.25
PHY-3002 : Step(1244): len = 50209.7, overlap = 45.5
PHY-3002 : Step(1245): len = 50642.1, overlap = 42
PHY-3002 : Step(1246): len = 51131.8, overlap = 39.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.12867e-05
PHY-3002 : Step(1247): len = 51435.3, overlap = 63.75
PHY-3002 : Step(1248): len = 52273.6, overlap = 58.5
PHY-3002 : Step(1249): len = 52162.8, overlap = 59
PHY-3002 : Step(1250): len = 52180.5, overlap = 57
PHY-3002 : Step(1251): len = 51844, overlap = 57.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.25735e-05
PHY-3002 : Step(1252): len = 52190.9, overlap = 56.75
PHY-3002 : Step(1253): len = 52600.9, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.50256e-05
PHY-3002 : Step(1254): len = 53977.9, overlap = 50.75
PHY-3002 : Step(1255): len = 55323.8, overlap = 46.25
PHY-3002 : Step(1256): len = 55286.2, overlap = 46.5
PHY-3002 : Step(1257): len = 55253.8, overlap = 46.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000170051
PHY-3002 : Step(1258): len = 56760.8, overlap = 43.75
PHY-3002 : Step(1259): len = 57854.6, overlap = 42.25
PHY-3002 : Step(1260): len = 58308.7, overlap = 43
PHY-3002 : Step(1261): len = 58021.9, overlap = 40.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000339405
PHY-3002 : Step(1262): len = 59557.5, overlap = 39.75
PHY-3002 : Step(1263): len = 60753.6, overlap = 37.75
PHY-3002 : Step(1264): len = 61915.6, overlap = 35
PHY-3002 : Step(1265): len = 61796.5, overlap = 33
PHY-3002 : Step(1266): len = 61555.6, overlap = 32.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000632291
PHY-3002 : Step(1267): len = 63096.9, overlap = 32.25
PHY-3002 : Step(1268): len = 63409.3, overlap = 31.75
PHY-3002 : Step(1269): len = 63983, overlap = 32
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00115163
PHY-3002 : Step(1270): len = 64944.9, overlap = 31.5
PHY-3002 : Step(1271): len = 65429.2, overlap = 29.5
PHY-3002 : Step(1272): len = 66420.2, overlap = 27.5
PHY-3002 : Step(1273): len = 66364.1, overlap = 26.75
PHY-3002 : Step(1274): len = 66148.1, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.193538s wall, 0.171601s user + 0.093601s system = 0.265202s CPU (137.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000495243
PHY-3002 : Step(1275): len = 66431.5, overlap = 11.25
PHY-3002 : Step(1276): len = 65624.1, overlap = 17.5
PHY-3002 : Step(1277): len = 64519.2, overlap = 23.5
PHY-3002 : Step(1278): len = 63973.3, overlap = 28
PHY-3002 : Step(1279): len = 63679.6, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000966893
PHY-3002 : Step(1280): len = 64910.5, overlap = 27
PHY-3002 : Step(1281): len = 65270.5, overlap = 26
PHY-3002 : Step(1282): len = 65396.8, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00182094
PHY-3002 : Step(1283): len = 66186.8, overlap = 26
PHY-3002 : Step(1284): len = 66726.5, overlap = 25.5
PHY-3002 : Step(1285): len = 67327.6, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011610s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (134.4%)

PHY-3001 : Legalized: Len = 68164.4, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 750 tiles.
PHY-3001 : 20 instances has been re-located, deltaX = 20, deltaY = 12.
PHY-3001 : Final: Len = 68801.4, Over = 0
RUN-1003 : finish command "place" in  5.722334s wall, 6.957645s user + 1.123207s system = 8.080852s CPU (141.2%)

RUN-1004 : used memory is 424 MB, reserved memory is 452 MB, peak memory is 572 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 663 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 471
PHY-1001 : Pin misalignment score is improved from 471 to 470
PHY-1001 : Pin misalignment score is improved from 470 to 470
PHY-1001 : Pin local connectivity score is improved from 128 to 0
PHY-1001 : Pin misalignment score is improved from 539 to 481
PHY-1001 : Pin misalignment score is improved from 481 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 478
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  0.528072s wall, 0.514803s user + 0.015600s system = 0.530403s CPU (100.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 611 instances
RUN-1001 : 249 mslices, 248 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1626 nets
RUN-1001 : 882 nets have 2 pins
RUN-1001 : 590 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 82160, over cnt = 293(3%), over = 537, worst = 13
PHY-1002 : len = 84024, over cnt = 174(2%), over = 287, worst = 12
PHY-1002 : len = 84728, over cnt = 157(1%), over = 220, worst = 10
PHY-1002 : len = 87648, over cnt = 45(0%), over = 74, worst = 9
PHY-1002 : len = 88128, over cnt = 27(0%), over = 53, worst = 9
PHY-1002 : len = 88416, over cnt = 23(0%), over = 49, worst = 9
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6291, tnet num: 1624, tinst num: 609, tnode num: 7813, tedge num: 10237.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.970360s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (99.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.141288s wall, 0.249602s user + 0.015600s system = 0.265202s CPU (187.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000034s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 158960, over cnt = 48(0%), over = 48, worst = 1
PHY-1001 : End Routed; 8.113549s wall, 10.436467s user + 0.374402s system = 10.810869s CPU (133.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 158816, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 1; 0.115589s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (121.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 158968, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 158968
PHY-1001 : End DR Iter 2; 0.062722s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (99.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.781533s wall, 13.431686s user + 0.421203s system = 13.852889s CPU (128.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.395796s wall, 15.022896s user + 0.436803s system = 15.459699s CPU (124.7%)

RUN-1004 : used memory is 451 MB, reserved memory is 479 MB, peak memory is 572 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  947   out of   4480   21.14%
#reg                  741   out of   4480   16.54%
#le                   977
  #lut only           236   out of    977   24.16%
  #reg only            30   out of    977    3.07%
  #lut&reg            711   out of    977   72.77%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.192976s wall, 1.622410s user + 0.062400s system = 1.684811s CPU (141.2%)

RUN-1004 : used memory is 451 MB, reserved memory is 479 MB, peak memory is 572 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6291, tnet num: 1624, tinst num: 609, tnode num: 7813, tedge num: 10237.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.191192s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (98.2%)

RUN-1004 : used memory is 483 MB, reserved memory is 513 MB, peak memory is 572 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 611
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1626, pip num: 14120
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 704 valid insts, and 38435 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  6.931234s wall, 12.292879s user + 0.202801s system = 12.495680s CPU (180.3%)

RUN-1004 : used memory is 485 MB, reserved memory is 514 MB, peak memory is 572 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(236)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(133)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(236)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(133)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(172)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(172)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2503/8538 useful/useless nets, 2305/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 227 distributor mux.
SYN-1016 : Merged 520 instances.
SYN-1015 : Optimize round 1, 18167 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2168/644 useful/useless nets, 1970/289 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 353 better
SYN-1014 : Optimize round 3
SYN-1032 : 2165/1 useful/useless nets, 1967/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2165/0 useful/useless nets, 1967/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.954548s wall, 1.965613s user + 0.046800s system = 2.012413s CPU (103.0%)

RUN-1004 : used memory is 457 MB, reserved memory is 485 MB, peak memory is 572 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1282
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 67
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |597    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 26 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2276/28 useful/useless nets, 2079/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2722/0 useful/useless nets, 2526/0 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 294 better
SYN-2501 : Optimize round 2
SYN-1032 : 2701/0 useful/useless nets, 2505/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3198/0 useful/useless nets, 3002/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11473, tnet num: 3213, tinst num: 3001, tnode num: 19625, tedge num: 20401.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3213 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 591 (3.90), #lev = 7 (3.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 590 (3.89), #lev = 7 (3.54)
SYN-2581 : Mapping with K=5, #lut = 590 (3.89), #lev = 7 (3.54)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1987 instances into 593 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1796/0 useful/useless nets, 1600/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 593 LUT to BLE ...
SYN-4008 : Packed 593 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 115 SEQ (5132 nodes)...
SYN-4004 : #2: Packed 201 SEQ (34167 nodes)...
SYN-4004 : #3: Packed 272 SEQ (26096 nodes)...
SYN-4004 : #4: Packed 299 SEQ (8574 nodes)...
SYN-4004 : #5: Packed 306 SEQ (398 nodes)...
SYN-4004 : #6: Packed 307 SEQ (101 nodes)...
SYN-4004 : #7: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 12 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 593/914 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  742   out of   4480   16.56%
#reg                  595   out of   4480   13.28%
#le                   742
  #lut only           147   out of    742   19.81%
  #reg only             0   out of    742    0.00%
  #lut&reg            595   out of    742   80.19%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |742   |742   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.733515s wall, 2.714417s user + 0.046800s system = 2.761218s CPU (101.0%)

RUN-1004 : used memory is 457 MB, reserved memory is 485 MB, peak memory is 572 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 27 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1880/24 useful/useless nets, 1009/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1771/109 useful/useless nets, 900/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1771/0 useful/useless nets, 900/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.242807s wall, 1.170008s user + 0.031200s system = 1.201208s CPU (96.7%)

RUN-1004 : used memory is 457 MB, reserved memory is 485 MB, peak memory is 572 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1808/0 useful/useless nets, 941/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1799/0 useful/useless nets, 932/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1856/0 useful/useless nets, 989/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1856/0 useful/useless nets, 989/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1997/6 useful/useless nets, 1130/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7468, tnet num: 1998, tinst num: 1125, tnode num: 10859, tedge num: 12915.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1998 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1892/0 useful/useless nets, 1025/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1695 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1748 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2136 nodes)...
SYN-4004 : #4: Packed 57 SEQ (3524 nodes)...
SYN-4004 : #5: Packed 58 SEQ (3489 nodes)...
SYN-4004 : #6: Packed 59 SEQ (5731 nodes)...
SYN-4004 : #7: Packed 61 SEQ (7856 nodes)...
SYN-4004 : #8: Packed 61 SEQ (3791 nodes)...
SYN-4004 : #9: Packed 61 SEQ (762 nodes)...
SYN-4004 : #10: Packed 61 SEQ (69 nodes)...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 125/827 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.287890s wall, 1.248008s user + 0.046800s system = 1.294808s CPU (100.5%)

RUN-1004 : used memory is 457 MB, reserved memory is 485 MB, peak memory is 572 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.777613s wall, 2.652017s user + 0.109201s system = 2.761218s CPU (99.4%)

RUN-1004 : used memory is 457 MB, reserved memory is 485 MB, peak memory is 572 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n328' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n329' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n339' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n340' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n341' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n342' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n343' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n344' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n345' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n346' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n347' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n338' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n348' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n349' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n350' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n351' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n337' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n336' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n335' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n334' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n333' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n332' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n331' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n330' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n352' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n353' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n363' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n364' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n365' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n366' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n367' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n368' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n369' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n370' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n371' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n362' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n372' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n373' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n374' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n375' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n361' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n360' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n359' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n358' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n357' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n356' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n355' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n354' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 611 instances
RUN-1001 : 249 mslices, 248 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1626 nets
RUN-1001 : 882 nets have 2 pins
RUN-1001 : 590 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 609 instances, 497 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6291, tnet num: 1624, tinst num: 609, tnode num: 7813, tedge num: 10237.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.300094s wall, 0.312002s user + 0.015600s system = 0.327602s CPU (109.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 239695
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1286): len = 167347, overlap = 22.5
PHY-3002 : Step(1287): len = 129290, overlap = 25.25
PHY-3002 : Step(1288): len = 109994, overlap = 30.5
PHY-3002 : Step(1289): len = 95825.2, overlap = 38
PHY-3002 : Step(1290): len = 85486.5, overlap = 41.75
PHY-3002 : Step(1291): len = 75712.2, overlap = 48.25
PHY-3002 : Step(1292): len = 67425.1, overlap = 52.25
PHY-3002 : Step(1293): len = 60714.3, overlap = 58
PHY-3002 : Step(1294): len = 54883.8, overlap = 60
PHY-3002 : Step(1295): len = 49613.5, overlap = 64.5
PHY-3002 : Step(1296): len = 46371.2, overlap = 66.75
PHY-3002 : Step(1297): len = 44083.2, overlap = 66.75
PHY-3002 : Step(1298): len = 42050.3, overlap = 64.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.81555e-06
PHY-3002 : Step(1299): len = 42055.3, overlap = 64
PHY-3002 : Step(1300): len = 42577.8, overlap = 64
PHY-3002 : Step(1301): len = 42973.2, overlap = 63.75
PHY-3002 : Step(1302): len = 43269.6, overlap = 63.5
PHY-3002 : Step(1303): len = 42472.5, overlap = 63
PHY-3002 : Step(1304): len = 42505.2, overlap = 62.25
PHY-3002 : Step(1305): len = 42355.8, overlap = 61.5
PHY-3002 : Step(1306): len = 42362.1, overlap = 61.25
PHY-3002 : Step(1307): len = 42185, overlap = 61
PHY-3002 : Step(1308): len = 42184, overlap = 60.75
PHY-3002 : Step(1309): len = 42796.3, overlap = 56.75
PHY-3002 : Step(1310): len = 43279.5, overlap = 56
PHY-3002 : Step(1311): len = 43069.8, overlap = 55.5
PHY-3002 : Step(1312): len = 43108.8, overlap = 54.75
PHY-3002 : Step(1313): len = 43237.7, overlap = 51.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36311e-05
PHY-3002 : Step(1314): len = 43651.5, overlap = 51.75
PHY-3002 : Step(1315): len = 44101.2, overlap = 47.75
PHY-3002 : Step(1316): len = 44662.4, overlap = 47.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.69292e-05
PHY-3002 : Step(1317): len = 45283.7, overlap = 47.75
PHY-3002 : Step(1318): len = 45934.2, overlap = 47.25
PHY-3002 : Step(1319): len = 46561.9, overlap = 42.5
PHY-3002 : Step(1320): len = 47345.5, overlap = 42
PHY-3002 : Step(1321): len = 47241.2, overlap = 40.5
PHY-3002 : Step(1322): len = 47306, overlap = 40.25
PHY-3002 : Step(1323): len = 47309.3, overlap = 40.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.76739e-05
PHY-3002 : Step(1324): len = 47792.9, overlap = 40.5
PHY-3002 : Step(1325): len = 48002.9, overlap = 38.5
PHY-3002 : Step(1326): len = 48152.5, overlap = 38
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006247s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.13162e-06
PHY-3002 : Step(1327): len = 52327.6, overlap = 38.25
PHY-3002 : Step(1328): len = 51791.7, overlap = 43.25
PHY-3002 : Step(1329): len = 50344.7, overlap = 46.5
PHY-3002 : Step(1330): len = 49403.5, overlap = 47.5
PHY-3002 : Step(1331): len = 48877.9, overlap = 47.75
PHY-3002 : Step(1332): len = 48383.2, overlap = 49.5
PHY-3002 : Step(1333): len = 47599.4, overlap = 51
PHY-3002 : Step(1334): len = 46803.5, overlap = 52
PHY-3002 : Step(1335): len = 46606.1, overlap = 52
PHY-3002 : Step(1336): len = 46043, overlap = 51
PHY-3002 : Step(1337): len = 45672.8, overlap = 50.25
PHY-3002 : Step(1338): len = 45319.9, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.26325e-06
PHY-3002 : Step(1339): len = 45239, overlap = 48.75
PHY-3002 : Step(1340): len = 45427.9, overlap = 49.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.09902e-05
PHY-3002 : Step(1341): len = 45545.1, overlap = 49.5
PHY-3002 : Step(1342): len = 46747.8, overlap = 47
PHY-3002 : Step(1343): len = 47562.9, overlap = 42.5
PHY-3002 : Step(1344): len = 47594.9, overlap = 40.25
PHY-3002 : Step(1345): len = 48124.4, overlap = 40.5
PHY-3002 : Step(1346): len = 48772.3, overlap = 44
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.19804e-05
PHY-3002 : Step(1347): len = 48641.3, overlap = 46.5
PHY-3002 : Step(1348): len = 48943, overlap = 47.75
PHY-3002 : Step(1349): len = 48929, overlap = 48
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.40309e-05
PHY-3002 : Step(1350): len = 49409.7, overlap = 48
PHY-3002 : Step(1351): len = 50220.7, overlap = 46.25
PHY-3002 : Step(1352): len = 50209.7, overlap = 45.5
PHY-3002 : Step(1353): len = 50642.1, overlap = 42
PHY-3002 : Step(1354): len = 51131.8, overlap = 39.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.12867e-05
PHY-3002 : Step(1355): len = 51435.3, overlap = 63.75
PHY-3002 : Step(1356): len = 52273.6, overlap = 58.5
PHY-3002 : Step(1357): len = 52162.8, overlap = 59
PHY-3002 : Step(1358): len = 52180.5, overlap = 57
PHY-3002 : Step(1359): len = 51844, overlap = 57.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.25735e-05
PHY-3002 : Step(1360): len = 52190.9, overlap = 56.75
PHY-3002 : Step(1361): len = 52600.9, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.50256e-05
PHY-3002 : Step(1362): len = 53977.9, overlap = 50.75
PHY-3002 : Step(1363): len = 55323.8, overlap = 46.25
PHY-3002 : Step(1364): len = 55286.2, overlap = 46.5
PHY-3002 : Step(1365): len = 55253.8, overlap = 46.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000170051
PHY-3002 : Step(1366): len = 56760.8, overlap = 43.75
PHY-3002 : Step(1367): len = 57854.6, overlap = 42.25
PHY-3002 : Step(1368): len = 58308.7, overlap = 43
PHY-3002 : Step(1369): len = 58021.9, overlap = 40.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000339405
PHY-3002 : Step(1370): len = 59557.5, overlap = 39.75
PHY-3002 : Step(1371): len = 60753.6, overlap = 37.75
PHY-3002 : Step(1372): len = 61915.6, overlap = 35
PHY-3002 : Step(1373): len = 61796.5, overlap = 33
PHY-3002 : Step(1374): len = 61555.6, overlap = 32.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000632291
PHY-3002 : Step(1375): len = 63096.9, overlap = 32.25
PHY-3002 : Step(1376): len = 63409.3, overlap = 31.75
PHY-3002 : Step(1377): len = 63983, overlap = 32
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00115163
PHY-3002 : Step(1378): len = 64944.9, overlap = 31.5
PHY-3002 : Step(1379): len = 65429.2, overlap = 29.5
PHY-3002 : Step(1380): len = 66420.2, overlap = 27.5
PHY-3002 : Step(1381): len = 66364.1, overlap = 26.75
PHY-3002 : Step(1382): len = 66148.1, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.170555s wall, 0.046800s user + 0.140401s system = 0.187201s CPU (109.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866875
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000495243
PHY-3002 : Step(1383): len = 66431.5, overlap = 11.25
PHY-3002 : Step(1384): len = 65624.1, overlap = 17.5
PHY-3002 : Step(1385): len = 64519.2, overlap = 23.5
PHY-3002 : Step(1386): len = 63973.3, overlap = 28
PHY-3002 : Step(1387): len = 63679.6, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000966893
PHY-3002 : Step(1388): len = 64910.5, overlap = 27
PHY-3002 : Step(1389): len = 65270.5, overlap = 26
PHY-3002 : Step(1390): len = 65396.8, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00182094
PHY-3002 : Step(1391): len = 66186.8, overlap = 26
PHY-3002 : Step(1392): len = 66726.5, overlap = 25.5
PHY-3002 : Step(1393): len = 67327.6, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010840s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (143.9%)

PHY-3001 : Legalized: Len = 68164.4, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 750 tiles.
PHY-3001 : 20 instances has been re-located, deltaX = 20, deltaY = 12.
PHY-3001 : Final: Len = 68801.4, Over = 0
RUN-1003 : finish command "place" in  5.586808s wall, 6.754843s user + 1.170008s system = 7.924851s CPU (141.8%)

RUN-1004 : used memory is 457 MB, reserved memory is 485 MB, peak memory is 572 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 663 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 471
PHY-1001 : Pin misalignment score is improved from 471 to 470
PHY-1001 : Pin misalignment score is improved from 470 to 470
PHY-1001 : Pin local connectivity score is improved from 128 to 0
PHY-1001 : Pin misalignment score is improved from 539 to 481
PHY-1001 : Pin misalignment score is improved from 481 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 478
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  0.557401s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (92.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 611 instances
RUN-1001 : 249 mslices, 248 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1626 nets
RUN-1001 : 882 nets have 2 pins
RUN-1001 : 590 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 82160, over cnt = 293(3%), over = 537, worst = 13
PHY-1002 : len = 84024, over cnt = 174(2%), over = 287, worst = 12
PHY-1002 : len = 84728, over cnt = 157(1%), over = 220, worst = 10
PHY-1002 : len = 87648, over cnt = 45(0%), over = 74, worst = 9
PHY-1002 : len = 88128, over cnt = 27(0%), over = 53, worst = 9
PHY-1002 : len = 88416, over cnt = 23(0%), over = 49, worst = 9
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6291, tnet num: 1624, tinst num: 609, tnode num: 7813, tedge num: 10237.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.143718s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (90.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.123594s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 158960, over cnt = 48(0%), over = 48, worst = 1
PHY-1001 : End Routed; 7.701218s wall, 8.299253s user + 0.140401s system = 8.439654s CPU (109.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 158816, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 1; 0.113339s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (96.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 158968, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 158968
PHY-1001 : End DR Iter 2; 0.063382s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (98.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.365775s wall, 10.920070s user + 0.218401s system = 11.138471s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.192383s wall, 12.604881s user + 0.218401s system = 12.823282s CPU (105.2%)

RUN-1004 : used memory is 456 MB, reserved memory is 484 MB, peak memory is 572 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  947   out of   4480   21.14%
#reg                  741   out of   4480   16.54%
#le                   977
  #lut only           236   out of    977   24.16%
  #reg only            30   out of    977    3.07%
  #lut&reg            711   out of    977   72.77%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.194600s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (97.9%)

RUN-1004 : used memory is 456 MB, reserved memory is 484 MB, peak memory is 572 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6291, tnet num: 1624, tinst num: 609, tnode num: 7813, tedge num: 10237.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.217168s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (102.5%)

RUN-1004 : used memory is 486 MB, reserved memory is 514 MB, peak memory is 572 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 611
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1626, pip num: 14120
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 704 valid insts, and 38435 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.999704s wall, 14.118090s user + 0.046800s system = 14.164891s CPU (177.1%)

RUN-1004 : used memory is 488 MB, reserved memory is 515 MB, peak memory is 572 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.354128s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (99.1%)

RUN-1004 : used memory is 579 MB, reserved memory is 603 MB, peak memory is 582 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.903195s wall, 2.511616s user + 0.436803s system = 2.948419s CPU (11.0%)

RUN-1004 : used memory is 573 MB, reserved memory is 605 MB, peak memory is 583 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.882819s wall, 0.514803s user + 0.062400s system = 0.577204s CPU (8.4%)

RUN-1004 : used memory is 550 MB, reserved memory is 581 MB, peak memory is 583 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.901012s wall, 4.820431s user + 0.561604s system = 5.382034s CPU (15.0%)

RUN-1004 : used memory is 539 MB, reserved memory is 570 MB, peak memory is 583 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(242)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(242)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(178)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.115798s wall, 1.060807s user + 0.031200s system = 1.092007s CPU (97.9%)

RUN-1004 : used memory is 500 MB, reserved memory is 521 MB, peak memory is 583 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2555/8538 useful/useless nets, 2357/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 277 distributor mux.
SYN-1016 : Merged 629 instances.
SYN-1015 : Optimize round 1, 18326 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2188/644 useful/useless nets, 1990/339 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 415 better
SYN-1014 : Optimize round 3
SYN-1032 : 2185/1 useful/useless nets, 1987/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2185/0 useful/useless nets, 1987/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.049856s wall, 2.371215s user + 0.093601s system = 2.464816s CPU (120.2%)

RUN-1004 : used memory is 500 MB, reserved memory is 521 MB, peak memory is 583 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1301
  #and                394
  #nand                 0
  #or                 228
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              27
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |702    |597    |36     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 28 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2296/28 useful/useless nets, 2099/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2746/0 useful/useless nets, 2550/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 300 better
SYN-2501 : Optimize round 2
SYN-1032 : 2722/0 useful/useless nets, 2526/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3219/0 useful/useless nets, 3023/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11534, tnet num: 3234, tinst num: 3022, tnode num: 19686, tedge num: 20481.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 588 (3.90), #lev = 7 (3.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 587 (3.90), #lev = 7 (3.52)
SYN-2581 : Mapping with K=5, #lut = 587 (3.90), #lev = 7 (3.52)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2008 instances into 590 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1793/0 useful/useless nets, 1597/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 590 LUT to BLE ...
SYN-4008 : Packed 590 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 115 SEQ (5148 nodes)...
SYN-4004 : #2: Packed 188 SEQ (34260 nodes)...
SYN-4004 : #3: Packed 272 SEQ (27818 nodes)...
SYN-4004 : #4: Packed 293 SEQ (10750 nodes)...
SYN-4004 : #5: Packed 306 SEQ (762 nodes)...
SYN-4004 : #6: Packed 306 SEQ (176 nodes)...
SYN-4004 : #7: Packed 307 SEQ (47 nodes)...
SYN-4004 : #8: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 10 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 590/911 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  736   out of   4480   16.43%
#reg                  595   out of   4480   13.28%
#le                   736
  #lut only           141   out of    736   19.16%
  #reg only             0   out of    736    0.00%
  #lut&reg            595   out of    736   80.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |736   |736   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.019830s wall, 2.917219s user + 0.046800s system = 2.964019s CPU (98.2%)

RUN-1004 : used memory is 502 MB, reserved memory is 522 MB, peak memory is 583 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 29 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1878/24 useful/useless nets, 1007/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1769/109 useful/useless nets, 898/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1769/0 useful/useless nets, 898/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.263981s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (104.9%)

RUN-1004 : used memory is 502 MB, reserved memory is 522 MB, peak memory is 583 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1806/0 useful/useless nets, 939/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1797/0 useful/useless nets, 930/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1854/0 useful/useless nets, 987/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1854/0 useful/useless nets, 987/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1995/6 useful/useless nets, 1128/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7445, tnet num: 1996, tinst num: 1123, tnode num: 10834, tedge num: 12877.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1890/0 useful/useless nets, 1023/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2132 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3549 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3563 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5844 nodes)...
SYN-4004 : #7: Packed 59 SEQ (7714 nodes)...
SYN-4004 : #8: Packed 59 SEQ (4557 nodes)...
SYN-4004 : #9: Packed 59 SEQ (1059 nodes)...
SYN-4004 : #10: Packed 59 SEQ (88 nodes)...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 127/827 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.321960s wall, 1.700411s user + 0.062400s system = 1.762811s CPU (133.3%)

RUN-1004 : used memory is 502 MB, reserved memory is 522 MB, peak memory is 583 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.837792s wall, 3.229221s user + 0.124801s system = 3.354021s CPU (118.2%)

RUN-1004 : used memory is 502 MB, reserved memory is 522 MB, peak memory is 583 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n379' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n380' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n390' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n391' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n392' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n393' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n394' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n395' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n396' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n397' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n398' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n389' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n399' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n400' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n401' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n402' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n388' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n387' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n386' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n385' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n384' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n383' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n382' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n381' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n403' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n404' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n414' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n415' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n416' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n417' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n418' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n419' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n420' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n421' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n422' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n413' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n423' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n424' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n425' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n426' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n412' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n411' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n410' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n409' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n408' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n407' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n406' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n405' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 610 instances
RUN-1001 : 248 mslices, 248 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1624 nets
RUN-1001 : 878 nets have 2 pins
RUN-1001 : 593 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 608 instances, 496 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6268, tnet num: 1622, tinst num: 608, tnode num: 7788, tedge num: 10199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.330716s wall, 0.452403s user + 0.046800s system = 0.499203s CPU (150.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 250337
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.867143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1394): len = 174323, overlap = 23
PHY-3002 : Step(1395): len = 135125, overlap = 26.5
PHY-3002 : Step(1396): len = 114600, overlap = 34.5
PHY-3002 : Step(1397): len = 99748, overlap = 40.5
PHY-3002 : Step(1398): len = 86796.3, overlap = 48.25
PHY-3002 : Step(1399): len = 76250.5, overlap = 50.75
PHY-3002 : Step(1400): len = 67234.5, overlap = 54.5
PHY-3002 : Step(1401): len = 56466.6, overlap = 63.25
PHY-3002 : Step(1402): len = 51219.7, overlap = 68
PHY-3002 : Step(1403): len = 47058.1, overlap = 72
PHY-3002 : Step(1404): len = 42967.1, overlap = 76.75
PHY-3002 : Step(1405): len = 41820.5, overlap = 76.25
PHY-3002 : Step(1406): len = 39414.3, overlap = 75.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.96895e-06
PHY-3002 : Step(1407): len = 39340.3, overlap = 75.75
PHY-3002 : Step(1408): len = 39593.6, overlap = 75.25
PHY-3002 : Step(1409): len = 41242.4, overlap = 73.5
PHY-3002 : Step(1410): len = 40730, overlap = 73.75
PHY-3002 : Step(1411): len = 41160.8, overlap = 71.25
PHY-3002 : Step(1412): len = 41641.4, overlap = 62.75
PHY-3002 : Step(1413): len = 41765.1, overlap = 55.5
PHY-3002 : Step(1414): len = 42377.7, overlap = 54
PHY-3002 : Step(1415): len = 42363.7, overlap = 53.5
PHY-3002 : Step(1416): len = 42750.7, overlap = 49
PHY-3002 : Step(1417): len = 43254.6, overlap = 40.5
PHY-3002 : Step(1418): len = 42697.1, overlap = 45
PHY-3002 : Step(1419): len = 42278.3, overlap = 45.25
PHY-3002 : Step(1420): len = 41869.6, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39379e-05
PHY-3002 : Step(1421): len = 42434.7, overlap = 40.5
PHY-3002 : Step(1422): len = 42414.8, overlap = 40.25
PHY-3002 : Step(1423): len = 42336.3, overlap = 38.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.44786e-05
PHY-3002 : Step(1424): len = 42627.6, overlap = 38.25
PHY-3002 : Step(1425): len = 44698.7, overlap = 35.25
PHY-3002 : Step(1426): len = 45134.3, overlap = 35.5
PHY-3002 : Step(1427): len = 45079.2, overlap = 36.5
PHY-3002 : Step(1428): len = 45013.8, overlap = 37.5
PHY-3002 : Step(1429): len = 45004.9, overlap = 37.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.40627e-05
PHY-3002 : Step(1430): len = 45493.4, overlap = 37.5
PHY-3002 : Step(1431): len = 45987.2, overlap = 33.5
PHY-3002 : Step(1432): len = 46442.3, overlap = 34.25
PHY-3002 : Step(1433): len = 46254.3, overlap = 34.75
PHY-3002 : Step(1434): len = 46294.4, overlap = 34.25
PHY-3002 : Step(1435): len = 46406.2, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010455s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (149.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.39166e-06
PHY-3002 : Step(1436): len = 51867.9, overlap = 34.75
PHY-3002 : Step(1437): len = 51263.7, overlap = 37
PHY-3002 : Step(1438): len = 49777.7, overlap = 38.75
PHY-3002 : Step(1439): len = 48741.3, overlap = 37.75
PHY-3002 : Step(1440): len = 48490.8, overlap = 39.5
PHY-3002 : Step(1441): len = 48037.3, overlap = 42.5
PHY-3002 : Step(1442): len = 47151.7, overlap = 44.25
PHY-3002 : Step(1443): len = 46310.5, overlap = 44.75
PHY-3002 : Step(1444): len = 45094.2, overlap = 49
PHY-3002 : Step(1445): len = 44539.6, overlap = 49.25
PHY-3002 : Step(1446): len = 44342.9, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.78331e-06
PHY-3002 : Step(1447): len = 43878.6, overlap = 50
PHY-3002 : Step(1448): len = 43985.1, overlap = 50.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33967e-05
PHY-3002 : Step(1449): len = 44339.4, overlap = 50.25
PHY-3002 : Step(1450): len = 45102.7, overlap = 49.75
PHY-3002 : Step(1451): len = 45399.1, overlap = 50.25
PHY-3002 : Step(1452): len = 46144.4, overlap = 46.75
PHY-3002 : Step(1453): len = 47087.7, overlap = 37.75
PHY-3002 : Step(1454): len = 47285.4, overlap = 38
PHY-3002 : Step(1455): len = 47416.8, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.67935e-05
PHY-3002 : Step(1456): len = 47483.1, overlap = 40.75
PHY-3002 : Step(1457): len = 47909.8, overlap = 41.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.91347e-05
PHY-3002 : Step(1458): len = 48237, overlap = 42.75
PHY-3002 : Step(1459): len = 50053.4, overlap = 42
PHY-3002 : Step(1460): len = 50453.6, overlap = 37.75
PHY-3002 : Step(1461): len = 50496.3, overlap = 37.5
PHY-3002 : Step(1462): len = 50784.9, overlap = 36.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.988e-05
PHY-3002 : Step(1463): len = 51240.2, overlap = 68
PHY-3002 : Step(1464): len = 52156.9, overlap = 63.25
PHY-3002 : Step(1465): len = 52050.2, overlap = 62.5
PHY-3002 : Step(1466): len = 51838, overlap = 60.5
PHY-3002 : Step(1467): len = 51936.8, overlap = 55.25
PHY-3002 : Step(1468): len = 51272.7, overlap = 56.25
PHY-3002 : Step(1469): len = 50768.6, overlap = 56.75
PHY-3002 : Step(1470): len = 50343.5, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.976e-05
PHY-3002 : Step(1471): len = 50689.9, overlap = 58.25
PHY-3002 : Step(1472): len = 51275.1, overlap = 57
PHY-3002 : Step(1473): len = 51458.3, overlap = 58
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.95199e-05
PHY-3002 : Step(1474): len = 53612.7, overlap = 49
PHY-3002 : Step(1475): len = 54800.7, overlap = 47.25
PHY-3002 : Step(1476): len = 54676.5, overlap = 48.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00015904
PHY-3002 : Step(1477): len = 56446.1, overlap = 44.5
PHY-3002 : Step(1478): len = 58317.3, overlap = 41.75
PHY-3002 : Step(1479): len = 58894.1, overlap = 41.25
PHY-3002 : Step(1480): len = 58614.3, overlap = 41
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00031808
PHY-3002 : Step(1481): len = 60190.6, overlap = 39
PHY-3002 : Step(1482): len = 60885.2, overlap = 39
PHY-3002 : Step(1483): len = 61820.5, overlap = 38.25
PHY-3002 : Step(1484): len = 62116.1, overlap = 35.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000636159
PHY-3002 : Step(1485): len = 63357.9, overlap = 33.5
PHY-3002 : Step(1486): len = 64688.3, overlap = 33
PHY-3002 : Step(1487): len = 65498.2, overlap = 31.75
PHY-3002 : Step(1488): len = 65288.4, overlap = 32
PHY-3002 : Step(1489): len = 65037.8, overlap = 32.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.235499s wall, 0.187201s user + 0.078001s system = 0.265202s CPU (112.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000454588
PHY-3002 : Step(1490): len = 65258.4, overlap = 9.75
PHY-3002 : Step(1491): len = 64725.3, overlap = 15
PHY-3002 : Step(1492): len = 64124.4, overlap = 18
PHY-3002 : Step(1493): len = 63717.1, overlap = 23.75
PHY-3002 : Step(1494): len = 63586.4, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000909177
PHY-3002 : Step(1495): len = 64525.6, overlap = 24.5
PHY-3002 : Step(1496): len = 64752.2, overlap = 24
PHY-3002 : Step(1497): len = 65217.2, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00181835
PHY-3002 : Step(1498): len = 65952.3, overlap = 22.25
PHY-3002 : Step(1499): len = 66283.5, overlap = 21.5
PHY-3002 : Step(1500): len = 66643.6, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010347s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (150.8%)

PHY-3001 : Legalized: Len = 68078.9, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 750 tiles.
PHY-3001 : 11 instances has been re-located, deltaX = 10, deltaY = 2.
PHY-3001 : Final: Len = 68323.9, Over = 0
RUN-1003 : finish command "place" in  7.088280s wall, 9.640862s user + 1.294808s system = 10.935670s CPU (154.3%)

RUN-1004 : used memory is 502 MB, reserved memory is 522 MB, peak memory is 583 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 661 to 482
PHY-1001 : Pin misalignment score is improved from 482 to 477
PHY-1001 : Pin misalignment score is improved from 477 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 475
PHY-1001 : Pin local connectivity score is improved from 123 to 0
PHY-1001 : Pin misalignment score is improved from 540 to 492
PHY-1001 : Pin misalignment score is improved from 492 to 491
PHY-1001 : Pin misalignment score is improved from 491 to 491
PHY-1001 : Pin local connectivity score is improved from 50 to 0
PHY-1001 : End pin swap;  0.552135s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (98.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 610 instances
RUN-1001 : 248 mslices, 248 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1624 nets
RUN-1001 : 878 nets have 2 pins
RUN-1001 : 593 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 80152, over cnt = 290(3%), over = 556, worst = 13
PHY-1002 : len = 81832, over cnt = 186(2%), over = 307, worst = 10
PHY-1002 : len = 82880, over cnt = 173(2%), over = 239, worst = 7
PHY-1002 : len = 86256, over cnt = 54(0%), over = 74, worst = 5
PHY-1002 : len = 87480, over cnt = 33(0%), over = 48, worst = 5
PHY-1002 : len = 87616, over cnt = 27(0%), over = 40, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6268, tnet num: 1622, tinst num: 608, tnode num: 7788, tedge num: 10199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.038291s wall, 0.951606s user + 0.031200s system = 0.982806s CPU (94.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.097310s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (96.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.041681s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (112.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 157016, over cnt = 97(0%), over = 97, worst = 1
PHY-1001 : End Routed; 7.935810s wall, 8.205653s user + 0.124801s system = 8.330453s CPU (105.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 156296, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 1; 0.232174s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (94.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 156320, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.075327s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (82.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 156344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.042606s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (109.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 156448, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 156448
PHY-1001 : End DR Iter 4; 0.045175s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (103.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.848002s wall, 11.029271s user + 0.140401s system = 11.169672s CPU (103.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.549424s wall, 12.651681s user + 0.171601s system = 12.823282s CPU (102.2%)

RUN-1004 : used memory is 509 MB, reserved memory is 529 MB, peak memory is 583 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  941   out of   4480   21.00%
#reg                  741   out of   4480   16.54%
#le                   974
  #lut only           233   out of    974   23.92%
  #reg only            33   out of    974    3.39%
  #lut&reg            708   out of    974   72.69%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.229401s wall, 1.123207s user + 0.046800s system = 1.170008s CPU (95.2%)

RUN-1004 : used memory is 509 MB, reserved memory is 529 MB, peak memory is 583 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6268, tnet num: 1622, tinst num: 608, tnode num: 7788, tedge num: 10199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.208264s wall, 1.107607s user + 0.031200s system = 1.138807s CPU (94.3%)

RUN-1004 : used memory is 538 MB, reserved memory is 559 MB, peak memory is 583 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 610
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1624, pip num: 14174
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 732 valid insts, and 38495 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.335252s wall, 13.104084s user + 0.031200s system = 13.135284s CPU (179.1%)

RUN-1004 : used memory is 539 MB, reserved memory is 559 MB, peak memory is 583 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.339703s wall, 1.279208s user + 0.031200s system = 1.310408s CPU (97.8%)

RUN-1004 : used memory is 593 MB, reserved memory is 612 MB, peak memory is 596 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.582617s wall, 2.433616s user + 0.390002s system = 2.823618s CPU (10.6%)

RUN-1004 : used memory is 595 MB, reserved memory is 614 MB, peak memory is 597 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.867965s wall, 0.374402s user + 0.078001s system = 0.452403s CPU (6.6%)

RUN-1004 : used memory is 573 MB, reserved memory is 592 MB, peak memory is 597 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.552549s wall, 4.586429s user + 0.561604s system = 5.148033s CPU (14.5%)

RUN-1004 : used memory is 562 MB, reserved memory is 581 MB, peak memory is 597 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(241)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(241)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(178)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2555/8538 useful/useless nets, 2357/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 277 distributor mux.
SYN-1016 : Merged 629 instances.
SYN-1015 : Optimize round 1, 18326 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2188/644 useful/useless nets, 1990/339 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 415 better
SYN-1014 : Optimize round 3
SYN-1032 : 2185/1 useful/useless nets, 1987/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2185/0 useful/useless nets, 1987/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.054005s wall, 2.043613s user + 0.046800s system = 2.090413s CPU (101.8%)

RUN-1004 : used memory is 478 MB, reserved memory is 506 MB, peak memory is 597 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1301
  #and                394
  #nand                 0
  #or                 228
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              27
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |702    |597    |36     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 30 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2296/28 useful/useless nets, 2099/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2746/0 useful/useless nets, 2550/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 300 better
SYN-2501 : Optimize round 2
SYN-1032 : 2722/0 useful/useless nets, 2526/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3219/0 useful/useless nets, 3023/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11534, tnet num: 3234, tinst num: 3022, tnode num: 19686, tedge num: 20481.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 588 (3.90), #lev = 7 (3.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 587 (3.90), #lev = 7 (3.52)
SYN-2581 : Mapping with K=5, #lut = 587 (3.90), #lev = 7 (3.52)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2008 instances into 590 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1793/0 useful/useless nets, 1597/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 590 LUT to BLE ...
SYN-4008 : Packed 590 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 115 SEQ (5148 nodes)...
SYN-4004 : #2: Packed 188 SEQ (34260 nodes)...
SYN-4004 : #3: Packed 272 SEQ (27818 nodes)...
SYN-4004 : #4: Packed 293 SEQ (10750 nodes)...
SYN-4004 : #5: Packed 306 SEQ (762 nodes)...
SYN-4004 : #6: Packed 306 SEQ (176 nodes)...
SYN-4004 : #7: Packed 307 SEQ (47 nodes)...
SYN-4004 : #8: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 10 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 590/911 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  736   out of   4480   16.43%
#reg                  595   out of   4480   13.28%
#le                   736
  #lut only           141   out of    736   19.16%
  #reg only             0   out of    736    0.00%
  #lut&reg            595   out of    736   80.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |736   |736   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.757713s wall, 2.652017s user + 0.031200s system = 2.683217s CPU (97.3%)

RUN-1004 : used memory is 480 MB, reserved memory is 508 MB, peak memory is 597 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 31 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1878/24 useful/useless nets, 1007/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1769/109 useful/useless nets, 898/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1769/0 useful/useless nets, 898/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.233092s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (97.4%)

RUN-1004 : used memory is 480 MB, reserved memory is 508 MB, peak memory is 597 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1806/0 useful/useless nets, 939/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1797/0 useful/useless nets, 930/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1854/0 useful/useless nets, 987/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1854/0 useful/useless nets, 987/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1995/6 useful/useless nets, 1128/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7445, tnet num: 1996, tinst num: 1123, tnode num: 10834, tedge num: 12877.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1890/0 useful/useless nets, 1023/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2132 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3549 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3563 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5844 nodes)...
SYN-4004 : #7: Packed 59 SEQ (7714 nodes)...
SYN-4004 : #8: Packed 59 SEQ (4557 nodes)...
SYN-4004 : #9: Packed 59 SEQ (1059 nodes)...
SYN-4004 : #10: Packed 59 SEQ (88 nodes)...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 127/827 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.225112s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (100.6%)

RUN-1004 : used memory is 480 MB, reserved memory is 508 MB, peak memory is 597 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.705072s wall, 2.683217s user + 0.015600s system = 2.698817s CPU (99.8%)

RUN-1004 : used memory is 480 MB, reserved memory is 508 MB, peak memory is 597 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n379' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n380' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n390' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n391' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n392' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n393' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n394' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n395' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n396' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n397' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n398' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n389' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n399' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n400' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n401' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n402' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n388' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n387' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n386' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n385' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n384' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n383' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n382' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n381' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n403' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n404' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n414' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n415' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n416' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n417' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n418' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n419' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n420' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n421' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n422' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n413' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n423' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n424' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n425' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n426' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n412' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n411' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n410' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n409' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n408' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n407' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n406' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n405' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 610 instances
RUN-1001 : 248 mslices, 248 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1624 nets
RUN-1001 : 878 nets have 2 pins
RUN-1001 : 593 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 608 instances, 496 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6268, tnet num: 1622, tinst num: 608, tnode num: 7788, tedge num: 10199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.288941s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (102.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 250337
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.867143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1501): len = 174323, overlap = 23
PHY-3002 : Step(1502): len = 135125, overlap = 26.5
PHY-3002 : Step(1503): len = 114600, overlap = 34.5
PHY-3002 : Step(1504): len = 99748, overlap = 40.5
PHY-3002 : Step(1505): len = 86796.3, overlap = 48.25
PHY-3002 : Step(1506): len = 76250.5, overlap = 50.75
PHY-3002 : Step(1507): len = 67234.5, overlap = 54.5
PHY-3002 : Step(1508): len = 56466.6, overlap = 63.25
PHY-3002 : Step(1509): len = 51219.7, overlap = 68
PHY-3002 : Step(1510): len = 47058.1, overlap = 72
PHY-3002 : Step(1511): len = 42967.1, overlap = 76.75
PHY-3002 : Step(1512): len = 41820.5, overlap = 76.25
PHY-3002 : Step(1513): len = 39414.3, overlap = 75.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.96895e-06
PHY-3002 : Step(1514): len = 39340.3, overlap = 75.75
PHY-3002 : Step(1515): len = 39593.6, overlap = 75.25
PHY-3002 : Step(1516): len = 41242.4, overlap = 73.5
PHY-3002 : Step(1517): len = 40730, overlap = 73.75
PHY-3002 : Step(1518): len = 41160.8, overlap = 71.25
PHY-3002 : Step(1519): len = 41641.4, overlap = 62.75
PHY-3002 : Step(1520): len = 41765.1, overlap = 55.5
PHY-3002 : Step(1521): len = 42377.7, overlap = 54
PHY-3002 : Step(1522): len = 42363.7, overlap = 53.5
PHY-3002 : Step(1523): len = 42750.7, overlap = 49
PHY-3002 : Step(1524): len = 43254.6, overlap = 40.5
PHY-3002 : Step(1525): len = 42697.1, overlap = 45
PHY-3002 : Step(1526): len = 42278.3, overlap = 45.25
PHY-3002 : Step(1527): len = 41869.6, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39379e-05
PHY-3002 : Step(1528): len = 42434.7, overlap = 40.5
PHY-3002 : Step(1529): len = 42414.8, overlap = 40.25
PHY-3002 : Step(1530): len = 42336.3, overlap = 38.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.44786e-05
PHY-3002 : Step(1531): len = 42627.6, overlap = 38.25
PHY-3002 : Step(1532): len = 44698.7, overlap = 35.25
PHY-3002 : Step(1533): len = 45134.3, overlap = 35.5
PHY-3002 : Step(1534): len = 45079.2, overlap = 36.5
PHY-3002 : Step(1535): len = 45013.8, overlap = 37.5
PHY-3002 : Step(1536): len = 45004.9, overlap = 37.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.40627e-05
PHY-3002 : Step(1537): len = 45493.4, overlap = 37.5
PHY-3002 : Step(1538): len = 45987.2, overlap = 33.5
PHY-3002 : Step(1539): len = 46442.3, overlap = 34.25
PHY-3002 : Step(1540): len = 46254.3, overlap = 34.75
PHY-3002 : Step(1541): len = 46294.4, overlap = 34.25
PHY-3002 : Step(1542): len = 46406.2, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008583s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.39166e-06
PHY-3002 : Step(1543): len = 51867.9, overlap = 34.75
PHY-3002 : Step(1544): len = 51263.7, overlap = 37
PHY-3002 : Step(1545): len = 49777.7, overlap = 38.75
PHY-3002 : Step(1546): len = 48741.3, overlap = 37.75
PHY-3002 : Step(1547): len = 48490.8, overlap = 39.5
PHY-3002 : Step(1548): len = 48037.3, overlap = 42.5
PHY-3002 : Step(1549): len = 47151.7, overlap = 44.25
PHY-3002 : Step(1550): len = 46310.5, overlap = 44.75
PHY-3002 : Step(1551): len = 45094.2, overlap = 49
PHY-3002 : Step(1552): len = 44539.6, overlap = 49.25
PHY-3002 : Step(1553): len = 44342.9, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.78331e-06
PHY-3002 : Step(1554): len = 43878.6, overlap = 50
PHY-3002 : Step(1555): len = 43985.1, overlap = 50.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33967e-05
PHY-3002 : Step(1556): len = 44339.4, overlap = 50.25
PHY-3002 : Step(1557): len = 45102.7, overlap = 49.75
PHY-3002 : Step(1558): len = 45399.1, overlap = 50.25
PHY-3002 : Step(1559): len = 46144.4, overlap = 46.75
PHY-3002 : Step(1560): len = 47087.7, overlap = 37.75
PHY-3002 : Step(1561): len = 47285.4, overlap = 38
PHY-3002 : Step(1562): len = 47416.8, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.67935e-05
PHY-3002 : Step(1563): len = 47483.1, overlap = 40.75
PHY-3002 : Step(1564): len = 47909.8, overlap = 41.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.91347e-05
PHY-3002 : Step(1565): len = 48237, overlap = 42.75
PHY-3002 : Step(1566): len = 50053.4, overlap = 42
PHY-3002 : Step(1567): len = 50453.6, overlap = 37.75
PHY-3002 : Step(1568): len = 50496.3, overlap = 37.5
PHY-3002 : Step(1569): len = 50784.9, overlap = 36.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.988e-05
PHY-3002 : Step(1570): len = 51240.2, overlap = 68
PHY-3002 : Step(1571): len = 52156.9, overlap = 63.25
PHY-3002 : Step(1572): len = 52050.2, overlap = 62.5
PHY-3002 : Step(1573): len = 51838, overlap = 60.5
PHY-3002 : Step(1574): len = 51936.8, overlap = 55.25
PHY-3002 : Step(1575): len = 51272.7, overlap = 56.25
PHY-3002 : Step(1576): len = 50768.6, overlap = 56.75
PHY-3002 : Step(1577): len = 50343.5, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.976e-05
PHY-3002 : Step(1578): len = 50689.9, overlap = 58.25
PHY-3002 : Step(1579): len = 51275.1, overlap = 57
PHY-3002 : Step(1580): len = 51458.3, overlap = 58
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.95199e-05
PHY-3002 : Step(1581): len = 53612.7, overlap = 49
PHY-3002 : Step(1582): len = 54800.7, overlap = 47.25
PHY-3002 : Step(1583): len = 54676.5, overlap = 48.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00015904
PHY-3002 : Step(1584): len = 56446.1, overlap = 44.5
PHY-3002 : Step(1585): len = 58317.3, overlap = 41.75
PHY-3002 : Step(1586): len = 58894.1, overlap = 41.25
PHY-3002 : Step(1587): len = 58614.3, overlap = 41
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00031808
PHY-3002 : Step(1588): len = 60190.6, overlap = 39
PHY-3002 : Step(1589): len = 60885.2, overlap = 39
PHY-3002 : Step(1590): len = 61820.5, overlap = 38.25
PHY-3002 : Step(1591): len = 62116.1, overlap = 35.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000636159
PHY-3002 : Step(1592): len = 63357.9, overlap = 33.5
PHY-3002 : Step(1593): len = 64688.3, overlap = 33
PHY-3002 : Step(1594): len = 65498.2, overlap = 31.75
PHY-3002 : Step(1595): len = 65288.4, overlap = 32
PHY-3002 : Step(1596): len = 65037.8, overlap = 32.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.231465s wall, 0.140401s user + 0.093601s system = 0.234002s CPU (101.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000454588
PHY-3002 : Step(1597): len = 65258.4, overlap = 9.75
PHY-3002 : Step(1598): len = 64725.3, overlap = 15
PHY-3002 : Step(1599): len = 64124.4, overlap = 18
PHY-3002 : Step(1600): len = 63717.1, overlap = 23.75
PHY-3002 : Step(1601): len = 63586.4, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000909177
PHY-3002 : Step(1602): len = 64525.6, overlap = 24.5
PHY-3002 : Step(1603): len = 64752.2, overlap = 24
PHY-3002 : Step(1604): len = 65217.2, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00181835
PHY-3002 : Step(1605): len = 65952.3, overlap = 22.25
PHY-3002 : Step(1606): len = 66283.5, overlap = 21.5
PHY-3002 : Step(1607): len = 66643.6, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010466s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (149.1%)

PHY-3001 : Legalized: Len = 68078.9, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 750 tiles.
PHY-3001 : 11 instances has been re-located, deltaX = 10, deltaY = 2.
PHY-3001 : Final: Len = 68323.9, Over = 0
RUN-1003 : finish command "place" in  5.974705s wall, 7.566048s user + 1.029607s system = 8.595655s CPU (143.9%)

RUN-1004 : used memory is 480 MB, reserved memory is 508 MB, peak memory is 597 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 661 to 482
PHY-1001 : Pin misalignment score is improved from 482 to 477
PHY-1001 : Pin misalignment score is improved from 477 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 475
PHY-1001 : Pin local connectivity score is improved from 123 to 0
PHY-1001 : Pin misalignment score is improved from 540 to 492
PHY-1001 : Pin misalignment score is improved from 492 to 491
PHY-1001 : Pin misalignment score is improved from 491 to 491
PHY-1001 : Pin local connectivity score is improved from 50 to 0
PHY-1001 : End pin swap;  0.555156s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (104.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 610 instances
RUN-1001 : 248 mslices, 248 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1624 nets
RUN-1001 : 878 nets have 2 pins
RUN-1001 : 593 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 80152, over cnt = 290(3%), over = 556, worst = 13
PHY-1002 : len = 81832, over cnt = 186(2%), over = 307, worst = 10
PHY-1002 : len = 82880, over cnt = 173(2%), over = 239, worst = 7
PHY-1002 : len = 86256, over cnt = 54(0%), over = 74, worst = 5
PHY-1002 : len = 87480, over cnt = 33(0%), over = 48, worst = 5
PHY-1002 : len = 87616, over cnt = 27(0%), over = 40, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6268, tnet num: 1622, tinst num: 608, tnode num: 7788, tedge num: 10199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.153469s wall, 1.045207s user + 0.015600s system = 1.060807s CPU (92.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.102702s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (106.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.044923s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (104.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 157016, over cnt = 97(0%), over = 97, worst = 1
PHY-1001 : End Routed; 8.103990s wall, 8.595655s user + 0.140401s system = 8.736056s CPU (107.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 156296, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 1; 0.252651s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (74.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 156320, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.078661s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (99.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 156344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.045004s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (104.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 156448, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 156448
PHY-1001 : End DR Iter 4; 0.048375s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (129.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.131056s wall, 11.512874s user + 0.218401s system = 11.731275s CPU (105.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.951200s wall, 13.260085s user + 0.234002s system = 13.494086s CPU (104.2%)

RUN-1004 : used memory is 487 MB, reserved memory is 514 MB, peak memory is 597 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  941   out of   4480   21.00%
#reg                  741   out of   4480   16.54%
#le                   974
  #lut only           233   out of    974   23.92%
  #reg only            33   out of    974    3.39%
  #lut&reg            708   out of    974   72.69%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.230462s wall, 1.263608s user + 0.062400s system = 1.326008s CPU (107.8%)

RUN-1004 : used memory is 487 MB, reserved memory is 514 MB, peak memory is 597 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6268, tnet num: 1622, tinst num: 608, tnode num: 7788, tedge num: 10199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.252245s wall, 1.092007s user + 0.031200s system = 1.123207s CPU (89.7%)

RUN-1004 : used memory is 516 MB, reserved memory is 543 MB, peak memory is 597 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 610
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1624, pip num: 14174
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 732 valid insts, and 38495 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.768626s wall, 15.522099s user + 0.015600s system = 15.537700s CPU (177.2%)

RUN-1004 : used memory is 517 MB, reserved memory is 544 MB, peak memory is 597 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.350720s wall, 1.310408s user + 0.046800s system = 1.357209s CPU (100.5%)

RUN-1004 : used memory is 592 MB, reserved memory is 618 MB, peak memory is 597 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.739858s wall, 1.981213s user + 0.421203s system = 2.402415s CPU (9.0%)

RUN-1004 : used memory is 594 MB, reserved memory is 620 MB, peak memory is 597 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.884303s wall, 0.390002s user + 0.156001s system = 0.546003s CPU (7.9%)

RUN-1004 : used memory is 571 MB, reserved memory is 597 MB, peak memory is 597 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.723594s wall, 4.134027s user + 0.655204s system = 4.789231s CPU (13.4%)

RUN-1004 : used memory is 561 MB, reserved memory is 587 MB, peak memory is 597 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(241)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(241)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(178)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.014237s wall, 1.076407s user + 0.062400s system = 1.138807s CPU (112.3%)

RUN-1004 : used memory is 487 MB, reserved memory is 514 MB, peak memory is 597 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2555/8538 useful/useless nets, 2357/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 277 distributor mux.
SYN-1016 : Merged 629 instances.
SYN-1015 : Optimize round 1, 18326 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2188/644 useful/useless nets, 1990/339 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 415 better
SYN-1014 : Optimize round 3
SYN-1032 : 2185/1 useful/useless nets, 1987/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2185/0 useful/useless nets, 1987/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.058124s wall, 2.121614s user + 0.015600s system = 2.137214s CPU (103.8%)

RUN-1004 : used memory is 488 MB, reserved memory is 515 MB, peak memory is 597 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1301
  #and                394
  #nand                 0
  #or                 228
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              27
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |702    |597    |36     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 32 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2296/28 useful/useless nets, 2099/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2746/0 useful/useless nets, 2550/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 300 better
SYN-2501 : Optimize round 2
SYN-1032 : 2722/0 useful/useless nets, 2526/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3219/0 useful/useless nets, 3023/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11534, tnet num: 3234, tinst num: 3022, tnode num: 19686, tedge num: 20481.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 588 (3.90), #lev = 7 (3.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 587 (3.90), #lev = 7 (3.52)
SYN-2581 : Mapping with K=5, #lut = 587 (3.90), #lev = 7 (3.52)
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2008 instances into 590 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1793/0 useful/useless nets, 1597/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 590 LUT to BLE ...
SYN-4008 : Packed 590 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 115 SEQ (5148 nodes)...
SYN-4004 : #2: Packed 188 SEQ (34260 nodes)...
SYN-4004 : #3: Packed 272 SEQ (27818 nodes)...
SYN-4004 : #4: Packed 293 SEQ (10750 nodes)...
SYN-4004 : #5: Packed 306 SEQ (762 nodes)...
SYN-4004 : #6: Packed 306 SEQ (176 nodes)...
SYN-4004 : #7: Packed 307 SEQ (47 nodes)...
SYN-4004 : #8: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 10 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 590/911 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  736   out of   4480   16.43%
#reg                  595   out of   4480   13.28%
#le                   736
  #lut only           141   out of    736   19.16%
  #reg only             0   out of    736    0.00%
  #lut&reg            595   out of    736   80.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |736   |736   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.808545s wall, 2.730018s user + 0.093601s system = 2.823618s CPU (100.5%)

RUN-1004 : used memory is 489 MB, reserved memory is 516 MB, peak memory is 597 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 33 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1878/24 useful/useless nets, 1007/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1769/109 useful/useless nets, 898/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1769/0 useful/useless nets, 898/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.218099s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (94.8%)

RUN-1004 : used memory is 489 MB, reserved memory is 516 MB, peak memory is 597 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1806/0 useful/useless nets, 939/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1797/0 useful/useless nets, 930/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1854/0 useful/useless nets, 987/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1854/0 useful/useless nets, 987/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1995/6 useful/useless nets, 1128/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7445, tnet num: 1996, tinst num: 1123, tnode num: 10834, tedge num: 12877.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1890/0 useful/useless nets, 1023/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2132 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3549 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3563 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5844 nodes)...
SYN-4004 : #7: Packed 59 SEQ (7714 nodes)...
SYN-4004 : #8: Packed 59 SEQ (4557 nodes)...
SYN-4004 : #9: Packed 59 SEQ (1059 nodes)...
SYN-4004 : #10: Packed 59 SEQ (88 nodes)...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 127/827 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.271045s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (101.9%)

RUN-1004 : used memory is 489 MB, reserved memory is 516 MB, peak memory is 597 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.731265s wall, 2.683217s user + 0.062400s system = 2.745618s CPU (100.5%)

RUN-1004 : used memory is 489 MB, reserved memory is 516 MB, peak memory is 597 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n379' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n380' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n390' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n391' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n392' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n393' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n394' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n395' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n396' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n397' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n398' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n389' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n399' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n400' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n401' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n402' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n388' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n387' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n386' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n385' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n384' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n383' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n382' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n381' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n403' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n404' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n414' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n415' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n416' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n417' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n418' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n419' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n420' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n421' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n422' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n413' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n423' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n424' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n425' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n426' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n412' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n411' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n410' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n409' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n408' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n407' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n406' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n405' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 610 instances
RUN-1001 : 248 mslices, 248 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1624 nets
RUN-1001 : 878 nets have 2 pins
RUN-1001 : 593 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 608 instances, 496 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6268, tnet num: 1622, tinst num: 608, tnode num: 7788, tedge num: 10199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.296839s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (105.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 250337
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.867143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1608): len = 174323, overlap = 23
PHY-3002 : Step(1609): len = 135125, overlap = 26.5
PHY-3002 : Step(1610): len = 114600, overlap = 34.5
PHY-3002 : Step(1611): len = 99748, overlap = 40.5
PHY-3002 : Step(1612): len = 86796.3, overlap = 48.25
PHY-3002 : Step(1613): len = 76250.5, overlap = 50.75
PHY-3002 : Step(1614): len = 67234.5, overlap = 54.5
PHY-3002 : Step(1615): len = 56466.6, overlap = 63.25
PHY-3002 : Step(1616): len = 51219.7, overlap = 68
PHY-3002 : Step(1617): len = 47058.1, overlap = 72
PHY-3002 : Step(1618): len = 42967.1, overlap = 76.75
PHY-3002 : Step(1619): len = 41820.5, overlap = 76.25
PHY-3002 : Step(1620): len = 39414.3, overlap = 75.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.96895e-06
PHY-3002 : Step(1621): len = 39340.3, overlap = 75.75
PHY-3002 : Step(1622): len = 39593.6, overlap = 75.25
PHY-3002 : Step(1623): len = 41242.4, overlap = 73.5
PHY-3002 : Step(1624): len = 40730, overlap = 73.75
PHY-3002 : Step(1625): len = 41160.8, overlap = 71.25
PHY-3002 : Step(1626): len = 41641.4, overlap = 62.75
PHY-3002 : Step(1627): len = 41765.1, overlap = 55.5
PHY-3002 : Step(1628): len = 42377.7, overlap = 54
PHY-3002 : Step(1629): len = 42363.7, overlap = 53.5
PHY-3002 : Step(1630): len = 42750.7, overlap = 49
PHY-3002 : Step(1631): len = 43254.6, overlap = 40.5
PHY-3002 : Step(1632): len = 42697.1, overlap = 45
PHY-3002 : Step(1633): len = 42278.3, overlap = 45.25
PHY-3002 : Step(1634): len = 41869.6, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39379e-05
PHY-3002 : Step(1635): len = 42434.7, overlap = 40.5
PHY-3002 : Step(1636): len = 42414.8, overlap = 40.25
PHY-3002 : Step(1637): len = 42336.3, overlap = 38.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.44786e-05
PHY-3002 : Step(1638): len = 42627.6, overlap = 38.25
PHY-3002 : Step(1639): len = 44698.7, overlap = 35.25
PHY-3002 : Step(1640): len = 45134.3, overlap = 35.5
PHY-3002 : Step(1641): len = 45079.2, overlap = 36.5
PHY-3002 : Step(1642): len = 45013.8, overlap = 37.5
PHY-3002 : Step(1643): len = 45004.9, overlap = 37.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.40627e-05
PHY-3002 : Step(1644): len = 45493.4, overlap = 37.5
PHY-3002 : Step(1645): len = 45987.2, overlap = 33.5
PHY-3002 : Step(1646): len = 46442.3, overlap = 34.25
PHY-3002 : Step(1647): len = 46254.3, overlap = 34.75
PHY-3002 : Step(1648): len = 46294.4, overlap = 34.25
PHY-3002 : Step(1649): len = 46406.2, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010745s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (145.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.39166e-06
PHY-3002 : Step(1650): len = 51867.9, overlap = 34.75
PHY-3002 : Step(1651): len = 51263.7, overlap = 37
PHY-3002 : Step(1652): len = 49777.7, overlap = 38.75
PHY-3002 : Step(1653): len = 48741.3, overlap = 37.75
PHY-3002 : Step(1654): len = 48490.8, overlap = 39.5
PHY-3002 : Step(1655): len = 48037.3, overlap = 42.5
PHY-3002 : Step(1656): len = 47151.7, overlap = 44.25
PHY-3002 : Step(1657): len = 46310.5, overlap = 44.75
PHY-3002 : Step(1658): len = 45094.2, overlap = 49
PHY-3002 : Step(1659): len = 44539.6, overlap = 49.25
PHY-3002 : Step(1660): len = 44342.9, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.78331e-06
PHY-3002 : Step(1661): len = 43878.6, overlap = 50
PHY-3002 : Step(1662): len = 43985.1, overlap = 50.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33967e-05
PHY-3002 : Step(1663): len = 44339.4, overlap = 50.25
PHY-3002 : Step(1664): len = 45102.7, overlap = 49.75
PHY-3002 : Step(1665): len = 45399.1, overlap = 50.25
PHY-3002 : Step(1666): len = 46144.4, overlap = 46.75
PHY-3002 : Step(1667): len = 47087.7, overlap = 37.75
PHY-3002 : Step(1668): len = 47285.4, overlap = 38
PHY-3002 : Step(1669): len = 47416.8, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.67935e-05
PHY-3002 : Step(1670): len = 47483.1, overlap = 40.75
PHY-3002 : Step(1671): len = 47909.8, overlap = 41.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.91347e-05
PHY-3002 : Step(1672): len = 48237, overlap = 42.75
PHY-3002 : Step(1673): len = 50053.4, overlap = 42
PHY-3002 : Step(1674): len = 50453.6, overlap = 37.75
PHY-3002 : Step(1675): len = 50496.3, overlap = 37.5
PHY-3002 : Step(1676): len = 50784.9, overlap = 36.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.988e-05
PHY-3002 : Step(1677): len = 51240.2, overlap = 68
PHY-3002 : Step(1678): len = 52156.9, overlap = 63.25
PHY-3002 : Step(1679): len = 52050.2, overlap = 62.5
PHY-3002 : Step(1680): len = 51838, overlap = 60.5
PHY-3002 : Step(1681): len = 51936.8, overlap = 55.25
PHY-3002 : Step(1682): len = 51272.7, overlap = 56.25
PHY-3002 : Step(1683): len = 50768.6, overlap = 56.75
PHY-3002 : Step(1684): len = 50343.5, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.976e-05
PHY-3002 : Step(1685): len = 50689.9, overlap = 58.25
PHY-3002 : Step(1686): len = 51275.1, overlap = 57
PHY-3002 : Step(1687): len = 51458.3, overlap = 58
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.95199e-05
PHY-3002 : Step(1688): len = 53612.7, overlap = 49
PHY-3002 : Step(1689): len = 54800.7, overlap = 47.25
PHY-3002 : Step(1690): len = 54676.5, overlap = 48.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00015904
PHY-3002 : Step(1691): len = 56446.1, overlap = 44.5
PHY-3002 : Step(1692): len = 58317.3, overlap = 41.75
PHY-3002 : Step(1693): len = 58894.1, overlap = 41.25
PHY-3002 : Step(1694): len = 58614.3, overlap = 41
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00031808
PHY-3002 : Step(1695): len = 60190.6, overlap = 39
PHY-3002 : Step(1696): len = 60885.2, overlap = 39
PHY-3002 : Step(1697): len = 61820.5, overlap = 38.25
PHY-3002 : Step(1698): len = 62116.1, overlap = 35.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000636159
PHY-3002 : Step(1699): len = 63357.9, overlap = 33.5
PHY-3002 : Step(1700): len = 64688.3, overlap = 33
PHY-3002 : Step(1701): len = 65498.2, overlap = 31.75
PHY-3002 : Step(1702): len = 65288.4, overlap = 32
PHY-3002 : Step(1703): len = 65037.8, overlap = 32.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.215271s wall, 0.140401s user + 0.109201s system = 0.249602s CPU (115.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000454588
PHY-3002 : Step(1704): len = 65258.4, overlap = 9.75
PHY-3002 : Step(1705): len = 64725.3, overlap = 15
PHY-3002 : Step(1706): len = 64124.4, overlap = 18
PHY-3002 : Step(1707): len = 63717.1, overlap = 23.75
PHY-3002 : Step(1708): len = 63586.4, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000909177
PHY-3002 : Step(1709): len = 64525.6, overlap = 24.5
PHY-3002 : Step(1710): len = 64752.2, overlap = 24
PHY-3002 : Step(1711): len = 65217.2, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00181835
PHY-3002 : Step(1712): len = 65952.3, overlap = 22.25
PHY-3002 : Step(1713): len = 66283.5, overlap = 21.5
PHY-3002 : Step(1714): len = 66643.6, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010416s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (149.8%)

PHY-3001 : Legalized: Len = 68078.9, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 750 tiles.
PHY-3001 : 11 instances has been re-located, deltaX = 10, deltaY = 2.
PHY-3001 : Final: Len = 68323.9, Over = 0
RUN-1003 : finish command "place" in  5.687510s wall, 7.488048s user + 0.998406s system = 8.486454s CPU (149.2%)

RUN-1004 : used memory is 489 MB, reserved memory is 516 MB, peak memory is 597 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 661 to 482
PHY-1001 : Pin misalignment score is improved from 482 to 477
PHY-1001 : Pin misalignment score is improved from 477 to 475
PHY-1001 : Pin misalignment score is improved from 475 to 475
PHY-1001 : Pin local connectivity score is improved from 123 to 0
PHY-1001 : Pin misalignment score is improved from 540 to 492
PHY-1001 : Pin misalignment score is improved from 492 to 491
PHY-1001 : Pin misalignment score is improved from 491 to 491
PHY-1001 : Pin local connectivity score is improved from 50 to 0
PHY-1001 : End pin swap;  0.546502s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (102.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 610 instances
RUN-1001 : 248 mslices, 248 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1624 nets
RUN-1001 : 878 nets have 2 pins
RUN-1001 : 593 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 80152, over cnt = 290(3%), over = 556, worst = 13
PHY-1002 : len = 81832, over cnt = 186(2%), over = 307, worst = 10
PHY-1002 : len = 82880, over cnt = 173(2%), over = 239, worst = 7
PHY-1002 : len = 86256, over cnt = 54(0%), over = 74, worst = 5
PHY-1002 : len = 87480, over cnt = 33(0%), over = 48, worst = 5
PHY-1002 : len = 87616, over cnt = 27(0%), over = 40, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6268, tnet num: 1622, tinst num: 608, tnode num: 7788, tedge num: 10199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.033222s wall, 1.014007s user + 0.015600s system = 1.029607s CPU (99.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.095543s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (98.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.040074s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (77.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 157016, over cnt = 97(0%), over = 97, worst = 1
PHY-1001 : End Routed; 7.686433s wall, 8.299253s user + 0.078001s system = 8.377254s CPU (109.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 156296, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 1; 0.224228s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (97.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 156320, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.072667s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (85.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 156344, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.047377s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (98.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 156448, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 156448
PHY-1001 : End DR Iter 4; 0.046686s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (100.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.571348s wall, 11.185272s user + 0.140401s system = 11.325673s CPU (107.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.260929s wall, 12.885683s user + 0.156001s system = 13.041684s CPU (106.4%)

RUN-1004 : used memory is 490 MB, reserved memory is 517 MB, peak memory is 597 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  941   out of   4480   21.00%
#reg                  741   out of   4480   16.54%
#le                   974
  #lut only           233   out of    974   23.92%
  #reg only            33   out of    974    3.39%
  #lut&reg            708   out of    974   72.69%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.207782s wall, 1.170008s user + 0.046800s system = 1.216808s CPU (100.7%)

RUN-1004 : used memory is 490 MB, reserved memory is 517 MB, peak memory is 597 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6268, tnet num: 1622, tinst num: 608, tnode num: 7788, tedge num: 10199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1622 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.225770s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (98.0%)

RUN-1004 : used memory is 520 MB, reserved memory is 547 MB, peak memory is 597 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 610
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1624, pip num: 14174
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 732 valid insts, and 38495 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.152529s wall, 13.400486s user + 0.031200s system = 13.431686s CPU (187.8%)

RUN-1004 : used memory is 520 MB, reserved memory is 547 MB, peak memory is 597 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.359814s wall, 1.263608s user + 0.031200s system = 1.294808s CPU (95.2%)

RUN-1004 : used memory is 599 MB, reserved memory is 625 MB, peak memory is 602 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.674192s wall, 2.776818s user + 0.436803s system = 3.213621s CPU (12.0%)

RUN-1004 : used memory is 601 MB, reserved memory is 627 MB, peak memory is 603 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.863277s wall, 0.670804s user + 0.078001s system = 0.748805s CPU (10.9%)

RUN-1004 : used memory is 584 MB, reserved memory is 610 MB, peak memory is 603 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.662031s wall, 5.241634s user + 0.608404s system = 5.850038s CPU (16.4%)

RUN-1004 : used memory is 573 MB, reserved memory is 599 MB, peak memory is 603 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(241)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(241)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(178)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.012658s wall, 0.920406s user + 0.031200s system = 0.951606s CPU (94.0%)

RUN-1004 : used memory is 492 MB, reserved memory is 521 MB, peak memory is 603 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2555/8538 useful/useless nets, 2357/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 277 distributor mux.
SYN-1016 : Merged 629 instances.
SYN-1015 : Optimize round 1, 18326 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2188/644 useful/useless nets, 1990/339 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 415 better
SYN-1014 : Optimize round 3
SYN-1032 : 2185/1 useful/useless nets, 1987/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2185/0 useful/useless nets, 1987/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.044109s wall, 2.121614s user + 0.046800s system = 2.168414s CPU (106.1%)

RUN-1004 : used memory is 492 MB, reserved memory is 521 MB, peak memory is 603 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1301
  #and                394
  #nand                 0
  #or                 228
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              27
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |702    |597    |36     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 34 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2296/28 useful/useless nets, 2099/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2714/0 useful/useless nets, 2518/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 300 better
SYN-2501 : Optimize round 2
SYN-1032 : 2690/0 useful/useless nets, 2494/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3187/0 useful/useless nets, 2991/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11470, tnet num: 3202, tinst num: 2990, tnode num: 19622, tedge num: 20417.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3202 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 591 (3.90), #lev = 7 (3.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 590 (3.90), #lev = 7 (3.53)
SYN-2581 : Mapping with K=5, #lut = 590 (3.90), #lev = 7 (3.53)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1976 instances into 593 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1796/0 useful/useless nets, 1600/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 593 LUT to BLE ...
SYN-4008 : Packed 593 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 118 SEQ (5141 nodes)...
SYN-4004 : #2: Packed 186 SEQ (34276 nodes)...
SYN-4004 : #3: Packed 272 SEQ (28004 nodes)...
SYN-4004 : #4: Packed 294 SEQ (10390 nodes)...
SYN-4004 : #5: Packed 306 SEQ (553 nodes)...
SYN-4004 : #6: Packed 306 SEQ (177 nodes)...
SYN-4004 : #7: Packed 307 SEQ (48 nodes)...
SYN-4004 : #8: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 11 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 593/914 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  739   out of   4480   16.50%
#reg                  595   out of   4480   13.28%
#le                   739
  #lut only           144   out of    739   19.49%
  #reg only             0   out of    739    0.00%
  #lut&reg            595   out of    739   80.51%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |739   |739   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.796894s wall, 2.730018s user + 0.062400s system = 2.792418s CPU (99.8%)

RUN-1004 : used memory is 494 MB, reserved memory is 522 MB, peak memory is 603 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 35 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1881/24 useful/useless nets, 1010/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1772/109 useful/useless nets, 901/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1772/0 useful/useless nets, 901/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.219888s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (99.7%)

RUN-1004 : used memory is 494 MB, reserved memory is 522 MB, peak memory is 603 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1809/0 useful/useless nets, 942/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1800/0 useful/useless nets, 933/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1857/0 useful/useless nets, 990/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1857/0 useful/useless nets, 990/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1998/6 useful/useless nets, 1131/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7463, tnet num: 1999, tinst num: 1126, tnode num: 10856, tedge num: 12905.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1893/0 useful/useless nets, 1026/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1738 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2116 nodes)...
SYN-4004 : #4: Packed 55 SEQ (3575 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3576 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5781 nodes)...
SYN-4004 : #7: Packed 61 SEQ (7573 nodes)...
SYN-4004 : #8: Packed 61 SEQ (4280 nodes)...
SYN-4004 : #9: Packed 61 SEQ (1010 nodes)...
SYN-4004 : #10: Packed 61 SEQ (83 nodes)...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 125/828 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.281971s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (102.2%)

RUN-1004 : used memory is 494 MB, reserved memory is 522 MB, peak memory is 603 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.746742s wall, 2.667617s user + 0.093601s system = 2.761218s CPU (100.5%)

RUN-1004 : used memory is 494 MB, reserved memory is 522 MB, peak memory is 603 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n379' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n380' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n390' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n391' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n392' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n393' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n394' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n395' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n396' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n397' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n398' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n389' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n399' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n400' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n401' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n402' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n388' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n387' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n386' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n385' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n384' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n383' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n382' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n381' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n403' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n404' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n414' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n415' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n416' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n417' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n418' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n419' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n420' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n421' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n422' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n413' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n423' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n424' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n425' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n426' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n412' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n411' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n410' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n409' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n408' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n407' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n406' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n405' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 612 instances
RUN-1001 : 249 mslices, 249 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1627 nets
RUN-1001 : 884 nets have 2 pins
RUN-1001 : 585 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 610 instances, 498 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6286, tnet num: 1625, tinst num: 610, tnode num: 7810, tedge num: 10227.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1625 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.309310s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (100.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 254680
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1715): len = 173641, overlap = 22.75
PHY-3002 : Step(1716): len = 131385, overlap = 25
PHY-3002 : Step(1717): len = 112785, overlap = 29
PHY-3002 : Step(1718): len = 98259.7, overlap = 33.5
PHY-3002 : Step(1719): len = 86304.8, overlap = 39
PHY-3002 : Step(1720): len = 76076.5, overlap = 44
PHY-3002 : Step(1721): len = 67670.4, overlap = 49.75
PHY-3002 : Step(1722): len = 60594.5, overlap = 53.75
PHY-3002 : Step(1723): len = 53889.5, overlap = 57.75
PHY-3002 : Step(1724): len = 49505.1, overlap = 61.25
PHY-3002 : Step(1725): len = 45646.2, overlap = 60.5
PHY-3002 : Step(1726): len = 42849.4, overlap = 62.5
PHY-3002 : Step(1727): len = 41085.1, overlap = 66.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.89698e-06
PHY-3002 : Step(1728): len = 41045.4, overlap = 66.75
PHY-3002 : Step(1729): len = 41770.6, overlap = 65.75
PHY-3002 : Step(1730): len = 42250.5, overlap = 60
PHY-3002 : Step(1731): len = 41822.6, overlap = 58.75
PHY-3002 : Step(1732): len = 40735.2, overlap = 64.25
PHY-3002 : Step(1733): len = 40189.1, overlap = 63.25
PHY-3002 : Step(1734): len = 40660.6, overlap = 61.25
PHY-3002 : Step(1735): len = 41041.2, overlap = 59.25
PHY-3002 : Step(1736): len = 41128.9, overlap = 59.25
PHY-3002 : Step(1737): len = 41266.8, overlap = 59.25
PHY-3002 : Step(1738): len = 41407.6, overlap = 59
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.1794e-05
PHY-3002 : Step(1739): len = 41636.2, overlap = 58.25
PHY-3002 : Step(1740): len = 42023.5, overlap = 57.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.0992e-05
PHY-3002 : Step(1741): len = 42961.8, overlap = 56.75
PHY-3002 : Step(1742): len = 43519.3, overlap = 55.75
PHY-3002 : Step(1743): len = 43157, overlap = 53.75
PHY-3002 : Step(1744): len = 44027.5, overlap = 49
PHY-3002 : Step(1745): len = 45090.2, overlap = 38.75
PHY-3002 : Step(1746): len = 44985.4, overlap = 38.25
PHY-3002 : Step(1747): len = 44992.3, overlap = 38.25
PHY-3002 : Step(1748): len = 45063.8, overlap = 37.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.84541e-05
PHY-3002 : Step(1749): len = 45591.2, overlap = 37.5
PHY-3002 : Step(1750): len = 45827.5, overlap = 37.25
PHY-3002 : Step(1751): len = 46221.5, overlap = 39.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007154s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.18646e-06
PHY-3002 : Step(1752): len = 51987.4, overlap = 39
PHY-3002 : Step(1753): len = 51510.2, overlap = 42.75
PHY-3002 : Step(1754): len = 50140.7, overlap = 43
PHY-3002 : Step(1755): len = 49182.4, overlap = 45
PHY-3002 : Step(1756): len = 48981.5, overlap = 49.75
PHY-3002 : Step(1757): len = 47405.3, overlap = 50.25
PHY-3002 : Step(1758): len = 46829.5, overlap = 49.25
PHY-3002 : Step(1759): len = 46709.8, overlap = 50.5
PHY-3002 : Step(1760): len = 46342.3, overlap = 49
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.37292e-06
PHY-3002 : Step(1761): len = 45680.1, overlap = 49.25
PHY-3002 : Step(1762): len = 45546.2, overlap = 48.5
PHY-3002 : Step(1763): len = 45609.6, overlap = 47.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.27458e-05
PHY-3002 : Step(1764): len = 46707.3, overlap = 44
PHY-3002 : Step(1765): len = 48052.2, overlap = 42.25
PHY-3002 : Step(1766): len = 47706.1, overlap = 41.75
PHY-3002 : Step(1767): len = 47734.1, overlap = 41.75
PHY-3002 : Step(1768): len = 48182, overlap = 42
PHY-3002 : Step(1769): len = 48815.2, overlap = 40.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.55378e-05
PHY-3002 : Step(1770): len = 48621, overlap = 64.5
PHY-3002 : Step(1771): len = 49448, overlap = 64.5
PHY-3002 : Step(1772): len = 49522.4, overlap = 63.25
PHY-3002 : Step(1773): len = 49390, overlap = 61.75
PHY-3002 : Step(1774): len = 49065.8, overlap = 62
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.10756e-05
PHY-3002 : Step(1775): len = 49344.8, overlap = 61.25
PHY-3002 : Step(1776): len = 49526.4, overlap = 61.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.90424e-05
PHY-3002 : Step(1777): len = 50724.5, overlap = 60.5
PHY-3002 : Step(1778): len = 52493.6, overlap = 57.5
PHY-3002 : Step(1779): len = 52644.2, overlap = 56
PHY-3002 : Step(1780): len = 52766.2, overlap = 55.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000118085
PHY-3002 : Step(1781): len = 54280.9, overlap = 52.25
PHY-3002 : Step(1782): len = 56465.9, overlap = 49.25
PHY-3002 : Step(1783): len = 57337.5, overlap = 46.75
PHY-3002 : Step(1784): len = 56561.3, overlap = 47.5
PHY-3002 : Step(1785): len = 56282.4, overlap = 46.5
PHY-3002 : Step(1786): len = 56550.8, overlap = 45.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000205612
PHY-3002 : Step(1787): len = 58479.3, overlap = 44.5
PHY-3002 : Step(1788): len = 59212, overlap = 40.25
PHY-3002 : Step(1789): len = 59972.5, overlap = 38
PHY-3002 : Step(1790): len = 60499, overlap = 39
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.093210s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (83.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000436002
PHY-3002 : Step(1791): len = 66231.6, overlap = 25
PHY-3002 : Step(1792): len = 66130.6, overlap = 24.25
PHY-3002 : Step(1793): len = 65512.2, overlap = 28
PHY-3002 : Step(1794): len = 65310.2, overlap = 30.5
PHY-3002 : Step(1795): len = 64883.5, overlap = 34
PHY-3002 : Step(1796): len = 64594.9, overlap = 35.75
PHY-3002 : Step(1797): len = 64437.8, overlap = 34.25
PHY-3002 : Step(1798): len = 64255.8, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000872003
PHY-3002 : Step(1799): len = 65386.3, overlap = 33
PHY-3002 : Step(1800): len = 65706.6, overlap = 32.75
PHY-3002 : Step(1801): len = 66517, overlap = 29.5
PHY-3002 : Step(1802): len = 66735.1, overlap = 30
PHY-3002 : Step(1803): len = 66731.1, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00162204
PHY-3002 : Step(1804): len = 67630.9, overlap = 27.75
PHY-3002 : Step(1805): len = 67882.9, overlap = 28.5
PHY-3002 : Step(1806): len = 68220.7, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011947s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (261.2%)

PHY-3001 : Legalized: Len = 69424, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 750 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 10, deltaY = 9.
PHY-3001 : Final: Len = 69792, Over = 0
RUN-1003 : finish command "place" in  5.199719s wall, 6.567642s user + 0.967206s system = 7.534848s CPU (144.9%)

RUN-1004 : used memory is 494 MB, reserved memory is 522 MB, peak memory is 603 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 646 to 473
PHY-1001 : Pin misalignment score is improved from 473 to 463
PHY-1001 : Pin misalignment score is improved from 463 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 132 to 0
PHY-1001 : Pin misalignment score is improved from 530 to 473
PHY-1001 : Pin misalignment score is improved from 473 to 469
PHY-1001 : Pin misalignment score is improved from 469 to 469
PHY-1001 : Pin local connectivity score is improved from 54 to 0
PHY-1001 : End pin swap;  0.564808s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (96.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 612 instances
RUN-1001 : 249 mslices, 249 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1627 nets
RUN-1001 : 884 nets have 2 pins
RUN-1001 : 585 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 82808, over cnt = 304(3%), over = 567, worst = 13
PHY-1002 : len = 83928, over cnt = 184(2%), over = 318, worst = 10
PHY-1002 : len = 85496, over cnt = 161(2%), over = 236, worst = 7
PHY-1002 : len = 89328, over cnt = 66(0%), over = 87, worst = 6
PHY-1002 : len = 90736, over cnt = 38(0%), over = 54, worst = 5
PHY-1002 : len = 91248, over cnt = 34(0%), over = 48, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6286, tnet num: 1625, tinst num: 610, tnode num: 7810, tedge num: 10227.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1625 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.067730s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (96.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.093685s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 157376, over cnt = 135(0%), over = 135, worst = 1
PHY-1001 : End Routed; 7.797141s wall, 8.455254s user + 0.031200s system = 8.486454s CPU (108.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 156344, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 1; 0.332694s wall, 0.312002s user + 0.031200s system = 0.343202s CPU (103.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 156624, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.076772s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (101.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 156656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 156656
PHY-1001 : End DR Iter 3; 0.028405s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (164.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.714155s wall, 11.232072s user + 0.109201s system = 11.341273s CPU (105.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.459567s wall, 12.932483s user + 0.109201s system = 13.041684s CPU (104.7%)

RUN-1004 : used memory is 503 MB, reserved memory is 530 MB, peak memory is 603 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  944   out of   4480   21.07%
#reg                  741   out of   4480   16.54%
#le                   975
  #lut only           234   out of    975   24.00%
  #reg only            31   out of    975    3.18%
  #lut&reg            710   out of    975   72.82%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.227845s wall, 1.154407s user + 0.031200s system = 1.185608s CPU (96.6%)

RUN-1004 : used memory is 503 MB, reserved memory is 530 MB, peak memory is 603 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6286, tnet num: 1625, tinst num: 610, tnode num: 7810, tedge num: 10227.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1625 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.235114s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (94.7%)

RUN-1004 : used memory is 532 MB, reserved memory is 559 MB, peak memory is 603 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 612
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1627, pip num: 14257
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 728 valid insts, and 38714 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.438687s wall, 13.244485s user + 0.000000s system = 13.244485s CPU (178.0%)

RUN-1004 : used memory is 532 MB, reserved memory is 559 MB, peak memory is 603 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.340593s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (98.9%)

RUN-1004 : used memory is 605 MB, reserved memory is 630 MB, peak memory is 607 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.737057s wall, 2.371215s user + 0.358802s system = 2.730018s CPU (10.2%)

RUN-1004 : used memory is 606 MB, reserved memory is 632 MB, peak memory is 608 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.874099s wall, 0.436803s user + 0.109201s system = 0.546003s CPU (7.9%)

RUN-1004 : used memory is 589 MB, reserved memory is 615 MB, peak memory is 608 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.689727s wall, 4.602030s user + 0.530403s system = 5.132433s CPU (14.4%)

RUN-1004 : used memory is 579 MB, reserved memory is 605 MB, peak memory is 608 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(241)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(241)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(178)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2555/8538 useful/useless nets, 2357/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 277 distributor mux.
SYN-1016 : Merged 629 instances.
SYN-1015 : Optimize round 1, 18326 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2188/644 useful/useless nets, 1990/339 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 415 better
SYN-1014 : Optimize round 3
SYN-1032 : 2185/1 useful/useless nets, 1987/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2185/0 useful/useless nets, 1987/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.082243s wall, 2.340015s user + 0.062400s system = 2.402415s CPU (115.4%)

RUN-1004 : used memory is 496 MB, reserved memory is 523 MB, peak memory is 608 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1301
  #and                394
  #nand                 0
  #or                 228
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              27
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |702    |597    |36     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 36 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2296/28 useful/useless nets, 2099/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2714/0 useful/useless nets, 2518/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 300 better
SYN-2501 : Optimize round 2
SYN-1032 : 2690/0 useful/useless nets, 2494/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3187/0 useful/useless nets, 2991/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11470, tnet num: 3202, tinst num: 2990, tnode num: 19622, tedge num: 20417.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3202 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 591 (3.90), #lev = 7 (3.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 590 (3.90), #lev = 7 (3.53)
SYN-2581 : Mapping with K=5, #lut = 590 (3.90), #lev = 7 (3.53)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1976 instances into 593 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1796/0 useful/useless nets, 1600/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 593 LUT to BLE ...
SYN-4008 : Packed 593 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 118 SEQ (5141 nodes)...
SYN-4004 : #2: Packed 186 SEQ (34276 nodes)...
SYN-4004 : #3: Packed 272 SEQ (28004 nodes)...
SYN-4004 : #4: Packed 294 SEQ (10390 nodes)...
SYN-4004 : #5: Packed 306 SEQ (553 nodes)...
SYN-4004 : #6: Packed 306 SEQ (177 nodes)...
SYN-4004 : #7: Packed 307 SEQ (48 nodes)...
SYN-4004 : #8: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 11 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 593/914 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  739   out of   4480   16.50%
#reg                  595   out of   4480   13.28%
#le                   739
  #lut only           144   out of    739   19.49%
  #reg only             0   out of    739    0.00%
  #lut&reg            595   out of    739   80.51%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |739   |739   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.827769s wall, 2.776818s user + 0.015600s system = 2.792418s CPU (98.7%)

RUN-1004 : used memory is 498 MB, reserved memory is 524 MB, peak memory is 608 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 37 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1881/24 useful/useless nets, 1010/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1772/109 useful/useless nets, 901/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1772/0 useful/useless nets, 901/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.212592s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (97.8%)

RUN-1004 : used memory is 498 MB, reserved memory is 524 MB, peak memory is 608 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1809/0 useful/useless nets, 942/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1800/0 useful/useless nets, 933/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1857/0 useful/useless nets, 990/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1857/0 useful/useless nets, 990/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1998/6 useful/useless nets, 1131/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7463, tnet num: 1999, tinst num: 1126, tnode num: 10856, tedge num: 12905.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1893/0 useful/useless nets, 1026/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1738 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2116 nodes)...
SYN-4004 : #4: Packed 55 SEQ (3575 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3576 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5781 nodes)...
SYN-4004 : #7: Packed 61 SEQ (7573 nodes)...
SYN-4004 : #8: Packed 61 SEQ (4280 nodes)...
SYN-4004 : #9: Packed 61 SEQ (1010 nodes)...
SYN-4004 : #10: Packed 61 SEQ (83 nodes)...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 125/828 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.290853s wall, 1.326008s user + 0.015600s system = 1.341609s CPU (103.9%)

RUN-1004 : used memory is 498 MB, reserved memory is 524 MB, peak memory is 608 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.750485s wall, 2.714417s user + 0.062400s system = 2.776818s CPU (101.0%)

RUN-1004 : used memory is 498 MB, reserved memory is 524 MB, peak memory is 608 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n379' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n380' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n390' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n391' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n392' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n393' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n394' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n395' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n396' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n397' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n398' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n389' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n399' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n400' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n401' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n402' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n388' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n387' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n386' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n385' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n384' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n383' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n382' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n381' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n403' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n404' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n414' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n415' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n416' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n417' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n418' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n419' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n420' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n421' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n422' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n413' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n423' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n424' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n425' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n426' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n412' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n411' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n410' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n409' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n408' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n407' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n406' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n405' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 612 instances
RUN-1001 : 249 mslices, 249 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1627 nets
RUN-1001 : 884 nets have 2 pins
RUN-1001 : 585 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 610 instances, 498 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6286, tnet num: 1625, tinst num: 610, tnode num: 7810, tedge num: 10227.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1625 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.304821s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (92.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 254680
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1807): len = 173641, overlap = 22.75
PHY-3002 : Step(1808): len = 131385, overlap = 25
PHY-3002 : Step(1809): len = 112785, overlap = 29
PHY-3002 : Step(1810): len = 98259.7, overlap = 33.5
PHY-3002 : Step(1811): len = 86304.8, overlap = 39
PHY-3002 : Step(1812): len = 76076.5, overlap = 44
PHY-3002 : Step(1813): len = 67670.4, overlap = 49.75
PHY-3002 : Step(1814): len = 60594.5, overlap = 53.75
PHY-3002 : Step(1815): len = 53889.5, overlap = 57.75
PHY-3002 : Step(1816): len = 49505.1, overlap = 61.25
PHY-3002 : Step(1817): len = 45646.2, overlap = 60.5
PHY-3002 : Step(1818): len = 42849.4, overlap = 62.5
PHY-3002 : Step(1819): len = 41085.1, overlap = 66.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.89698e-06
PHY-3002 : Step(1820): len = 41045.4, overlap = 66.75
PHY-3002 : Step(1821): len = 41770.6, overlap = 65.75
PHY-3002 : Step(1822): len = 42250.5, overlap = 60
PHY-3002 : Step(1823): len = 41822.6, overlap = 58.75
PHY-3002 : Step(1824): len = 40735.2, overlap = 64.25
PHY-3002 : Step(1825): len = 40189.1, overlap = 63.25
PHY-3002 : Step(1826): len = 40660.6, overlap = 61.25
PHY-3002 : Step(1827): len = 41041.2, overlap = 59.25
PHY-3002 : Step(1828): len = 41128.9, overlap = 59.25
PHY-3002 : Step(1829): len = 41266.8, overlap = 59.25
PHY-3002 : Step(1830): len = 41407.6, overlap = 59
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.1794e-05
PHY-3002 : Step(1831): len = 41636.2, overlap = 58.25
PHY-3002 : Step(1832): len = 42023.5, overlap = 57.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.0992e-05
PHY-3002 : Step(1833): len = 42961.8, overlap = 56.75
PHY-3002 : Step(1834): len = 43519.3, overlap = 55.75
PHY-3002 : Step(1835): len = 43157, overlap = 53.75
PHY-3002 : Step(1836): len = 44027.5, overlap = 49
PHY-3002 : Step(1837): len = 45090.2, overlap = 38.75
PHY-3002 : Step(1838): len = 44985.4, overlap = 38.25
PHY-3002 : Step(1839): len = 44992.3, overlap = 38.25
PHY-3002 : Step(1840): len = 45063.8, overlap = 37.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.84541e-05
PHY-3002 : Step(1841): len = 45591.2, overlap = 37.5
PHY-3002 : Step(1842): len = 45827.5, overlap = 37.25
PHY-3002 : Step(1843): len = 46221.5, overlap = 39.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007840s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (397.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.18646e-06
PHY-3002 : Step(1844): len = 51987.4, overlap = 39
PHY-3002 : Step(1845): len = 51510.2, overlap = 42.75
PHY-3002 : Step(1846): len = 50140.7, overlap = 43
PHY-3002 : Step(1847): len = 49182.4, overlap = 45
PHY-3002 : Step(1848): len = 48981.5, overlap = 49.75
PHY-3002 : Step(1849): len = 47405.3, overlap = 50.25
PHY-3002 : Step(1850): len = 46829.5, overlap = 49.25
PHY-3002 : Step(1851): len = 46709.8, overlap = 50.5
PHY-3002 : Step(1852): len = 46342.3, overlap = 49
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.37292e-06
PHY-3002 : Step(1853): len = 45680.1, overlap = 49.25
PHY-3002 : Step(1854): len = 45546.2, overlap = 48.5
PHY-3002 : Step(1855): len = 45609.6, overlap = 47.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.27458e-05
PHY-3002 : Step(1856): len = 46707.3, overlap = 44
PHY-3002 : Step(1857): len = 48052.2, overlap = 42.25
PHY-3002 : Step(1858): len = 47706.1, overlap = 41.75
PHY-3002 : Step(1859): len = 47734.1, overlap = 41.75
PHY-3002 : Step(1860): len = 48182, overlap = 42
PHY-3002 : Step(1861): len = 48815.2, overlap = 40.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.55378e-05
PHY-3002 : Step(1862): len = 48621, overlap = 64.5
PHY-3002 : Step(1863): len = 49448, overlap = 64.5
PHY-3002 : Step(1864): len = 49522.4, overlap = 63.25
PHY-3002 : Step(1865): len = 49390, overlap = 61.75
PHY-3002 : Step(1866): len = 49065.8, overlap = 62
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.10756e-05
PHY-3002 : Step(1867): len = 49344.8, overlap = 61.25
PHY-3002 : Step(1868): len = 49526.4, overlap = 61.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.90424e-05
PHY-3002 : Step(1869): len = 50724.5, overlap = 60.5
PHY-3002 : Step(1870): len = 52493.6, overlap = 57.5
PHY-3002 : Step(1871): len = 52644.2, overlap = 56
PHY-3002 : Step(1872): len = 52766.2, overlap = 55.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000118085
PHY-3002 : Step(1873): len = 54280.9, overlap = 52.25
PHY-3002 : Step(1874): len = 56465.9, overlap = 49.25
PHY-3002 : Step(1875): len = 57337.5, overlap = 46.75
PHY-3002 : Step(1876): len = 56561.3, overlap = 47.5
PHY-3002 : Step(1877): len = 56282.4, overlap = 46.5
PHY-3002 : Step(1878): len = 56550.8, overlap = 45.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000205612
PHY-3002 : Step(1879): len = 58479.3, overlap = 44.5
PHY-3002 : Step(1880): len = 59212, overlap = 40.25
PHY-3002 : Step(1881): len = 59972.5, overlap = 38
PHY-3002 : Step(1882): len = 60499, overlap = 39
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.087642s wall, 0.062400s user + 0.078001s system = 0.140401s CPU (160.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000436002
PHY-3002 : Step(1883): len = 66231.6, overlap = 25
PHY-3002 : Step(1884): len = 66130.6, overlap = 24.25
PHY-3002 : Step(1885): len = 65512.2, overlap = 28
PHY-3002 : Step(1886): len = 65310.2, overlap = 30.5
PHY-3002 : Step(1887): len = 64883.5, overlap = 34
PHY-3002 : Step(1888): len = 64594.9, overlap = 35.75
PHY-3002 : Step(1889): len = 64437.8, overlap = 34.25
PHY-3002 : Step(1890): len = 64255.8, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000872003
PHY-3002 : Step(1891): len = 65386.3, overlap = 33
PHY-3002 : Step(1892): len = 65706.6, overlap = 32.75
PHY-3002 : Step(1893): len = 66517, overlap = 29.5
PHY-3002 : Step(1894): len = 66735.1, overlap = 30
PHY-3002 : Step(1895): len = 66731.1, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00162204
PHY-3002 : Step(1896): len = 67630.9, overlap = 27.75
PHY-3002 : Step(1897): len = 67882.9, overlap = 28.5
PHY-3002 : Step(1898): len = 68220.7, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010693s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (145.9%)

PHY-3001 : Legalized: Len = 69424, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 750 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 10, deltaY = 9.
PHY-3001 : Final: Len = 69792, Over = 0
RUN-1003 : finish command "place" in  5.264732s wall, 6.552042s user + 0.889206s system = 7.441248s CPU (141.3%)

RUN-1004 : used memory is 498 MB, reserved memory is 524 MB, peak memory is 608 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 646 to 473
PHY-1001 : Pin misalignment score is improved from 473 to 463
PHY-1001 : Pin misalignment score is improved from 463 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 132 to 0
PHY-1001 : Pin misalignment score is improved from 530 to 473
PHY-1001 : Pin misalignment score is improved from 473 to 469
PHY-1001 : Pin misalignment score is improved from 469 to 469
PHY-1001 : Pin local connectivity score is improved from 54 to 0
PHY-1001 : End pin swap;  0.547441s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (99.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 612 instances
RUN-1001 : 249 mslices, 249 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1627 nets
RUN-1001 : 884 nets have 2 pins
RUN-1001 : 585 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 82808, over cnt = 304(3%), over = 567, worst = 13
PHY-1002 : len = 83928, over cnt = 184(2%), over = 318, worst = 10
PHY-1002 : len = 85496, over cnt = 161(2%), over = 236, worst = 7
PHY-1002 : len = 89328, over cnt = 66(0%), over = 87, worst = 6
PHY-1002 : len = 90736, over cnt = 38(0%), over = 54, worst = 5
PHY-1002 : len = 91248, over cnt = 34(0%), over = 48, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6286, tnet num: 1625, tinst num: 610, tnode num: 7810, tedge num: 10227.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1625 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.100009s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (100.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.094179s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (82.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 157376, over cnt = 135(0%), over = 135, worst = 1
PHY-1001 : End Routed; 7.663989s wall, 8.143252s user + 0.031200s system = 8.174452s CPU (106.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 156344, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 1; 0.308946s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (95.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 156624, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.083536s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (93.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 156656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 156656
PHY-1001 : End DR Iter 3; 0.029327s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (159.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.575741s wall, 11.013671s user + 0.078001s system = 11.091671s CPU (104.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.333787s wall, 12.776482s user + 0.078001s system = 12.854482s CPU (104.2%)

RUN-1004 : used memory is 509 MB, reserved memory is 535 MB, peak memory is 608 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  944   out of   4480   21.07%
#reg                  741   out of   4480   16.54%
#le                   975
  #lut only           234   out of    975   24.00%
  #reg only            31   out of    975    3.18%
  #lut&reg            710   out of    975   72.82%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.227561s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (96.6%)

RUN-1004 : used memory is 509 MB, reserved memory is 535 MB, peak memory is 608 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6286, tnet num: 1625, tinst num: 610, tnode num: 7810, tedge num: 10227.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1625 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.254555s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (97.0%)

RUN-1004 : used memory is 538 MB, reserved memory is 564 MB, peak memory is 608 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 612
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1627, pip num: 14257
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 728 valid insts, and 38714 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.732574s wall, 13.587687s user + 0.062400s system = 13.650087s CPU (176.5%)

RUN-1004 : used memory is 539 MB, reserved memory is 564 MB, peak memory is 608 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.338480s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (99.1%)

RUN-1004 : used memory is 610 MB, reserved memory is 636 MB, peak memory is 613 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.691293s wall, 2.418016s user + 0.374402s system = 2.792418s CPU (10.5%)

RUN-1004 : used memory is 611 MB, reserved memory is 638 MB, peak memory is 614 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.878548s wall, 0.374402s user + 0.078001s system = 0.452403s CPU (6.6%)

RUN-1004 : used memory is 596 MB, reserved memory is 622 MB, peak memory is 614 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.686607s wall, 4.570829s user + 0.514803s system = 5.085633s CPU (14.3%)

RUN-1004 : used memory is 586 MB, reserved memory is 612 MB, peak memory is 614 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(240)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(138)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(240)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(138)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(177)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.003436s wall, 0.967206s user + 0.031200s system = 0.998406s CPU (99.5%)

RUN-1004 : used memory is 503 MB, reserved memory is 531 MB, peak memory is 614 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2505/8538 useful/useless nets, 2307/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 227 distributor mux.
SYN-1016 : Merged 531 instances.
SYN-1015 : Optimize round 1, 18178 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2186/644 useful/useless nets, 1988/289 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 365 better
SYN-1014 : Optimize round 3
SYN-1032 : 2183/1 useful/useless nets, 1985/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2183/0 useful/useless nets, 1985/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.088821s wall, 2.184014s user + 0.078001s system = 2.262014s CPU (108.3%)

RUN-1004 : used memory is 503 MB, reserved memory is 531 MB, peak memory is 614 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1299
  #and                393
  #nand                 0
  #or                 228
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 67
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              27
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |700    |597    |36     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 38 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2294/28 useful/useless nets, 2097/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2712/0 useful/useless nets, 2516/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 300 better
SYN-2501 : Optimize round 2
SYN-1032 : 2688/0 useful/useless nets, 2492/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3185/0 useful/useless nets, 2989/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11465, tnet num: 3200, tinst num: 2988, tnode num: 19617, tedge num: 20411.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 594 (3.89), #lev = 7 (3.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 593 (3.89), #lev = 7 (3.54)
SYN-2581 : Mapping with K=5, #lut = 593 (3.89), #lev = 7 (3.54)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1974 instances into 596 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1799/0 useful/useless nets, 1603/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 596 LUT to BLE ...
SYN-4008 : Packed 596 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 118 SEQ (5145 nodes)...
SYN-4004 : #2: Packed 198 SEQ (34251 nodes)...
SYN-4004 : #3: Packed 272 SEQ (26597 nodes)...
SYN-4004 : #4: Packed 301 SEQ (7967 nodes)...
SYN-4004 : #5: Packed 306 SEQ (321 nodes)...
SYN-4004 : #6: Packed 307 SEQ (99 nodes)...
SYN-4004 : #7: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 15 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 596/917 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  746   out of   4480   16.65%
#reg                  595   out of   4480   13.28%
#le                   746
  #lut only           151   out of    746   20.24%
  #reg only             0   out of    746    0.00%
  #lut&reg            595   out of    746   79.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |746   |746   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.876205s wall, 3.432022s user + 0.124801s system = 3.556823s CPU (123.7%)

RUN-1004 : used memory is 504 MB, reserved memory is 532 MB, peak memory is 614 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 39 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1884/24 useful/useless nets, 1011/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1775/109 useful/useless nets, 902/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1775/0 useful/useless nets, 902/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.263978s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (97.5%)

RUN-1004 : used memory is 504 MB, reserved memory is 532 MB, peak memory is 614 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1812/0 useful/useless nets, 943/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1803/0 useful/useless nets, 934/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1860/0 useful/useless nets, 991/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1860/0 useful/useless nets, 991/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2001/6 useful/useless nets, 1132/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7487, tnet num: 2002, tinst num: 1127, tnode num: 10879, tedge num: 12947.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1896/0 useful/useless nets, 1027/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1695 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1746 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2135 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3521 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3488 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5241 nodes)...
SYN-4004 : #7: Packed 62 SEQ (7333 nodes)...
SYN-4004 : #8: Packed 63 SEQ (4508 nodes)...
SYN-4004 : #9: Packed 64 SEQ (956 nodes)...
SYN-4004 : #10: Packed 64 SEQ (0 nodes)...
SYN-4005 : Packed 64 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 122/826 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.284730s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (100.8%)

RUN-1004 : used memory is 504 MB, reserved memory is 532 MB, peak memory is 614 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.810302s wall, 2.854818s user + 0.031200s system = 2.886019s CPU (102.7%)

RUN-1004 : used memory is 504 MB, reserved memory is 532 MB, peak memory is 614 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n330' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n331' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n341' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n342' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n343' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n344' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n345' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n346' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n347' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n348' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n349' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n340' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n350' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n351' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n352' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n353' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n339' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n338' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n337' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n336' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n335' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n334' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n333' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n332' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n354' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n355' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n365' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n366' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n367' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n368' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n369' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n370' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n371' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n372' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n373' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n364' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n374' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n375' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n376' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n377' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n363' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n362' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n361' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n360' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n359' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n358' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n357' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n356' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (36 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 612 instances
RUN-1001 : 249 mslices, 249 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1630 nets
RUN-1001 : 888 nets have 2 pins
RUN-1001 : 584 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 610 instances, 498 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6312, tnet num: 1628, tinst num: 610, tnode num: 7837, tedge num: 10273.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1628 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.311800s wall, 0.390002s user + 0.031200s system = 0.421203s CPU (135.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 252202
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1899): len = 168181, overlap = 22.5
PHY-3002 : Step(1900): len = 127699, overlap = 24.75
PHY-3002 : Step(1901): len = 106956, overlap = 26.5
PHY-3002 : Step(1902): len = 92620.3, overlap = 39
PHY-3002 : Step(1903): len = 80855.5, overlap = 48
PHY-3002 : Step(1904): len = 71966, overlap = 55.25
PHY-3002 : Step(1905): len = 64082.8, overlap = 60
PHY-3002 : Step(1906): len = 55977.4, overlap = 64.25
PHY-3002 : Step(1907): len = 51019, overlap = 68.5
PHY-3002 : Step(1908): len = 46365.9, overlap = 71.25
PHY-3002 : Step(1909): len = 42943.5, overlap = 70.25
PHY-3002 : Step(1910): len = 41312.9, overlap = 70.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.54374e-06
PHY-3002 : Step(1911): len = 41426.9, overlap = 72
PHY-3002 : Step(1912): len = 41404.1, overlap = 73
PHY-3002 : Step(1913): len = 41588.5, overlap = 73
PHY-3002 : Step(1914): len = 41523.2, overlap = 71.5
PHY-3002 : Step(1915): len = 41753.3, overlap = 70.75
PHY-3002 : Step(1916): len = 41702.9, overlap = 64.75
PHY-3002 : Step(1917): len = 41117.2, overlap = 64.25
PHY-3002 : Step(1918): len = 41203.5, overlap = 63.75
PHY-3002 : Step(1919): len = 41789.7, overlap = 64
PHY-3002 : Step(1920): len = 42074.1, overlap = 59.25
PHY-3002 : Step(1921): len = 41447.2, overlap = 58.25
PHY-3002 : Step(1922): len = 41217.9, overlap = 54.5
PHY-3002 : Step(1923): len = 41355.3, overlap = 58
PHY-3002 : Step(1924): len = 40930, overlap = 58.25
PHY-3002 : Step(1925): len = 40982.8, overlap = 58.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.10875e-05
PHY-3002 : Step(1926): len = 41396.7, overlap = 58.25
PHY-3002 : Step(1927): len = 41470, overlap = 58.25
PHY-3002 : Step(1928): len = 41786.9, overlap = 53
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.2175e-05
PHY-3002 : Step(1929): len = 41984.5, overlap = 53.25
PHY-3002 : Step(1930): len = 42447.2, overlap = 53.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.98837e-05
PHY-3002 : Step(1931): len = 42796.8, overlap = 53.5
PHY-3002 : Step(1932): len = 44394.6, overlap = 52.75
PHY-3002 : Step(1933): len = 44768.9, overlap = 52.25
PHY-3002 : Step(1934): len = 44482.4, overlap = 46.5
PHY-3002 : Step(1935): len = 44509.8, overlap = 45.5
PHY-3002 : Step(1936): len = 44705.9, overlap = 45.25
PHY-3002 : Step(1937): len = 44952.2, overlap = 44
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009946s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (313.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.97543e-06
PHY-3002 : Step(1938): len = 50008.7, overlap = 52.25
PHY-3002 : Step(1939): len = 48973.1, overlap = 55.75
PHY-3002 : Step(1940): len = 46959, overlap = 57.75
PHY-3002 : Step(1941): len = 46317.3, overlap = 59
PHY-3002 : Step(1942): len = 45579.8, overlap = 59.25
PHY-3002 : Step(1943): len = 45023.2, overlap = 57.5
PHY-3002 : Step(1944): len = 44721.4, overlap = 57.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.95087e-06
PHY-3002 : Step(1945): len = 44310, overlap = 57.25
PHY-3002 : Step(1946): len = 44253, overlap = 57.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.19017e-05
PHY-3002 : Step(1947): len = 44283.8, overlap = 58
PHY-3002 : Step(1948): len = 44784.4, overlap = 57.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.95638e-05
PHY-3002 : Step(1949): len = 44943.2, overlap = 56.75
PHY-3002 : Step(1950): len = 47744.6, overlap = 51.5
PHY-3002 : Step(1951): len = 49568.5, overlap = 37.25
PHY-3002 : Step(1952): len = 48981.8, overlap = 37.25
PHY-3002 : Step(1953): len = 48955.4, overlap = 38
PHY-3002 : Step(1954): len = 49073.2, overlap = 37
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.91276e-05
PHY-3002 : Step(1955): len = 49248.2, overlap = 37.5
PHY-3002 : Step(1956): len = 50723.8, overlap = 37.25
PHY-3002 : Step(1957): len = 51564.9, overlap = 36.25
PHY-3002 : Step(1958): len = 51447.3, overlap = 33
PHY-3002 : Step(1959): len = 51469.9, overlap = 33.75
PHY-3002 : Step(1960): len = 51728.7, overlap = 32.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.82552e-05
PHY-3002 : Step(1961): len = 51468.3, overlap = 32
PHY-3002 : Step(1962): len = 51991.2, overlap = 30.25
PHY-3002 : Step(1963): len = 52360.5, overlap = 31
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.26218e-05
PHY-3002 : Step(1964): len = 52645.7, overlap = 64
PHY-3002 : Step(1965): len = 53691.4, overlap = 58.5
PHY-3002 : Step(1966): len = 53148.6, overlap = 56.75
PHY-3002 : Step(1967): len = 53177.1, overlap = 54
PHY-3002 : Step(1968): len = 52927.9, overlap = 53
PHY-3002 : Step(1969): len = 52470.1, overlap = 52.75
PHY-3002 : Step(1970): len = 51878.9, overlap = 55.75
PHY-3002 : Step(1971): len = 51088.1, overlap = 54.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.52436e-05
PHY-3002 : Step(1972): len = 52470.2, overlap = 53
PHY-3002 : Step(1973): len = 53200.4, overlap = 51.5
PHY-3002 : Step(1974): len = 53184.1, overlap = 51.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000130487
PHY-3002 : Step(1975): len = 54908, overlap = 49
PHY-3002 : Step(1976): len = 56317, overlap = 43.5
PHY-3002 : Step(1977): len = 56788.1, overlap = 43.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000260974
PHY-3002 : Step(1978): len = 58223.3, overlap = 39.75
PHY-3002 : Step(1979): len = 59720.6, overlap = 40.5
PHY-3002 : Step(1980): len = 59827, overlap = 36.5
PHY-3002 : Step(1981): len = 59559.8, overlap = 38.75
PHY-3002 : Step(1982): len = 59508.7, overlap = 39.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000497912
PHY-3002 : Step(1983): len = 61316.7, overlap = 37
PHY-3002 : Step(1984): len = 61863.9, overlap = 34.75
PHY-3002 : Step(1985): len = 62512.3, overlap = 34.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.185924s wall, 0.124801s user + 0.109201s system = 0.234002s CPU (125.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000369761
PHY-3002 : Step(1986): len = 62535.5, overlap = 14.75
PHY-3002 : Step(1987): len = 62170.2, overlap = 21.25
PHY-3002 : Step(1988): len = 61405.8, overlap = 26.75
PHY-3002 : Step(1989): len = 61116.5, overlap = 33
PHY-3002 : Step(1990): len = 61167.3, overlap = 34.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000739521
PHY-3002 : Step(1991): len = 62420.7, overlap = 32.5
PHY-3002 : Step(1992): len = 62665.3, overlap = 32
PHY-3002 : Step(1993): len = 63158.2, overlap = 29
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00144139
PHY-3002 : Step(1994): len = 63969.7, overlap = 26.25
PHY-3002 : Step(1995): len = 64356.8, overlap = 23.75
PHY-3002 : Step(1996): len = 65130.7, overlap = 22.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011385s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (137.0%)

PHY-3001 : Legalized: Len = 66019.6, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 750 tiles.
PHY-3001 : 17 instances has been re-located, deltaX = 16, deltaY = 11.
PHY-3001 : Final: Len = 66523.6, Over = 0
RUN-1003 : finish command "place" in  5.826461s wall, 7.425648s user + 1.201208s system = 8.626855s CPU (148.1%)

RUN-1004 : used memory is 505 MB, reserved memory is 532 MB, peak memory is 614 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 671 to 491
PHY-1001 : Pin misalignment score is improved from 491 to 485
PHY-1001 : Pin misalignment score is improved from 485 to 482
PHY-1001 : Pin misalignment score is improved from 482 to 482
PHY-1001 : Pin local connectivity score is improved from 124 to 0
PHY-1001 : Pin misalignment score is improved from 545 to 495
PHY-1001 : Pin misalignment score is improved from 495 to 494
PHY-1001 : Pin misalignment score is improved from 494 to 494
PHY-1001 : Pin local connectivity score is improved from 54 to 0
PHY-1001 : End pin swap;  0.557342s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (98.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 612 instances
RUN-1001 : 249 mslices, 249 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1630 nets
RUN-1001 : 888 nets have 2 pins
RUN-1001 : 584 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 79400, over cnt = 286(3%), over = 495, worst = 12
PHY-1002 : len = 80488, over cnt = 182(2%), over = 269, worst = 8
PHY-1002 : len = 81008, over cnt = 168(2%), over = 223, worst = 7
PHY-1002 : len = 84328, over cnt = 51(0%), over = 72, worst = 5
PHY-1002 : len = 85160, over cnt = 34(0%), over = 52, worst = 5
PHY-1002 : len = 85696, over cnt = 32(0%), over = 47, worst = 5
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6312, tnet num: 1628, tinst num: 610, tnode num: 7837, tedge num: 10273.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1628 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.084760s wall, 1.060807s user + 0.015600s system = 1.076407s CPU (99.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.098835s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (94.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 148976, over cnt = 69(0%), over = 69, worst = 1
PHY-1001 : End Routed; 7.316075s wall, 8.112052s user + 0.046800s system = 8.158852s CPU (111.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 147936, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.152710s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (112.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 147952, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.036181s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (86.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 148016, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 148016
PHY-1001 : End DR Iter 3; 0.023145s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.991241s wall, 10.826469s user + 0.062400s system = 10.888870s CPU (109.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.746760s wall, 12.589281s user + 0.093601s system = 12.682881s CPU (108.0%)

RUN-1004 : used memory is 516 MB, reserved memory is 543 MB, peak memory is 614 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  951   out of   4480   21.23%
#reg                  741   out of   4480   16.54%
#le                   979
  #lut only           238   out of    979   24.31%
  #reg only            28   out of    979    2.86%
  #lut&reg            713   out of    979   72.83%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.241415s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (98.0%)

RUN-1004 : used memory is 516 MB, reserved memory is 543 MB, peak memory is 614 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6312, tnet num: 1628, tinst num: 610, tnode num: 7837, tedge num: 10273.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1628 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.245739s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (97.7%)

RUN-1004 : used memory is 545 MB, reserved memory is 572 MB, peak memory is 614 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 612
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1630, pip num: 13998
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 762 valid insts, and 38173 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.774895s wall, 13.759288s user + 0.140401s system = 13.899689s CPU (178.8%)

RUN-1004 : used memory is 546 MB, reserved memory is 572 MB, peak memory is 614 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.346585s wall, 1.232408s user + 0.093601s system = 1.326008s CPU (98.5%)

RUN-1004 : used memory is 615 MB, reserved memory is 640 MB, peak memory is 618 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.936581s wall, 2.761218s user + 0.561604s system = 3.322821s CPU (12.3%)

RUN-1004 : used memory is 616 MB, reserved memory is 642 MB, peak memory is 619 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.866150s wall, 0.280802s user + 0.156001s system = 0.436803s CPU (6.4%)

RUN-1004 : used memory is 604 MB, reserved memory is 630 MB, peak memory is 619 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.928352s wall, 4.804831s user + 0.858005s system = 5.662836s CPU (15.8%)

RUN-1004 : used memory is 593 MB, reserved memory is 619 MB, peak memory is 619 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(240)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(138)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(240)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(138)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(177)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.000527s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (95.1%)

RUN-1004 : used memory is 507 MB, reserved memory is 534 MB, peak memory is 619 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2569/8538 useful/useless nets, 2371/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 227 distributor mux.
SYN-1016 : Merged 531 instances.
SYN-1015 : Optimize round 1, 18210 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2218/676 useful/useless nets, 2020/289 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 365 better
SYN-1014 : Optimize round 3
SYN-1032 : 2215/1 useful/useless nets, 2017/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2215/0 useful/useless nets, 2017/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.952678s wall, 2.854818s user + 0.109201s system = 2.964019s CPU (151.8%)

RUN-1004 : used memory is 507 MB, reserved memory is 534 MB, peak memory is 619 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1331
  #and                393
  #nand                 0
  #or                 228
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 67
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                629
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              27
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |700    |629    |36     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 40 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2326/28 useful/useless nets, 2129/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2744/0 useful/useless nets, 2548/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 300 better
SYN-2501 : Optimize round 2
SYN-1032 : 2720/0 useful/useless nets, 2524/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3217/0 useful/useless nets, 3021/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11657, tnet num: 3232, tinst num: 3020, tnode num: 20225, tedge num: 20923.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3232 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 594 (3.90), #lev = 7 (3.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 593 (3.90), #lev = 7 (3.55)
SYN-2581 : Mapping with K=5, #lut = 593 (3.90), #lev = 7 (3.55)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1974 instances into 596 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1831/0 useful/useless nets, 1635/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 627 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 596 LUT to BLE ...
SYN-4008 : Packed 596 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 339 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (339 nodes)...
SYN-4004 : #1: Packed 118 SEQ (6513 nodes)...
SYN-4004 : #2: Packed 203 SEQ (45729 nodes)...
SYN-4004 : #3: Packed 279 SEQ (36080 nodes)...
SYN-4004 : #4: Packed 305 SEQ (17210 nodes)...
SYN-4004 : #5: Packed 326 SEQ (5130 nodes)...
SYN-4004 : #6: Packed 326 SEQ (970 nodes)...
SYN-4004 : #7: Packed 326 SEQ (586 nodes)...
SYN-4004 : #8: Packed 326 SEQ (310 nodes)...
SYN-4004 : #9: Packed 326 SEQ (84 nodes)...
SYN-4004 : #10: Packed 326 SEQ (7 nodes)...
SYN-4005 : Packed 326 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 339 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 609/930 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  741   out of   4480   16.54%
#reg                  627   out of   4480   14.00%
#le                   754
  #lut only           127   out of    754   16.84%
  #reg only            13   out of    754    1.72%
  #lut&reg            614   out of    754   81.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |754   |741   |627   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.025859s wall, 2.979619s user + 0.062400s system = 3.042019s CPU (100.5%)

RUN-1004 : used memory is 509 MB, reserved memory is 536 MB, peak memory is 619 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 41 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1916/24 useful/useless nets, 1019/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1807/109 useful/useless nets, 910/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1807/0 useful/useless nets, 910/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.205769s wall, 1.388409s user + 0.015600s system = 1.404009s CPU (116.4%)

RUN-1004 : used memory is 509 MB, reserved memory is 536 MB, peak memory is 619 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1844/0 useful/useless nets, 951/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1835/0 useful/useless nets, 942/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1892/0 useful/useless nets, 999/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1892/0 useful/useless nets, 999/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2033/6 useful/useless nets, 1140/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7558, tnet num: 2034, tinst num: 1135, tnode num: 11005, tedge num: 13046.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1928/0 useful/useless nets, 1035/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1695 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1746 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2152 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3532 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3461 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5445 nodes)...
SYN-4004 : #7: Packed 57 SEQ (8240 nodes)...
SYN-4004 : #8: Packed 57 SEQ (5227 nodes)...
SYN-4004 : #9: Packed 57 SEQ (1200 nodes)...
SYN-4004 : #10: Packed 57 SEQ (103 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 129/841 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.357432s wall, 1.762811s user + 0.031200s system = 1.794012s CPU (132.2%)

RUN-1004 : used memory is 509 MB, reserved memory is 536 MB, peak memory is 619 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.811024s wall, 3.354021s user + 0.109201s system = 3.463222s CPU (123.2%)

RUN-1004 : used memory is 509 MB, reserved memory is 536 MB, peak memory is 619 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n330' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n331' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n341' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n342' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n343' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n344' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n345' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n346' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n347' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n348' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n349' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n340' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n350' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n351' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n352' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n353' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n339' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n338' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n337' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n336' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n335' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n334' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n333' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n332' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n354' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n355' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n365' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n366' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n367' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n368' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n369' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n370' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n371' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n372' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n373' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n364' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n374' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n375' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n376' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n377' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n363' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n362' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n361' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n360' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n359' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n358' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n357' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n356' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 623 instances
RUN-1001 : 254 mslices, 255 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1662 nets
RUN-1001 : 957 nets have 2 pins
RUN-1001 : 547 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 621 instances, 509 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6381, tnet num: 1660, tinst num: 621, tnode num: 7959, tedge num: 10368.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1660 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.291082s wall, 0.296402s user + 0.031200s system = 0.327602s CPU (112.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 244322
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1997): len = 164362, overlap = 22.75
PHY-3002 : Step(1998): len = 122631, overlap = 30.75
PHY-3002 : Step(1999): len = 103640, overlap = 34.5
PHY-3002 : Step(2000): len = 90312.1, overlap = 41
PHY-3002 : Step(2001): len = 79573.5, overlap = 48.25
PHY-3002 : Step(2002): len = 71035.6, overlap = 52
PHY-3002 : Step(2003): len = 63598.7, overlap = 55.75
PHY-3002 : Step(2004): len = 56913.1, overlap = 59.75
PHY-3002 : Step(2005): len = 51242.7, overlap = 67
PHY-3002 : Step(2006): len = 48161, overlap = 72.5
PHY-3002 : Step(2007): len = 44426, overlap = 74.5
PHY-3002 : Step(2008): len = 42883.4, overlap = 76
PHY-3002 : Step(2009): len = 40697.3, overlap = 78.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.08591e-06
PHY-3002 : Step(2010): len = 40754.7, overlap = 78.5
PHY-3002 : Step(2011): len = 41233.3, overlap = 78
PHY-3002 : Step(2012): len = 41493.7, overlap = 75.25
PHY-3002 : Step(2013): len = 41445.5, overlap = 74.75
PHY-3002 : Step(2014): len = 42059.6, overlap = 73.5
PHY-3002 : Step(2015): len = 43040.3, overlap = 64.25
PHY-3002 : Step(2016): len = 42571, overlap = 61.75
PHY-3002 : Step(2017): len = 42415.8, overlap = 56
PHY-3002 : Step(2018): len = 42691.4, overlap = 53.5
PHY-3002 : Step(2019): len = 42500.8, overlap = 54.75
PHY-3002 : Step(2020): len = 41775.9, overlap = 55.5
PHY-3002 : Step(2021): len = 41242, overlap = 55.5
PHY-3002 : Step(2022): len = 40965.8, overlap = 55
PHY-3002 : Step(2023): len = 40868.2, overlap = 56.5
PHY-3002 : Step(2024): len = 40424, overlap = 57
PHY-3002 : Step(2025): len = 39423.3, overlap = 59.5
PHY-3002 : Step(2026): len = 39136.6, overlap = 59.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01718e-05
PHY-3002 : Step(2027): len = 40083, overlap = 59.5
PHY-3002 : Step(2028): len = 40175.2, overlap = 59.25
PHY-3002 : Step(2029): len = 40195.9, overlap = 59.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.03436e-05
PHY-3002 : Step(2030): len = 41141.5, overlap = 59.5
PHY-3002 : Step(2031): len = 41535.9, overlap = 59.25
PHY-3002 : Step(2032): len = 42109.2, overlap = 54.5
PHY-3002 : Step(2033): len = 42345.6, overlap = 54
PHY-3002 : Step(2034): len = 42507.1, overlap = 53.25
PHY-3002 : Step(2035): len = 42544.1, overlap = 52.5
PHY-3002 : Step(2036): len = 42375, overlap = 52.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.61653e-05
PHY-3002 : Step(2037): len = 42935.9, overlap = 52.5
PHY-3002 : Step(2038): len = 43179.2, overlap = 52
PHY-3002 : Step(2039): len = 43442.4, overlap = 51.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.55095e-05
PHY-3002 : Step(2040): len = 43600.3, overlap = 50.75
PHY-3002 : Step(2041): len = 43919.3, overlap = 49.75
PHY-3002 : Step(2042): len = 44186.5, overlap = 41.75
PHY-3002 : Step(2043): len = 45244.3, overlap = 39
PHY-3002 : Step(2044): len = 45094, overlap = 39
PHY-3002 : Step(2045): len = 45127.2, overlap = 38
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008658s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.16827e-06
PHY-3002 : Step(2046): len = 49054.1, overlap = 41
PHY-3002 : Step(2047): len = 48721.8, overlap = 41.25
PHY-3002 : Step(2048): len = 47336.2, overlap = 43.75
PHY-3002 : Step(2049): len = 46957.6, overlap = 44.25
PHY-3002 : Step(2050): len = 46540.8, overlap = 44.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.33653e-06
PHY-3002 : Step(2051): len = 46235.2, overlap = 45.75
PHY-3002 : Step(2052): len = 46227.1, overlap = 46
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.66731e-05
PHY-3002 : Step(2053): len = 46395.8, overlap = 46
PHY-3002 : Step(2054): len = 46673.6, overlap = 45.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.9603e-05
PHY-3002 : Step(2055): len = 47120.8, overlap = 45.5
PHY-3002 : Step(2056): len = 49004.2, overlap = 36.5
PHY-3002 : Step(2057): len = 50207.6, overlap = 37.25
PHY-3002 : Step(2058): len = 50073.5, overlap = 36.75
PHY-3002 : Step(2059): len = 50092.6, overlap = 36.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.41922e-05
PHY-3002 : Step(2060): len = 50495.9, overlap = 65
PHY-3002 : Step(2061): len = 51331.3, overlap = 59
PHY-3002 : Step(2062): len = 50935.9, overlap = 58.75
PHY-3002 : Step(2063): len = 50730.1, overlap = 59.75
PHY-3002 : Step(2064): len = 50824.1, overlap = 58.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.83845e-05
PHY-3002 : Step(2065): len = 51350.9, overlap = 55.5
PHY-3002 : Step(2066): len = 52274.5, overlap = 53.5
PHY-3002 : Step(2067): len = 52647.4, overlap = 52.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.67689e-05
PHY-3002 : Step(2068): len = 54275, overlap = 50.25
PHY-3002 : Step(2069): len = 55467, overlap = 49.25
PHY-3002 : Step(2070): len = 55240.2, overlap = 48
PHY-3002 : Step(2071): len = 55169, overlap = 46.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000174121
PHY-3002 : Step(2072): len = 56745.9, overlap = 44.75
PHY-3002 : Step(2073): len = 57891.8, overlap = 42
PHY-3002 : Step(2074): len = 58464.1, overlap = 41.25
PHY-3002 : Step(2075): len = 58093, overlap = 41.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000348241
PHY-3002 : Step(2076): len = 59650, overlap = 39.5
PHY-3002 : Step(2077): len = 60620, overlap = 35.25
PHY-3002 : Step(2078): len = 61103.3, overlap = 33.25
PHY-3002 : Step(2079): len = 61454, overlap = 32.25
PHY-3002 : Step(2080): len = 61485.3, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.182616s wall, 0.078001s user + 0.078001s system = 0.156001s CPU (85.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000389432
PHY-3002 : Step(2081): len = 63656.8, overlap = 12.5
PHY-3002 : Step(2082): len = 63729.8, overlap = 14.5
PHY-3002 : Step(2083): len = 63079.9, overlap = 20.25
PHY-3002 : Step(2084): len = 62458.8, overlap = 26
PHY-3002 : Step(2085): len = 62421.5, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000778865
PHY-3002 : Step(2086): len = 63638.7, overlap = 29
PHY-3002 : Step(2087): len = 63943.7, overlap = 28.5
PHY-3002 : Step(2088): len = 64361.5, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00150635
PHY-3002 : Step(2089): len = 65119.4, overlap = 25.75
PHY-3002 : Step(2090): len = 65550.4, overlap = 25.75
PHY-3002 : Step(2091): len = 66449.9, overlap = 25.75
PHY-3002 : Step(2092): len = 66546.6, overlap = 25.25
PHY-3002 : Step(2093): len = 66491.4, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011376s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (137.1%)

PHY-3001 : Legalized: Len = 67457.9, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 16, deltaY = 9.
PHY-3001 : Final: Len = 68033.9, Over = 0
RUN-1003 : finish command "place" in  5.595895s wall, 6.942044s user + 1.185608s system = 8.127652s CPU (145.2%)

RUN-1004 : used memory is 509 MB, reserved memory is 536 MB, peak memory is 619 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 610 to 454
PHY-1001 : Pin misalignment score is improved from 454 to 446
PHY-1001 : Pin misalignment score is improved from 446 to 443
PHY-1001 : Pin misalignment score is improved from 443 to 443
PHY-1001 : Pin local connectivity score is improved from 134 to 0
PHY-1001 : Pin misalignment score is improved from 513 to 459
PHY-1001 : Pin misalignment score is improved from 459 to 456
PHY-1001 : Pin misalignment score is improved from 456 to 456
PHY-1001 : Pin local connectivity score is improved from 50 to 0
PHY-1001 : End pin swap;  0.543053s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (97.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 623 instances
RUN-1001 : 254 mslices, 255 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1662 nets
RUN-1001 : 957 nets have 2 pins
RUN-1001 : 547 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 80712, over cnt = 295(3%), over = 537, worst = 15
PHY-1002 : len = 82336, over cnt = 186(2%), over = 287, worst = 10
PHY-1002 : len = 83504, over cnt = 167(2%), over = 224, worst = 9
PHY-1002 : len = 87008, over cnt = 39(0%), over = 66, worst = 9
PHY-1002 : len = 88160, over cnt = 22(0%), over = 45, worst = 9
PHY-1002 : len = 88224, over cnt = 19(0%), over = 43, worst = 9
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6381, tnet num: 1660, tinst num: 621, tnode num: 7959, tedge num: 10368.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1660 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.998301s wall, 0.967206s user + 0.015600s system = 0.982806s CPU (98.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.130961s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (107.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 157464, over cnt = 121(0%), over = 121, worst = 1
PHY-1001 : End Routed; 8.332340s wall, 9.157259s user + 0.265202s system = 9.422460s CPU (113.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 155616, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 1; 0.538320s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (89.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 155760, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.103392s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (90.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 155776, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 155776
PHY-1001 : End DR Iter 3; 0.024360s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (64.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.561009s wall, 12.308479s user + 0.358802s system = 12.667281s CPU (109.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.212838s wall, 13.946489s user + 0.374402s system = 14.320892s CPU (108.4%)

RUN-1004 : used memory is 523 MB, reserved memory is 549 MB, peak memory is 619 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  946   out of   4480   21.12%
#reg                  773   out of   4480   17.25%
#le                   994
  #lut only           221   out of    994   22.23%
  #reg only            48   out of    994    4.83%
  #lut&reg            725   out of    994   72.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.299394s wall, 1.372809s user + 0.078001s system = 1.450809s CPU (111.7%)

RUN-1004 : used memory is 523 MB, reserved memory is 549 MB, peak memory is 619 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6381, tnet num: 1660, tinst num: 621, tnode num: 7959, tedge num: 10368.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1660 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.290100s wall, 1.170008s user + 0.046800s system = 1.216808s CPU (94.3%)

RUN-1004 : used memory is 552 MB, reserved memory is 578 MB, peak memory is 619 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 623
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1662, pip num: 14226
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 724 valid insts, and 38676 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  9.058943s wall, 15.943302s user + 0.093601s system = 16.036903s CPU (177.0%)

RUN-1004 : used memory is 553 MB, reserved memory is 578 MB, peak memory is 619 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.350865s wall, 1.310408s user + 0.062400s system = 1.372809s CPU (101.6%)

RUN-1004 : used memory is 631 MB, reserved memory is 656 MB, peak memory is 634 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.552063s wall, 2.308815s user + 0.265202s system = 2.574016s CPU (9.7%)

RUN-1004 : used memory is 633 MB, reserved memory is 658 MB, peak memory is 635 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.865307s wall, 0.343202s user + 0.078001s system = 0.421203s CPU (6.1%)

RUN-1004 : used memory is 626 MB, reserved memory is 651 MB, peak memory is 639 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.532095s wall, 4.430428s user + 0.436803s system = 4.867231s CPU (13.7%)

RUN-1004 : used memory is 615 MB, reserved memory is 640 MB, peak memory is 639 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(240)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(240)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(177)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.107238s wall, 0.982806s user + 0.015600s system = 0.998406s CPU (90.2%)

RUN-1004 : used memory is 531 MB, reserved memory is 550 MB, peak memory is 639 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(177)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(263)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2496/8538 useful/useless nets, 2298/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 227 distributor mux.
SYN-1016 : Merged 531 instances.
SYN-1015 : Optimize round 1, 18178 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2177/644 useful/useless nets, 1979/289 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 365 better
SYN-1014 : Optimize round 3
SYN-1032 : 2174/1 useful/useless nets, 1976/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2174/0 useful/useless nets, 1976/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.963861s wall, 2.059213s user + 0.031200s system = 2.090413s CPU (106.4%)

RUN-1004 : used memory is 533 MB, reserved memory is 551 MB, peak memory is 639 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1299
  #and                393
  #nand                 0
  #or                 228
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 67
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            482

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |700    |597    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 42 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2285/28 useful/useless nets, 2088/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2703/0 useful/useless nets, 2507/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 268 better
SYN-2501 : Optimize round 2
SYN-1032 : 2679/0 useful/useless nets, 2483/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3176/0 useful/useless nets, 2980/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11400, tnet num: 3191, tinst num: 2979, tnode num: 19552, tedge num: 20299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3191 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 580 (3.88), #lev = 7 (3.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 580 (3.87), #lev = 7 (3.52)
SYN-2581 : Mapping with K=5, #lut = 580 (3.87), #lev = 7 (3.52)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1965 instances into 583 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1786/0 useful/useless nets, 1590/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 583 LUT to BLE ...
SYN-4008 : Packed 583 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 108 SEQ (5127 nodes)...
SYN-4004 : #2: Packed 178 SEQ (36265 nodes)...
SYN-4004 : #3: Packed 270 SEQ (30151 nodes)...
SYN-4004 : #4: Packed 289 SEQ (10965 nodes)...
SYN-4004 : #5: Packed 306 SEQ (1514 nodes)...
SYN-4004 : #6: Packed 306 SEQ (179 nodes)...
SYN-4004 : #7: Packed 307 SEQ (65 nodes)...
SYN-4004 : #8: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 3 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 583/904 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  729   out of   4480   16.27%
#reg                  595   out of   4480   13.28%
#le                   729
  #lut only           134   out of    729   18.38%
  #reg only             0   out of    729    0.00%
  #lut&reg            595   out of    729   81.62%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |729   |729   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.792184s wall, 2.714417s user + 0.062400s system = 2.776818s CPU (99.4%)

RUN-1004 : used memory is 537 MB, reserved memory is 554 MB, peak memory is 639 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 43 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1871/24 useful/useless nets, 1004/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1762/109 useful/useless nets, 895/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1762/0 useful/useless nets, 895/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.217133s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (102.5%)

RUN-1004 : used memory is 537 MB, reserved memory is 554 MB, peak memory is 639 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1799/0 useful/useless nets, 936/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1790/0 useful/useless nets, 927/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1847/0 useful/useless nets, 984/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1847/0 useful/useless nets, 984/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1988/6 useful/useless nets, 1125/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7391, tnet num: 1989, tinst num: 1120, tnode num: 10776, tedge num: 12785.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1989 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1883/0 useful/useless nets, 1020/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1748 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2127 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3520 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3495 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5264 nodes)...
SYN-4004 : #7: Packed 57 SEQ (8001 nodes)...
SYN-4004 : #8: Packed 57 SEQ (5095 nodes)...
SYN-4004 : #9: Packed 57 SEQ (1211 nodes)...
SYN-4004 : #10: Packed 57 SEQ (110 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 129/826 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.269878s wall, 1.263608s user + 0.015600s system = 1.279208s CPU (100.7%)

RUN-1004 : used memory is 537 MB, reserved memory is 554 MB, peak memory is 639 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.733503s wall, 2.730018s user + 0.062400s system = 2.792418s CPU (102.2%)

RUN-1004 : used memory is 537 MB, reserved memory is 554 MB, peak memory is 639 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n330' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n331' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n341' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n342' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n343' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n344' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n345' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n346' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n347' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n348' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n349' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n340' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n350' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n351' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n352' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n353' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n339' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n338' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n337' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n336' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n335' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n334' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n333' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n332' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n354' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n355' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n365' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n366' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n367' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n368' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n369' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n370' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n371' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n372' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n373' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n364' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n374' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n375' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n376' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n377' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n363' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n362' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n361' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n360' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n359' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n358' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n357' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n356' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 49 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 608 instances
RUN-1001 : 247 mslices, 247 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1617 nets
RUN-1001 : 917 nets have 2 pins
RUN-1001 : 539 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 606 instances, 494 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6214, tnet num: 1615, tinst num: 606, tnode num: 7730, tedge num: 10107.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.291757s wall, 0.296402s user + 0.046800s system = 0.343202s CPU (117.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 247158
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.867679
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2094): len = 163263, overlap = 22.5
PHY-3002 : Step(2095): len = 123483, overlap = 26.5
PHY-3002 : Step(2096): len = 103901, overlap = 32.25
PHY-3002 : Step(2097): len = 90009.2, overlap = 38.75
PHY-3002 : Step(2098): len = 79129.8, overlap = 48.5
PHY-3002 : Step(2099): len = 70367.9, overlap = 55.25
PHY-3002 : Step(2100): len = 62724.4, overlap = 58
PHY-3002 : Step(2101): len = 55290.6, overlap = 63
PHY-3002 : Step(2102): len = 50193.5, overlap = 66.25
PHY-3002 : Step(2103): len = 46317.7, overlap = 67.75
PHY-3002 : Step(2104): len = 43416.1, overlap = 70
PHY-3002 : Step(2105): len = 41923.9, overlap = 70.25
PHY-3002 : Step(2106): len = 40287.2, overlap = 65.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.00158e-06
PHY-3002 : Step(2107): len = 40024.8, overlap = 65.75
PHY-3002 : Step(2108): len = 40489.9, overlap = 64.75
PHY-3002 : Step(2109): len = 41017.8, overlap = 65
PHY-3002 : Step(2110): len = 40664.3, overlap = 62
PHY-3002 : Step(2111): len = 40254.6, overlap = 60
PHY-3002 : Step(2112): len = 40485.4, overlap = 57
PHY-3002 : Step(2113): len = 41500.4, overlap = 52.25
PHY-3002 : Step(2114): len = 41122.9, overlap = 51.5
PHY-3002 : Step(2115): len = 41655.6, overlap = 50.75
PHY-3002 : Step(2116): len = 42367.9, overlap = 47.5
PHY-3002 : Step(2117): len = 41942.7, overlap = 47
PHY-3002 : Step(2118): len = 41321.6, overlap = 46
PHY-3002 : Step(2119): len = 41332.4, overlap = 44.75
PHY-3002 : Step(2120): len = 40715.4, overlap = 42.5
PHY-3002 : Step(2121): len = 40611.6, overlap = 41.75
PHY-3002 : Step(2122): len = 40578.1, overlap = 40.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.20032e-05
PHY-3002 : Step(2123): len = 40790.8, overlap = 40.75
PHY-3002 : Step(2124): len = 40849.9, overlap = 36.75
PHY-3002 : Step(2125): len = 41108.4, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.40063e-05
PHY-3002 : Step(2126): len = 41527.4, overlap = 37.75
PHY-3002 : Step(2127): len = 42151.9, overlap = 38.25
PHY-3002 : Step(2128): len = 42048.8, overlap = 39
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007960s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (392.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867679
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.03575e-06
PHY-3002 : Step(2129): len = 48263.1, overlap = 40.5
PHY-3002 : Step(2130): len = 47482.4, overlap = 47.25
PHY-3002 : Step(2131): len = 46090.3, overlap = 49.75
PHY-3002 : Step(2132): len = 45607.1, overlap = 52.75
PHY-3002 : Step(2133): len = 44911.3, overlap = 52.75
PHY-3002 : Step(2134): len = 44163.2, overlap = 53.75
PHY-3002 : Step(2135): len = 43871.4, overlap = 53.5
PHY-3002 : Step(2136): len = 43404.6, overlap = 53
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.0715e-06
PHY-3002 : Step(2137): len = 42885.2, overlap = 53
PHY-3002 : Step(2138): len = 42823.6, overlap = 52.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.14299e-06
PHY-3002 : Step(2139): len = 42810.6, overlap = 52.75
PHY-3002 : Step(2140): len = 43192, overlap = 52.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.40319e-05
PHY-3002 : Step(2141): len = 43345.5, overlap = 51.75
PHY-3002 : Step(2142): len = 44494.9, overlap = 50.25
PHY-3002 : Step(2143): len = 46158.5, overlap = 41.25
PHY-3002 : Step(2144): len = 46130.3, overlap = 40.5
PHY-3002 : Step(2145): len = 46466.2, overlap = 44
PHY-3002 : Step(2146): len = 46778.2, overlap = 40.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.80639e-05
PHY-3002 : Step(2147): len = 46709.6, overlap = 40.75
PHY-3002 : Step(2148): len = 46915, overlap = 40.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.22987e-05
PHY-3002 : Step(2149): len = 47244.1, overlap = 41.25
PHY-3002 : Step(2150): len = 48011.2, overlap = 40.75
PHY-3002 : Step(2151): len = 48706.2, overlap = 39
PHY-3002 : Step(2152): len = 50035.3, overlap = 35
PHY-3002 : Step(2153): len = 50865.7, overlap = 31.75
PHY-3002 : Step(2154): len = 50685.9, overlap = 30.75
PHY-3002 : Step(2155): len = 50618, overlap = 32
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.45974e-05
PHY-3002 : Step(2156): len = 50200.4, overlap = 32.75
PHY-3002 : Step(2157): len = 50367.4, overlap = 31
PHY-3002 : Step(2158): len = 50609.2, overlap = 29
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000169195
PHY-3002 : Step(2159): len = 50752.6, overlap = 29
PHY-3002 : Step(2160): len = 51507, overlap = 25
PHY-3002 : Step(2161): len = 51696.7, overlap = 25.25
PHY-3002 : Step(2162): len = 51224.8, overlap = 24.5
PHY-3002 : Step(2163): len = 50885.5, overlap = 24
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.867679
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40326e-05
PHY-3002 : Step(2164): len = 51753.3, overlap = 58
PHY-3002 : Step(2165): len = 52726.4, overlap = 50.75
PHY-3002 : Step(2166): len = 51794.4, overlap = 52
PHY-3002 : Step(2167): len = 51263.4, overlap = 50.75
PHY-3002 : Step(2168): len = 50831.7, overlap = 50.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80653e-05
PHY-3002 : Step(2169): len = 51871.5, overlap = 48
PHY-3002 : Step(2170): len = 52803.6, overlap = 45.75
PHY-3002 : Step(2171): len = 52920.3, overlap = 46
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000136131
PHY-3002 : Step(2172): len = 54428.9, overlap = 41.25
PHY-3002 : Step(2173): len = 55521.6, overlap = 40.5
PHY-3002 : Step(2174): len = 55627.8, overlap = 39.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000272261
PHY-3002 : Step(2175): len = 57185.6, overlap = 40.25
PHY-3002 : Step(2176): len = 58177.2, overlap = 37
PHY-3002 : Step(2177): len = 58307.5, overlap = 36.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.186544s wall, 0.124801s user + 0.046800s system = 0.171601s CPU (92.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 26%, beta_incr = 0.867679
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000350593
PHY-3002 : Step(2178): len = 59732.1, overlap = 14.25
PHY-3002 : Step(2179): len = 59642.9, overlap = 18.5
PHY-3002 : Step(2180): len = 59083.9, overlap = 21.75
PHY-3002 : Step(2181): len = 58623.8, overlap = 24.5
PHY-3002 : Step(2182): len = 58610.7, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000687087
PHY-3002 : Step(2183): len = 59824.2, overlap = 23
PHY-3002 : Step(2184): len = 60114.5, overlap = 21.25
PHY-3002 : Step(2185): len = 60362.1, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00137417
PHY-3002 : Step(2186): len = 61253.9, overlap = 21
PHY-3002 : Step(2187): len = 61624.8, overlap = 20.75
PHY-3002 : Step(2188): len = 61945.7, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011000s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (141.8%)

PHY-3001 : Legalized: Len = 62917.1, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 15, deltaY = 9.
PHY-3001 : Final: Len = 63377.1, Over = 0
RUN-1003 : finish command "place" in  5.470955s wall, 6.770443s user + 1.201208s system = 7.971651s CPU (145.7%)

RUN-1004 : used memory is 537 MB, reserved memory is 554 MB, peak memory is 639 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 608 to 457
PHY-1001 : Pin misalignment score is improved from 457 to 443
PHY-1001 : Pin misalignment score is improved from 443 to 443
PHY-1001 : Pin local connectivity score is improved from 128 to 0
PHY-1001 : Pin misalignment score is improved from 513 to 458
PHY-1001 : Pin misalignment score is improved from 458 to 457
PHY-1001 : Pin misalignment score is improved from 457 to 456
PHY-1001 : Pin misalignment score is improved from 456 to 456
PHY-1001 : Pin local connectivity score is improved from 52 to 0
PHY-1001 : End pin swap;  0.612156s wall, 0.608404s user + 0.015600s system = 0.624004s CPU (101.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 608 instances
RUN-1001 : 247 mslices, 247 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1617 nets
RUN-1001 : 917 nets have 2 pins
RUN-1001 : 539 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 75104, over cnt = 280(3%), over = 524, worst = 17
PHY-1002 : len = 76424, over cnt = 166(2%), over = 268, worst = 10
PHY-1002 : len = 77200, over cnt = 143(1%), over = 196, worst = 6
PHY-1002 : len = 79896, over cnt = 44(0%), over = 62, worst = 5
PHY-1002 : len = 80824, over cnt = 28(0%), over = 42, worst = 4
PHY-1002 : len = 81184, over cnt = 25(0%), over = 37, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6214, tnet num: 1615, tinst num: 606, tnode num: 7730, tedge num: 10107.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.119718s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (92.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.165324s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (94.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 144872, over cnt = 90(0%), over = 92, worst = 2
PHY-1001 : End Routed; 7.111607s wall, 8.190053s user + 0.187201s system = 8.377254s CPU (117.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 143840, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 1; 0.158302s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (98.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 144032, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.047594s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (98.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 144056, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 144056
PHY-1001 : End DR Iter 3; 0.025365s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (61.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.972677s wall, 11.185272s user + 0.265202s system = 11.450473s CPU (114.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.825016s wall, 12.963683s user + 0.296402s system = 13.260085s CPU (112.1%)

RUN-1004 : used memory is 547 MB, reserved memory is 564 MB, peak memory is 639 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  934   out of   4480   20.85%
#reg                  741   out of   4480   16.54%
#le                   968
  #lut only           227   out of    968   23.45%
  #reg only            34   out of    968    3.51%
  #lut&reg            707   out of    968   73.04%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.253171s wall, 1.497610s user + 0.062400s system = 1.560010s CPU (124.5%)

RUN-1004 : used memory is 547 MB, reserved memory is 564 MB, peak memory is 639 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6214, tnet num: 1615, tinst num: 606, tnode num: 7730, tedge num: 10107.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.374429s wall, 1.326008s user + 0.062400s system = 1.388409s CPU (101.0%)

RUN-1004 : used memory is 576 MB, reserved memory is 594 MB, peak memory is 639 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 608
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1617, pip num: 13709
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 763 valid insts, and 37606 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.448972s wall, 13.494086s user + 0.234002s system = 13.728088s CPU (184.3%)

RUN-1004 : used memory is 577 MB, reserved memory is 594 MB, peak memory is 639 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.358258s wall, 1.341609s user + 0.031200s system = 1.372809s CPU (101.1%)

RUN-1004 : used memory is 641 MB, reserved memory is 656 MB, peak memory is 644 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.608065s wall, 2.168414s user + 0.265202s system = 2.433616s CPU (9.1%)

RUN-1004 : used memory is 643 MB, reserved memory is 657 MB, peak memory is 645 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.872129s wall, 0.436803s user + 0.171601s system = 0.608404s CPU (8.9%)

RUN-1004 : used memory is 631 MB, reserved memory is 646 MB, peak memory is 645 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.607118s wall, 4.414828s user + 0.514803s system = 4.929632s CPU (13.8%)

RUN-1004 : used memory is 621 MB, reserved memory is 635 MB, peak memory is 645 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(241)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(241)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'N[7]' does not have a driver in CPLD_SOC_AHB_TOP.v(112)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(178)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FO[0]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[8]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FO[1]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[9]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FO[2]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[10]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FO[3]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[11]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FO[4]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[12]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FO[5]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[13]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FO[6]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[14]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FO[7]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[15]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FS[0]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[16]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FS[1]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[17]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FS[2]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[18]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FS[3]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[19]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FS[4]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[20]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FS[5]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[21]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FS[6]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[22]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "FS[7]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[23]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "MA[0]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[16]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "MA[1]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[17]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "MA[2]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[18]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "MA[3]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[19]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "MA[4]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[20]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "MA[5]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[21]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "MA[6]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[22]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "MA[7]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[23]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "NPulse[0]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[0]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "NPulse[1]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[1]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "NPulse[2]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[2]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "NPulse[3]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[3]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "NPulse[4]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[4]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "NPulse[5]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[5]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "NPulse[6]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[6]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "NPulse[7]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[7]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "N[0]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[24]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "N[1]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[25]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "N[2]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[26]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "N[3]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[27]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "N[4]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[28]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "N[5]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[29]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "N[6]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[30]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "N[7]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i4[31]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "Stop[0]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[0]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "Stop[1]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[1]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "Stop[2]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[2]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "Stop[3]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[3]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "Stop[4]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[4]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "Stop[5]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[5]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "Stop[6]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[6]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "Stop[7]" in CPLD_SOC_AHB_TOP.v(112)
SYN-5014 WARNING: the net's pin: pin "i3[7]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(178)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(264)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 10 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1713/318 useful/useless nets, 1540/202 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 94 distributor mux.
SYN-1016 : Merged 241 instances.
SYN-1015 : Optimize round 1, 1059 better
SYN-1014 : Optimize round 2
SYN-1032 : 1444/451 useful/useless nets, 1271/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 156 better
SYN-1014 : Optimize round 3
SYN-1032 : 1417/1 useful/useless nets, 1244/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 13 better
SYN-1014 : Optimize round 4
SYN-1032 : 1416/0 useful/useless nets, 1244/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates          677
  #and                128
  #nand                 0
  #or                  73
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 49
  #bufif1               0
  #MX21                 4
  #FADD                 0
  #DFF                423
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              13
#MACRO_MUX            390

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |254    |423    |17     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 44 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 100 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1527/28 useful/useless nets, 1356/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1839/0 useful/useless nets, 1668/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 163 better
SYN-2501 : Optimize round 2
SYN-1032 : 1838/0 useful/useless nets, 1667/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 1944/0 useful/useless nets, 1773/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6906, tnet num: 1962, tinst num: 1776, tnode num: 12814, tedge num: 12689.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1962 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 425 (3.90), #lev = 7 (3.45)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 425 (3.90), #lev = 7 (3.45)
SYN-2581 : Mapping with K=5, #lut = 425 (3.90), #lev = 7 (3.45)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 978 instances into 425 LUTs, name keeping = 62%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1387/0 useful/useless nets, 1216/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 423 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 50 adder to BLE ...
SYN-4008 : Packed 50 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 425 LUT to BLE ...
SYN-4008 : Packed 425 LUT and 236 SEQ to BLE.
SYN-4003 : Packing 187 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (187 nodes)...
SYN-4004 : #1: Packed 59 SEQ (3730 nodes)...
SYN-4004 : #2: Packed 103 SEQ (28518 nodes)...
SYN-4004 : #3: Packed 167 SEQ (21096 nodes)...
SYN-4004 : #4: Packed 178 SEQ (2284 nodes)...
SYN-4004 : #5: Packed 185 SEQ (74 nodes)...
SYN-4004 : #6: Packed 185 SEQ (0 nodes)...
SYN-4005 : Packed 185 SEQ with LUT/SLICE
SYN-4006 : 9 single LUT's are left
SYN-4006 : 187 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 427/729 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  511   out of   4480   11.41%
#reg                  423   out of   4480    9.44%
#le                   513
  #lut only            90   out of    513   17.54%
  #reg only             2   out of    513    0.39%
  #lut&reg            421   out of    513   82.07%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  100   out of    202   49.50%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |513   |511   |423   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  1.923482s wall, 1.872012s user + 0.046800s system = 1.918812s CPU (99.8%)

RUN-1004 : used memory is 534 MB, reserved memory is 551 MB, peak memory is 645 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 45 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1548/24 useful/useless nets, 892/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1439/109 useful/useless nets, 783/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1439/0 useful/useless nets, 783/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1476/0 useful/useless nets, 824/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1467/0 useful/useless nets, 815/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1524/0 useful/useless nets, 872/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1524/0 useful/useless nets, 872/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 1665/6 useful/useless nets, 1013/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 5986, tnet num: 1665, tinst num: 1008, tnode num: 8993, tedge num: 10462.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1665 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1560/0 useful/useless nets, 908/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 28 SEQ (1075 nodes)...
SYN-4004 : #2: Packed 46 SEQ (1641 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2177 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3034 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3333 nodes)...
SYN-4004 : #6: Packed 57 SEQ (4483 nodes)...
SYN-4004 : #7: Packed 59 SEQ (6059 nodes)...
SYN-4004 : #8: Packed 59 SEQ (4306 nodes)...
SYN-4004 : #9: Packed 59 SEQ (1454 nodes)...
SYN-4004 : #10: Packed 59 SEQ (204 nodes)...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 127/712 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.138221s wall, 1.154407s user + 0.031200s system = 1.185608s CPU (104.2%)

RUN-1004 : used memory is 534 MB, reserved memory is 551 MB, peak memory is 645 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.813843s wall, 1.903212s user + 0.046800s system = 1.950012s CPU (107.5%)

RUN-1004 : used memory is 534 MB, reserved memory is 551 MB, peak memory is 645 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n184' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n185' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n195' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n196' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n197' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n198' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n199' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n200' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n201' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n202' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n203' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n194' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n204' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n205' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n206' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n207' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n193' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n192' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n191' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n190' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n189' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n188' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n187' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n186' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n208' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n209' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n219' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n220' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n221' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n222' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n223' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n224' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n225' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n226' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n227' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n218' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n228' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n229' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n230' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n231' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n217' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n216' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n215' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n214' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n213' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n212' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n211' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n210' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 494 instances
RUN-1001 : 191 mslices, 192 lslices, 100 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1292 nets
RUN-1001 : 719 nets have 2 pins
RUN-1001 : 456 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 492 instances, 383 slices, 12 macros(95 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4807, tnet num: 1290, tinst num: 492, tnode num: 5945, tedge num: 7782.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.243399s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (89.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 203736
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 17%, beta_incr = 0.897411
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2189): len = 131045, overlap = 23
PHY-3002 : Step(2190): len = 98976.9, overlap = 27.75
PHY-3002 : Step(2191): len = 82246.1, overlap = 30.5
PHY-3002 : Step(2192): len = 70547.2, overlap = 34.25
PHY-3002 : Step(2193): len = 61290.4, overlap = 38.25
PHY-3002 : Step(2194): len = 54544.7, overlap = 45.25
PHY-3002 : Step(2195): len = 47781.3, overlap = 50.75
PHY-3002 : Step(2196): len = 43688.9, overlap = 52.75
PHY-3002 : Step(2197): len = 39866.4, overlap = 54.75
PHY-3002 : Step(2198): len = 37426.4, overlap = 56.75
PHY-3002 : Step(2199): len = 36212.6, overlap = 58
PHY-3002 : Step(2200): len = 33966.4, overlap = 59.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.43919e-06
PHY-3002 : Step(2201): len = 33988.8, overlap = 59.25
PHY-3002 : Step(2202): len = 33612.5, overlap = 60
PHY-3002 : Step(2203): len = 33603.4, overlap = 58.5
PHY-3002 : Step(2204): len = 33250.5, overlap = 57.75
PHY-3002 : Step(2205): len = 32936.9, overlap = 56.5
PHY-3002 : Step(2206): len = 33364, overlap = 57.25
PHY-3002 : Step(2207): len = 33749.1, overlap = 58.75
PHY-3002 : Step(2208): len = 32981.9, overlap = 59
PHY-3002 : Step(2209): len = 33542.5, overlap = 54
PHY-3002 : Step(2210): len = 33914.1, overlap = 53
PHY-3002 : Step(2211): len = 33884.2, overlap = 51.5
PHY-3002 : Step(2212): len = 33407.6, overlap = 48
PHY-3002 : Step(2213): len = 33235, overlap = 50
PHY-3002 : Step(2214): len = 33298.8, overlap = 49
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.28784e-05
PHY-3002 : Step(2215): len = 33855.4, overlap = 44.5
PHY-3002 : Step(2216): len = 33993.4, overlap = 44.5
PHY-3002 : Step(2217): len = 34135.6, overlap = 44.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.42519e-05
PHY-3002 : Step(2218): len = 34373.5, overlap = 44.75
PHY-3002 : Step(2219): len = 34836.6, overlap = 43.25
PHY-3002 : Step(2220): len = 35358.8, overlap = 38.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007413s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.897411
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.25103e-06
PHY-3002 : Step(2221): len = 41564, overlap = 33.25
PHY-3002 : Step(2222): len = 41575.7, overlap = 36.25
PHY-3002 : Step(2223): len = 40679.4, overlap = 36.5
PHY-3002 : Step(2224): len = 40282.7, overlap = 36.75
PHY-3002 : Step(2225): len = 40146.8, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.50205e-06
PHY-3002 : Step(2226): len = 39986.1, overlap = 38
PHY-3002 : Step(2227): len = 40020.4, overlap = 38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.00411e-06
PHY-3002 : Step(2228): len = 39937.5, overlap = 37.75
PHY-3002 : Step(2229): len = 40041.7, overlap = 38.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.80082e-05
PHY-3002 : Step(2230): len = 40161.6, overlap = 39
PHY-3002 : Step(2231): len = 40512.4, overlap = 38.5
PHY-3002 : Step(2232): len = 41516.8, overlap = 33.75
PHY-3002 : Step(2233): len = 41883.4, overlap = 30.75
PHY-3002 : Step(2234): len = 42091.6, overlap = 31
PHY-3002 : Step(2235): len = 42510, overlap = 30.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.60164e-05
PHY-3002 : Step(2236): len = 42216.5, overlap = 30.75
PHY-3002 : Step(2237): len = 42521.5, overlap = 29.75
PHY-3002 : Step(2238): len = 42910.8, overlap = 30.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.897411
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.87275e-05
PHY-3002 : Step(2239): len = 42670.9, overlap = 58.75
PHY-3002 : Step(2240): len = 43088, overlap = 56.5
PHY-3002 : Step(2241): len = 43355.8, overlap = 49.5
PHY-3002 : Step(2242): len = 43231.6, overlap = 47.25
PHY-3002 : Step(2243): len = 43088.9, overlap = 47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.74549e-05
PHY-3002 : Step(2244): len = 43108, overlap = 46.75
PHY-3002 : Step(2245): len = 43440.3, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.49098e-05
PHY-3002 : Step(2246): len = 44546.9, overlap = 43.25
PHY-3002 : Step(2247): len = 45510.7, overlap = 41.5
PHY-3002 : Step(2248): len = 45266.9, overlap = 41.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00014982
PHY-3002 : Step(2249): len = 47067.7, overlap = 39.5
PHY-3002 : Step(2250): len = 48370.9, overlap = 36.75
PHY-3002 : Step(2251): len = 47976.3, overlap = 37.75
PHY-3002 : Step(2252): len = 47923.9, overlap = 38.25
PHY-3002 : Step(2253): len = 48185.3, overlap = 36.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000290396
PHY-3002 : Step(2254): len = 49569.1, overlap = 35.75
PHY-3002 : Step(2255): len = 50002.1, overlap = 35.25
PHY-3002 : Step(2256): len = 50497.4, overlap = 35.25
PHY-3002 : Step(2257): len = 51006.6, overlap = 35.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.097083s wall, 0.078001s user + 0.046800s system = 0.124801s CPU (128.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.897411
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000622487
PHY-3002 : Step(2258): len = 55665.5, overlap = 13.5
PHY-3002 : Step(2259): len = 55176.8, overlap = 18.5
PHY-3002 : Step(2260): len = 54346.7, overlap = 23
PHY-3002 : Step(2261): len = 53932.8, overlap = 27
PHY-3002 : Step(2262): len = 53846.5, overlap = 25.5
PHY-3002 : Step(2263): len = 53727.9, overlap = 26.5
PHY-3002 : Step(2264): len = 53673.3, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00124497
PHY-3002 : Step(2265): len = 54319.7, overlap = 26.75
PHY-3002 : Step(2266): len = 54508.5, overlap = 28.25
PHY-3002 : Step(2267): len = 54941.5, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00248995
PHY-3002 : Step(2268): len = 55351.2, overlap = 27.25
PHY-3002 : Step(2269): len = 55676.7, overlap = 24.25
PHY-3002 : Step(2270): len = 56018.5, overlap = 24.75
PHY-3002 : Step(2271): len = 56154.8, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012397s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (125.8%)

PHY-3001 : Legalized: Len = 57169.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 18, deltaY = 5.
PHY-3001 : Final: Len = 57505.8, Over = 0
RUN-1003 : finish command "place" in  4.283138s wall, 5.382034s user + 0.670804s system = 6.052839s CPU (141.3%)

RUN-1004 : used memory is 534 MB, reserved memory is 551 MB, peak memory is 645 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 461 to 336
PHY-1001 : Pin misalignment score is improved from 336 to 334
PHY-1001 : Pin misalignment score is improved from 334 to 334
PHY-1001 : Pin local connectivity score is improved from 93 to 0
PHY-1001 : Pin misalignment score is improved from 402 to 349
PHY-1001 : Pin misalignment score is improved from 349 to 346
PHY-1001 : Pin misalignment score is improved from 346 to 346
PHY-1001 : Pin local connectivity score is improved from 54 to 0
PHY-1001 : End pin swap;  0.373035s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (100.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 494 instances
RUN-1001 : 191 mslices, 192 lslices, 100 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1292 nets
RUN-1001 : 719 nets have 2 pins
RUN-1001 : 456 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 66160, over cnt = 215(2%), over = 503, worst = 14
PHY-1002 : len = 67696, over cnt = 166(2%), over = 316, worst = 8
PHY-1002 : len = 68856, over cnt = 149(1%), over = 220, worst = 7
PHY-1002 : len = 72232, over cnt = 60(0%), over = 75, worst = 4
PHY-1002 : len = 73568, over cnt = 30(0%), over = 42, worst = 4
PHY-1002 : len = 73776, over cnt = 27(0%), over = 37, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4807, tnet num: 1290, tinst num: 492, tnode num: 5945, tedge num: 7782.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 7 out of 1292 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  0.968780s wall, 0.936006s user + 0.015600s system = 0.951606s CPU (98.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.061348s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (101.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 119176, over cnt = 78(0%), over = 78, worst = 1
PHY-1001 : End Routed; 6.680149s wall, 7.035645s user + 0.202801s system = 7.238446s CPU (108.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 118064, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.147670s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (84.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 118008, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.042801s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (109.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 118096, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.034943s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (89.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 118152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 118152
PHY-1001 : End DR Iter 4; 0.022442s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (69.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.067376s wall, 9.297660s user + 0.234002s system = 9.531661s CPU (105.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.519272s wall, 10.717269s user + 0.249602s system = 10.966870s CPU (104.3%)

RUN-1004 : used memory is 549 MB, reserved memory is 565 MB, peak memory is 645 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  716   out of   4480   15.98%
#reg                  569   out of   4480   12.70%
#le                   751
  #lut only           182   out of    751   24.23%
  #reg only            35   out of    751    4.66%
  #lut&reg            534   out of    751   71.11%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  100   out of    202   49.50%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4807, tnet num: 1290, tinst num: 492, tnode num: 5945, tedge num: 7782.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.025138s wall, 0.998406s user + 0.015600s system = 1.014007s CPU (98.9%)

RUN-1004 : used memory is 578 MB, reserved memory is 595 MB, peak memory is 645 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 494
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1292, pip num: 10793
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 694 valid insts, and 29402 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  6.820278s wall, 12.027677s user + 0.046800s system = 12.074477s CPU (177.0%)

RUN-1004 : used memory is 579 MB, reserved memory is 595 MB, peak memory is 645 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.387589s wall, 1.326008s user + 0.046800s system = 1.372809s CPU (98.9%)

RUN-1004 : used memory is 629 MB, reserved memory is 643 MB, peak memory is 645 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.732238s wall, 2.262014s user + 0.358802s system = 2.620817s CPU (9.8%)

RUN-1004 : used memory is 630 MB, reserved memory is 645 MB, peak memory is 645 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.877050s wall, 0.514803s user + 0.124801s system = 0.639604s CPU (9.3%)

RUN-1004 : used memory is 626 MB, reserved memory is 640 MB, peak memory is 645 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.762616s wall, 4.633230s user + 0.577204s system = 5.210433s CPU (14.6%)

RUN-1004 : used memory is 615 MB, reserved memory is 630 MB, peak memory is 645 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(181)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.079713s wall, 0.858005s user + 0.046800s system = 0.904806s CPU (83.8%)

RUN-1004 : used memory is 540 MB, reserved memory is 542 MB, peak memory is 645 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2649/8538 useful/useless nets, 2451/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 275 distributor mux.
SYN-1016 : Merged 624 instances.
SYN-1015 : Optimize round 1, 18349 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2255/674 useful/useless nets, 2057/337 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 2252/1 useful/useless nets, 2054/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2252/0 useful/useless nets, 2054/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.944118s wall, 1.918812s user + 0.031200s system = 1.950012s CPU (100.3%)

RUN-1004 : used memory is 540 MB, reserved memory is 542 MB, peak memory is 645 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1365
  #and                394
  #nand                 0
  #or                 260
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                629
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            494

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |734    |629    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 46 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2365/28 useful/useless nets, 2168/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2783/0 useful/useless nets, 2587/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 268 better
SYN-2501 : Optimize round 2
SYN-1032 : 2759/0 useful/useless nets, 2563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3256/0 useful/useless nets, 3060/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11745, tnet num: 3271, tinst num: 3059, tnode num: 20331, tedge num: 21033.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 597 (3.89), #lev = 7 (3.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 597 (3.88), #lev = 7 (3.52)
SYN-2581 : Mapping with K=5, #lut = 597 (3.88), #lev = 7 (3.52)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2011 instances into 599 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1836/0 useful/useless nets, 1640/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 629 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 599 LUT to BLE ...
SYN-4008 : Packed 599 LUT and 290 SEQ to BLE.
SYN-4003 : Packing 339 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (339 nodes)...
SYN-4004 : #1: Packed 117 SEQ (6518 nodes)...
SYN-4004 : #2: Packed 192 SEQ (45564 nodes)...
SYN-4004 : #3: Packed 279 SEQ (37714 nodes)...
SYN-4004 : #4: Packed 305 SEQ (15455 nodes)...
SYN-4004 : #5: Packed 324 SEQ (4626 nodes)...
SYN-4004 : #6: Packed 324 SEQ (965 nodes)...
SYN-4004 : #7: Packed 324 SEQ (865 nodes)...
SYN-4004 : #8: Packed 325 SEQ (611 nodes)...
SYN-4004 : #9: Packed 325 SEQ (122 nodes)...
SYN-4004 : #10: Packed 325 SEQ (7 nodes)...
SYN-4005 : Packed 325 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 339 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 613/934 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  742   out of   4480   16.56%
#reg                  629   out of   4480   14.04%
#le                   756
  #lut only           127   out of    756   16.80%
  #reg only            14   out of    756    1.85%
  #lut&reg            615   out of    756   81.35%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |756   |742   |629   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.975808s wall, 2.932819s user + 0.000000s system = 2.932819s CPU (98.6%)

RUN-1004 : used memory is 544 MB, reserved memory is 545 MB, peak memory is 645 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 47 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1919/24 useful/useless nets, 1019/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1810/109 useful/useless nets, 910/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1810/0 useful/useless nets, 910/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.210968s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (99.2%)

RUN-1004 : used memory is 544 MB, reserved memory is 545 MB, peak memory is 645 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1847/0 useful/useless nets, 951/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1838/0 useful/useless nets, 942/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1895/0 useful/useless nets, 999/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1895/0 useful/useless nets, 999/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2036/6 useful/useless nets, 1140/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7554, tnet num: 2037, tinst num: 1135, tnode num: 10995, tedge num: 13034.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1931/0 useful/useless nets, 1035/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2173 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3557 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3506 nodes)...
SYN-4004 : #6: Packed 57 SEQ (6096 nodes)...
SYN-4004 : #7: Packed 57 SEQ (8572 nodes)...
SYN-4004 : #8: Packed 57 SEQ (4517 nodes)...
SYN-4004 : #9: Packed 57 SEQ (911 nodes)...
SYN-4004 : #10: Packed 57 SEQ (73 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 129/841 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.236802s wall, 1.216808s user + 0.046800s system = 1.263608s CPU (102.2%)

RUN-1004 : used memory is 545 MB, reserved memory is 546 MB, peak memory is 645 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.685735s wall, 2.620817s user + 0.093601s system = 2.714417s CPU (101.1%)

RUN-1004 : used memory is 545 MB, reserved memory is 546 MB, peak memory is 645 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n377' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n378' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n388' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n389' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n390' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n391' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n392' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n393' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n394' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n395' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n396' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n387' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n397' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n398' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n399' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n400' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n386' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n385' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n384' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n383' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n382' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n381' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n380' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n379' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n401' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n402' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n412' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n413' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n414' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n415' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n416' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n417' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n418' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n419' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n420' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n411' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n421' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n422' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n423' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n424' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n410' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n409' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n408' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n407' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n406' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n405' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n404' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n403' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 623 instances
RUN-1001 : 254 mslices, 255 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1665 nets
RUN-1001 : 956 nets have 2 pins
RUN-1001 : 554 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 621 instances, 509 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6377, tnet num: 1663, tinst num: 621, tnode num: 7949, tedge num: 10356.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.278061s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (112.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 254590
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2272): len = 169446, overlap = 22.75
PHY-3002 : Step(2273): len = 130412, overlap = 27.75
PHY-3002 : Step(2274): len = 111134, overlap = 33.25
PHY-3002 : Step(2275): len = 97233.2, overlap = 43.75
PHY-3002 : Step(2276): len = 85976.5, overlap = 51.5
PHY-3002 : Step(2277): len = 75916.9, overlap = 56.5
PHY-3002 : Step(2278): len = 67639.7, overlap = 62.75
PHY-3002 : Step(2279): len = 60317.9, overlap = 65.75
PHY-3002 : Step(2280): len = 53816.7, overlap = 70.75
PHY-3002 : Step(2281): len = 49028, overlap = 75.75
PHY-3002 : Step(2282): len = 45404.9, overlap = 79
PHY-3002 : Step(2283): len = 42476.3, overlap = 80.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.20724e-06
PHY-3002 : Step(2284): len = 42362.7, overlap = 80.5
PHY-3002 : Step(2285): len = 42588.1, overlap = 80.25
PHY-3002 : Step(2286): len = 43190.9, overlap = 74
PHY-3002 : Step(2287): len = 42925.8, overlap = 70.25
PHY-3002 : Step(2288): len = 42149, overlap = 69
PHY-3002 : Step(2289): len = 42318, overlap = 67.5
PHY-3002 : Step(2290): len = 42961.5, overlap = 64.5
PHY-3002 : Step(2291): len = 43492.1, overlap = 62.75
PHY-3002 : Step(2292): len = 42915.7, overlap = 62.5
PHY-3002 : Step(2293): len = 42713.8, overlap = 57
PHY-3002 : Step(2294): len = 42631.7, overlap = 53.5
PHY-3002 : Step(2295): len = 41648.6, overlap = 52.5
PHY-3002 : Step(2296): len = 41531.5, overlap = 49.25
PHY-3002 : Step(2297): len = 41663.7, overlap = 48
PHY-3002 : Step(2298): len = 41046.7, overlap = 49.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04145e-05
PHY-3002 : Step(2299): len = 41392.7, overlap = 48
PHY-3002 : Step(2300): len = 41889.3, overlap = 46.5
PHY-3002 : Step(2301): len = 42125.8, overlap = 46.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.0829e-05
PHY-3002 : Step(2302): len = 42340.9, overlap = 47
PHY-3002 : Step(2303): len = 43455.9, overlap = 46.5
PHY-3002 : Step(2304): len = 43819.9, overlap = 37.5
PHY-3002 : Step(2305): len = 43569.3, overlap = 38.75
PHY-3002 : Step(2306): len = 43891.3, overlap = 39.5
PHY-3002 : Step(2307): len = 44662.2, overlap = 39
PHY-3002 : Step(2308): len = 44283, overlap = 37.75
PHY-3002 : Step(2309): len = 44656, overlap = 36.25
PHY-3002 : Step(2310): len = 44797.1, overlap = 37.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.11423e-05
PHY-3002 : Step(2311): len = 45301.4, overlap = 37.75
PHY-3002 : Step(2312): len = 45498.7, overlap = 38.75
PHY-3002 : Step(2313): len = 45811.7, overlap = 39
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.99907e-05
PHY-3002 : Step(2314): len = 46139, overlap = 39.25
PHY-3002 : Step(2315): len = 46376.9, overlap = 39
PHY-3002 : Step(2316): len = 46681.1, overlap = 43.75
PHY-3002 : Step(2317): len = 47045.8, overlap = 43.75
PHY-3002 : Step(2318): len = 47175.7, overlap = 40
PHY-3002 : Step(2319): len = 47093.9, overlap = 44
PHY-3002 : Step(2320): len = 47419.4, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.2034e-06
PHY-3002 : Step(2321): len = 51821.2, overlap = 41.5
PHY-3002 : Step(2322): len = 51478.6, overlap = 40.5
PHY-3002 : Step(2323): len = 50242.6, overlap = 41
PHY-3002 : Step(2324): len = 49598.2, overlap = 42.25
PHY-3002 : Step(2325): len = 49448.7, overlap = 40.5
PHY-3002 : Step(2326): len = 49090.4, overlap = 40.75
PHY-3002 : Step(2327): len = 48483, overlap = 41.25
PHY-3002 : Step(2328): len = 47722.3, overlap = 43
PHY-3002 : Step(2329): len = 47065.2, overlap = 42.75
PHY-3002 : Step(2330): len = 46512.6, overlap = 41.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.4068e-06
PHY-3002 : Step(2331): len = 46426.9, overlap = 43
PHY-3002 : Step(2332): len = 46426.9, overlap = 43
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.56164e-05
PHY-3002 : Step(2333): len = 46748.8, overlap = 44
PHY-3002 : Step(2334): len = 47319.5, overlap = 44
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66566e-05
PHY-3002 : Step(2335): len = 47253.4, overlap = 71.5
PHY-3002 : Step(2336): len = 48254.1, overlap = 68.25
PHY-3002 : Step(2337): len = 49542.3, overlap = 64.75
PHY-3002 : Step(2338): len = 49335.8, overlap = 65.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.33132e-05
PHY-3002 : Step(2339): len = 50076.2, overlap = 64
PHY-3002 : Step(2340): len = 50808.9, overlap = 61
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.66264e-05
PHY-3002 : Step(2341): len = 51851.5, overlap = 58
PHY-3002 : Step(2342): len = 53447.8, overlap = 53
PHY-3002 : Step(2343): len = 53828.8, overlap = 51.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000133253
PHY-3002 : Step(2344): len = 55795.7, overlap = 48.25
PHY-3002 : Step(2345): len = 57775.2, overlap = 47
PHY-3002 : Step(2346): len = 57693.5, overlap = 44.5
PHY-3002 : Step(2347): len = 57676.2, overlap = 45.5
PHY-3002 : Step(2348): len = 57977.1, overlap = 46.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000266153
PHY-3002 : Step(2349): len = 59753.2, overlap = 41.5
PHY-3002 : Step(2350): len = 60544.1, overlap = 40.75
PHY-3002 : Step(2351): len = 61256, overlap = 38.75
PHY-3002 : Step(2352): len = 61822.6, overlap = 38
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000532305
PHY-3002 : Step(2353): len = 63324.1, overlap = 37.5
PHY-3002 : Step(2354): len = 64319.1, overlap = 36.25
PHY-3002 : Step(2355): len = 65559.8, overlap = 36
PHY-3002 : Step(2356): len = 65794.9, overlap = 37.5
PHY-3002 : Step(2357): len = 65598.4, overlap = 36.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.221743s wall, 0.171601s user + 0.062400s system = 0.234002s CPU (105.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000389809
PHY-3002 : Step(2358): len = 66966, overlap = 18.5
PHY-3002 : Step(2359): len = 66651.7, overlap = 24.25
PHY-3002 : Step(2360): len = 65675.6, overlap = 29
PHY-3002 : Step(2361): len = 64948.2, overlap = 34.25
PHY-3002 : Step(2362): len = 64488.5, overlap = 37
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000771153
PHY-3002 : Step(2363): len = 65660.6, overlap = 33.75
PHY-3002 : Step(2364): len = 65964.8, overlap = 35.25
PHY-3002 : Step(2365): len = 66274.9, overlap = 34.25
PHY-3002 : Step(2366): len = 66487.2, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00154231
PHY-3002 : Step(2367): len = 67288.9, overlap = 30.25
PHY-3002 : Step(2368): len = 67616, overlap = 30.5
PHY-3002 : Step(2369): len = 68326.1, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010250s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (152.2%)

PHY-3001 : Legalized: Len = 69327.2, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 750 tiles.
PHY-3001 : 17 instances has been re-located, deltaX = 16, deltaY = 8.
PHY-3001 : Final: Len = 69581.2, Over = 0
RUN-1003 : finish command "place" in  5.183214s wall, 6.474042s user + 1.045207s system = 7.519248s CPU (145.1%)

RUN-1004 : used memory is 545 MB, reserved memory is 546 MB, peak memory is 645 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 611 to 451
PHY-1001 : Pin misalignment score is improved from 451 to 442
PHY-1001 : Pin misalignment score is improved from 442 to 442
PHY-1001 : Pin local connectivity score is improved from 141 to 2
PHY-1001 : Pin misalignment score is improved from 509 to 446
PHY-1001 : Pin misalignment score is improved from 446 to 444
PHY-1001 : Pin misalignment score is improved from 444 to 445
PHY-1001 : Pin local connectivity score is improved from 59 to 2
PHY-1001 : End pin swap;  0.487827s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (102.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 623 instances
RUN-1001 : 254 mslices, 255 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1665 nets
RUN-1001 : 956 nets have 2 pins
RUN-1001 : 554 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 82264, over cnt = 285(3%), over = 530, worst = 13
PHY-1002 : len = 83536, over cnt = 183(2%), over = 313, worst = 10
PHY-1002 : len = 84928, over cnt = 166(2%), over = 230, worst = 6
PHY-1002 : len = 88288, over cnt = 71(0%), over = 88, worst = 5
PHY-1002 : len = 89608, over cnt = 39(0%), over = 50, worst = 4
PHY-1002 : len = 89792, over cnt = 38(0%), over = 48, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6377, tnet num: 1663, tinst num: 621, tnode num: 7949, tedge num: 10356.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.130591s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (93.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.083263s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (93.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 164656, over cnt = 104(0%), over = 105, worst = 2
PHY-1001 : End Routed; 7.659474s wall, 8.361654s user + 0.109201s system = 8.470854s CPU (110.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 163296, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 0.381819s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (102.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 163584, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.056736s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (110.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 163648, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 163648
PHY-1001 : End DR Iter 3; 0.029135s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (107.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.669436s wall, 11.216472s user + 0.218401s system = 11.434873s CPU (107.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.400313s wall, 12.901283s user + 0.218401s system = 13.119684s CPU (105.8%)

RUN-1004 : used memory is 570 MB, reserved memory is 570 MB, peak memory is 645 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  947   out of   4480   21.14%
#reg                  775   out of   4480   17.30%
#le                   996
  #lut only           221   out of    996   22.19%
  #reg only            49   out of    996    4.92%
  #lut&reg            726   out of    996   72.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.209439s wall, 1.170008s user + 0.031200s system = 1.201208s CPU (99.3%)

RUN-1004 : used memory is 570 MB, reserved memory is 570 MB, peak memory is 645 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6377, tnet num: 1663, tinst num: 621, tnode num: 7949, tedge num: 10356.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.285206s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (94.7%)

RUN-1004 : used memory is 600 MB, reserved memory is 599 MB, peak memory is 645 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 623
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1665, pip num: 14441
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 700 valid insts, and 39096 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.223503s wall, 12.870083s user + 0.093601s system = 12.963683s CPU (179.5%)

RUN-1004 : used memory is 601 MB, reserved memory is 599 MB, peak memory is 645 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.115138s wall, 1.060807s user + 0.015600s system = 1.076407s CPU (96.5%)

RUN-1004 : used memory is 631 MB, reserved memory is 628 MB, peak memory is 645 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.342074s wall, 0.171601s user + 0.031200s system = 0.202801s CPU (15.1%)

RUN-1004 : used memory is 634 MB, reserved memory is 632 MB, peak memory is 645 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.995436s wall, 1.279208s user + 0.078001s system = 1.357209s CPU (45.3%)

RUN-1004 : used memory is 624 MB, reserved memory is 622 MB, peak memory is 645 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(181)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2619/8538 useful/useless nets, 2421/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 275 distributor mux.
SYN-1016 : Merged 624 instances.
SYN-1015 : Optimize round 1, 18349 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2225/674 useful/useless nets, 2027/337 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 2222/1 useful/useless nets, 2024/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2222/0 useful/useless nets, 2024/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.935145s wall, 1.934412s user + 0.046800s system = 1.981213s CPU (102.4%)

RUN-1004 : used memory is 575 MB, reserved memory is 572 MB, peak memory is 645 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1334
  #and                394
  #nand                 0
  #or                 229
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                629
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              27
#MACRO_MUX            494

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |703    |629    |36     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 48 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2335/28 useful/useless nets, 2138/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2784/0 useful/useless nets, 2588/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 300 better
SYN-2501 : Optimize round 2
SYN-1032 : 2760/0 useful/useless nets, 2564/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3257/0 useful/useless nets, 3061/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11747, tnet num: 3272, tinst num: 3060, tnode num: 20333, tedge num: 21035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 596 (3.90), #lev = 7 (3.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 596 (3.89), #lev = 7 (3.52)
SYN-2581 : Mapping with K=5, #lut = 596 (3.89), #lev = 7 (3.52)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2012 instances into 598 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1835/0 useful/useless nets, 1639/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 629 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 598 LUT to BLE ...
SYN-4008 : Packed 598 LUT and 290 SEQ to BLE.
SYN-4003 : Packing 339 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (339 nodes)...
SYN-4004 : #1: Packed 117 SEQ (6516 nodes)...
SYN-4004 : #2: Packed 193 SEQ (45565 nodes)...
SYN-4004 : #3: Packed 279 SEQ (37405 nodes)...
SYN-4004 : #4: Packed 304 SEQ (15517 nodes)...
SYN-4004 : #5: Packed 322 SEQ (4840 nodes)...
SYN-4004 : #6: Packed 322 SEQ (1066 nodes)...
SYN-4004 : #7: Packed 322 SEQ (1005 nodes)...
SYN-4004 : #8: Packed 323 SEQ (625 nodes)...
SYN-4004 : #9: Packed 323 SEQ (122 nodes)...
SYN-4004 : #10: Packed 323 SEQ (7 nodes)...
SYN-4005 : Packed 323 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 339 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 614/935 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  741   out of   4480   16.54%
#reg                  629   out of   4480   14.04%
#le                   757
  #lut only           128   out of    757   16.91%
  #reg only            16   out of    757    2.11%
  #lut&reg            613   out of    757   80.98%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |757   |741   |629   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.990762s wall, 2.886019s user + 0.140401s system = 3.026419s CPU (101.2%)

RUN-1004 : used memory is 575 MB, reserved memory is 572 MB, peak memory is 645 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 49 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1918/24 useful/useless nets, 1019/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1809/109 useful/useless nets, 910/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1809/0 useful/useless nets, 910/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.320806s wall, 1.357209s user + 0.124801s system = 1.482009s CPU (112.2%)

RUN-1004 : used memory is 593 MB, reserved memory is 590 MB, peak memory is 645 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1846/0 useful/useless nets, 951/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1837/0 useful/useless nets, 942/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1894/0 useful/useless nets, 999/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1894/0 useful/useless nets, 999/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2035/6 useful/useless nets, 1140/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7552, tnet num: 2036, tinst num: 1135, tnode num: 10993, tedge num: 13032.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2036 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1930/0 useful/useless nets, 1035/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2175 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3561 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3508 nodes)...
SYN-4004 : #6: Packed 57 SEQ (6100 nodes)...
SYN-4004 : #7: Packed 57 SEQ (8564 nodes)...
SYN-4004 : #8: Packed 57 SEQ (4525 nodes)...
SYN-4004 : #9: Packed 57 SEQ (907 nodes)...
SYN-4004 : #10: Packed 57 SEQ (73 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 129/841 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.305459s wall, 1.326008s user + 0.031200s system = 1.357209s CPU (104.0%)

RUN-1004 : used memory is 593 MB, reserved memory is 590 MB, peak memory is 645 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.869381s wall, 2.917219s user + 0.171601s system = 3.088820s CPU (107.6%)

RUN-1004 : used memory is 593 MB, reserved memory is 590 MB, peak memory is 645 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n377' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n378' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n388' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n389' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n390' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n391' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n392' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n393' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n394' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n395' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n396' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n387' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n397' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n398' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n399' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n400' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n386' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n385' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n384' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n383' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n382' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n381' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n380' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n379' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n401' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n402' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n412' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n413' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n414' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n415' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n416' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n417' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n418' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n419' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n420' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n411' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n421' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n422' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n423' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n424' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n410' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n409' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n408' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n407' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n406' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n405' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n404' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n403' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 623 instances
RUN-1001 : 254 mslices, 255 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1664 nets
RUN-1001 : 955 nets have 2 pins
RUN-1001 : 554 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 621 instances, 509 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6375, tnet num: 1662, tinst num: 621, tnode num: 7947, tedge num: 10354.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1662 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.290159s wall, 0.312002s user + 0.015600s system = 0.327602s CPU (112.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 250016
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2370): len = 169370, overlap = 22.5
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PHY-3002 : Step(2371): len = 135348, overlap = 23.5
PHY-3002 : Step(2372): len = 115053, overlap = 28.5
PHY-3002 : Step(2373): len = 99542.2, overlap = 32
PHY-3002 : Step(2374): len = 86718, overlap = 37.25
PHY-3002 : Step(2375): len = 76148.5, overlap = 47.25
PHY-3002 : Step(2376): len = 67074, overlap = 54.75
PHY-3002 : Step(2377): len = 59162.1, overlap = 61.5
PHY-3002 : Step(2378): len = 53098.4, overlap = 67.5
PHY-3002 : Step(2379): len = 47742.6, overlap = 71.75
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.007949s wall, 1.357209s user + 0.140401s system = 1.497610s CPU (148.6%)

RUN-1004 : used memory is 602 MB, reserved memory is 599 MB, peak memory is 645 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
PHY-3002 : Step(2380): len = 43519.8, overlap = 72.5
PHY-3002 : Step(2381): len = 41690.5, overlap = 73.5
PHY-3002 : Step(2382): len = 39604.3, overlap = 70
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.19706e-06
PHY-3002 : Step(2383): len = 39580.9, overlap = 70.5
PHY-3002 : Step(2384): len = 39906.7, overlap = 69.5
PHY-3002 : Step(2385): len = 40484.6, overlap = 69.5
PHY-3002 : Step(2386): len = 40398.4, overlap = 69.75
PHY-3002 : Step(2387): len = 39955, overlap = 69.25
PHY-3002 : Step(2388): len = 39415.8, overlap = 67.75
PHY-3002 : Step(2389): len = 40188.6, overlap = 63.75
PHY-3002 : Step(2390): len = 41182.3, overlap = 60
PHY-3002 : Step(2391): len = 41056.4, overlap = 59
PHY-3002 : Step(2392): len = 41149.9, overlap = 59.5
PHY-3002 : Step(2393): len = 41076.8, overlap = 58.5
PHY-3002 : Step(2394): len = 40832.5, overlap = 57.25
PHY-3002 : Step(2395): len = 39940.9, overlap = 55.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.03941e-05
PHY-3002 : Step(2396): len = 40819.4, overlap = 55.5
PHY-3002 : Step(2397): len = 40919, overlap = 55.25
PHY-3002 : Step(2398): len = 41059.8, overlap = 55.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.87944e-05
PHY-3002 : Step(2399): len = 41827.6, overlap = 55.75
PHY-3002 : Step(2400): len = 42494, overlap = 51.5
PHY-3002 : Step(2401): len = 43649.5, overlap = 51.25
PHY-3002 : Step(2402): len = 43785.3, overlap = 51.5
PHY-3002 : Step(2403): len = 43998.4, overlap = 50.25
PHY-3002 : Step(2404): len = 44309.3, overlap = 49.5
PHY-3002 : Step(2405): len = 44592.7, overlap = 45.75
PHY-3002 : Step(2406): len = 44504.1, overlap = 46.25
PHY-3002 : Step(2407): len = 44597.9, overlap = 50.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.57611e-05
PHY-3002 : Step(2408): len = 45162.7, overlap = 46
PHY-3002 : Step(2409): len = 45533.7, overlap = 46
PHY-3002 : Step(2410): len = 45744.9, overlap = 45.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.92238e-05
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.500529s wall, 1.950012s user + 0.405603s system = 2.355615s CPU (157.0%)

RUN-1004 : used memory is 604 MB, reserved memory is 601 MB, peak memory is 645 MB
PHY-3002 : Step(2411): len = 46037.8, overlap = 50
PHY-3002 : Step(2412): len = 46194.7, overlap = 50
PHY-3002 : Step(2413): len = 46174.9, overlap = 45.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013801s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (113.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.15257e-06
PHY-3002 : Step(2414): len = 50924.3, overlap = 48.25
PHY-3002 : Step(2415): len = 49751, overlap = 47.75
PHY-3002 : Step(2416): len = 47673.7, overlap = 48.5
PHY-3002 : Step(2417): len = 47055.7, overlap = 48
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.297120s wall, 4.180827s user + 0.748805s system = 4.929632s CPU (149.5%)

RUN-1004 : used memory is 593 MB, reserved memory is 591 MB, peak memory is 645 MB
GUI-1001 : Download success!
PHY-3002 : Step(2418): len = 46542.9, overlap = 48.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.30514e-06
PHY-3002 : Step(2419): len = 46113.5, overlap = 48
PHY-3002 : Step(2420): len = 46076, overlap = 48.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26103e-05
PHY-3002 : Step(2421): len = 46165.3, overlap = 49.25
PHY-3002 : Step(2422): len = 46436.1, overlap = 49.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.20156e-05
PHY-3002 : Step(2423): len = 46409.7, overlap = 72.25
PHY-3002 : Step(2424): len = 47183.8, overlap = 71
PHY-3002 : Step(2425): len = 48329, overlap = 68.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.40311e-05
PHY-3002 : Step(2426): len = 47909.2, overlap = 68.75
PHY-3002 : Step(2427): len = 48113.9, overlap = 67.25
PHY-3002 : Step(2428): len = 48570.5, overlap = 64.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.80622e-05
PHY-3002 : Step(2429): len = 49787, overlap = 62.5
PHY-3002 : Step(2430): len = 51166.3, overlap = 59.25
PHY-3002 : Step(2431): len = 51834.7, overlap = 57.5
PHY-3002 : Step(2432): len = 52312.3, overlap = 54.25
PHY-3002 : Step(2433): len = 52450.8, overlap = 54.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.61244e-05
PHY-3002 : Step(2434): len = 53637.4, overlap = 54
PHY-3002 : Step(2435): len = 55217.5, overlap = 51
PHY-3002 : Step(2436): len = 56141.8, overlap = 49
PHY-3002 : Step(2437): len = 55572.7, overlap = 50.75
PHY-3002 : Step(2438): len = 55242.4, overlap = 52.75
PHY-3002 : Step(2439): len = 55235.8, overlap = 52
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000173733
PHY-3002 : Step(2440): len = 56891.2, overlap = 48
PHY-3002 : Step(2441): len = 57786.7, overlap = 48.25
PHY-3002 : Step(2442): len = 58877.2, overlap = 47.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000347465
PHY-3002 : Step(2443): len = 60188.3, overlap = 43.75
PHY-3002 : Step(2444): len = 62030.5, overlap = 41
PHY-3002 : Step(2445): len = 63271.3, overlap = 37.25
PHY-3002 : Step(2446): len = 63287.9, overlap = 37.75
PHY-3002 : Step(2447): len = 63314.6, overlap = 36.25
PHY-3002 : Step(2448): len = 63280.3, overlap = 37.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.205014s wall, 0.093601s user + 0.093601s system = 0.187201s CPU (91.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000408847
PHY-3002 : Step(2449): len = 65543.6, overlap = 15
PHY-3002 : Step(2450): len = 64914.5, overlap = 19.25
PHY-3002 : Step(2451): len = 64205, overlap = 24
PHY-3002 : Step(2452): len = 63912.6, overlap = 27.75
PHY-3002 : Step(2453): len = 63649.3, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000817695
PHY-3002 : Step(2454): len = 64878.9, overlap = 28.75
PHY-3002 : Step(2455): len = 65265.6, overlap = 27.75
PHY-3002 : Step(2456): len = 65862.9, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00163539
PHY-3002 : Step(2457): len = 66765.8, overlap = 27.25
PHY-3002 : Step(2458): len = 67246, overlap = 25
PHY-3002 : Step(2459): len = 68080.8, overlap = 25.25
PHY-3002 : Step(2460): len = 68080.5, overlap = 25.5
PHY-3002 : Step(2461): len = 68034.8, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010065s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (155.0%)

PHY-3001 : Legalized: Len = 68884.5, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 750 tiles.
PHY-3001 : 25 instances has been re-located, deltaX = 27, deltaY = 15.
PHY-3001 : Final: Len = 69758.5, Over = 0
RUN-1003 : finish command "place" in  6.181786s wall, 7.566048s user + 1.216808s system = 8.782856s CPU (142.1%)

RUN-1004 : used memory is 575 MB, reserved memory is 572 MB, peak memory is 645 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 638 to 462
PHY-1001 : Pin misalignment score is improved from 462 to 458
PHY-1001 : Pin misalignment score is improved from 458 to 459
PHY-1001 : Pin local connectivity score is improved from 135 to 0
PHY-1001 : Pin misalignment score is improved from 524 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 54 to 0
PHY-1001 : End pin swap;  0.487381s wall, 0.499203s user + 0.015600s system = 0.514803s CPU (105.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 623 instances
RUN-1001 : 254 mslices, 255 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1664 nets
RUN-1001 : 955 nets have 2 pins
RUN-1001 : 554 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 82776, over cnt = 284(3%), over = 518, worst = 12
PHY-1002 : len = 83816, over cnt = 171(2%), over = 269, worst = 10
PHY-1002 : len = 85072, over cnt = 156(1%), over = 214, worst = 8
PHY-1002 : len = 88248, over cnt = 54(0%), over = 73, worst = 5
PHY-1002 : len = 89184, over cnt = 36(0%), over = 50, worst = 5
PHY-1002 : len = 89616, over cnt = 33(0%), over = 45, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6375, tnet num: 1662, tinst num: 621, tnode num: 7947, tedge num: 10354.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1662 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.119997s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (90.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.185629s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (92.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 167776, over cnt = 87(0%), over = 87, worst = 1
PHY-1001 : End Routed; 8.835883s wall, 9.516061s user + 0.140401s system = 9.656462s CPU (109.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 166904, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 1; 0.325672s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (100.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 166800, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.058259s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (133.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 166824, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.033769s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (184.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 166848, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 166848
PHY-1001 : End DR Iter 4; 0.030597s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (102.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.949031s wall, 12.526880s user + 0.202801s system = 12.729682s CPU (106.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.675762s wall, 14.164891s user + 0.218401s system = 14.383292s CPU (105.2%)

RUN-1004 : used memory is 578 MB, reserved memory is 575 MB, peak memory is 645 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  946   out of   4480   21.12%
#reg                  775   out of   4480   17.30%
#le                   997
  #lut only           222   out of    997   22.27%
  #reg only            51   out of    997    5.12%
  #lut&reg            724   out of    997   72.62%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.232050s wall, 1.138807s user + 0.078001s system = 1.216808s CPU (98.8%)

RUN-1004 : used memory is 578 MB, reserved memory is 575 MB, peak memory is 645 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6375, tnet num: 1662, tinst num: 621, tnode num: 7947, tedge num: 10354.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1662 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.301311s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (97.1%)

RUN-1004 : used memory is 615 MB, reserved memory is 612 MB, peak memory is 645 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 623
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1664, pip num: 14603
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 705 valid insts, and 39306 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.776511s wall, 13.384886s user + 0.046800s system = 13.431686s CPU (172.7%)

RUN-1004 : used memory is 618 MB, reserved memory is 615 MB, peak memory is 645 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(181)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2649/8538 useful/useless nets, 2451/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 275 distributor mux.
SYN-1016 : Merged 624 instances.
SYN-1015 : Optimize round 1, 18349 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2255/674 useful/useless nets, 2057/337 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 2252/1 useful/useless nets, 2054/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2252/0 useful/useless nets, 2054/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.963493s wall, 1.934412s user + 0.015600s system = 1.950012s CPU (99.3%)

RUN-1004 : used memory is 605 MB, reserved memory is 602 MB, peak memory is 645 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1365
  #and                394
  #nand                 0
  #or                 260
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                629
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            494

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |734    |629    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 50 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2365/28 useful/useless nets, 2168/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2783/0 useful/useless nets, 2587/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 268 better
SYN-2501 : Optimize round 2
SYN-1032 : 2759/0 useful/useless nets, 2563/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3256/0 useful/useless nets, 3060/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11745, tnet num: 3271, tinst num: 3059, tnode num: 20331, tedge num: 21033.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 597 (3.89), #lev = 7 (3.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 597 (3.88), #lev = 7 (3.52)
SYN-2581 : Mapping with K=5, #lut = 597 (3.88), #lev = 7 (3.52)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2011 instances into 599 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1836/0 useful/useless nets, 1640/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 629 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 599 LUT to BLE ...
SYN-4008 : Packed 599 LUT and 290 SEQ to BLE.
SYN-4003 : Packing 339 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (339 nodes)...
SYN-4004 : #1: Packed 117 SEQ (6518 nodes)...
SYN-4004 : #2: Packed 192 SEQ (45564 nodes)...
SYN-4004 : #3: Packed 279 SEQ (37714 nodes)...
SYN-4004 : #4: Packed 305 SEQ (15455 nodes)...
SYN-4004 : #5: Packed 324 SEQ (4626 nodes)...
SYN-4004 : #6: Packed 324 SEQ (965 nodes)...
SYN-4004 : #7: Packed 324 SEQ (865 nodes)...
SYN-4004 : #8: Packed 325 SEQ (611 nodes)...
SYN-4004 : #9: Packed 325 SEQ (122 nodes)...
SYN-4004 : #10: Packed 325 SEQ (7 nodes)...
SYN-4005 : Packed 325 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 339 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 613/934 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  742   out of   4480   16.56%
#reg                  629   out of   4480   14.04%
#le                   756
  #lut only           127   out of    756   16.80%
  #reg only            14   out of    756    1.85%
  #lut&reg            615   out of    756   81.35%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |756   |742   |629   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.085668s wall, 3.026419s user + 0.109201s system = 3.135620s CPU (101.6%)

RUN-1004 : used memory is 605 MB, reserved memory is 602 MB, peak memory is 645 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 51 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1919/24 useful/useless nets, 1019/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1810/109 useful/useless nets, 910/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1810/0 useful/useless nets, 910/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.333292s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (93.6%)

RUN-1004 : used memory is 605 MB, reserved memory is 602 MB, peak memory is 645 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1847/0 useful/useless nets, 951/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1838/0 useful/useless nets, 942/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1895/0 useful/useless nets, 999/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1895/0 useful/useless nets, 999/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2036/6 useful/useless nets, 1140/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7554, tnet num: 2037, tinst num: 1135, tnode num: 10995, tedge num: 13034.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2037 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1931/0 useful/useless nets, 1035/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2173 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3557 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3506 nodes)...
SYN-4004 : #6: Packed 57 SEQ (6096 nodes)...
SYN-4004 : #7: Packed 57 SEQ (8572 nodes)...
SYN-4004 : #8: Packed 57 SEQ (4517 nodes)...
SYN-4004 : #9: Packed 57 SEQ (911 nodes)...
SYN-4004 : #10: Packed 57 SEQ (73 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 129/841 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.339306s wall, 1.341609s user + 0.109201s system = 1.450809s CPU (108.3%)

RUN-1004 : used memory is 586 MB, reserved memory is 583 MB, peak memory is 645 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.928262s wall, 2.761218s user + 0.187201s system = 2.948419s CPU (100.7%)

RUN-1004 : used memory is 586 MB, reserved memory is 583 MB, peak memory is 645 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n377' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n378' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n388' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n389' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n390' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n391' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n392' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n393' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n394' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n395' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n396' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n387' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n397' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n398' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n399' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n400' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n386' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n385' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n384' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n383' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n382' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n381' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n380' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n379' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n401' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n402' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n412' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n413' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n414' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n415' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n416' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n417' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n418' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n419' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n420' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n411' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n421' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n422' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n423' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n424' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n410' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n409' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n408' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n407' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n406' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n405' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n404' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n403' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 623 instances
RUN-1001 : 254 mslices, 255 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1665 nets
RUN-1001 : 956 nets have 2 pins
RUN-1001 : 554 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 621 instances, 509 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6377, tnet num: 1663, tinst num: 621, tnode num: 7949, tedge num: 10356.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.314929s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (89.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 254590
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2462): len = 169446, overlap = 22.75
PHY-3002 : Step(2463): len = 130412, overlap = 27.75
PHY-3002 : Step(2464): len = 111134, overlap = 33.25
PHY-3002 : Step(2465): len = 97233.2, overlap = 43.75
PHY-3002 : Step(2466): len = 85976.5, overlap = 51.5
PHY-3002 : Step(2467): len = 75916.9, overlap = 56.5
PHY-3002 : Step(2468): len = 67639.7, overlap = 62.75
PHY-3002 : Step(2469): len = 60317.9, overlap = 65.75
PHY-3002 : Step(2470): len = 53816.7, overlap = 70.75
PHY-3002 : Step(2471): len = 49028, overlap = 75.75
PHY-3002 : Step(2472): len = 45404.9, overlap = 79
PHY-3002 : Step(2473): len = 42476.3, overlap = 80.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.20724e-06
PHY-3002 : Step(2474): len = 42362.7, overlap = 80.5
PHY-3002 : Step(2475): len = 42588.1, overlap = 80.25
PHY-3002 : Step(2476): len = 43190.9, overlap = 74
PHY-3002 : Step(2477): len = 42925.8, overlap = 70.25
PHY-3002 : Step(2478): len = 42149, overlap = 69
PHY-3002 : Step(2479): len = 42318, overlap = 67.5
PHY-3002 : Step(2480): len = 42961.5, overlap = 64.5
PHY-3002 : Step(2481): len = 43492.1, overlap = 62.75
PHY-3002 : Step(2482): len = 42915.7, overlap = 62.5
PHY-3002 : Step(2483): len = 42713.8, overlap = 57
PHY-3002 : Step(2484): len = 42631.7, overlap = 53.5
PHY-3002 : Step(2485): len = 41648.6, overlap = 52.5
PHY-3002 : Step(2486): len = 41531.5, overlap = 49.25
PHY-3002 : Step(2487): len = 41663.7, overlap = 48
PHY-3002 : Step(2488): len = 41046.7, overlap = 49.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04145e-05
PHY-3002 : Step(2489): len = 41392.7, overlap = 48
PHY-3002 : Step(2490): len = 41889.3, overlap = 46.5
PHY-3002 : Step(2491): len = 42125.8, overlap = 46.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.0829e-05
PHY-3002 : Step(2492): len = 42340.9, overlap = 47
PHY-3002 : Step(2493): len = 43455.9, overlap = 46.5
PHY-3002 : Step(2494): len = 43819.9, overlap = 37.5
PHY-3002 : Step(2495): len = 43569.3, overlap = 38.75
PHY-3002 : Step(2496): len = 43891.3, overlap = 39.5
PHY-3002 : Step(2497): len = 44662.2, overlap = 39
PHY-3002 : Step(2498): len = 44283, overlap = 37.75
PHY-3002 : Step(2499): len = 44656, overlap = 36.25
PHY-3002 : Step(2500): len = 44797.1, overlap = 37.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.11423e-05
PHY-3002 : Step(2501): len = 45301.4, overlap = 37.75
PHY-3002 : Step(2502): len = 45498.7, overlap = 38.75
PHY-3002 : Step(2503): len = 45811.7, overlap = 39
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.99907e-05
PHY-3002 : Step(2504): len = 46139, overlap = 39.25
PHY-3002 : Step(2505): len = 46376.9, overlap = 39
PHY-3002 : Step(2506): len = 46681.1, overlap = 43.75
PHY-3002 : Step(2507): len = 47045.8, overlap = 43.75
PHY-3002 : Step(2508): len = 47175.7, overlap = 40
PHY-3002 : Step(2509): len = 47093.9, overlap = 44
PHY-3002 : Step(2510): len = 47419.4, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006167s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.2034e-06
PHY-3002 : Step(2511): len = 51821.2, overlap = 41.5
PHY-3002 : Step(2512): len = 51478.6, overlap = 40.5
PHY-3002 : Step(2513): len = 50242.6, overlap = 41
PHY-3002 : Step(2514): len = 49598.2, overlap = 42.25
PHY-3002 : Step(2515): len = 49448.7, overlap = 40.5
PHY-3002 : Step(2516): len = 49090.4, overlap = 40.75
PHY-3002 : Step(2517): len = 48483, overlap = 41.25
PHY-3002 : Step(2518): len = 47722.3, overlap = 43
PHY-3002 : Step(2519): len = 47065.2, overlap = 42.75
PHY-3002 : Step(2520): len = 46512.6, overlap = 41.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.4068e-06
PHY-3002 : Step(2521): len = 46426.9, overlap = 43
PHY-3002 : Step(2522): len = 46426.9, overlap = 43
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.56164e-05
PHY-3002 : Step(2523): len = 46748.8, overlap = 44
PHY-3002 : Step(2524): len = 47319.5, overlap = 44
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 28%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66566e-05
PHY-3002 : Step(2525): len = 47253.4, overlap = 71.5
PHY-3002 : Step(2526): len = 48254.1, overlap = 68.25
PHY-3002 : Step(2527): len = 49542.3, overlap = 64.75
PHY-3002 : Step(2528): len = 49335.8, overlap = 65.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.33132e-05
PHY-3002 : Step(2529): len = 50076.2, overlap = 64
PHY-3002 : Step(2530): len = 50808.9, overlap = 61
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.66264e-05
PHY-3002 : Step(2531): len = 51851.5, overlap = 58
PHY-3002 : Step(2532): len = 53447.8, overlap = 53
PHY-3002 : Step(2533): len = 53828.8, overlap = 51.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000133253
PHY-3002 : Step(2534): len = 55795.7, overlap = 48.25
PHY-3002 : Step(2535): len = 57775.2, overlap = 47
PHY-3002 : Step(2536): len = 57693.5, overlap = 44.5
PHY-3002 : Step(2537): len = 57676.2, overlap = 45.5
PHY-3002 : Step(2538): len = 57977.1, overlap = 46.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000266153
PHY-3002 : Step(2539): len = 59753.2, overlap = 41.5
PHY-3002 : Step(2540): len = 60544.1, overlap = 40.75
PHY-3002 : Step(2541): len = 61256, overlap = 38.75
PHY-3002 : Step(2542): len = 61822.6, overlap = 38
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000532305
PHY-3002 : Step(2543): len = 63324.1, overlap = 37.5
PHY-3002 : Step(2544): len = 64319.1, overlap = 36.25
PHY-3002 : Step(2545): len = 65559.8, overlap = 36
PHY-3002 : Step(2546): len = 65794.9, overlap = 37.5
PHY-3002 : Step(2547): len = 65598.4, overlap = 36.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.202381s wall, 0.202801s user + 0.062400s system = 0.265202s CPU (131.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.863661
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000389809
PHY-3002 : Step(2548): len = 66966, overlap = 18.5
PHY-3002 : Step(2549): len = 66651.7, overlap = 24.25
PHY-3002 : Step(2550): len = 65675.6, overlap = 29
PHY-3002 : Step(2551): len = 64948.2, overlap = 34.25
PHY-3002 : Step(2552): len = 64488.5, overlap = 37
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000771153
PHY-3002 : Step(2553): len = 65660.6, overlap = 33.75
PHY-3002 : Step(2554): len = 65964.8, overlap = 35.25
PHY-3002 : Step(2555): len = 66274.9, overlap = 34.25
PHY-3002 : Step(2556): len = 66487.2, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00154231
PHY-3002 : Step(2557): len = 67288.9, overlap = 30.25
PHY-3002 : Step(2558): len = 67616, overlap = 30.5
PHY-3002 : Step(2559): len = 68326.1, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010186s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 69327.2, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 750 tiles.
PHY-3001 : 17 instances has been re-located, deltaX = 16, deltaY = 8.
PHY-3001 : Final: Len = 69581.2, Over = 0
RUN-1003 : finish command "place" in  5.833591s wall, 7.254047s user + 0.873606s system = 8.127652s CPU (139.3%)

RUN-1004 : used memory is 586 MB, reserved memory is 583 MB, peak memory is 645 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 611 to 451
PHY-1001 : Pin misalignment score is improved from 451 to 442
PHY-1001 : Pin misalignment score is improved from 442 to 442
PHY-1001 : Pin local connectivity score is improved from 141 to 2
PHY-1001 : Pin misalignment score is improved from 509 to 446
PHY-1001 : Pin misalignment score is improved from 446 to 444
PHY-1001 : Pin misalignment score is improved from 444 to 445
PHY-1001 : Pin local connectivity score is improved from 59 to 2
PHY-1001 : End pin swap;  0.476701s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (101.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 623 instances
RUN-1001 : 254 mslices, 255 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1665 nets
RUN-1001 : 956 nets have 2 pins
RUN-1001 : 554 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 82264, over cnt = 285(3%), over = 530, worst = 13
PHY-1002 : len = 83536, over cnt = 183(2%), over = 313, worst = 10
PHY-1002 : len = 84928, over cnt = 166(2%), over = 230, worst = 6
PHY-1002 : len = 88288, over cnt = 71(0%), over = 88, worst = 5
PHY-1002 : len = 89608, over cnt = 39(0%), over = 50, worst = 4
PHY-1002 : len = 89792, over cnt = 38(0%), over = 48, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6377, tnet num: 1663, tinst num: 621, tnode num: 7949, tedge num: 10356.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.041274s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (95.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.085551s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (127.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 164656, over cnt = 104(0%), over = 105, worst = 2
PHY-1001 : End Routed; 7.439576s wall, 8.049652s user + 0.062400s system = 8.112052s CPU (109.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 163296, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 1; 0.386953s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (100.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 163584, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.059116s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (79.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 163648, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 163648
PHY-1001 : End DR Iter 3; 0.028214s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (110.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.426993s wall, 10.982470s user + 0.109201s system = 11.091671s CPU (106.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.055929s wall, 12.620481s user + 0.109201s system = 12.729682s CPU (105.6%)

RUN-1004 : used memory is 589 MB, reserved memory is 586 MB, peak memory is 645 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  947   out of   4480   21.14%
#reg                  775   out of   4480   17.30%
#le                   996
  #lut only           221   out of    996   22.19%
  #reg only            49   out of    996    4.92%
  #lut&reg            726   out of    996   72.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.247496s wall, 1.201208s user + 0.046800s system = 1.248008s CPU (100.0%)

RUN-1004 : used memory is 589 MB, reserved memory is 586 MB, peak memory is 645 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6377, tnet num: 1663, tinst num: 621, tnode num: 7949, tedge num: 10356.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1663 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.250676s wall, 1.263608s user + 0.015600s system = 1.279208s CPU (102.3%)

RUN-1004 : used memory is 620 MB, reserved memory is 618 MB, peak memory is 645 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 623
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1665, pip num: 14441
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 700 valid insts, and 39096 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  6.882431s wall, 12.199278s user + 0.249602s system = 12.448880s CPU (180.9%)

RUN-1004 : used memory is 622 MB, reserved memory is 620 MB, peak memory is 645 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.410729s wall, 1.372809s user + 0.124801s system = 1.497610s CPU (106.2%)

RUN-1004 : used memory is 692 MB, reserved memory is 690 MB, peak memory is 695 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.600499s wall, 2.262014s user + 0.421203s system = 2.683217s CPU (10.1%)

RUN-1004 : used memory is 675 MB, reserved memory is 692 MB, peak memory is 696 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.872729s wall, 0.421203s user + 0.109201s system = 0.530403s CPU (7.7%)

RUN-1004 : used memory is 672 MB, reserved memory is 688 MB, peak memory is 696 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.630429s wall, 4.586429s user + 0.670804s system = 5.257234s CPU (14.8%)

RUN-1004 : used memory is 661 MB, reserved memory is 677 MB, peak memory is 696 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(181)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.047771s wall, 0.951606s user + 0.031200s system = 0.982806s CPU (93.8%)

RUN-1004 : used memory is 559 MB, reserved memory is 579 MB, peak memory is 696 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2649/8538 useful/useless nets, 2451/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 275 distributor mux.
SYN-1016 : Merged 624 instances.
SYN-1015 : Optimize round 1, 18351 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2251/678 useful/useless nets, 2053/337 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 2248/1 useful/useless nets, 2050/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2248/0 useful/useless nets, 2050/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.986391s wall, 2.043613s user + 0.031200s system = 2.074813s CPU (104.5%)

RUN-1004 : used memory is 559 MB, reserved memory is 579 MB, peak memory is 696 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1365
  #and                394
  #nand                 0
  #or                 260
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                629
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |734    |629    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 52 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2362/28 useful/useless nets, 2165/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2780/0 useful/useless nets, 2584/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 268 better
SYN-2501 : Optimize round 2
SYN-1032 : 2756/0 useful/useless nets, 2560/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3253/0 useful/useless nets, 3057/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11734, tnet num: 3268, tinst num: 3056, tnode num: 20302, tedge num: 21005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3268 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 596 (3.88), #lev = 7 (3.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 595 (3.88), #lev = 7 (3.55)
SYN-2581 : Mapping with K=5, #lut = 595 (3.87), #lev = 7 (3.55)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2010 instances into 597 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1832/0 useful/useless nets, 1636/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 627 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 597 LUT to BLE ...
SYN-4008 : Packed 597 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 339 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (339 nodes)...
SYN-4004 : #1: Packed 118 SEQ (6514 nodes)...
SYN-4004 : #2: Packed 196 SEQ (45759 nodes)...
SYN-4004 : #3: Packed 281 SEQ (36972 nodes)...
SYN-4004 : #4: Packed 307 SEQ (15455 nodes)...
SYN-4004 : #5: Packed 326 SEQ (4856 nodes)...
SYN-4004 : #6: Packed 326 SEQ (906 nodes)...
SYN-4004 : #7: Packed 326 SEQ (640 nodes)...
SYN-4004 : #8: Packed 326 SEQ (399 nodes)...
SYN-4004 : #9: Packed 326 SEQ (99 nodes)...
SYN-4004 : #10: Packed 326 SEQ (7 nodes)...
SYN-4005 : Packed 326 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 339 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 610/931 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  740   out of   4480   16.52%
#reg                  627   out of   4480   14.00%
#le                   753
  #lut only           126   out of    753   16.73%
  #reg only            13   out of    753    1.73%
  #lut&reg            614   out of    753   81.54%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |753   |740   |627   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.189024s wall, 3.088820s user + 0.062400s system = 3.151220s CPU (98.8%)

RUN-1004 : used memory is 561 MB, reserved memory is 581 MB, peak memory is 696 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 53 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1917/24 useful/useless nets, 1016/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1808/109 useful/useless nets, 907/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1808/0 useful/useless nets, 907/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.277458s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (97.7%)

RUN-1004 : used memory is 561 MB, reserved memory is 581 MB, peak memory is 696 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1845/0 useful/useless nets, 948/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1836/0 useful/useless nets, 939/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1893/0 useful/useless nets, 996/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1893/0 useful/useless nets, 996/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2034/6 useful/useless nets, 1137/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7538, tnet num: 2035, tinst num: 1132, tnode num: 10979, tedge num: 13007.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2035 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1929/0 useful/useless nets, 1032/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2139 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3523 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3484 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5371 nodes)...
SYN-4004 : #7: Packed 57 SEQ (8214 nodes)...
SYN-4004 : #8: Packed 57 SEQ (5180 nodes)...
SYN-4004 : #9: Packed 57 SEQ (1213 nodes)...
SYN-4004 : #10: Packed 57 SEQ (111 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 129/838 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.339061s wall, 1.372809s user + 0.031200s system = 1.404009s CPU (104.9%)

RUN-1004 : used memory is 561 MB, reserved memory is 581 MB, peak memory is 696 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.863295s wall, 2.808018s user + 0.093601s system = 2.901619s CPU (101.3%)

RUN-1004 : used memory is 561 MB, reserved memory is 581 MB, peak memory is 696 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n377' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n378' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n388' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n389' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n390' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n391' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n392' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n393' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n394' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n395' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n396' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n387' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n397' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n398' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n399' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n400' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n386' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n385' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n384' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n383' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n382' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n381' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n380' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n379' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n401' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n402' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n412' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n413' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n414' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n415' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n416' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n417' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n418' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n419' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n420' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n411' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n421' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n422' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n423' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n424' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n410' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n409' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n408' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n407' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n406' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n405' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n404' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n403' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 620 instances
RUN-1001 : 253 mslices, 253 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1663 nets
RUN-1001 : 954 nets have 2 pins
RUN-1001 : 553 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 618 instances, 506 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6361, tnet num: 1661, tinst num: 618, tnode num: 7933, tedge num: 10329.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1661 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.302515s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (98.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 259986
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2560): len = 174287, overlap = 22.5
PHY-3002 : Step(2561): len = 134188, overlap = 27.75
PHY-3002 : Step(2562): len = 112396, overlap = 34.75
PHY-3002 : Step(2563): len = 97336.1, overlap = 43.75
PHY-3002 : Step(2564): len = 85466.4, overlap = 51
PHY-3002 : Step(2565): len = 75557.8, overlap = 53.25
PHY-3002 : Step(2566): len = 66736.4, overlap = 57.5
PHY-3002 : Step(2567): len = 60123.9, overlap = 61.5
PHY-3002 : Step(2568): len = 54553.6, overlap = 70.5
PHY-3002 : Step(2569): len = 48841.9, overlap = 71.75
PHY-3002 : Step(2570): len = 46281.5, overlap = 75.25
PHY-3002 : Step(2571): len = 43921.6, overlap = 78.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.71571e-06
PHY-3002 : Step(2572): len = 43754.7, overlap = 78
PHY-3002 : Step(2573): len = 43845.7, overlap = 77.25
PHY-3002 : Step(2574): len = 44368.4, overlap = 74.75
PHY-3002 : Step(2575): len = 44043.8, overlap = 71.5
PHY-3002 : Step(2576): len = 43329.5, overlap = 68.75
PHY-3002 : Step(2577): len = 43151.8, overlap = 63
PHY-3002 : Step(2578): len = 43351, overlap = 60
PHY-3002 : Step(2579): len = 43792.8, overlap = 58.75
PHY-3002 : Step(2580): len = 43221.2, overlap = 57
PHY-3002 : Step(2581): len = 43185.7, overlap = 56.25
PHY-3002 : Step(2582): len = 43461.3, overlap = 55.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.14314e-05
PHY-3002 : Step(2583): len = 44081.9, overlap = 55
PHY-3002 : Step(2584): len = 44624.7, overlap = 54.25
PHY-3002 : Step(2585): len = 44903.7, overlap = 48.5
PHY-3002 : Step(2586): len = 44910, overlap = 47.75
PHY-3002 : Step(2587): len = 45183.4, overlap = 51
PHY-3002 : Step(2588): len = 46116.6, overlap = 48.25
PHY-3002 : Step(2589): len = 46199.3, overlap = 42.5
PHY-3002 : Step(2590): len = 46622.6, overlap = 42.5
PHY-3002 : Step(2591): len = 46608.3, overlap = 43.75
PHY-3002 : Step(2592): len = 46206.2, overlap = 42.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.28629e-05
PHY-3002 : Step(2593): len = 47124.6, overlap = 42.5
PHY-3002 : Step(2594): len = 47557.9, overlap = 43
PHY-3002 : Step(2595): len = 47805, overlap = 43.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.18063e-05
PHY-3002 : Step(2596): len = 48083, overlap = 44
PHY-3002 : Step(2597): len = 49264.2, overlap = 47.5
PHY-3002 : Step(2598): len = 49787.4, overlap = 47.25
PHY-3002 : Step(2599): len = 49652, overlap = 42.75
PHY-3002 : Step(2600): len = 49771.6, overlap = 42.75
PHY-3002 : Step(2601): len = 49557.4, overlap = 42.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.13835e-05
PHY-3002 : Step(2602): len = 49861.8, overlap = 42.5
PHY-3002 : Step(2603): len = 49984.6, overlap = 43
PHY-3002 : Step(2604): len = 50115.1, overlap = 43.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011312s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (137.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.53846e-06
PHY-3002 : Step(2605): len = 53814.9, overlap = 34.75
PHY-3002 : Step(2606): len = 52416.2, overlap = 40
PHY-3002 : Step(2607): len = 50708.7, overlap = 43.25
PHY-3002 : Step(2608): len = 50047.2, overlap = 44.75
PHY-3002 : Step(2609): len = 49681.3, overlap = 46
PHY-3002 : Step(2610): len = 49114.1, overlap = 46
PHY-3002 : Step(2611): len = 48439.4, overlap = 44.25
PHY-3002 : Step(2612): len = 47721.3, overlap = 43.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.07692e-06
PHY-3002 : Step(2613): len = 47552.9, overlap = 43.5
PHY-3002 : Step(2614): len = 47584.2, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.41538e-05
PHY-3002 : Step(2615): len = 47937.9, overlap = 43
PHY-3002 : Step(2616): len = 48465.4, overlap = 43.5
PHY-3002 : Step(2617): len = 48930.2, overlap = 43
PHY-3002 : Step(2618): len = 50539, overlap = 37.25
PHY-3002 : Step(2619): len = 51528.1, overlap = 35.25
PHY-3002 : Step(2620): len = 51563.2, overlap = 34.75
PHY-3002 : Step(2621): len = 51765.7, overlap = 34.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.83077e-05
PHY-3002 : Step(2622): len = 51556.3, overlap = 34.25
PHY-3002 : Step(2623): len = 51617.6, overlap = 34
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.47568e-05
PHY-3002 : Step(2624): len = 52363.2, overlap = 32.5
PHY-3002 : Step(2625): len = 53840.4, overlap = 31.25
PHY-3002 : Step(2626): len = 53733.6, overlap = 27.25
PHY-3002 : Step(2627): len = 53630.9, overlap = 27
PHY-3002 : Step(2628): len = 53836.7, overlap = 27
PHY-3002 : Step(2629): len = 53493.7, overlap = 29.25
PHY-3002 : Step(2630): len = 53671.8, overlap = 31.25
PHY-3002 : Step(2631): len = 53801.2, overlap = 31
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000109514
PHY-3002 : Step(2632): len = 53253, overlap = 31.5
PHY-3002 : Step(2633): len = 53392.8, overlap = 31.25
PHY-3002 : Step(2634): len = 53645.5, overlap = 31.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000219027
PHY-3002 : Step(2635): len = 53936.1, overlap = 31.5
PHY-3002 : Step(2636): len = 54451.3, overlap = 31.75
PHY-3002 : Step(2637): len = 54486.9, overlap = 32.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.07647e-05
PHY-3002 : Step(2638): len = 55181.5, overlap = 55
PHY-3002 : Step(2639): len = 55994.8, overlap = 53.5
PHY-3002 : Step(2640): len = 55259.1, overlap = 53.75
PHY-3002 : Step(2641): len = 54907, overlap = 53
PHY-3002 : Step(2642): len = 54540.1, overlap = 52.5
PHY-3002 : Step(2643): len = 54318.8, overlap = 49.75
PHY-3002 : Step(2644): len = 53672.2, overlap = 51.5
PHY-3002 : Step(2645): len = 53389.4, overlap = 53.25
PHY-3002 : Step(2646): len = 53058.3, overlap = 52.25
PHY-3002 : Step(2647): len = 52725.4, overlap = 53
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.15293e-05
PHY-3002 : Step(2648): len = 53982.3, overlap = 51.75
PHY-3002 : Step(2649): len = 54933.4, overlap = 48.75
PHY-3002 : Step(2650): len = 54910.8, overlap = 49.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123059
PHY-3002 : Step(2651): len = 56764.2, overlap = 45.75
PHY-3002 : Step(2652): len = 58165.3, overlap = 43
PHY-3002 : Step(2653): len = 58095.4, overlap = 41.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000246117
PHY-3002 : Step(2654): len = 59628.6, overlap = 40
PHY-3002 : Step(2655): len = 61291, overlap = 37.75
PHY-3002 : Step(2656): len = 61612.5, overlap = 37
PHY-3002 : Step(2657): len = 61015.8, overlap = 38
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000473957
PHY-3002 : Step(2658): len = 62603.7, overlap = 34.25
PHY-3002 : Step(2659): len = 63248.6, overlap = 35.25
PHY-3002 : Step(2660): len = 63599.3, overlap = 32.5
PHY-3002 : Step(2661): len = 64031.7, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.224042s wall, 0.171601s user + 0.093601s system = 0.265202s CPU (118.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.864464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000429012
PHY-3002 : Step(2662): len = 64975.2, overlap = 16.5
PHY-3002 : Step(2663): len = 64537.4, overlap = 19.75
PHY-3002 : Step(2664): len = 63849.7, overlap = 24.75
PHY-3002 : Step(2665): len = 63397.2, overlap = 29
PHY-3002 : Step(2666): len = 63303.2, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000858024
PHY-3002 : Step(2667): len = 64372.6, overlap = 26.25
PHY-3002 : Step(2668): len = 64734.5, overlap = 25.75
PHY-3002 : Step(2669): len = 65140.8, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00171605
PHY-3002 : Step(2670): len = 65931.2, overlap = 24.5
PHY-3002 : Step(2671): len = 66339.3, overlap = 24.25
PHY-3002 : Step(2672): len = 66741.9, overlap = 23.25
PHY-3002 : Step(2673): len = 66897.3, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011407s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (136.8%)

PHY-3001 : Legalized: Len = 68501, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 12, deltaY = 5.
PHY-3001 : Final: Len = 68747, Over = 0
RUN-1003 : finish command "place" in  6.146471s wall, 7.300847s user + 1.248008s system = 8.548855s CPU (139.1%)

RUN-1004 : used memory is 562 MB, reserved memory is 581 MB, peak memory is 696 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 641 to 473
PHY-1001 : Pin misalignment score is improved from 473 to 467
PHY-1001 : Pin misalignment score is improved from 467 to 467
PHY-1001 : Pin local connectivity score is improved from 138 to 0
PHY-1001 : Pin misalignment score is improved from 539 to 480
PHY-1001 : Pin misalignment score is improved from 480 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 477
PHY-1001 : Pin misalignment score is improved from 477 to 477
PHY-1001 : Pin local connectivity score is improved from 57 to 0
PHY-1001 : End pin swap;  0.582129s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (96.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 620 instances
RUN-1001 : 253 mslices, 253 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1663 nets
RUN-1001 : 954 nets have 2 pins
RUN-1001 : 553 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 81080, over cnt = 302(3%), over = 547, worst = 17
PHY-1002 : len = 82592, over cnt = 196(2%), over = 306, worst = 9
PHY-1002 : len = 83672, over cnt = 166(2%), over = 226, worst = 8
PHY-1002 : len = 86392, over cnt = 58(0%), over = 80, worst = 6
PHY-1002 : len = 87520, over cnt = 33(0%), over = 52, worst = 6
PHY-1002 : len = 87936, over cnt = 32(0%), over = 49, worst = 5
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6361, tnet num: 1661, tinst num: 618, tnode num: 7933, tedge num: 10329.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1661 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 3 out of 1663 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1661 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.281693s wall, 1.248008s user + 0.078001s system = 1.326008s CPU (103.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.163976s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (104.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 158584, over cnt = 64(0%), over = 65, worst = 2
PHY-1001 : End Routed; 6.698509s wall, 7.519248s user + 0.015600s system = 7.534848s CPU (112.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 158040, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.108278s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (86.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 158104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 158104
PHY-1001 : End DR Iter 2; 0.038932s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (80.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.431619s wall, 10.124465s user + 0.078001s system = 10.202465s CPU (108.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.408057s wall, 12.090077s user + 0.156001s system = 12.246078s CPU (107.3%)

RUN-1004 : used memory is 578 MB, reserved memory is 596 MB, peak memory is 696 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  945   out of   4480   21.09%
#reg                  773   out of   4480   17.25%
#le                   993
  #lut only           220   out of    993   22.16%
  #reg only            48   out of    993    4.83%
  #lut&reg            725   out of    993   73.01%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.241136s wall, 1.154407s user + 0.093601s system = 1.248008s CPU (100.6%)

RUN-1004 : used memory is 578 MB, reserved memory is 596 MB, peak memory is 696 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6361, tnet num: 1661, tinst num: 618, tnode num: 7933, tedge num: 10329.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1661 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.228592s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (96.5%)

RUN-1004 : used memory is 608 MB, reserved memory is 625 MB, peak memory is 696 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 620
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1663, pip num: 14219
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 764 valid insts, and 38604 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  6.830448s wall, 12.105678s user + 0.046800s system = 12.152478s CPU (177.9%)

RUN-1004 : used memory is 609 MB, reserved memory is 626 MB, peak memory is 696 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.342758s wall, 1.232408s user + 0.046800s system = 1.279208s CPU (95.3%)

RUN-1004 : used memory is 669 MB, reserved memory is 686 MB, peak memory is 696 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.568906s wall, 2.683217s user + 0.514803s system = 3.198021s CPU (12.0%)

RUN-1004 : used memory is 671 MB, reserved memory is 687 MB, peak memory is 696 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.882180s wall, 0.358802s user + 0.078001s system = 0.436803s CPU (6.3%)

RUN-1004 : used memory is 670 MB, reserved memory is 687 MB, peak memory is 696 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.575055s wall, 4.742430s user + 0.702005s system = 5.444435s CPU (15.3%)

RUN-1004 : used memory is 660 MB, reserved memory is 676 MB, peak memory is 696 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(181)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2585/8538 useful/useless nets, 2387/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 275 distributor mux.
SYN-1016 : Merged 624 instances.
SYN-1015 : Optimize round 1, 18319 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2219/646 useful/useless nets, 2021/337 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 2216/1 useful/useless nets, 2018/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2216/0 useful/useless nets, 2018/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.034901s wall, 3.135620s user + 0.202801s system = 3.338421s CPU (164.1%)

RUN-1004 : used memory is 556 MB, reserved memory is 574 MB, peak memory is 696 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1333
  #and                394
  #nand                 0
  #or                 260
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |734    |597    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 54 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2330/28 useful/useless nets, 2133/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2748/0 useful/useless nets, 2552/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 268 better
SYN-2501 : Optimize round 2
SYN-1032 : 2724/0 useful/useless nets, 2528/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3221/0 useful/useless nets, 3025/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11542, tnet num: 3236, tinst num: 3024, tnode num: 19694, tedge num: 20493.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 597 (3.89), #lev = 7 (3.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 596 (3.88), #lev = 7 (3.55)
SYN-2581 : Mapping with K=5, #lut = 596 (3.88), #lev = 7 (3.55)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2010 instances into 598 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1801/0 useful/useless nets, 1605/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 598 LUT to BLE ...
SYN-4008 : Packed 598 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 119 SEQ (7252 nodes)...
SYN-4004 : #2: Packed 195 SEQ (33566 nodes)...
SYN-4004 : #3: Packed 272 SEQ (26644 nodes)...
SYN-4004 : #4: Packed 303 SEQ (6859 nodes)...
SYN-4004 : #5: Packed 306 SEQ (309 nodes)...
SYN-4004 : #6: Packed 307 SEQ (100 nodes)...
SYN-4004 : #7: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 16 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 598/919 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  747   out of   4480   16.67%
#reg                  595   out of   4480   13.28%
#le                   747
  #lut only           152   out of    747   20.35%
  #reg only             0   out of    747    0.00%
  #lut&reg            595   out of    747   79.65%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |747   |747   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.856879s wall, 3.182420s user + 0.156001s system = 3.338421s CPU (116.9%)

RUN-1004 : used memory is 558 MB, reserved memory is 576 MB, peak memory is 696 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 55 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1886/24 useful/useless nets, 1011/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1777/109 useful/useless nets, 902/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1777/0 useful/useless nets, 902/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.297115s wall, 1.669211s user + 0.062400s system = 1.731611s CPU (133.5%)

RUN-1004 : used memory is 558 MB, reserved memory is 576 MB, peak memory is 696 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1814/0 useful/useless nets, 943/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1805/0 useful/useless nets, 934/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1862/0 useful/useless nets, 991/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1862/0 useful/useless nets, 991/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2003/6 useful/useless nets, 1132/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7491, tnet num: 2004, tinst num: 1127, tnode num: 10883, tedge num: 12951.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1898/0 useful/useless nets, 1027/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2156 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3550 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3560 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5880 nodes)...
SYN-4004 : #7: Packed 63 SEQ (7667 nodes)...
SYN-4004 : #8: Packed 63 SEQ (3880 nodes)...
SYN-4004 : #9: Packed 64 SEQ (672 nodes)...
SYN-4004 : #10: Packed 64 SEQ (0 nodes)...
SYN-4005 : Packed 64 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 122/826 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.249717s wall, 1.450809s user + 0.046800s system = 1.497610s CPU (119.8%)

RUN-1004 : used memory is 558 MB, reserved memory is 576 MB, peak memory is 696 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.791241s wall, 3.291621s user + 0.171601s system = 3.463222s CPU (124.1%)

RUN-1004 : used memory is 558 MB, reserved memory is 576 MB, peak memory is 696 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n377' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n378' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n388' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n389' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n390' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n391' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n392' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n393' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n394' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n395' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n396' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n387' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n397' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n398' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n399' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n400' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n386' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n385' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n384' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n383' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n382' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n381' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n380' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n379' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n401' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n402' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n412' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n413' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n414' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n415' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n416' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n417' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n418' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n419' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n420' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n411' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n421' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n422' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n423' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n424' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n410' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n409' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n408' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n407' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n406' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n405' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n404' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n403' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (36 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 612 instances
RUN-1001 : 249 mslices, 249 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1632 nets
RUN-1001 : 888 nets have 2 pins
RUN-1001 : 584 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 610 instances, 498 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6316, tnet num: 1630, tinst num: 610, tnode num: 7841, tedge num: 10277.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.294227s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (121.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 250808
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2674): len = 169996, overlap = 22.5
PHY-3002 : Step(2675): len = 125531, overlap = 26.5
PHY-3002 : Step(2676): len = 103757, overlap = 33.25
PHY-3002 : Step(2677): len = 88963.7, overlap = 41.5
PHY-3002 : Step(2678): len = 77244.4, overlap = 47.5
PHY-3002 : Step(2679): len = 67208.7, overlap = 56.25
PHY-3002 : Step(2680): len = 58421.3, overlap = 65.5
PHY-3002 : Step(2681): len = 52002.2, overlap = 70.5
PHY-3002 : Step(2682): len = 46727.8, overlap = 73.5
PHY-3002 : Step(2683): len = 43711.8, overlap = 73.25
PHY-3002 : Step(2684): len = 41362.4, overlap = 73.5
PHY-3002 : Step(2685): len = 40554.7, overlap = 75.75
PHY-3002 : Step(2686): len = 39714.8, overlap = 71
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.84226e-06
PHY-3002 : Step(2687): len = 39851.2, overlap = 69.75
PHY-3002 : Step(2688): len = 40393.5, overlap = 69.25
PHY-3002 : Step(2689): len = 40706.9, overlap = 70.5
PHY-3002 : Step(2690): len = 40014.8, overlap = 69.25
PHY-3002 : Step(2691): len = 40265.6, overlap = 64.75
PHY-3002 : Step(2692): len = 40008.2, overlap = 65.5
PHY-3002 : Step(2693): len = 39469.2, overlap = 66.5
PHY-3002 : Step(2694): len = 40630.3, overlap = 65.75
PHY-3002 : Step(2695): len = 41007.3, overlap = 64.25
PHY-3002 : Step(2696): len = 40904, overlap = 64
PHY-3002 : Step(2697): len = 40759.1, overlap = 63.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36845e-05
PHY-3002 : Step(2698): len = 41266.3, overlap = 63.25
PHY-3002 : Step(2699): len = 41702.1, overlap = 63.5
PHY-3002 : Step(2700): len = 42094.2, overlap = 63.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.7369e-05
PHY-3002 : Step(2701): len = 42804, overlap = 59.25
PHY-3002 : Step(2702): len = 43294.7, overlap = 58.75
PHY-3002 : Step(2703): len = 43054.7, overlap = 57.25
PHY-3002 : Step(2704): len = 42852.6, overlap = 56.75
PHY-3002 : Step(2705): len = 43385.4, overlap = 55.75
PHY-3002 : Step(2706): len = 44203.3, overlap = 50.25
PHY-3002 : Step(2707): len = 43841.2, overlap = 50.5
PHY-3002 : Step(2708): len = 44175, overlap = 50.5
PHY-3002 : Step(2709): len = 44447.3, overlap = 48.75
PHY-3002 : Step(2710): len = 44840.1, overlap = 44
PHY-3002 : Step(2711): len = 44951.2, overlap = 42.25
PHY-3002 : Step(2712): len = 44959.7, overlap = 40.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.47381e-05
PHY-3002 : Step(2713): len = 45348.8, overlap = 40
PHY-3002 : Step(2714): len = 45398.5, overlap = 40
PHY-3002 : Step(2715): len = 46271.4, overlap = 39
PHY-3002 : Step(2716): len = 46852.4, overlap = 40
PHY-3002 : Step(2717): len = 46935.5, overlap = 49.5
PHY-3002 : Step(2718): len = 46618.6, overlap = 45.75
PHY-3002 : Step(2719): len = 46095.8, overlap = 46.25
PHY-3002 : Step(2720): len = 46031.8, overlap = 47
PHY-3002 : Step(2721): len = 45939.4, overlap = 42.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000109476
PHY-3002 : Step(2722): len = 46193.9, overlap = 46.75
PHY-3002 : Step(2723): len = 46468.3, overlap = 45.75
PHY-3002 : Step(2724): len = 46733.6, overlap = 45.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008742s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.23323e-06
PHY-3002 : Step(2725): len = 50221.9, overlap = 38.25
PHY-3002 : Step(2726): len = 49301.4, overlap = 38
PHY-3002 : Step(2727): len = 47470.1, overlap = 38.5
PHY-3002 : Step(2728): len = 47056.8, overlap = 39.5
PHY-3002 : Step(2729): len = 47070.8, overlap = 39
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04665e-05
PHY-3002 : Step(2730): len = 46711, overlap = 39.75
PHY-3002 : Step(2731): len = 46519.3, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.09329e-05
PHY-3002 : Step(2732): len = 46598.3, overlap = 38.75
PHY-3002 : Step(2733): len = 46971.6, overlap = 36.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.97514e-05
PHY-3002 : Step(2734): len = 47028.9, overlap = 70.25
PHY-3002 : Step(2735): len = 47584.1, overlap = 68.25
PHY-3002 : Step(2736): len = 49173.2, overlap = 62.25
PHY-3002 : Step(2737): len = 48672.8, overlap = 62
PHY-3002 : Step(2738): len = 48542.6, overlap = 62.5
PHY-3002 : Step(2739): len = 48376.7, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.95028e-05
PHY-3002 : Step(2740): len = 49324.5, overlap = 59.25
PHY-3002 : Step(2741): len = 50239.6, overlap = 55.5
PHY-3002 : Step(2742): len = 50286.2, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.90056e-05
PHY-3002 : Step(2743): len = 51954.7, overlap = 52
PHY-3002 : Step(2744): len = 53240.2, overlap = 48.75
PHY-3002 : Step(2745): len = 53045.2, overlap = 48.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000158011
PHY-3002 : Step(2746): len = 55341.8, overlap = 46.25
PHY-3002 : Step(2747): len = 57464.4, overlap = 42.75
PHY-3002 : Step(2748): len = 57337.6, overlap = 40
PHY-3002 : Step(2749): len = 57158.3, overlap = 39.25
PHY-3002 : Step(2750): len = 57490.7, overlap = 40
PHY-3002 : Step(2751): len = 57626.1, overlap = 41.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000316022
PHY-3002 : Step(2752): len = 59492.8, overlap = 38.25
PHY-3002 : Step(2753): len = 59960.2, overlap = 37
PHY-3002 : Step(2754): len = 60212.7, overlap = 36
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.148438s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (126.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000432922
PHY-3002 : Step(2755): len = 63550.7, overlap = 17.25
PHY-3002 : Step(2756): len = 63504.1, overlap = 21
PHY-3002 : Step(2757): len = 62662.8, overlap = 25.25
PHY-3002 : Step(2758): len = 62473, overlap = 27.75
PHY-3002 : Step(2759): len = 62432.6, overlap = 28.5
PHY-3002 : Step(2760): len = 62237.1, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000865844
PHY-3002 : Step(2761): len = 63203.5, overlap = 30.25
PHY-3002 : Step(2762): len = 63721.8, overlap = 27.75
PHY-3002 : Step(2763): len = 64494.2, overlap = 26.75
PHY-3002 : Step(2764): len = 64498.3, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00173169
PHY-3002 : Step(2765): len = 65419.2, overlap = 26.25
PHY-3002 : Step(2766): len = 66040.4, overlap = 25.5
PHY-3002 : Step(2767): len = 66731.5, overlap = 25.25
PHY-3002 : Step(2768): len = 66961.3, overlap = 25.5
PHY-3002 : Step(2769): len = 66989.6, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015808s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (98.7%)

PHY-3001 : Legalized: Len = 67719.2, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 11 instances has been re-located, deltaX = 10, deltaY = 3.
PHY-3001 : Final: Len = 68061.2, Over = 0
RUN-1003 : finish command "place" in  5.434868s wall, 7.066845s user + 0.826805s system = 7.893651s CPU (145.2%)

RUN-1004 : used memory is 559 MB, reserved memory is 577 MB, peak memory is 696 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 664 to 492
PHY-1001 : Pin misalignment score is improved from 492 to 482
PHY-1001 : Pin misalignment score is improved from 482 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 478
PHY-1001 : Pin local connectivity score is improved from 130 to 0
PHY-1001 : Pin misalignment score is improved from 546 to 489
PHY-1001 : Pin misalignment score is improved from 489 to 490
PHY-1001 : Pin local connectivity score is improved from 52 to 0
PHY-1001 : End pin swap;  0.480856s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (97.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 612 instances
RUN-1001 : 249 mslices, 249 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1632 nets
RUN-1001 : 888 nets have 2 pins
RUN-1001 : 584 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 81112, over cnt = 305(3%), over = 554, worst = 12
PHY-1002 : len = 82144, over cnt = 193(2%), over = 303, worst = 8
PHY-1002 : len = 83456, over cnt = 178(2%), over = 236, worst = 7
PHY-1002 : len = 86888, over cnt = 54(0%), over = 71, worst = 5
PHY-1002 : len = 87960, over cnt = 29(0%), over = 45, worst = 5
PHY-1002 : len = 88536, over cnt = 30(0%), over = 43, worst = 5
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6316, tnet num: 1630, tinst num: 610, tnode num: 7841, tedge num: 10277.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.940122s wall, 0.889206s user + 0.015600s system = 0.904806s CPU (96.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.146156s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (96.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 153760, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 7.130099s wall, 7.659649s user + 0.046800s system = 7.706449s CPU (108.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 153168, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.199547s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (93.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 153408, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.058133s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (107.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 153488, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 153488
PHY-1001 : End DR Iter 3; 0.024693s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (189.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.923544s wall, 10.467667s user + 0.062400s system = 10.530067s CPU (106.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.454651s wall, 11.996477s user + 0.078001s system = 12.074477s CPU (105.4%)

RUN-1004 : used memory is 584 MB, reserved memory is 600 MB, peak memory is 696 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  952   out of   4480   21.25%
#reg                  741   out of   4480   16.54%
#le                   980
  #lut only           239   out of    980   24.39%
  #reg only            28   out of    980    2.86%
  #lut&reg            713   out of    980   72.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.191688s wall, 1.076407s user + 0.062400s system = 1.138807s CPU (95.6%)

RUN-1004 : used memory is 584 MB, reserved memory is 600 MB, peak memory is 696 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6316, tnet num: 1630, tinst num: 610, tnode num: 7841, tedge num: 10277.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.189230s wall, 1.154407s user + 0.031200s system = 1.185608s CPU (99.7%)

RUN-1004 : used memory is 613 MB, reserved memory is 630 MB, peak memory is 696 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 612
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1632, pip num: 14174
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 739 valid insts, and 38592 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.455955s wall, 13.135284s user + 0.109201s system = 13.244485s CPU (177.6%)

RUN-1004 : used memory is 615 MB, reserved memory is 633 MB, peak memory is 696 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.366901s wall, 1.216808s user + 0.093601s system = 1.310408s CPU (95.9%)

RUN-1004 : used memory is 706 MB, reserved memory is 728 MB, peak memory is 709 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.703598s wall, 2.480416s user + 0.546003s system = 3.026419s CPU (11.3%)

RUN-1004 : used memory is 708 MB, reserved memory is 730 MB, peak memory is 710 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.875122s wall, 0.390002s user + 0.171601s system = 0.561604s CPU (8.2%)

RUN-1004 : used memory is 718 MB, reserved memory is 741 MB, peak memory is 732 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.712587s wall, 4.602030s user + 0.826805s system = 5.428835s CPU (15.2%)

RUN-1004 : used memory is 708 MB, reserved memory is 730 MB, peak memory is 732 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(244)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(181)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.061297s wall, 0.904806s user + 0.015600s system = 0.920406s CPU (86.7%)

RUN-1004 : used memory is 523 MB, reserved memory is 616 MB, peak memory is 732 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(181)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(267)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2585/8538 useful/useless nets, 2387/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 275 distributor mux.
SYN-1016 : Merged 624 instances.
SYN-1015 : Optimize round 1, 18319 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2219/646 useful/useless nets, 2021/337 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 2216/1 useful/useless nets, 2018/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2216/0 useful/useless nets, 2018/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.934367s wall, 2.028013s user + 0.000000s system = 2.028013s CPU (104.8%)

RUN-1004 : used memory is 524 MB, reserved memory is 616 MB, peak memory is 732 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1333
  #and                394
  #nand                 0
  #or                 260
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |734    |597    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 56 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2330/28 useful/useless nets, 2133/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2748/0 useful/useless nets, 2552/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 268 better
SYN-2501 : Optimize round 2
SYN-1032 : 2724/0 useful/useless nets, 2528/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3221/0 useful/useless nets, 3025/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11542, tnet num: 3236, tinst num: 3024, tnode num: 19694, tedge num: 20493.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 597 (3.89), #lev = 7 (3.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 596 (3.88), #lev = 7 (3.55)
SYN-2581 : Mapping with K=5, #lut = 596 (3.88), #lev = 7 (3.55)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2010 instances into 598 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1801/0 useful/useless nets, 1605/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 598 LUT to BLE ...
SYN-4008 : Packed 598 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 119 SEQ (7252 nodes)...
SYN-4004 : #2: Packed 195 SEQ (33566 nodes)...
SYN-4004 : #3: Packed 272 SEQ (26644 nodes)...
SYN-4004 : #4: Packed 303 SEQ (6859 nodes)...
SYN-4004 : #5: Packed 306 SEQ (309 nodes)...
SYN-4004 : #6: Packed 307 SEQ (100 nodes)...
SYN-4004 : #7: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 16 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 598/919 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  747   out of   4480   16.67%
#reg                  595   out of   4480   13.28%
#le                   747
  #lut only           152   out of    747   20.35%
  #reg only             0   out of    747    0.00%
  #lut&reg            595   out of    747   79.65%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |747   |747   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.747451s wall, 2.636417s user + 0.046800s system = 2.683217s CPU (97.7%)

RUN-1004 : used memory is 531 MB, reserved memory is 620 MB, peak memory is 732 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 57 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1886/24 useful/useless nets, 1011/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1777/109 useful/useless nets, 902/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1777/0 useful/useless nets, 902/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.184175s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (97.5%)

RUN-1004 : used memory is 531 MB, reserved memory is 620 MB, peak memory is 732 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1814/0 useful/useless nets, 943/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1805/0 useful/useless nets, 934/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1862/0 useful/useless nets, 991/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1862/0 useful/useless nets, 991/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2003/6 useful/useless nets, 1132/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7491, tnet num: 2004, tinst num: 1127, tnode num: 10883, tedge num: 12951.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1898/0 useful/useless nets, 1027/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2156 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3550 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3560 nodes)...
SYN-4004 : #6: Packed 57 SEQ (5880 nodes)...
SYN-4004 : #7: Packed 63 SEQ (7667 nodes)...
SYN-4004 : #8: Packed 63 SEQ (3880 nodes)...
SYN-4004 : #9: Packed 64 SEQ (672 nodes)...
SYN-4004 : #10: Packed 64 SEQ (0 nodes)...
SYN-4005 : Packed 64 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 122/826 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.234494s wall, 1.232408s user + 0.062400s system = 1.294808s CPU (104.9%)

RUN-1004 : used memory is 531 MB, reserved memory is 620 MB, peak memory is 732 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.669392s wall, 2.636417s user + 0.078001s system = 2.714417s CPU (101.7%)

RUN-1004 : used memory is 531 MB, reserved memory is 620 MB, peak memory is 732 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n377' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n378' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n388' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n389' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n390' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n391' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n392' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n393' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n394' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n395' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n396' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n387' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n397' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n398' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n399' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n400' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n386' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n385' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n384' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n383' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n382' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n381' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n380' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n379' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n401' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n402' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n412' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n413' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n414' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n415' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n416' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n417' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n418' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n419' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n420' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n411' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n421' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n422' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n423' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n424' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n410' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n409' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n408' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n407' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n406' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n405' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n404' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n403' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (36 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 612 instances
RUN-1001 : 249 mslices, 249 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1632 nets
RUN-1001 : 888 nets have 2 pins
RUN-1001 : 584 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 610 instances, 498 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6316, tnet num: 1630, tinst num: 610, tnode num: 7841, tedge num: 10277.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.280885s wall, 0.265202s user + 0.031200s system = 0.296402s CPU (105.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 250808
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2770): len = 169996, overlap = 22.5
PHY-3002 : Step(2771): len = 125531, overlap = 26.5
PHY-3002 : Step(2772): len = 103757, overlap = 33.25
PHY-3002 : Step(2773): len = 88963.7, overlap = 41.5
PHY-3002 : Step(2774): len = 77244.4, overlap = 47.5
PHY-3002 : Step(2775): len = 67208.7, overlap = 56.25
PHY-3002 : Step(2776): len = 58421.3, overlap = 65.5
PHY-3002 : Step(2777): len = 52002.2, overlap = 70.5
PHY-3002 : Step(2778): len = 46727.8, overlap = 73.5
PHY-3002 : Step(2779): len = 43711.8, overlap = 73.25
PHY-3002 : Step(2780): len = 41362.4, overlap = 73.5
PHY-3002 : Step(2781): len = 40554.7, overlap = 75.75
PHY-3002 : Step(2782): len = 39714.8, overlap = 71
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.84226e-06
PHY-3002 : Step(2783): len = 39851.2, overlap = 69.75
PHY-3002 : Step(2784): len = 40393.5, overlap = 69.25
PHY-3002 : Step(2785): len = 40706.9, overlap = 70.5
PHY-3002 : Step(2786): len = 40014.8, overlap = 69.25
PHY-3002 : Step(2787): len = 40265.6, overlap = 64.75
PHY-3002 : Step(2788): len = 40008.2, overlap = 65.5
PHY-3002 : Step(2789): len = 39469.2, overlap = 66.5
PHY-3002 : Step(2790): len = 40630.3, overlap = 65.75
PHY-3002 : Step(2791): len = 41007.3, overlap = 64.25
PHY-3002 : Step(2792): len = 40904, overlap = 64
PHY-3002 : Step(2793): len = 40759.1, overlap = 63.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36845e-05
PHY-3002 : Step(2794): len = 41266.3, overlap = 63.25
PHY-3002 : Step(2795): len = 41702.1, overlap = 63.5
PHY-3002 : Step(2796): len = 42094.2, overlap = 63.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.7369e-05
PHY-3002 : Step(2797): len = 42804, overlap = 59.25
PHY-3002 : Step(2798): len = 43294.7, overlap = 58.75
PHY-3002 : Step(2799): len = 43054.7, overlap = 57.25
PHY-3002 : Step(2800): len = 42852.6, overlap = 56.75
PHY-3002 : Step(2801): len = 43385.4, overlap = 55.75
PHY-3002 : Step(2802): len = 44203.3, overlap = 50.25
PHY-3002 : Step(2803): len = 43841.2, overlap = 50.5
PHY-3002 : Step(2804): len = 44175, overlap = 50.5
PHY-3002 : Step(2805): len = 44447.3, overlap = 48.75
PHY-3002 : Step(2806): len = 44840.1, overlap = 44
PHY-3002 : Step(2807): len = 44951.2, overlap = 42.25
PHY-3002 : Step(2808): len = 44959.7, overlap = 40.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.47381e-05
PHY-3002 : Step(2809): len = 45348.8, overlap = 40
PHY-3002 : Step(2810): len = 45398.5, overlap = 40
PHY-3002 : Step(2811): len = 46271.4, overlap = 39
PHY-3002 : Step(2812): len = 46852.4, overlap = 40
PHY-3002 : Step(2813): len = 46935.5, overlap = 49.5
PHY-3002 : Step(2814): len = 46618.6, overlap = 45.75
PHY-3002 : Step(2815): len = 46095.8, overlap = 46.25
PHY-3002 : Step(2816): len = 46031.8, overlap = 47
PHY-3002 : Step(2817): len = 45939.4, overlap = 42.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000109476
PHY-3002 : Step(2818): len = 46193.9, overlap = 46.75
PHY-3002 : Step(2819): len = 46468.3, overlap = 45.75
PHY-3002 : Step(2820): len = 46733.6, overlap = 45.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009317s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.23323e-06
PHY-3002 : Step(2821): len = 50221.9, overlap = 38.25
PHY-3002 : Step(2822): len = 49301.4, overlap = 38
PHY-3002 : Step(2823): len = 47470.1, overlap = 38.5
PHY-3002 : Step(2824): len = 47056.8, overlap = 39.5
PHY-3002 : Step(2825): len = 47070.8, overlap = 39
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04665e-05
PHY-3002 : Step(2826): len = 46711, overlap = 39.75
PHY-3002 : Step(2827): len = 46519.3, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.09329e-05
PHY-3002 : Step(2828): len = 46598.3, overlap = 38.75
PHY-3002 : Step(2829): len = 46971.6, overlap = 36.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.97514e-05
PHY-3002 : Step(2830): len = 47028.9, overlap = 70.25
PHY-3002 : Step(2831): len = 47584.1, overlap = 68.25
PHY-3002 : Step(2832): len = 49173.2, overlap = 62.25
PHY-3002 : Step(2833): len = 48672.8, overlap = 62
PHY-3002 : Step(2834): len = 48542.6, overlap = 62.5
PHY-3002 : Step(2835): len = 48376.7, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.95028e-05
PHY-3002 : Step(2836): len = 49324.5, overlap = 59.25
PHY-3002 : Step(2837): len = 50239.6, overlap = 55.5
PHY-3002 : Step(2838): len = 50286.2, overlap = 55
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.90056e-05
PHY-3002 : Step(2839): len = 51954.7, overlap = 52
PHY-3002 : Step(2840): len = 53240.2, overlap = 48.75
PHY-3002 : Step(2841): len = 53045.2, overlap = 48.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000158011
PHY-3002 : Step(2842): len = 55341.8, overlap = 46.25
PHY-3002 : Step(2843): len = 57464.4, overlap = 42.75
PHY-3002 : Step(2844): len = 57337.6, overlap = 40
PHY-3002 : Step(2845): len = 57158.3, overlap = 39.25
PHY-3002 : Step(2846): len = 57490.7, overlap = 40
PHY-3002 : Step(2847): len = 57626.1, overlap = 41.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000316022
PHY-3002 : Step(2848): len = 59492.8, overlap = 38.25
PHY-3002 : Step(2849): len = 59960.2, overlap = 37
PHY-3002 : Step(2850): len = 60212.7, overlap = 36
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.147974s wall, 0.124801s user + 0.046800s system = 0.171601s CPU (116.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000432922
PHY-3002 : Step(2851): len = 63550.7, overlap = 17.25
PHY-3002 : Step(2852): len = 63504.1, overlap = 21
PHY-3002 : Step(2853): len = 62662.8, overlap = 25.25
PHY-3002 : Step(2854): len = 62473, overlap = 27.75
PHY-3002 : Step(2855): len = 62432.6, overlap = 28.5
PHY-3002 : Step(2856): len = 62237.1, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000865844
PHY-3002 : Step(2857): len = 63203.5, overlap = 30.25
PHY-3002 : Step(2858): len = 63721.8, overlap = 27.75
PHY-3002 : Step(2859): len = 64494.2, overlap = 26.75
PHY-3002 : Step(2860): len = 64498.3, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00173169
PHY-3002 : Step(2861): len = 65419.2, overlap = 26.25
PHY-3002 : Step(2862): len = 66040.4, overlap = 25.5
PHY-3002 : Step(2863): len = 66731.5, overlap = 25.25
PHY-3002 : Step(2864): len = 66961.3, overlap = 25.5
PHY-3002 : Step(2865): len = 66989.6, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010201s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (305.9%)

PHY-3001 : Legalized: Len = 67719.2, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 11 instances has been re-located, deltaX = 10, deltaY = 3.
PHY-3001 : Final: Len = 68061.2, Over = 0
RUN-1003 : finish command "place" in  4.925332s wall, 6.380441s user + 0.920406s system = 7.300847s CPU (148.2%)

RUN-1004 : used memory is 533 MB, reserved memory is 621 MB, peak memory is 732 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 664 to 492
PHY-1001 : Pin misalignment score is improved from 492 to 482
PHY-1001 : Pin misalignment score is improved from 482 to 478
PHY-1001 : Pin misalignment score is improved from 478 to 478
PHY-1001 : Pin local connectivity score is improved from 130 to 0
PHY-1001 : Pin misalignment score is improved from 546 to 489
PHY-1001 : Pin misalignment score is improved from 489 to 490
PHY-1001 : Pin local connectivity score is improved from 52 to 0
PHY-1001 : End pin swap;  0.494869s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (94.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 612 instances
RUN-1001 : 249 mslices, 249 lslices, 102 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1632 nets
RUN-1001 : 888 nets have 2 pins
RUN-1001 : 584 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 81112, over cnt = 305(3%), over = 554, worst = 12
PHY-1002 : len = 82144, over cnt = 193(2%), over = 303, worst = 8
PHY-1002 : len = 83456, over cnt = 178(2%), over = 236, worst = 7
PHY-1002 : len = 86888, over cnt = 54(0%), over = 71, worst = 5
PHY-1002 : len = 87960, over cnt = 29(0%), over = 45, worst = 5
PHY-1002 : len = 88536, over cnt = 30(0%), over = 43, worst = 5
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6316, tnet num: 1630, tinst num: 610, tnode num: 7841, tedge num: 10277.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.058827s wall, 1.060807s user + 0.031200s system = 1.092007s CPU (103.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.144644s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (97.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 153760, over cnt = 91(0%), over = 91, worst = 1
PHY-1001 : End Routed; 6.972978s wall, 7.628449s user + 0.046800s system = 7.675249s CPU (110.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 153168, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.190477s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (98.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 153408, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.056976s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (136.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 153488, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 153488
PHY-1001 : End DR Iter 3; 0.023412s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (199.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.850062s wall, 10.514467s user + 0.062400s system = 10.576868s CPU (107.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.515757s wall, 12.183678s user + 0.093601s system = 12.277279s CPU (106.6%)

RUN-1004 : used memory is 565 MB, reserved memory is 643 MB, peak memory is 732 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  952   out of   4480   21.25%
#reg                  741   out of   4480   16.54%
#le                   980
  #lut only           239   out of    980   24.39%
  #reg only            28   out of    980    2.86%
  #lut&reg            713   out of    980   72.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.225067s wall, 1.107607s user + 0.046800s system = 1.154407s CPU (94.2%)

RUN-1004 : used memory is 566 MB, reserved memory is 643 MB, peak memory is 732 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6316, tnet num: 1630, tinst num: 610, tnode num: 7841, tedge num: 10277.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1630 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.250540s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (98.6%)

RUN-1004 : used memory is 595 MB, reserved memory is 672 MB, peak memory is 732 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 612
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1632, pip num: 14174
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 739 valid insts, and 38592 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.962173s wall, 14.508093s user + 0.031200s system = 14.539293s CPU (182.6%)

RUN-1004 : used memory is 597 MB, reserved memory is 672 MB, peak memory is 732 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.331965s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (99.6%)

RUN-1004 : used memory is 652 MB, reserved memory is 719 MB, peak memory is 732 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.601913s wall, 2.262014s user + 0.436803s system = 2.698817s CPU (10.1%)

RUN-1004 : used memory is 653 MB, reserved memory is 721 MB, peak memory is 732 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.846014s wall, 0.343202s user + 0.093601s system = 0.436803s CPU (6.4%)

RUN-1004 : used memory is 664 MB, reserved memory is 731 MB, peak memory is 732 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.539854s wall, 4.430428s user + 0.577204s system = 5.007632s CPU (14.1%)

RUN-1004 : used memory is 653 MB, reserved memory is 721 MB, peak memory is 732 MB
GUI-1001 : Download success!
