Caches
Data
instruction
misses
references
line
loop
Analysis
Timing
Address
