--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sd_sdram_vga.twx sd_sdram_vga.ncd -o sd_sdram_vga.twr
sd_sdram_vga.pcf -ucf sd_sdram_vga.ucf

Design file:              sd_sdram_vga.ncd
Physical constraint file: sd_sdram_vga.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLK2X
  Logical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: u_system_ctrl/u_sdram_pll/clk2x
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN
  Logical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_system_ctrl/u_sdram_pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN
  Logical resource: u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_system_ctrl/u_sdram_pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP         
"u_system_ctrl_u_sdram_pll_clk2x" TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9593 paths analyzed, 1485 endpoints analyzed, 157 failing endpoints
 157 timing errors detected. (157 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 105.948ns.
--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (SLICE_X7Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.385ns
  Data Path Delay:      2.871ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.699ns (1.723 - 2.422)
  Source Clock:         clk_vga rising at 184.615ns
  Destination Clock:    clk_ref falling at 185.000ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AQ       Tcko                  0.525   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X5Y36.B6       net (fanout=3)        0.813   u_system_ctrl/delay_done
    SLICE_X5Y36.B        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/rst_n_inv1_INV_0
    SLICE_X7Y30.SR       net (fanout=49)       1.007   u_SD_TOP/SD_initial_inst/rst_n_inv
    SLICE_X7Y30.CLK      Trck                  0.267   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (1.051ns logic, 1.820ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_cmd_r_0 (SLICE_X3Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_cmd_r_0 (FF)
  Requirement:          0.770ns
  Data Path Delay:      3.011ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.692ns (1.730 - 2.422)
  Source Clock:         clk_vga rising at 169.230ns
  Destination Clock:    clk_ref rising at 170.000ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_cmd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AQ       Tcko                  0.525   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X5Y36.B6       net (fanout=3)        0.813   u_system_ctrl/delay_done
    SLICE_X5Y36.B        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/rst_n_inv1_INV_0
    SLICE_X3Y35.SR       net (fanout=49)       1.060   u_SD_TOP/SD_initial_inst/rst_n_inv
    SLICE_X3Y35.CLK      Trck                  0.354   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_addr_r<11>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_cmd_r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (1.138ns logic, 1.873ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_addr_r_11 (SLICE_X3Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_addr_r_11 (FF)
  Requirement:          0.770ns
  Data Path Delay:      2.981ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.692ns (1.730 - 2.422)
  Source Clock:         clk_vga rising at 169.230ns
  Destination Clock:    clk_ref rising at 170.000ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_addr_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AQ       Tcko                  0.525   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X5Y36.B6       net (fanout=3)        0.813   u_system_ctrl/delay_done
    SLICE_X5Y36.B        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/rst_n_inv1_INV_0
    SLICE_X3Y35.SR       net (fanout=49)       1.060   u_SD_TOP/SD_initial_inst/rst_n_inv
    SLICE_X3Y35.CLK      Trck                  0.324   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_addr_r<11>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_002/sdram_addr_r_11
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (1.108ns logic, 1.873ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clk2x" TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y22.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_SD_TOP/SD_read_inst/mydata_o_0 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.047ns (Levels of Logic = 0)
  Clock Path Skew:      0.342ns (1.128 - 0.786)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    clk_ref rising at 0.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_SD_TOP/SD_read_inst/mydata_o_0 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.AQ       Tcko                  0.198   u_SD_TOP/SD_read_inst/mydata_o<3>
                                                       u_SD_TOP/SD_read_inst/mydata_o_0
    RAMB8_X0Y22.DIADI0   net (fanout=1)        0.902   u_SD_TOP/SD_read_inst/mydata_o<0>
    RAMB8_X0Y22.CLKAWRCLKTrckd_DIA   (-Th)     0.053   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.047ns (0.145ns logic, 0.902ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y22.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_SD_TOP/SD_read_inst/mydata_o_8 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 0)
  Clock Path Skew:      0.344ns (1.128 - 0.784)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    clk_ref rising at 0.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_SD_TOP/SD_read_inst/mydata_o_8 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.AMUX     Tshcko                0.266   u_SD_TOP/SD_read_inst/mydata_o<7>
                                                       u_SD_TOP/SD_read_inst/mydata_o_8
    RAMB8_X0Y22.DIADI8   net (fanout=1)        0.857   u_SD_TOP/SD_read_inst/mydata_o<8>
    RAMB8_X0Y22.CLKAWRCLKTrckd_DIA   (-Th)     0.053   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.213ns logic, 0.857ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y22.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_SD_TOP/SD_read_inst/mydata_o_6 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 0)
  Clock Path Skew:      0.344ns (1.128 - 0.784)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    clk_ref rising at 0.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_SD_TOP/SD_read_inst/mydata_o_6 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y44.CQ       Tcko                  0.234   u_SD_TOP/SD_read_inst/mydata_o<7>
                                                       u_SD_TOP/SD_read_inst/mydata_o_6
    RAMB8_X0Y22.DIADI6   net (fanout=1)        0.960   u_SD_TOP/SD_read_inst/mydata_o<6>
    RAMB8_X0Y22.CLKAWRCLKTrckd_DIA   (-Th)     0.053   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.181ns logic, 0.960ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clk2x" TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y22.CLKAWRCLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y22.CLKBRDCLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_ref
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clkfx = PERIOD TIMEGRP         
"u_system_ctrl_u_sdram_pll_clkfx" TS_sys_clk_pin * 1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3298 paths analyzed, 430 endpoints analyzed, 11 failing endpoints
 11 timing errors detected. (11 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 142.061ns.
--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X5Y29.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.384ns
  Data Path Delay:      2.339ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.698ns (1.723 - 2.421)
  Source Clock:         clk_ref falling at 15.000ns
  Destination Clock:    clk_vga rising at 15.384ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    SLICE_X5Y31.B5       net (fanout=9)        0.729   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    SLICE_X5Y31.B        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_159_o1
    SLICE_X5Y29.SR       net (fanout=3)        0.600   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_159_o
    SLICE_X5Y29.CLK      Trck                  0.321   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (1.010ns logic, 1.329ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          15.384ns
  Data Path Delay:      2.260ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AQ       Tcko                  0.525   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X5Y31.B4       net (fanout=3)        0.555   u_system_ctrl/delay_done
    SLICE_X5Y31.B        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_159_o1
    SLICE_X5Y29.SR       net (fanout=3)        0.600   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_159_o
    SLICE_X5Y29.CLK      Trck                  0.321   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (1.105ns logic, 1.155ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X9Y19.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.769ns
  Data Path Delay:      1.111ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.698ns (1.714 - 2.412)
  Source Clock:         clk_ref rising at 30.000ns
  Destination Clock:    clk_vga rising at 30.769ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.BQ       Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X9Y19.A5       net (fanout=1)        0.417   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X9Y19.CLK      Tas                   0.264   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<6>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>_rt
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.694ns logic, 0.417ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (SLICE_X9Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (FF)
  Requirement:          0.769ns
  Data Path Delay:      1.076ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.698ns (1.714 - 2.412)
  Source Clock:         clk_ref rising at 30.000ns
  Destination Clock:    clk_vga rising at 30.769ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.DMUX     Tshcko                0.518   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    SLICE_X9Y19.AX       net (fanout=1)        0.444   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
    SLICE_X9Y19.CLK      Tdick                 0.114   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<6>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.076ns (0.632ns logic, 0.444ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clkfx = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkfx" TS_sys_clk_pin * 1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X8Y19.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y19.AMUX     Tshcko                0.244   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<6>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X8Y19.CX       net (fanout=1)        0.115   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X8Y19.CLK      Tckdi       (-Th)    -0.041   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.285ns logic, 0.115ns route)
                                                       (71.3% logic, 28.8% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5 (SLICE_X8Y16.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.BQ       Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<7>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5
    SLICE_X8Y16.A5       net (fanout=6)        0.078   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<5>
    SLICE_X8Y16.CLK      Tah         (-Th)    -0.131   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<9>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_91_xo<0>1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.329ns logic, 0.078ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------

Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (SLICE_X6Y13.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.DQ       Tcko                  0.200   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    SLICE_X6Y13.D6       net (fanout=6)        0.030   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
    SLICE_X6Y13.CLK      Tah         (-Th)    -0.190   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[9]_GND_181_o_add_0_OUT_xor<6>11
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkfx = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkfx" TS_sys_clk_pin * 1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout1_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkfx
--------------------------------------------------------------------------------
Slack: 14.904ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_lcd_top/u_lcd_driver/hcnt<3>/CLK
  Logical resource: u_sdram_vga_top/u_lcd_top/u_lcd_driver/hcnt_0/CK
  Location pin: SLICE_X4Y8.CLK
  Clock network: clk_vga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clkdv = PERIOD TIMEGRP         
"u_system_ctrl_u_sdram_pll_clkdv" TS_sys_clk_pin / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19379 paths analyzed, 2169 endpoints analyzed, 11 failing endpoints
 11 timing errors detected. (11 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 114.022ns.
--------------------------------------------------------------------------------

Paths for end point u_SD_TOP/SD_initial_inst/counter_7 (SLICE_X12Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_SD_TOP/SD_initial_inst/counter_7 (FF)
  Requirement:          1.539ns
  Data Path Delay:      3.140ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.738ns (1.684 - 2.422)
  Source Clock:         clk_vga rising at 138.461ns
  Destination Clock:    SD_clk_OBUF falling at 140.000ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to u_SD_TOP/SD_initial_inst/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AQ       Tcko                  0.525   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X5Y36.B6       net (fanout=3)        0.813   u_system_ctrl/delay_done
    SLICE_X5Y36.B        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/rst_n_inv1_INV_0
    SLICE_X12Y35.SR      net (fanout=49)       1.322   u_SD_TOP/SD_initial_inst/rst_n_inv
    SLICE_X12Y35.CLK     Trck                  0.221   u_SD_TOP/SD_initial_inst/counter<7>
                                                       u_SD_TOP/SD_initial_inst/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (1.005ns logic, 2.135ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point u_SD_TOP/SD_initial_inst/counter_6 (SLICE_X12Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_SD_TOP/SD_initial_inst/counter_6 (FF)
  Requirement:          1.539ns
  Data Path Delay:      3.131ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.738ns (1.684 - 2.422)
  Source Clock:         clk_vga rising at 138.461ns
  Destination Clock:    SD_clk_OBUF falling at 140.000ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to u_SD_TOP/SD_initial_inst/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AQ       Tcko                  0.525   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X5Y36.B6       net (fanout=3)        0.813   u_system_ctrl/delay_done
    SLICE_X5Y36.B        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/rst_n_inv1_INV_0
    SLICE_X12Y35.SR      net (fanout=49)       1.322   u_SD_TOP/SD_initial_inst/rst_n_inv
    SLICE_X12Y35.CLK     Trck                  0.212   u_SD_TOP/SD_initial_inst/counter<7>
                                                       u_SD_TOP/SD_initial_inst/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (0.996ns logic, 2.135ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point u_SD_TOP/SD_initial_inst/counter_5 (SLICE_X12Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          u_SD_TOP/SD_initial_inst/counter_5 (FF)
  Requirement:          1.539ns
  Data Path Delay:      3.120ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.738ns (1.684 - 2.422)
  Source Clock:         clk_vga rising at 138.461ns
  Destination Clock:    SD_clk_OBUF falling at 140.000ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to u_SD_TOP/SD_initial_inst/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.AQ       Tcko                  0.525   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X5Y36.B6       net (fanout=3)        0.813   u_system_ctrl/delay_done
    SLICE_X5Y36.B        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/rst_n_inv1_INV_0
    SLICE_X12Y35.SR      net (fanout=49)       1.322   u_SD_TOP/SD_initial_inst/rst_n_inv
    SLICE_X12Y35.CLK     Trck                  0.201   u_SD_TOP/SD_initial_inst/counter<7>
                                                       u_SD_TOP/SD_initial_inst/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.985ns logic, 2.135ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clkdv = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkdv" TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_SD_TOP/SD_initial_inst/cnt_4 (SLICE_X22Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_SD_TOP/SD_initial_inst/cnt_4 (FF)
  Destination:          u_SD_TOP/SD_initial_inst/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SD_clk_OBUF falling at 60.000ns
  Destination Clock:    SD_clk_OBUF falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_SD_TOP/SD_initial_inst/cnt_4 to u_SD_TOP/SD_initial_inst/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.200   u_SD_TOP/SD_initial_inst/cnt<7>
                                                       u_SD_TOP/SD_initial_inst/cnt_4
    SLICE_X22Y27.A6      net (fanout=4)        0.033   u_SD_TOP/SD_initial_inst/cnt<4>
    SLICE_X22Y27.CLK     Tah         (-Th)    -0.190   u_SD_TOP/SD_initial_inst/cnt<7>
                                                       u_SD_TOP/SD_initial_inst/Mmux_state[3]_cnt[9]_wide_mux_63_OUT5
                                                       u_SD_TOP/SD_initial_inst/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.390ns logic, 0.033ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point u_SD_TOP/SD_read_inst/mydata_3 (SLICE_X5Y44.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_SD_TOP/SD_read_inst/mydata_2 (FF)
  Destination:          u_SD_TOP/SD_read_inst/mydata_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SD_clk_OBUF rising at 40.000ns
  Destination Clock:    SD_clk_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_SD_TOP/SD_read_inst/mydata_2 to u_SD_TOP/SD_read_inst/mydata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.BQ       Tcko                  0.198   u_SD_TOP/SD_read_inst/mydata<6>
                                                       u_SD_TOP/SD_read_inst/mydata_2
    SLICE_X5Y44.B5       net (fanout=2)        0.074   u_SD_TOP/SD_read_inst/mydata<2>
    SLICE_X5Y44.CLK      Tah         (-Th)    -0.155   u_SD_TOP/SD_read_inst/mydata<6>
                                                       u_SD_TOP/SD_read_inst/Mmux__n020491
                                                       u_SD_TOP/SD_read_inst/mydata_3
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.353ns logic, 0.074ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Paths for end point u_SD_TOP/SD_initial_inst/aa_1 (SLICE_X15Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_SD_TOP/SD_initial_inst/aa_1 (FF)
  Destination:          u_SD_TOP/SD_initial_inst/aa_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SD_clk_OBUF rising at 40.000ns
  Destination Clock:    SD_clk_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_SD_TOP/SD_initial_inst/aa_1 to u_SD_TOP/SD_initial_inst/aa_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.198   u_SD_TOP/SD_initial_inst/aa<2>
                                                       u_SD_TOP/SD_initial_inst/aa_1
    SLICE_X15Y28.A6      net (fanout=6)        0.032   u_SD_TOP/SD_initial_inst/aa<1>
    SLICE_X15Y28.CLK     Tah         (-Th)    -0.215   u_SD_TOP/SD_initial_inst/aa<2>
                                                       u_SD_TOP/SD_initial_inst/Mmux_GND_9_o_GND_9_o_mux_7_OUT21
                                                       u_SD_TOP/SD_initial_inst/aa_1
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.413ns logic, 0.032ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkdv = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkdv" TS_sys_clk_pin / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout4_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkdv
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: u_SD_TOP/SD_initial_inst/rx<43>/CLK
  Logical resource: u_SD_TOP/SD_initial_inst/Mshreg_rx_40/CLK
  Location pin: SLICE_X16Y22.CLK
  Clock network: SD_clk_OBUF
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: u_SD_TOP/SD_initial_inst/rx<19>/CLK
  Logical resource: u_SD_TOP/SD_initial_inst/Mshreg_rx_16/CLK
  Location pin: SLICE_X20Y22.CLK
  Clock network: SD_clk_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|    211.896ns|            0|          179|            0|        32270|
| TS_u_system_ctrl_u_sdram_pll_c|     10.000ns|    105.948ns|          N/A|          157|            0|         9593|            0|
| lk2x                          |             |             |             |             |             |             |             |
| TS_u_system_ctrl_u_sdram_pll_c|     15.385ns|    142.061ns|          N/A|           11|            0|         3298|            0|
| lkfx                          |             |             |             |             |             |             |             |
| TS_u_system_ctrl_u_sdram_pll_c|     40.000ns|    114.022ns|          N/A|           11|            0|        19379|            0|
| lkdv                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    8.254|    4.127|    5.906|    7.376|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 179  Score: 503454  (Setup/Max: 503454, Hold: 0)

Constraints cover 32270 paths, 0 nets, and 4383 connections

Design statistics:
   Minimum period: 142.061ns{1}   (Maximum frequency:   7.039MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 23 21:03:33 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 233 MB



