<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1244" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1244{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1244{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1244{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1244{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t5_1244{left:69px;bottom:1071px;letter-spacing:-0.14px;}
#t6_1244{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t7_1244{left:69px;bottom:1033px;letter-spacing:-0.16px;word-spacing:-0.2px;}
#t8_1244{left:69px;bottom:1016px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t9_1244{left:69px;bottom:999px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#ta_1244{left:69px;bottom:982px;letter-spacing:-0.19px;word-spacing:0.08px;}
#tb_1244{left:69px;bottom:932px;letter-spacing:-0.09px;}
#tc_1244{left:154px;bottom:932px;letter-spacing:-0.1px;}
#td_1244{left:69px;bottom:910px;letter-spacing:-0.13px;word-spacing:-0.68px;}
#te_1244{left:69px;bottom:893px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_1244{left:69px;bottom:876px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_1244{left:69px;bottom:853px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#th_1244{left:69px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ti_1244{left:69px;bottom:813px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#tj_1244{left:69px;bottom:797px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_1244{left:69px;bottom:780px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tl_1244{left:69px;bottom:757px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tm_1244{left:69px;bottom:740px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tn_1244{left:69px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_1244{left:69px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_1244{left:69px;bottom:656px;letter-spacing:-0.09px;}
#tq_1244{left:154px;bottom:656px;letter-spacing:-0.09px;word-spacing:-0.08px;}
#tr_1244{left:69px;bottom:634px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#ts_1244{left:69px;bottom:617px;letter-spacing:-0.18px;word-spacing:-1.36px;}
#tt_1244{left:69px;bottom:600px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#tu_1244{left:69px;bottom:584px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tv_1244{left:69px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_1244{left:69px;bottom:550px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tx_1244{left:69px;bottom:533px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_1244{left:69px;bottom:483px;letter-spacing:-0.1px;}
#tz_1244{left:154px;bottom:483px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t10_1244{left:69px;bottom:460px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t11_1244{left:69px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_1244{left:658px;bottom:444px;letter-spacing:-0.11px;}
#t13_1244{left:702px;bottom:444px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t14_1244{left:69px;bottom:427px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_1244{left:316px;bottom:393px;letter-spacing:0.12px;word-spacing:0.02px;}
#t16_1244{left:78px;bottom:370px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t17_1244{left:178px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t18_1244{left:334px;bottom:370px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_1244{left:327px;bottom:354px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1a_1244{left:578px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1b_1244{left:75px;bottom:329px;letter-spacing:-0.13px;}
#t1c_1244{left:172px;bottom:329px;letter-spacing:-0.11px;}
#t1d_1244{left:172px;bottom:312px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t1e_1244{left:172px;bottom:295px;letter-spacing:-0.11px;}
#t1f_1244{left:172px;bottom:279px;letter-spacing:-0.12px;}
#t1g_1244{left:318px;bottom:329px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_1244{left:467px;bottom:329px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_1244{left:467px;bottom:308px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1j_1244{left:661px;bottom:306px;}
#t1k_1244{left:679px;bottom:308px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1l_1244{left:467px;bottom:291px;letter-spacing:-0.11px;}
#t1m_1244{left:525px;bottom:291px;letter-spacing:-0.12px;}
#t1n_1244{left:75px;bottom:254px;letter-spacing:-0.14px;}
#t1o_1244{left:172px;bottom:254px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1p_1244{left:172px;bottom:237px;letter-spacing:-0.11px;}
#t1q_1244{left:172px;bottom:221px;letter-spacing:-0.11px;}
#t1r_1244{left:172px;bottom:204px;letter-spacing:-0.12px;}
#t1s_1244{left:318px;bottom:254px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_1244{left:467px;bottom:254px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_1244{left:526px;bottom:253px;}
#t1v_1244{left:544px;bottom:254px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1w_1244{left:740px;bottom:254px;letter-spacing:-0.12px;}
#t1x_1244{left:75px;bottom:179px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1y_1244{left:172px;bottom:179px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t1z_1244{left:172px;bottom:163px;letter-spacing:-0.11px;}
#t20_1244{left:172px;bottom:146px;letter-spacing:-0.11px;}
#t21_1244{left:172px;bottom:129px;letter-spacing:-0.11px;}
#t22_1244{left:318px;bottom:179px;letter-spacing:-0.17px;}
#t23_1244{left:467px;bottom:179px;letter-spacing:-0.13px;}

.s1_1244{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1244{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1244{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1244{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1244{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s6_1244{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1244{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_1244{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_1244{font-size:14px;font-family:NeoSansIntel-Italic_1uk3;color:#000;}
.sa_1244{font-size:18px;font-family:Symbol_3ef;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1244" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1uk3;
	src: url("fonts/NeoSansIntel-Italic_1uk3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1244Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1244" style="-webkit-user-select: none;"><object width="935" height="1210" data="1244/1244.svg" type="image/svg+xml" id="pdf1244" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1244" class="t s1_1244">33-76 </span><span id="t2_1244" class="t s1_1244">Vol. 3C </span>
<span id="t3_1244" class="t s2_1244">INTEL® PROCESSOR TRACE </span>
<span id="t4_1244" class="t s3_1244">older processors that do not support these VMCS controls, a VMM can use the VMX MSR-load areas on VM exits </span>
<span id="t5_1244" class="t s3_1244">(see Section 25.7.2, “VM-Exit Controls for MSRs”) and VM entries (see Section 25.8.2, “VM-Entry Controls for </span>
<span id="t6_1244" class="t s3_1244">MSRs”) to limit trace-packet generation to the guest environment. </span>
<span id="t7_1244" class="t s3_1244">For this usage, VM entry is programmed to enable trace packet generation, while VM exit is programmed to clear </span>
<span id="t8_1244" class="t s3_1244">IA32_RTIT_CTL.TraceEn so as to disable trace-packet generation in the host. Further, if it is preferred that the </span>
<span id="t9_1244" class="t s3_1244">guest packet stream contain no indication that execution was in VMX non-root operation, the VMM should set to 1 </span>
<span id="ta_1244" class="t s3_1244">all the VMX controls enumerated in Table 33-52. </span>
<span id="tb_1244" class="t s4_1244">33.5.2.3 </span><span id="tc_1244" class="t s4_1244">Emulation of Intel PT Traced State </span>
<span id="td_1244" class="t s3_1244">If a VMM emulates an element of processor state by taking a VM exit on reads and/or writes to that piece of state, </span>
<span id="te_1244" class="t s3_1244">and the state element impacts Intel PT packet generation or values, it may be incumbent upon the VMM to insert </span>
<span id="tf_1244" class="t s3_1244">or modify the output trace data. </span>
<span id="tg_1244" class="t s3_1244">If a VM exit is taken on a guest write to CR3 (including “MOV CR3” as well as task switches), the PIP packet </span>
<span id="th_1244" class="t s3_1244">normally generated on the CR3 write will be missing. </span>
<span id="ti_1244" class="t s3_1244">To avoid decoder confusion when the guest trace is decoded, the VMM should emulate the missing PIP by writing it </span>
<span id="tj_1244" class="t s3_1244">into the guest output buffer. If the guest CR3 value is manipulated, the VMM may also need to manipulate the </span>
<span id="tk_1244" class="t s3_1244">IA32_RTIT_CR3_MATCH value, in order to ensure the trace behavior matches the guest's expectation. </span>
<span id="tl_1244" class="t s3_1244">Similarly, if a VMM emulates the TSC value by taking a VM exit on RDTSC, the TSC packets generated in the trace </span>
<span id="tm_1244" class="t s3_1244">may mismatch the TSC values returned by the VMM on RDTSC. To ensure that the trace can be properly aligned </span>
<span id="tn_1244" class="t s3_1244">with software logs based on RDTSC, the VMM should either make corresponding modifications to the TSC packet </span>
<span id="to_1244" class="t s3_1244">values in the guest trace, or use mechanisms such as TSC offsetting or TSC scaling in place of exiting. </span>
<span id="tp_1244" class="t s4_1244">33.5.2.4 </span><span id="tq_1244" class="t s4_1244">TSC Scaling </span>
<span id="tr_1244" class="t s3_1244">When TSC scaling is enabled for a guest using Intel PT, the VMM should ensure that the value of Maximum Non- </span>
<span id="ts_1244" class="t s3_1244">Turbo Ratio[15:8] in MSR_PLATFORM_INFO (MSR 0CEH) and the TSC/”core crystal clock” ratio (EBX/EAX) in CPUID </span>
<span id="tt_1244" class="t s3_1244">leaf 15H are set in a manner consistent with the resulting TSC rate that will be visible to the VM. This will allow the </span>
<span id="tu_1244" class="t s3_1244">decoder to properly apply TSC packets, MTC packets (based on the core crystal clock or ART, whose frequency is </span>
<span id="tv_1244" class="t s3_1244">indicated by CPUID leaf 15H), and CBR packets (which indicate the ratio of the processor frequency to the Max </span>
<span id="tw_1244" class="t s3_1244">Non-Turbo frequency). Absent this, or separate indication of the scaling factor, the decoder will be unable to prop- </span>
<span id="tx_1244" class="t s3_1244">erly track time in the trace. See Section 33.8.3 for details on tracking time within an Intel PT trace. </span>
<span id="ty_1244" class="t s4_1244">33.5.2.5 </span><span id="tz_1244" class="t s4_1244">Failed VM Entry </span>
<span id="t10_1244" class="t s3_1244">The packets generated by a failed VM entry depend both on the VMCS configuration, as well as on the type of </span>
<span id="t11_1244" class="t s3_1244">failure. The results to expect are summarized in the table below. Note that packets in </span><span id="t12_1244" class="t s5_1244">italics </span><span id="t13_1244" class="t s3_1244">may or may not be </span>
<span id="t14_1244" class="t s3_1244">generated, depending on implementation choice, and the point of failure. </span>
<span id="t15_1244" class="t s6_1244">Table 33-54. Packets on a Failed VM Entry </span>
<span id="t16_1244" class="t s7_1244">Usage Model </span><span id="t17_1244" class="t s7_1244">Entry Configuration </span><span id="t18_1244" class="t s7_1244">Early Failure (fall </span>
<span id="t19_1244" class="t s7_1244">through to next IP) </span>
<span id="t1a_1244" class="t s7_1244">Late Failure (VM exit like) </span>
<span id="t1b_1244" class="t s8_1244">System-Wide </span><span id="t1c_1244" class="t s8_1244">No use of “Load </span>
<span id="t1d_1244" class="t s8_1244">IA32_RTIT_CTL” entry </span>
<span id="t1e_1244" class="t s8_1244">control or VM-entry </span>
<span id="t1f_1244" class="t s8_1244">MSR-load area </span>
<span id="t1g_1244" class="t s8_1244">TIP (NextIP) </span><span id="t1h_1244" class="t s9_1244">CFE.VMENTRY, FUP(CLIP) if EventEn=1 </span>
<span id="t1i_1244" class="t s9_1244">PIP(Guest CR3, NR=1), TraceEn 0</span><span id="t1j_1244" class="t sa_1244">→</span><span id="t1k_1244" class="t s9_1244">1 Packets (See Section </span>
<span id="t1l_1244" class="t s9_1244">33.2.8.3), </span><span id="t1m_1244" class="t s8_1244">PIP(HostCR3, NR=0), TIP(HostIP) </span>
<span id="t1n_1244" class="t s8_1244">VMM Only </span><span id="t1o_1244" class="t s8_1244">“Load IA32_RTIT_CTL” </span>
<span id="t1p_1244" class="t s8_1244">entry control or VM- </span>
<span id="t1q_1244" class="t s8_1244">entry MSR-load area </span>
<span id="t1r_1244" class="t s8_1244">used to clear TraceEn </span>
<span id="t1s_1244" class="t s8_1244">TIP (NextIP) </span><span id="t1t_1244" class="t s9_1244">TraceEn 0</span><span id="t1u_1244" class="t sa_1244">→</span><span id="t1v_1244" class="t s9_1244">1 Packets (See Section 33.2.8.3), </span><span id="t1w_1244" class="t s8_1244">TIP(HostIP) </span>
<span id="t1x_1244" class="t s8_1244">VM Only </span><span id="t1y_1244" class="t s8_1244">“Load IA32_RTIT_CTL” </span>
<span id="t1z_1244" class="t s8_1244">entry control or VM- </span>
<span id="t20_1244" class="t s8_1244">entry MSR-load area </span>
<span id="t21_1244" class="t s8_1244">used to set TraceEn </span>
<span id="t22_1244" class="t s8_1244">None </span><span id="t23_1244" class="t s8_1244">None </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
