// Seed: 1547669808
module module_0;
  assign id_1 = -1'b0;
  assign id_2 = id_2;
  wire id_3, id_4;
  wire id_5;
  assign {id_2, id_5} = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = {1 !== id_1};
  parameter id_8 = 1'b0;
  assign id_4 = 1;
  wire id_9;
  assign id_6 = 1'b0;
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
  wire id_12;
  assign id_6 = 1 - 1;
  always id_11 = id_3;
  wire id_13;
endmodule
