// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan8(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=256, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2696[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 256, 1, 1
.minnctapersm 4
{
	.reg .pred 	%p<202>;
	.reg .b16 	%rs<95>;
	.reg .b32 	%r<1302>;
	.reg .f32 	%f<695>;
	.reg .b64 	%rd<239>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r88, [_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd47, [_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r95, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r95, 36991;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r96, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r96, 36991;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r89, [_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd4, [_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r97, %r4, 8;
	or.b32  	%r98, %r2, %r3;
	or.b32  	%r99, %r98, %r97;
	mul.wide.u32 	%rd52, %r99, 4;
	add.s64 	%rd5, %rd4, %rd52;
	mov.u32 	%r100, 1;
	st.global.u32 	[%rd5], %r100;
	setp.gt.u32 	%p3, %r89, 32767;
	@%p3 bra 	$L__BB0_9;
// %bb.5:                               // %L133
	ld.param.u32 	%r90, [_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r90, %r89;
	setp.gt.s32 	%p5, %r90, 65535;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;
// %bb.6:                               // %L140
	ld.param.u32 	%r91, [_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r101, %r90, %r89;
	and.b32  	%r102, %r101, 255;
	setp.ne.s32 	%p7, %r102, 0;
	setp.gt.u32 	%p8, %r91, 4095;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_9;
// %bb.7:                               // %L151
	ld.param.u32 	%r92, [_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p10, %r92, %r91;
	setp.gt.s32 	%p11, %r92, 8191;
	or.pred  	%p12, %p10, %p11;
	@%p12 bra 	$L__BB0_9;
// %bb.8:                               // %L158
	sub.s32 	%r103, %r92, %r91;
	add.s32 	%r104, %r103, 3;
	and.b32  	%r105, %r104, 31;
	setp.eq.s32 	%p13, %r105, 0;
	@%p13 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %L273
	ld.param.u32 	%r93, [_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p14, %r93, 0;
	@%p14 bra 	$L__BB0_12;
// %bb.11:                              // %L275
	ld.param.u32 	%r94, [_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p15, %r93, %r94;
	setp.lt.s32 	%p16, %r94, 49;
	and.pred  	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;
$L__BB0_13:                             // %pass164
	and.b32  	%r41, %r3, 3;
	shl.b32 	%r42, %r41, 1;
	or.b32  	%r110, %r42, -31;
	cvt.rn.f32.s32 	%f46, %r110;
	mov.f32 	%f47, 0f42840000;
	div.approx.f32 	%f42, %f46, %f47;
	mov.f32 	%f71, 0f00000000;
	mul.f32 	%f44, %f42, 0f40800000;
	setp.neu.f32 	%p23, %f44, 0f00000000;
	mov.f32 	%f45, 0f3F800000;
	mov.f32 	%f687, %f45;
	@%p23 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_15;
$L__BB0_14:                             // %L543
	add.f32 	%f74, %f44, %f44;
	mov.b32 	%r118, %f74;
	and.b32  	%r119, %r118, -2147483648;
	or.b32  	%r120, %r119, 1056964608;
	mov.b32 	%f75, %r120;
	add.f32 	%f76, %f74, %f75;
	cvt.rzi.f32.f32 	%f77, %f76;
	abs.f32 	%f78, %f74;
	setp.gt.f32 	%p24, %f78, 0f4B000000;
	selp.f32 	%f79, %f74, %f77, %p24;
	cvt.rzi.f32.f32 	%f80, %f74;
	setp.lt.f32 	%p25, %f78, 0f3F000000;
	selp.f32 	%f81, %f80, %f79, %p25;
	cvt.rzi.s32.f32 	%r121, %f81;
	fma.rn.f32 	%f82, %f81, 0fBF000000, %f44;
	mul.f32 	%f83, %f82, %f82;
	fma.rn.f32 	%f84, %f83, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f85, %f83, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f86, %f84, %f83, 0fC0A55DF6;
	fma.rn.f32 	%f87, %f85, %f83, 0f4081E0CF;
	fma.rn.f32 	%f88, %f83, %f82, 0f00000000;
	fma.rn.f32 	%f89, %f87, %f83, 0fC09DE9E6;
	fma.rn.f32 	%f90, %f86, %f88, 0f00000000;
	fma.rn.f32 	%f91, %f89, %f83, 0f3F800000;
	fma.rn.f32 	%f92, %f82, 0f40490FDB, %f90;
	and.b32  	%r122, %r121, 1;
	setp.eq.b32 	%p26, %r122, 1;
	selp.f32 	%f93, %f91, %f92, %p26;
	and.b32  	%r123, %r121, 2;
	setp.eq.s32 	%p27, %r123, 0;
	sub.f32 	%f95, %f71, %f93;
	selp.f32 	%f96, %f93, %f95, %p27;
	cvt.rzi.f32.f32 	%f97, %f44;
	setp.eq.f32 	%p28, %f44, %f97;
	mul.f32 	%f98, %f44, 0f00000000;
	selp.f32 	%f99, %f98, %f96, %p28;
	mul.f32 	%f100, %f42, 0f41490FDB;
	div.approx.f32 	%f687, %f99, %f100;
$L__BB0_15:                             // %L547
	or.b32  	%r124, %r42, -23;
	cvt.rn.f32.s32 	%f104, %r124;
	div.approx.f32 	%f4, %f104, %f47;
	mul.f32 	%f6, %f4, 0f40800000;
	setp.eq.f32 	%p34, %f6, 0f00000000;
	mov.f32 	%f688, %f45;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L561
	add.f32 	%f132, %f6, %f6;
	mov.b32 	%r132, %f132;
	and.b32  	%r133, %r132, -2147483648;
	or.b32  	%r134, %r133, 1056964608;
	mov.b32 	%f133, %r134;
	add.f32 	%f134, %f132, %f133;
	cvt.rzi.f32.f32 	%f135, %f134;
	abs.f32 	%f136, %f132;
	setp.gt.f32 	%p35, %f136, 0f4B000000;
	selp.f32 	%f137, %f132, %f135, %p35;
	cvt.rzi.f32.f32 	%f138, %f132;
	setp.lt.f32 	%p36, %f136, 0f3F000000;
	selp.f32 	%f139, %f138, %f137, %p36;
	cvt.rzi.s32.f32 	%r135, %f139;
	fma.rn.f32 	%f140, %f139, 0fBF000000, %f6;
	mul.f32 	%f141, %f140, %f140;
	fma.rn.f32 	%f142, %f141, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f143, %f141, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f144, %f142, %f141, 0fC0A55DF6;
	fma.rn.f32 	%f145, %f143, %f141, 0f4081E0CF;
	fma.rn.f32 	%f146, %f141, %f140, 0f00000000;
	fma.rn.f32 	%f147, %f145, %f141, 0fC09DE9E6;
	fma.rn.f32 	%f148, %f144, %f146, 0f00000000;
	fma.rn.f32 	%f149, %f147, %f141, 0f3F800000;
	fma.rn.f32 	%f150, %f140, 0f40490FDB, %f148;
	and.b32  	%r136, %r135, 1;
	setp.eq.b32 	%p37, %r136, 1;
	selp.f32 	%f151, %f149, %f150, %p37;
	and.b32  	%r137, %r135, 2;
	setp.eq.s32 	%p38, %r137, 0;
	sub.f32 	%f153, %f71, %f151;
	selp.f32 	%f154, %f151, %f153, %p38;
	cvt.rzi.f32.f32 	%f155, %f6;
	setp.eq.f32 	%p39, %f6, %f155;
	mul.f32 	%f156, %f6, 0f00000000;
	selp.f32 	%f157, %f156, %f154, %p39;
	mul.f32 	%f158, %f4, 0f41490FDB;
	div.approx.f32 	%f688, %f157, %f158;
$L__BB0_17:                             // %L565
	or.b32  	%r141, %r42, -15;
	cvt.rn.f32.s32 	%f163, %r141;
	div.approx.f32 	%f9, %f163, %f47;
	mul.f32 	%f11, %f9, 0f40800000;
	setp.eq.f32 	%p45, %f11, 0f00000000;
	mov.f32 	%f689, %f45;
	@%p45 bra 	$L__BB0_19;
// %bb.18:                              // %L641
	add.f32 	%f191, %f11, %f11;
	mov.b32 	%r149, %f191;
	and.b32  	%r150, %r149, -2147483648;
	or.b32  	%r151, %r150, 1056964608;
	mov.b32 	%f192, %r151;
	add.f32 	%f193, %f191, %f192;
	cvt.rzi.f32.f32 	%f194, %f193;
	abs.f32 	%f195, %f191;
	setp.gt.f32 	%p46, %f195, 0f4B000000;
	selp.f32 	%f196, %f191, %f194, %p46;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p47, %f195, 0f3F000000;
	selp.f32 	%f198, %f197, %f196, %p47;
	cvt.rzi.s32.f32 	%r152, %f198;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f11;
	mul.f32 	%f200, %f199, %f199;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	and.b32  	%r153, %r152, 1;
	setp.eq.b32 	%p48, %r153, 1;
	selp.f32 	%f210, %f208, %f209, %p48;
	and.b32  	%r154, %r152, 2;
	setp.eq.s32 	%p49, %r154, 0;
	sub.f32 	%f212, %f71, %f210;
	selp.f32 	%f213, %f210, %f212, %p49;
	cvt.rzi.f32.f32 	%f214, %f11;
	setp.eq.f32 	%p50, %f11, %f214;
	mul.f32 	%f215, %f11, 0f00000000;
	selp.f32 	%f216, %f215, %f213, %p50;
	mul.f32 	%f217, %f9, 0f41490FDB;
	div.approx.f32 	%f689, %f216, %f217;
$L__BB0_19:                             // %L645
	or.b32  	%r155, %r42, -7;
	cvt.rn.f32.s32 	%f221, %r155;
	div.approx.f32 	%f15, %f221, %f47;
	mul.f32 	%f17, %f15, 0f40800000;
	setp.eq.f32 	%p56, %f17, 0f00000000;
	mov.f32 	%f690, %f45;
	@%p56 bra 	$L__BB0_21;
// %bb.20:                              // %L659
	add.f32 	%f249, %f17, %f17;
	mov.b32 	%r163, %f249;
	and.b32  	%r164, %r163, -2147483648;
	or.b32  	%r165, %r164, 1056964608;
	mov.b32 	%f250, %r165;
	add.f32 	%f251, %f249, %f250;
	cvt.rzi.f32.f32 	%f252, %f251;
	abs.f32 	%f253, %f249;
	setp.gt.f32 	%p57, %f253, 0f4B000000;
	selp.f32 	%f254, %f249, %f252, %p57;
	cvt.rzi.f32.f32 	%f255, %f249;
	setp.lt.f32 	%p58, %f253, 0f3F000000;
	selp.f32 	%f256, %f255, %f254, %p58;
	cvt.rzi.s32.f32 	%r166, %f256;
	fma.rn.f32 	%f257, %f256, 0fBF000000, %f17;
	mul.f32 	%f258, %f257, %f257;
	fma.rn.f32 	%f259, %f258, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f260, %f258, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f261, %f259, %f258, 0fC0A55DF6;
	fma.rn.f32 	%f262, %f260, %f258, 0f4081E0CF;
	fma.rn.f32 	%f263, %f258, %f257, 0f00000000;
	fma.rn.f32 	%f264, %f262, %f258, 0fC09DE9E6;
	fma.rn.f32 	%f265, %f261, %f263, 0f00000000;
	fma.rn.f32 	%f266, %f264, %f258, 0f3F800000;
	fma.rn.f32 	%f267, %f257, 0f40490FDB, %f265;
	and.b32  	%r167, %r166, 1;
	setp.eq.b32 	%p59, %r167, 1;
	selp.f32 	%f268, %f266, %f267, %p59;
	and.b32  	%r168, %r166, 2;
	setp.eq.s32 	%p60, %r168, 0;
	sub.f32 	%f270, %f71, %f268;
	selp.f32 	%f271, %f268, %f270, %p60;
	cvt.rzi.f32.f32 	%f272, %f17;
	setp.eq.f32 	%p61, %f17, %f272;
	mul.f32 	%f273, %f17, 0f00000000;
	selp.f32 	%f274, %f273, %f271, %p61;
	mul.f32 	%f275, %f15, 0f41490FDB;
	div.approx.f32 	%f690, %f274, %f275;
$L__BB0_21:                             // %L663
	or.b32  	%r172, %r42, 1;
	cvt.rn.f32.s32 	%f280, %r172;
	div.approx.f32 	%f20, %f280, %f47;
	mul.f32 	%f22, %f20, 0f40800000;
	setp.eq.f32 	%p67, %f22, 0f00000000;
	mov.f32 	%f691, %f45;
	@%p67 bra 	$L__BB0_23;
// %bb.22:                              // %L739
	add.f32 	%f308, %f22, %f22;
	mov.b32 	%r180, %f308;
	and.b32  	%r181, %r180, -2147483648;
	or.b32  	%r182, %r181, 1056964608;
	mov.b32 	%f309, %r182;
	add.f32 	%f310, %f308, %f309;
	cvt.rzi.f32.f32 	%f311, %f310;
	abs.f32 	%f312, %f308;
	setp.gt.f32 	%p68, %f312, 0f4B000000;
	selp.f32 	%f313, %f308, %f311, %p68;
	cvt.rzi.f32.f32 	%f314, %f308;
	setp.lt.f32 	%p69, %f312, 0f3F000000;
	selp.f32 	%f315, %f314, %f313, %p69;
	cvt.rzi.s32.f32 	%r183, %f315;
	fma.rn.f32 	%f316, %f315, 0fBF000000, %f22;
	mul.f32 	%f317, %f316, %f316;
	fma.rn.f32 	%f318, %f317, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f319, %f317, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f320, %f318, %f317, 0fC0A55DF6;
	fma.rn.f32 	%f321, %f319, %f317, 0f4081E0CF;
	fma.rn.f32 	%f322, %f317, %f316, 0f00000000;
	fma.rn.f32 	%f323, %f321, %f317, 0fC09DE9E6;
	fma.rn.f32 	%f324, %f320, %f322, 0f00000000;
	fma.rn.f32 	%f325, %f323, %f317, 0f3F800000;
	fma.rn.f32 	%f326, %f316, 0f40490FDB, %f324;
	and.b32  	%r184, %r183, 1;
	setp.eq.b32 	%p70, %r184, 1;
	selp.f32 	%f327, %f325, %f326, %p70;
	and.b32  	%r185, %r183, 2;
	setp.eq.s32 	%p71, %r185, 0;
	sub.f32 	%f329, %f71, %f327;
	selp.f32 	%f330, %f327, %f329, %p71;
	cvt.rzi.f32.f32 	%f331, %f22;
	setp.eq.f32 	%p72, %f22, %f331;
	mul.f32 	%f332, %f22, 0f00000000;
	selp.f32 	%f333, %f332, %f330, %p72;
	mul.f32 	%f334, %f20, 0f41490FDB;
	div.approx.f32 	%f691, %f333, %f334;
$L__BB0_23:                             // %L743
	or.b32  	%r186, %r42, 9;
	cvt.rn.f32.s32 	%f338, %r186;
	div.approx.f32 	%f26, %f338, %f47;
	mul.f32 	%f28, %f26, 0f40800000;
	setp.eq.f32 	%p78, %f28, 0f00000000;
	mov.f32 	%f692, %f45;
	@%p78 bra 	$L__BB0_25;
// %bb.24:                              // %L757
	add.f32 	%f366, %f28, %f28;
	mov.b32 	%r194, %f366;
	and.b32  	%r195, %r194, -2147483648;
	or.b32  	%r196, %r195, 1056964608;
	mov.b32 	%f367, %r196;
	add.f32 	%f368, %f366, %f367;
	cvt.rzi.f32.f32 	%f369, %f368;
	abs.f32 	%f370, %f366;
	setp.gt.f32 	%p79, %f370, 0f4B000000;
	selp.f32 	%f371, %f366, %f369, %p79;
	cvt.rzi.f32.f32 	%f372, %f366;
	setp.lt.f32 	%p80, %f370, 0f3F000000;
	selp.f32 	%f373, %f372, %f371, %p80;
	cvt.rzi.s32.f32 	%r197, %f373;
	fma.rn.f32 	%f374, %f373, 0fBF000000, %f28;
	mul.f32 	%f375, %f374, %f374;
	fma.rn.f32 	%f376, %f375, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f377, %f375, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f378, %f376, %f375, 0fC0A55DF6;
	fma.rn.f32 	%f379, %f377, %f375, 0f4081E0CF;
	fma.rn.f32 	%f380, %f375, %f374, 0f00000000;
	fma.rn.f32 	%f381, %f379, %f375, 0fC09DE9E6;
	fma.rn.f32 	%f382, %f378, %f380, 0f00000000;
	fma.rn.f32 	%f383, %f381, %f375, 0f3F800000;
	fma.rn.f32 	%f384, %f374, 0f40490FDB, %f382;
	and.b32  	%r198, %r197, 1;
	setp.eq.b32 	%p81, %r198, 1;
	selp.f32 	%f385, %f383, %f384, %p81;
	and.b32  	%r199, %r197, 2;
	setp.eq.s32 	%p82, %r199, 0;
	sub.f32 	%f387, %f71, %f385;
	selp.f32 	%f388, %f385, %f387, %p82;
	cvt.rzi.f32.f32 	%f389, %f28;
	setp.eq.f32 	%p83, %f28, %f389;
	mul.f32 	%f390, %f28, 0f00000000;
	selp.f32 	%f391, %f390, %f388, %p83;
	mul.f32 	%f392, %f26, 0f41490FDB;
	div.approx.f32 	%f692, %f391, %f392;
$L__BB0_25:                             // %L761
	or.b32  	%r203, %r42, 17;
	cvt.rn.f32.s32 	%f397, %r203;
	div.approx.f32 	%f31, %f397, %f47;
	mul.f32 	%f33, %f31, 0f40800000;
	setp.eq.f32 	%p89, %f33, 0f00000000;
	mov.f32 	%f693, %f45;
	@%p89 bra 	$L__BB0_27;
// %bb.26:                              // %L837
	add.f32 	%f425, %f33, %f33;
	mov.b32 	%r211, %f425;
	and.b32  	%r212, %r211, -2147483648;
	or.b32  	%r213, %r212, 1056964608;
	mov.b32 	%f426, %r213;
	add.f32 	%f427, %f425, %f426;
	cvt.rzi.f32.f32 	%f428, %f427;
	abs.f32 	%f429, %f425;
	setp.gt.f32 	%p90, %f429, 0f4B000000;
	selp.f32 	%f430, %f425, %f428, %p90;
	cvt.rzi.f32.f32 	%f431, %f425;
	setp.lt.f32 	%p91, %f429, 0f3F000000;
	selp.f32 	%f432, %f431, %f430, %p91;
	cvt.rzi.s32.f32 	%r214, %f432;
	fma.rn.f32 	%f433, %f432, 0fBF000000, %f33;
	mul.f32 	%f434, %f433, %f433;
	fma.rn.f32 	%f435, %f434, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f436, %f434, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f437, %f435, %f434, 0fC0A55DF6;
	fma.rn.f32 	%f438, %f436, %f434, 0f4081E0CF;
	fma.rn.f32 	%f439, %f434, %f433, 0f00000000;
	fma.rn.f32 	%f440, %f438, %f434, 0fC09DE9E6;
	fma.rn.f32 	%f441, %f437, %f439, 0f00000000;
	fma.rn.f32 	%f442, %f440, %f434, 0f3F800000;
	fma.rn.f32 	%f443, %f433, 0f40490FDB, %f441;
	and.b32  	%r215, %r214, 1;
	setp.eq.b32 	%p92, %r215, 1;
	selp.f32 	%f444, %f442, %f443, %p92;
	and.b32  	%r216, %r214, 2;
	setp.eq.s32 	%p93, %r216, 0;
	sub.f32 	%f446, %f71, %f444;
	selp.f32 	%f447, %f444, %f446, %p93;
	cvt.rzi.f32.f32 	%f448, %f33;
	setp.eq.f32 	%p94, %f33, %f448;
	mul.f32 	%f449, %f33, 0f00000000;
	selp.f32 	%f450, %f449, %f447, %p94;
	mul.f32 	%f451, %f31, 0f41490FDB;
	div.approx.f32 	%f693, %f450, %f451;
$L__BB0_27:                             // %L841
	or.b32  	%r217, %r42, 25;
	cvt.rn.f32.s32 	%f455, %r217;
	div.approx.f32 	%f37, %f455, %f47;
	mul.f32 	%f39, %f37, 0f40800000;
	setp.eq.f32 	%p100, %f39, 0f00000000;
	mov.f32 	%f694, %f45;
	@%p100 bra 	$L__BB0_29;
// %bb.28:                              // %L855
	add.f32 	%f483, %f39, %f39;
	mov.b32 	%r225, %f483;
	and.b32  	%r226, %r225, -2147483648;
	or.b32  	%r227, %r226, 1056964608;
	mov.b32 	%f484, %r227;
	add.f32 	%f485, %f483, %f484;
	cvt.rzi.f32.f32 	%f486, %f485;
	abs.f32 	%f487, %f483;
	setp.gt.f32 	%p101, %f487, 0f4B000000;
	selp.f32 	%f488, %f483, %f486, %p101;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p102, %f487, 0f3F000000;
	selp.f32 	%f490, %f489, %f488, %p102;
	cvt.rzi.s32.f32 	%r228, %f490;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f39;
	mul.f32 	%f492, %f491, %f491;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	and.b32  	%r229, %r228, 1;
	setp.eq.b32 	%p103, %r229, 1;
	selp.f32 	%f502, %f500, %f501, %p103;
	and.b32  	%r230, %r228, 2;
	setp.eq.s32 	%p104, %r230, 0;
	sub.f32 	%f504, %f71, %f502;
	selp.f32 	%f505, %f502, %f504, %p104;
	cvt.rzi.f32.f32 	%f506, %f39;
	setp.eq.f32 	%p105, %f39, %f506;
	mul.f32 	%f507, %f39, 0f00000000;
	selp.f32 	%f508, %f507, %f505, %p105;
	mul.f32 	%f509, %f37, 0f41490FDB;
	div.approx.f32 	%f694, %f508, %f509;
$L__BB0_29:                             // %L859
	setp.le.s32 	%p143, %r90, %r89;
	mov.u32 	%r1291, 0;
	@%p143 bra 	$L__BB0_36;
// %bb.30:                              // %L1285.lr.ph
	abs.f32 	%f48, %f42;
	abs.f32 	%f106, %f4;
	abs.f32 	%f165, %f9;
	abs.f32 	%f223, %f15;
	abs.f32 	%f282, %f20;
	abs.f32 	%f340, %f26;
	setp.gt.f32 	%p18, %f48, 0f4B800000;
	mul.f32 	%f49, %f42, 0f00000000;
	setp.gt.f32 	%p29, %f106, 0f4B800000;
	mul.f32 	%f107, %f4, 0f00000000;
	setp.gt.f32 	%p40, %f165, 0f4B800000;
	mul.f32 	%f166, %f9, 0f00000000;
	setp.gt.f32 	%p51, %f223, 0f4B800000;
	mul.f32 	%f224, %f15, 0f00000000;
	setp.gt.f32 	%p62, %f282, 0f4B800000;
	mul.f32 	%f283, %f20, 0f00000000;
	setp.gt.f32 	%p73, %f340, 0f4B800000;
	mul.f32 	%f341, %f26, 0f00000000;
	abs.f32 	%f399, %f31;
	selp.f32 	%f50, %f49, %f42, %p18;
	selp.f32 	%f108, %f107, %f4, %p29;
	selp.f32 	%f167, %f166, %f9, %p40;
	selp.f32 	%f225, %f224, %f15, %p51;
	selp.f32 	%f284, %f283, %f20, %p62;
	selp.f32 	%f342, %f341, %f26, %p73;
	setp.gt.f32 	%p84, %f399, 0f4B800000;
	mul.f32 	%f400, %f31, 0f00000000;
	add.f32 	%f51, %f50, %f50;
	add.f32 	%f109, %f108, %f108;
	add.f32 	%f168, %f167, %f167;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f285, %f284, %f284;
	add.f32 	%f343, %f342, %f342;
	selp.f32 	%f401, %f400, %f31, %p84;
	abs.f32 	%f457, %f37;
	mov.b32 	%r111, %f51;
	mov.b32 	%r125, %f109;
	mov.b32 	%r142, %f168;
	mov.b32 	%r156, %f226;
	mov.b32 	%r173, %f285;
	mov.b32 	%r187, %f343;
	add.f32 	%f402, %f401, %f401;
	setp.gt.f32 	%p95, %f457, 0f4B800000;
	mul.f32 	%f458, %f37, 0f00000000;
	cvt.u16.u32 	%rs2, %r3;
	and.b32  	%r112, %r111, -2147483648;
	and.b32  	%r126, %r125, -2147483648;
	and.b32  	%r143, %r142, -2147483648;
	and.b32  	%r157, %r156, -2147483648;
	and.b32  	%r174, %r173, -2147483648;
	and.b32  	%r188, %r187, -2147483648;
	mov.b32 	%r204, %f402;
	selp.f32 	%f459, %f458, %f37, %p95;
	shr.u16 	%rs3, %rs2, 8;
	shl.b16 	%rs4, %rs2, 8;
	or.b32  	%r113, %r112, 1056964608;
	or.b32  	%r127, %r126, 1056964608;
	or.b32  	%r144, %r143, 1056964608;
	or.b32  	%r158, %r157, 1056964608;
	or.b32  	%r175, %r174, 1056964608;
	or.b32  	%r189, %r188, 1056964608;
	and.b32  	%r205, %r204, -2147483648;
	add.f32 	%f460, %f459, %f459;
	or.b16  	%rs5, %rs4, %rs3;
	mov.b32 	%f52, %r113;
	mov.b32 	%f110, %r127;
	mov.b32 	%f169, %r144;
	mov.b32 	%f227, %r158;
	mov.b32 	%f286, %r175;
	mov.b32 	%f344, %r189;
	or.b32  	%r206, %r205, 1056964608;
	mov.b32 	%r218, %f460;
	shr.u16 	%rs7, %rs5, 4;
	add.f32 	%f53, %f51, %f52;
	abs.f32 	%f55, %f51;
	add.f32 	%f111, %f109, %f110;
	abs.f32 	%f113, %f109;
	add.f32 	%f170, %f168, %f169;
	abs.f32 	%f172, %f168;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f287, %f285, %f286;
	abs.f32 	%f289, %f285;
	add.f32 	%f345, %f343, %f344;
	abs.f32 	%f347, %f343;
	mov.b32 	%f403, %r206;
	and.b32  	%r219, %r218, -2147483648;
	shl.b16 	%rs6, %rs5, 4;
	and.b16  	%rs8, %rs7, 3840;
	cvt.rzi.f32.f32 	%f54, %f53;
	setp.gt.f32 	%p19, %f55, 0f4B000000;
	cvt.rzi.f32.f32 	%f112, %f111;
	setp.gt.f32 	%p30, %f113, 0f4B000000;
	cvt.rzi.f32.f32 	%f171, %f170;
	setp.gt.f32 	%p41, %f172, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p52, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f288, %f287;
	setp.gt.f32 	%p63, %f289, 0f4B000000;
	cvt.rzi.f32.f32 	%f346, %f345;
	setp.gt.f32 	%p74, %f347, 0f4B000000;
	add.f32 	%f404, %f402, %f403;
	abs.f32 	%f406, %f402;
	or.b32  	%r220, %r219, 1056964608;
	or.b16  	%rs9, %rs8, %rs6;
	selp.f32 	%f56, %f51, %f54, %p19;
	cvt.rzi.f32.f32 	%f57, %f51;
	setp.lt.f32 	%p20, %f55, 0f3F000000;
	selp.f32 	%f114, %f109, %f112, %p30;
	cvt.rzi.f32.f32 	%f115, %f109;
	setp.lt.f32 	%p31, %f113, 0f3F000000;
	selp.f32 	%f173, %f168, %f171, %p41;
	cvt.rzi.f32.f32 	%f174, %f168;
	setp.lt.f32 	%p42, %f172, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p52;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p53, %f230, 0f3F000000;
	selp.f32 	%f290, %f285, %f288, %p63;
	cvt.rzi.f32.f32 	%f291, %f285;
	setp.lt.f32 	%p64, %f289, 0f3F000000;
	selp.f32 	%f348, %f343, %f346, %p74;
	cvt.rzi.f32.f32 	%f349, %f343;
	setp.lt.f32 	%p75, %f347, 0f3F000000;
	cvt.rzi.f32.f32 	%f405, %f404;
	setp.gt.f32 	%p85, %f406, 0f4B000000;
	mov.b32 	%f461, %r220;
	and.b16  	%rs10, %rs9, 13107;
	shr.u16 	%rs12, %rs9, 2;
	shr.u32 	%r106, %r4, 3;
	selp.f32 	%f58, %f57, %f56, %p20;
	selp.f32 	%f116, %f115, %f114, %p31;
	selp.f32 	%f175, %f174, %f173, %p42;
	selp.f32 	%f233, %f232, %f231, %p53;
	selp.f32 	%f292, %f291, %f290, %p64;
	selp.f32 	%f350, %f349, %f348, %p75;
	selp.f32 	%f407, %f402, %f405, %p85;
	cvt.rzi.f32.f32 	%f408, %f402;
	setp.lt.f32 	%p86, %f406, 0f3F000000;
	add.f32 	%f462, %f460, %f461;
	abs.f32 	%f464, %f460;
	shl.b16 	%rs11, %rs10, 2;
	and.b16  	%rs13, %rs12, 13107;
	cvt.u16.u32 	%rs21, %r106;
	fma.rn.f32 	%f59, %f58, 0fBF000000, %f50;
	fma.rn.f32 	%f117, %f116, 0fBF000000, %f108;
	fma.rn.f32 	%f176, %f175, 0fBF000000, %f167;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f293, %f292, 0fBF000000, %f284;
	fma.rn.f32 	%f351, %f350, 0fBF000000, %f342;
	selp.f32 	%f409, %f408, %f407, %p86;
	cvt.rzi.f32.f32 	%f463, %f462;
	setp.gt.f32 	%p96, %f464, 0f4B000000;
	or.b16  	%rs14, %rs13, %rs11;
	and.b16  	%rs22, %rs21, 255;
	mul.f32 	%f60, %f59, %f59;
	mul.f32 	%f118, %f117, %f117;
	mul.f32 	%f177, %f176, %f176;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f294, %f293, %f293;
	mul.f32 	%f352, %f351, %f351;
	fma.rn.f32 	%f410, %f409, 0fBF000000, %f401;
	selp.f32 	%f465, %f460, %f463, %p96;
	cvt.rzi.f32.f32 	%f466, %f460;
	setp.lt.f32 	%p97, %f464, 0f3F000000;
	and.b16  	%rs15, %rs14, 20480;
	shr.u16 	%rs17, %rs14, 1;
	mul.lo.s16 	%rs23, %rs22, 171;
	cvt.rzi.s32.f32 	%r114, %f58;
	fma.rn.f32 	%f61, %f60, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f62, %f60, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r128, %f116;
	fma.rn.f32 	%f119, %f118, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f120, %f118, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r145, %f175;
	fma.rn.f32 	%f178, %f177, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f179, %f177, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r159, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r176, %f292;
	fma.rn.f32 	%f295, %f294, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f296, %f294, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r190, %f350;
	fma.rn.f32 	%f353, %f352, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f354, %f352, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f411, %f410, %f410;
	selp.f32 	%f467, %f466, %f465, %p97;
	shl.b16 	%rs16, %rs15, 1;
	and.b16  	%rs18, %rs17, 16384;
	shr.u16 	%rs24, %rs23, 13;
	add.s32 	%r115, %r114, 1;
	fma.rn.f32 	%f63, %f61, %f60, 0fC0A55DF6;
	fma.rn.f32 	%f64, %f62, %f60, 0f4081E0CF;
	fma.rn.f32 	%f65, %f60, %f59, 0f00000000;
	add.s32 	%r129, %r128, 1;
	fma.rn.f32 	%f121, %f119, %f118, 0fC0A55DF6;
	fma.rn.f32 	%f122, %f120, %f118, 0f4081E0CF;
	fma.rn.f32 	%f123, %f118, %f117, 0f00000000;
	add.s32 	%r146, %r145, 1;
	fma.rn.f32 	%f180, %f178, %f177, 0fC0A55DF6;
	fma.rn.f32 	%f181, %f179, %f177, 0f4081E0CF;
	fma.rn.f32 	%f182, %f177, %f176, 0f00000000;
	add.s32 	%r160, %r159, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r177, %r176, 1;
	fma.rn.f32 	%f297, %f295, %f294, 0fC0A55DF6;
	fma.rn.f32 	%f298, %f296, %f294, 0f4081E0CF;
	fma.rn.f32 	%f299, %f294, %f293, 0f00000000;
	add.s32 	%r191, %r190, 1;
	fma.rn.f32 	%f355, %f353, %f352, 0fC0A55DF6;
	fma.rn.f32 	%f356, %f354, %f352, 0f4081E0CF;
	fma.rn.f32 	%f357, %f352, %f351, 0f00000000;
	cvt.rzi.s32.f32 	%r207, %f409;
	fma.rn.f32 	%f412, %f411, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f413, %f411, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f468, %f467, 0fBF000000, %f459;
	or.b16  	%rs19, %rs18, %rs16;
	mul.lo.s16 	%rs25, %rs24, 48;
	fma.rn.f32 	%f66, %f64, %f60, 0fC09DE9E6;
	fma.rn.f32 	%f67, %f63, %f65, 0f00000000;
	and.b32  	%r116, %r115, 1;
	fma.rn.f32 	%f124, %f122, %f118, 0fC09DE9E6;
	fma.rn.f32 	%f125, %f121, %f123, 0f00000000;
	and.b32  	%r130, %r129, 1;
	fma.rn.f32 	%f183, %f181, %f177, 0fC09DE9E6;
	fma.rn.f32 	%f184, %f180, %f182, 0f00000000;
	and.b32  	%r147, %r146, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r161, %r160, 1;
	fma.rn.f32 	%f300, %f298, %f294, 0fC09DE9E6;
	fma.rn.f32 	%f301, %f297, %f299, 0f00000000;
	and.b32  	%r178, %r177, 1;
	fma.rn.f32 	%f358, %f356, %f352, 0fC09DE9E6;
	fma.rn.f32 	%f359, %f355, %f357, 0f00000000;
	and.b32  	%r192, %r191, 1;
	add.s32 	%r208, %r207, 1;
	fma.rn.f32 	%f414, %f412, %f411, 0fC0A55DF6;
	fma.rn.f32 	%f415, %f413, %f411, 0f4081E0CF;
	fma.rn.f32 	%f416, %f411, %f410, 0f00000000;
	mul.f32 	%f469, %f468, %f468;
	shr.u16 	%rs1, %rs19, 13;
	sub.s16 	%rs26, %rs21, %rs25;
	fma.rn.f32 	%f68, %f66, %f60, 0f3F800000;
	fma.rn.f32 	%f69, %f59, 0f40490FDB, %f67;
	setp.eq.b32 	%p21, %r116, 1;
	fma.rn.f32 	%f126, %f124, %f118, 0f3F800000;
	fma.rn.f32 	%f127, %f117, 0f40490FDB, %f125;
	setp.eq.b32 	%p32, %r130, 1;
	fma.rn.f32 	%f185, %f183, %f177, 0f3F800000;
	fma.rn.f32 	%f186, %f176, 0f40490FDB, %f184;
	setp.eq.b32 	%p43, %r147, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p54, %r161, 1;
	fma.rn.f32 	%f302, %f300, %f294, 0f3F800000;
	fma.rn.f32 	%f303, %f293, 0f40490FDB, %f301;
	setp.eq.b32 	%p65, %r178, 1;
	fma.rn.f32 	%f360, %f358, %f352, 0f3F800000;
	fma.rn.f32 	%f361, %f351, 0f40490FDB, %f359;
	setp.eq.b32 	%p76, %r192, 1;
	fma.rn.f32 	%f417, %f415, %f411, 0fC09DE9E6;
	fma.rn.f32 	%f418, %f414, %f416, 0f00000000;
	and.b32  	%r209, %r208, 1;
	cvt.rzi.s32.f32 	%r221, %f467;
	fma.rn.f32 	%f470, %f469, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f471, %f469, 0f3E684E12, 0fBFAAD2E0;
	and.b16  	%rs20, %rs1, 6;
	and.b16  	%rs27, %rs26, 255;
	selp.f32 	%f70, %f68, %f69, %p21;
	and.b32  	%r117, %r115, 2;
	selp.f32 	%f128, %f126, %f127, %p32;
	and.b32  	%r131, %r129, 2;
	selp.f32 	%f187, %f185, %f186, %p43;
	and.b32  	%r148, %r146, 2;
	selp.f32 	%f245, %f243, %f244, %p54;
	and.b32  	%r162, %r160, 2;
	selp.f32 	%f304, %f302, %f303, %p65;
	and.b32  	%r179, %r177, 2;
	selp.f32 	%f362, %f360, %f361, %p76;
	and.b32  	%r193, %r191, 2;
	fma.rn.f32 	%f419, %f417, %f411, 0f3F800000;
	fma.rn.f32 	%f420, %f410, 0f40490FDB, %f418;
	setp.eq.b32 	%p87, %r209, 1;
	add.s32 	%r222, %r221, 1;
	fma.rn.f32 	%f472, %f470, %f469, 0fC0A55DF6;
	fma.rn.f32 	%f473, %f471, %f469, 0f4081E0CF;
	fma.rn.f32 	%f474, %f469, %f468, 0f00000000;
	cvt.u32.u16 	%r36, %rs20;
	mul.wide.u16 	%r38, %rs27, 8;
	setp.eq.s32 	%p22, %r117, 0;
	sub.f32 	%f72, %f71, %f70;
	setp.eq.s32 	%p33, %r131, 0;
	sub.f32 	%f130, %f71, %f128;
	setp.eq.s32 	%p44, %r148, 0;
	sub.f32 	%f189, %f71, %f187;
	setp.eq.s32 	%p55, %r162, 0;
	sub.f32 	%f247, %f71, %f245;
	setp.eq.s32 	%p66, %r179, 0;
	sub.f32 	%f306, %f71, %f304;
	setp.eq.s32 	%p77, %r193, 0;
	sub.f32 	%f364, %f71, %f362;
	selp.f32 	%f421, %f419, %f420, %p87;
	and.b32  	%r210, %r208, 2;
	fma.rn.f32 	%f475, %f473, %f469, 0fC09DE9E6;
	fma.rn.f32 	%f476, %f472, %f474, 0f00000000;
	and.b32  	%r223, %r222, 1;
	or.b32  	%r108, %r38, %r36;
	selp.f32 	%f73, %f70, %f72, %p22;
	selp.f32 	%f131, %f128, %f130, %p33;
	selp.f32 	%f190, %f187, %f189, %p44;
	selp.f32 	%f248, %f245, %f247, %p55;
	selp.f32 	%f307, %f304, %f306, %p66;
	selp.f32 	%f365, %f362, %f364, %p77;
	setp.eq.s32 	%p88, %r210, 0;
	sub.f32 	%f423, %f71, %f421;
	fma.rn.f32 	%f477, %f475, %f469, 0f3F800000;
	fma.rn.f32 	%f478, %f468, 0f40490FDB, %f476;
	setp.eq.b32 	%p98, %r223, 1;
	bfe.u32 	%r109, %r108, 1, 5;
	mul.f32 	%f43, %f73, %f73;
	mul.f32 	%f5, %f131, %f131;
	mul.f32 	%f10, %f190, %f190;
	mul.f32 	%f16, %f248, %f248;
	mul.f32 	%f21, %f307, %f307;
	mul.f32 	%f27, %f365, %f365;
	selp.f32 	%f424, %f421, %f423, %p88;
	selp.f32 	%f479, %f477, %f478, %p98;
	and.b32  	%r224, %r222, 2;
	ld.param.u64 	%rd1, [_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd53, %r109, 4;
	mul.f32 	%f102, %f687, %f43;
	mov.f32 	%f103, 0f41000000;
	mul.f32 	%f160, %f688, %f5;
	mul.f32 	%f219, %f689, %f10;
	mul.f32 	%f277, %f690, %f16;
	mul.f32 	%f336, %f691, %f21;
	mul.f32 	%f394, %f692, %f27;
	mul.f32 	%f32, %f424, %f424;
	setp.eq.s32 	%p99, %r224, 0;
	sub.f32 	%f481, %f71, %f479;
	cvt.u32.u16 	%r107, %rs26;
	add.s64 	%rd54, %rd1, %rd53;
	div.approx.f32 	%f3, %f102, %f103;
	div.approx.f32 	%f162, %f160, %f103;
	div.approx.f32 	%f14, %f219, %f103;
	div.approx.f32 	%f279, %f277, %f103;
	div.approx.f32 	%f25, %f336, %f103;
	div.approx.f32 	%f396, %f394, %f103;
	mul.f32 	%f453, %f693, %f32;
	selp.f32 	%f482, %f479, %f481, %p99;
	ld.param.u64 	%rd2, [_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z7upchan85Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	and.b32  	%r34, %r3, 2;
	shl.b32 	%r35, %r3, 2;
	and.b32  	%r37, %r107, 255;
	ld.global.u32 	%r39, [%rd54];
	shr.u32 	%r40, %r3, 1;
	mov.b32 	%r140, %f162;
	mov.b32 	%r139, %f3;
	mov.b32 	%r171, %f279;
	mov.b32 	%r170, %f14;
	mov.b32 	%r202, %f396;
	mov.b32 	%r201, %f25;
	div.approx.f32 	%f36, %f453, %f103;
	mul.f32 	%f38, %f482, %f482;
	// begin inline asm
	cvt.rn.f16x2.f32 %r138, %r140, %r139;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r169, %r171, %r170;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r200, %r202, %r201;
	// end inline asm
	mul.f32 	%f510, %f694, %f38;
	div.approx.f32 	%f512, %f510, %f103;
	mov.b32 	%r233, %f512;
	mov.b32 	%r232, %f36;
	// begin inline asm
	cvt.rn.f16x2.f32 %r231, %r233, %r232;
	// end inline asm
	mul.lo.s32 	%r264, %r41, 7;
	and.b32  	%r265, %r264, 15;
	cvt.rn.f32.s32 	%f513, %r265;
	div.approx.f32 	%f514, %f513, %f103;
	add.f32 	%f515, %f514, %f514;
	mov.b32 	%r266, %f515;
	and.b32  	%r267, %r266, -2147483648;
	or.b32  	%r268, %r267, 1056964608;
	mov.b32 	%f516, %r268;
	add.f32 	%f517, %f515, %f516;
	cvt.rzi.f32.f32 	%f518, %f517;
	abs.f32 	%f519, %f515;
	setp.gt.f32 	%p106, %f519, 0f4B000000;
	selp.f32 	%f520, %f515, %f518, %p106;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p107, %f519, 0f3F000000;
	selp.f32 	%f522, %f521, %f520, %p107;
	cvt.rzi.s32.f32 	%r269, %f522;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f514;
	mul.f32 	%f524, %f523, %f523;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	and.b32  	%r270, %r269, 1;
	setp.eq.b32 	%p108, %r270, 1;
	selp.f32 	%f534, %f532, %f533, %p108;
	selp.f32 	%f535, %f533, %f532, %p108;
	and.b32  	%r271, %r269, 2;
	setp.eq.s32 	%p109, %r271, 0;
	neg.f32 	%f536, %f534;
	selp.f32 	%f537, %f534, %f536, %p109;
	add.s32 	%r272, %r269, 1;
	and.b32  	%r273, %r272, 2;
	setp.eq.s32 	%p110, %r273, 0;
	sub.f32 	%f539, %f71, %f535;
	selp.f32 	%f540, %f535, %f539, %p110;
	cvt.rzi.f32.f32 	%f541, %f514;
	setp.eq.f32 	%p111, %f541, %f514;
	mul.f32 	%f542, %f514, 0f00000000;
	selp.f32 	%f543, %f542, %f537, %p111;
	abs.f32 	%f544, %f514;
	setp.gt.f32 	%p112, %f544, 0f4B800000;
	add.f32 	%f545, %f543, 0f3F800000;
	selp.f32 	%f546, %f545, %f540, %p112;
	add.s32 	%r274, %r264, 12;
	and.b32  	%r275, %r274, 15;
	cvt.rn.f32.s32 	%f547, %r275;
	div.approx.f32 	%f548, %f547, %f103;
	add.f32 	%f549, %f548, %f548;
	mov.b32 	%r276, %f549;
	and.b32  	%r277, %r276, -2147483648;
	or.b32  	%r278, %r277, 1056964608;
	mov.b32 	%f550, %r278;
	add.f32 	%f551, %f549, %f550;
	cvt.rzi.f32.f32 	%f552, %f551;
	abs.f32 	%f553, %f549;
	setp.gt.f32 	%p113, %f553, 0f4B000000;
	selp.f32 	%f554, %f549, %f552, %p113;
	cvt.rzi.f32.f32 	%f555, %f549;
	setp.lt.f32 	%p114, %f553, 0f3F000000;
	selp.f32 	%f556, %f555, %f554, %p114;
	cvt.rzi.s32.f32 	%r279, %f556;
	fma.rn.f32 	%f557, %f556, 0fBF000000, %f548;
	mul.f32 	%f558, %f557, %f557;
	fma.rn.f32 	%f559, %f558, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f560, %f558, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f561, %f559, %f558, 0fC0A55DF6;
	fma.rn.f32 	%f562, %f560, %f558, 0f4081E0CF;
	fma.rn.f32 	%f563, %f558, %f557, 0f00000000;
	fma.rn.f32 	%f564, %f562, %f558, 0fC09DE9E6;
	fma.rn.f32 	%f565, %f561, %f563, 0f00000000;
	fma.rn.f32 	%f566, %f564, %f558, 0f3F800000;
	fma.rn.f32 	%f567, %f557, 0f40490FDB, %f565;
	and.b32  	%r280, %r279, 1;
	setp.eq.b32 	%p115, %r280, 1;
	selp.f32 	%f568, %f566, %f567, %p115;
	selp.f32 	%f569, %f567, %f566, %p115;
	and.b32  	%r281, %r279, 2;
	setp.eq.s32 	%p116, %r281, 0;
	neg.f32 	%f570, %f568;
	selp.f32 	%f571, %f568, %f570, %p116;
	add.s32 	%r282, %r279, 1;
	and.b32  	%r283, %r282, 2;
	setp.eq.s32 	%p117, %r283, 0;
	sub.f32 	%f572, %f71, %f569;
	selp.f32 	%f573, %f569, %f572, %p117;
	cvt.rzi.f32.f32 	%f574, %f548;
	setp.eq.f32 	%p118, %f574, %f548;
	mul.f32 	%f575, %f548, 0f00000000;
	selp.f32 	%f576, %f575, %f571, %p118;
	abs.f32 	%f577, %f548;
	setp.gt.f32 	%p119, %f577, 0f4B800000;
	add.f32 	%f578, %f576, 0f3F800000;
	selp.f32 	%f579, %f578, %f573, %p119;
	mov.b32 	%r235, %f546;
	mov.b32 	%r236, %f579;
	// begin inline asm
	cvt.rn.f16x2.f32 %r234, %r236, %r235;
	// end inline asm
	mov.b32 	%r238, %f543;
	mov.b32 	%r239, %f576;
	// begin inline asm
	cvt.rn.f16x2.f32 %r237, %r239, %r238;
	// end inline asm
	bfe.u32 	%r284, %r3, 2, 1;
	shr.u32 	%r11, %r3, 3;
	and.b32  	%r12, %r11, 2;
	and.b32  	%r13, %r40, 4;
	or.b32  	%r285, %r284, %r12;
	or.b32  	%r286, %r285, %r13;
	shl.b32 	%r14, %r3, 1;
	and.b32  	%r287, %r14, 6;
	mul.lo.s32 	%r288, %r286, %r287;
	and.b32  	%r289, %r288, 14;
	cvt.rn.f32.s32 	%f580, %r289;
	div.approx.f32 	%f581, %f580, %f103;
	add.f32 	%f582, %f581, %f581;
	mov.b32 	%r290, %f582;
	and.b32  	%r291, %r290, -2147483648;
	or.b32  	%r292, %r291, 1056964608;
	mov.b32 	%f583, %r292;
	add.f32 	%f584, %f582, %f583;
	cvt.rzi.f32.f32 	%f585, %f584;
	abs.f32 	%f586, %f582;
	setp.gt.f32 	%p120, %f586, 0f4B000000;
	selp.f32 	%f587, %f582, %f585, %p120;
	cvt.rzi.f32.f32 	%f588, %f582;
	setp.lt.f32 	%p121, %f586, 0f3F000000;
	selp.f32 	%f589, %f588, %f587, %p121;
	cvt.rzi.s32.f32 	%r293, %f589;
	fma.rn.f32 	%f590, %f589, 0fBF000000, %f581;
	mul.f32 	%f591, %f590, %f590;
	fma.rn.f32 	%f592, %f591, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f593, %f591, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f594, %f592, %f591, 0fC0A55DF6;
	fma.rn.f32 	%f595, %f593, %f591, 0f4081E0CF;
	fma.rn.f32 	%f596, %f591, %f590, 0f00000000;
	fma.rn.f32 	%f597, %f595, %f591, 0fC09DE9E6;
	fma.rn.f32 	%f598, %f594, %f596, 0f00000000;
	fma.rn.f32 	%f599, %f597, %f591, 0f3F800000;
	fma.rn.f32 	%f600, %f590, 0f40490FDB, %f598;
	and.b32  	%r294, %r293, 1;
	setp.eq.b32 	%p122, %r294, 1;
	selp.f32 	%f601, %f599, %f600, %p122;
	selp.f32 	%f602, %f600, %f599, %p122;
	and.b32  	%r295, %r293, 2;
	setp.eq.s32 	%p123, %r295, 0;
	neg.f32 	%f603, %f601;
	selp.f32 	%f604, %f601, %f603, %p123;
	add.s32 	%r296, %r293, 1;
	and.b32  	%r297, %r296, 2;
	setp.eq.s32 	%p124, %r297, 0;
	sub.f32 	%f605, %f71, %f602;
	selp.f32 	%f606, %f602, %f605, %p124;
	cvt.rzi.f32.f32 	%f607, %f581;
	setp.eq.f32 	%p125, %f607, %f581;
	mul.f32 	%f608, %f581, 0f00000000;
	selp.f32 	%f609, %f608, %f604, %p125;
	abs.f32 	%f610, %f581;
	setp.gt.f32 	%p126, %f610, 0f4B800000;
	add.f32 	%f611, %f609, 0f3F800000;
	selp.f32 	%f612, %f611, %f606, %p126;
	or.b32  	%r298, %r14, 8;
	mul.lo.s32 	%r299, %r286, %r298;
	and.b32  	%r300, %r299, 14;
	cvt.rn.f32.s32 	%f613, %r300;
	div.approx.f32 	%f614, %f613, %f103;
	add.f32 	%f615, %f614, %f614;
	mov.b32 	%r301, %f615;
	and.b32  	%r302, %r301, -2147483648;
	or.b32  	%r303, %r302, 1056964608;
	mov.b32 	%f616, %r303;
	add.f32 	%f617, %f615, %f616;
	cvt.rzi.f32.f32 	%f618, %f617;
	abs.f32 	%f619, %f615;
	setp.gt.f32 	%p127, %f619, 0f4B000000;
	selp.f32 	%f620, %f615, %f618, %p127;
	cvt.rzi.f32.f32 	%f621, %f615;
	setp.lt.f32 	%p128, %f619, 0f3F000000;
	selp.f32 	%f622, %f621, %f620, %p128;
	cvt.rzi.s32.f32 	%r304, %f622;
	fma.rn.f32 	%f623, %f622, 0fBF000000, %f614;
	mul.f32 	%f624, %f623, %f623;
	fma.rn.f32 	%f625, %f624, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f626, %f624, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f627, %f625, %f624, 0fC0A55DF6;
	fma.rn.f32 	%f628, %f626, %f624, 0f4081E0CF;
	fma.rn.f32 	%f629, %f624, %f623, 0f00000000;
	fma.rn.f32 	%f630, %f628, %f624, 0fC09DE9E6;
	fma.rn.f32 	%f631, %f627, %f629, 0f00000000;
	fma.rn.f32 	%f632, %f630, %f624, 0f3F800000;
	fma.rn.f32 	%f633, %f623, 0f40490FDB, %f631;
	and.b32  	%r305, %r304, 1;
	setp.eq.b32 	%p129, %r305, 1;
	selp.f32 	%f634, %f632, %f633, %p129;
	selp.f32 	%f635, %f633, %f632, %p129;
	and.b32  	%r306, %r304, 2;
	setp.eq.s32 	%p130, %r306, 0;
	neg.f32 	%f636, %f634;
	selp.f32 	%f637, %f634, %f636, %p130;
	add.s32 	%r307, %r304, 1;
	and.b32  	%r308, %r307, 2;
	setp.eq.s32 	%p131, %r308, 0;
	sub.f32 	%f638, %f71, %f635;
	selp.f32 	%f639, %f635, %f638, %p131;
	cvt.rzi.f32.f32 	%f640, %f614;
	setp.eq.f32 	%p132, %f640, %f614;
	mul.f32 	%f641, %f614, 0f00000000;
	selp.f32 	%f642, %f641, %f637, %p132;
	abs.f32 	%f643, %f614;
	setp.gt.f32 	%p133, %f643, 0f4B800000;
	add.f32 	%f644, %f642, 0f3F800000;
	selp.f32 	%f645, %f644, %f639, %p133;
	mov.b32 	%r241, %f612;
	mov.b32 	%r242, %f645;
	// begin inline asm
	cvt.rn.f16x2.f32 %r240, %r242, %r241;
	// end inline asm
	mov.b32 	%r244, %f609;
	mov.b32 	%r245, %f642;
	// begin inline asm
	cvt.rn.f16x2.f32 %r243, %r245, %r244;
	// end inline asm
	xor.b32  	%r247, %r244, -2147483648;
	xor.b32  	%r248, %r245, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r246, %r248, %r247;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r249, %r242, %r241;
	// end inline asm
	or.b16  	%rs28, %rs1, 1;
	cvt.u32.u16 	%r309, %rs28;
	setp.eq.s32 	%p134, %r286, %r36;
	setp.eq.s32 	%p135, %r286, %r309;
	div.approx.f32 	%f647, %f71, %f45;
	add.f32 	%f648, %f647, %f647;
	mov.b32 	%r310, %f648;
	and.b32  	%r311, %r310, -2147483648;
	or.b32  	%r312, %r311, 1056964608;
	mov.b32 	%f649, %r312;
	add.f32 	%f650, %f648, %f649;
	cvt.rzi.f32.f32 	%f651, %f650;
	abs.f32 	%f652, %f648;
	setp.gt.f32 	%p136, %f652, 0f4B000000;
	selp.f32 	%f653, %f648, %f651, %p136;
	cvt.rzi.f32.f32 	%f654, %f648;
	setp.lt.f32 	%p137, %f652, 0f3F000000;
	selp.f32 	%f655, %f654, %f653, %p137;
	cvt.rzi.s32.f32 	%r313, %f655;
	fma.rn.f32 	%f656, %f655, 0fBF000000, %f647;
	mul.f32 	%f657, %f656, %f656;
	fma.rn.f32 	%f658, %f657, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f659, %f657, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f660, %f658, %f657, 0fC0A55DF6;
	fma.rn.f32 	%f661, %f659, %f657, 0f4081E0CF;
	fma.rn.f32 	%f662, %f657, %f656, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f657, 0fC09DE9E6;
	fma.rn.f32 	%f664, %f660, %f662, 0f00000000;
	fma.rn.f32 	%f665, %f663, %f657, 0f3F800000;
	fma.rn.f32 	%f666, %f656, 0f40490FDB, %f664;
	and.b32  	%r314, %r313, 1;
	setp.eq.b32 	%p138, %r314, 1;
	selp.f32 	%f667, %f665, %f666, %p138;
	selp.f32 	%f668, %f666, %f665, %p138;
	and.b32  	%r315, %r313, 2;
	setp.eq.s32 	%p139, %r315, 0;
	neg.f32 	%f669, %f667;
	selp.f32 	%f670, %f667, %f669, %p139;
	add.s32 	%r316, %r313, 1;
	and.b32  	%r317, %r316, 2;
	setp.eq.s32 	%p140, %r317, 0;
	sub.f32 	%f671, %f71, %f668;
	selp.f32 	%f672, %f668, %f671, %p140;
	cvt.rzi.f32.f32 	%f673, %f647;
	setp.eq.f32 	%p141, %f673, %f647;
	mul.f32 	%f674, %f647, 0f00000000;
	selp.f32 	%f675, %f674, %f670, %p141;
	abs.f32 	%f676, %f647;
	setp.gt.f32 	%p142, %f676, 0f4B800000;
	add.f32 	%f677, %f675, 0f3F800000;
	selp.f32 	%f678, %f677, %f672, %p142;
	selp.f32 	%f679, 0f3F800000, 0f00000000, %p134;
	mul.f32 	%f680, %f678, %f679;
	neg.f32 	%f681, %f679;
	mul.f32 	%f682, %f675, %f681;
	selp.f32 	%f683, 0f3F800000, 0f00000000, %p135;
	mul.f32 	%f684, %f678, %f683;
	neg.f32 	%f685, %f683;
	mul.f32 	%f686, %f675, %f685;
	mov.b32 	%r253, %f680;
	mov.b32 	%r254, %f684;
	// begin inline asm
	cvt.rn.f16x2.f32 %r252, %r254, %r253;
	// end inline asm
	mov.b32 	%r259, %f682;
	xor.b32  	%r256, %r259, -2147483648;
	mov.b32 	%r260, %f686;
	xor.b32  	%r257, %r260, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r255, %r257, %r256;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r258, %r260, %r259;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r261, %r254, %r253;
	// end inline asm
	shl.b32 	%r319, %r1, 2;
	and.b32  	%r23, %r319, 24;
	and.b32  	%r24, %r1, 1;
	neg.s32 	%r320, %r24;
	shl.b32 	%r321, %r4, 5;
	and.b32  	%r25, %r321, 128;
	and.b32  	%r322, %r35, 28;
	and.b32  	%r323, %r321, 96;
	or.b32  	%r26, %r322, %r323;
	add.s32 	%r324, %r37, %r93;
	shl.b32 	%r325, %r324, 8;
	or.b32  	%r326, %r26, %r25;
	or.b32  	%r27, %r326, %r325;
	and.b32  	%r28, %r3, 8;
	shl.b32 	%r327, %r3, 4;
	or.b32  	%r328, %r327, %r28;
	shr.u32 	%r329, %r328, 2;
	and.b32  	%r330, %r329, 30;
	and.b32  	%r331, %r2, 32;
	shl.b32 	%r332, %r1, 1;
	and.b32  	%r333, %r14, 32;
	or.b32  	%r334, %r333, %r332;
	shl.b32 	%r335, %r3, 3;
	and.b32  	%r336, %r335, 64;
	or.b32  	%r337, %r334, %r336;
	and.b32  	%r338, %r35, 16;
	or.b32  	%r339, %r337, %r338;
	shr.u32 	%r340, %r339, 2;
	or.b32  	%r341, %r340, %r331;
	or.b32  	%r342, %r34, %r35;
	bfe.u32 	%r343, %r342, 1, 2;
	mad.lo.s32 	%r344, %r343, 65, %r331;
	add.s32 	%r345, %r344, %r340;
	shr.u32 	%r346, %r3, 4;
	shl.b32 	%r347, %r91, 14;
	add.s32 	%r348, %r347, -49152;
	and.b32  	%r349, %r38, 56;
	and.b32  	%r350, %r319, 4;
	or.b32  	%r351, %r350, %r11;
	or.b32  	%r352, %r351, %r349;
	shl.b32 	%r29, %r352, 8;
	cvt.s64.s32 	%rd6, %r348;
	shr.u32 	%r353, %r1, 1;
	or.b32  	%r354, %r353, 4;
	or.b32  	%r355, %r353, 8;
	or.b32  	%r356, %r353, 12;
	or.b32  	%r357, %r353, 16;
	or.b32  	%r358, %r353, 20;
	or.b32  	%r359, %r353, 24;
	or.b32  	%r360, %r353, 28;
	shr.u32 	%r361, %r12, 1;
	mul.lo.s32 	%r362, %r361, 65;
	mul.lo.s32 	%r363, %r353, 289;
	setp.eq.s32 	%p144, %r24, 0;
	and.b32  	%r364, %r320, 130;
	add.s32 	%r365, %r364, %r330;
	add.s32 	%r366, %r365, %r363;
	add.s32 	%r367, %r366, %r362;
	mul.wide.u32 	%rd55, %r367, 4;
	mov.u64 	%rd56, shmem;
	add.s64 	%rd7, %rd56, %rd55;
	cvt.u64.u32 	%rd57, %r363;
	cvt.u64.u32 	%rd58, %r362;
	selp.b64 	%rd59, 0, 130, %p144;
	cvt.u64.u32 	%rd60, %r330;
	add.s64 	%rd61, %rd60, %rd59;
	add.s64 	%rd62, %rd61, %rd58;
	add.s64 	%rd63, %rd62, %rd57;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd8, %rd56, %rd64;
	mul.lo.s32 	%r368, %r354, 289;
	add.s32 	%r369, %r365, %r368;
	add.s32 	%r370, %r369, %r362;
	mul.wide.u32 	%rd65, %r370, 4;
	add.s64 	%rd9, %rd56, %rd65;
	cvt.u64.u32 	%rd66, %r368;
	add.s64 	%rd67, %rd62, %rd66;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd10, %rd56, %rd68;
	mul.lo.s32 	%r371, %r355, 289;
	add.s32 	%r372, %r365, %r371;
	add.s32 	%r373, %r372, %r362;
	mul.wide.u32 	%rd69, %r373, 4;
	add.s64 	%rd11, %rd56, %rd69;
	cvt.u64.u32 	%rd70, %r371;
	add.s64 	%rd71, %rd62, %rd70;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd12, %rd56, %rd72;
	mul.lo.s32 	%r374, %r356, 289;
	add.s32 	%r375, %r365, %r374;
	add.s32 	%r376, %r375, %r362;
	mul.wide.u32 	%rd73, %r376, 4;
	add.s64 	%rd13, %rd56, %rd73;
	cvt.u64.u32 	%rd74, %r374;
	add.s64 	%rd75, %rd62, %rd74;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd14, %rd56, %rd76;
	mul.lo.s32 	%r377, %r357, 289;
	add.s32 	%r378, %r365, %r377;
	add.s32 	%r379, %r378, %r362;
	mul.wide.u32 	%rd77, %r379, 4;
	add.s64 	%rd15, %rd56, %rd77;
	cvt.u64.u32 	%rd78, %r377;
	add.s64 	%rd79, %rd62, %rd78;
	shl.b64 	%rd80, %rd79, 2;
	add.s64 	%rd16, %rd56, %rd80;
	mul.lo.s32 	%r380, %r358, 289;
	add.s32 	%r381, %r365, %r380;
	add.s32 	%r382, %r381, %r362;
	mul.wide.u32 	%rd81, %r382, 4;
	add.s64 	%rd17, %rd56, %rd81;
	cvt.u64.u32 	%rd82, %r380;
	add.s64 	%rd83, %rd62, %rd82;
	shl.b64 	%rd84, %rd83, 2;
	add.s64 	%rd18, %rd56, %rd84;
	mul.lo.s32 	%r383, %r359, 289;
	add.s32 	%r384, %r365, %r383;
	add.s32 	%r385, %r384, %r362;
	mul.wide.u32 	%rd85, %r385, 4;
	add.s64 	%rd19, %rd56, %rd85;
	cvt.u64.u32 	%rd86, %r383;
	add.s64 	%rd87, %rd62, %rd86;
	shl.b64 	%rd88, %rd87, 2;
	add.s64 	%rd20, %rd56, %rd88;
	mul.lo.s32 	%r386, %r360, 289;
	add.s32 	%r387, %r365, %r386;
	add.s32 	%r388, %r387, %r362;
	mul.wide.u32 	%rd89, %r388, 4;
	add.s64 	%rd21, %rd56, %rd89;
	cvt.u64.u32 	%rd90, %r386;
	add.s64 	%rd91, %rd62, %rd90;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd22, %rd56, %rd92;
	setp.eq.s32 	%p145, %r34, 0;
	selp.b32 	%r389, 0, 65, %p145;
	and.b32  	%r390, %r3, 1;
	neg.s32 	%r391, %r390;
	and.b32  	%r392, %r391, 130;
	and.b32  	%r393, %r332, 2;
	or.b32  	%r394, %r393, %r346;
	mul.lo.s32 	%r395, %r394, 65;
	add.s32 	%r396, %r330, %r395;
	add.s32 	%r397, %r396, %r363;
	mul.wide.u32 	%rd93, %r397, 4;
	add.s64 	%rd23, %rd56, %rd93;
	cvt.u64.u32 	%rd94, %r395;
	add.s64 	%rd95, %rd94, %rd60;
	add.s64 	%rd96, %rd95, %rd57;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd24, %rd56, %rd97;
	add.s32 	%r398, %r396, %r368;
	mul.wide.u32 	%rd98, %r398, 4;
	add.s64 	%rd25, %rd56, %rd98;
	add.s64 	%rd99, %rd95, %rd66;
	shl.b64 	%rd100, %rd99, 2;
	add.s64 	%rd26, %rd56, %rd100;
	add.s32 	%r399, %r396, %r371;
	mul.wide.u32 	%rd101, %r399, 4;
	add.s64 	%rd27, %rd56, %rd101;
	add.s64 	%rd102, %rd95, %rd70;
	shl.b64 	%rd103, %rd102, 2;
	add.s64 	%rd28, %rd56, %rd103;
	add.s32 	%r400, %r396, %r374;
	mul.wide.u32 	%rd104, %r400, 4;
	add.s64 	%rd29, %rd56, %rd104;
	add.s64 	%rd105, %rd95, %rd74;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd30, %rd56, %rd106;
	add.s32 	%r401, %r396, %r377;
	mul.wide.u32 	%rd107, %r401, 4;
	add.s64 	%rd31, %rd56, %rd107;
	add.s64 	%rd108, %rd95, %rd78;
	shl.b64 	%rd109, %rd108, 2;
	add.s64 	%rd32, %rd56, %rd109;
	add.s32 	%r402, %r396, %r380;
	mul.wide.u32 	%rd110, %r402, 4;
	add.s64 	%rd33, %rd56, %rd110;
	add.s64 	%rd111, %rd95, %rd82;
	shl.b64 	%rd112, %rd111, 2;
	add.s64 	%rd34, %rd56, %rd112;
	add.s32 	%r403, %r396, %r383;
	mul.wide.u32 	%rd113, %r403, 4;
	add.s64 	%rd35, %rd56, %rd113;
	add.s64 	%rd114, %rd95, %rd86;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd36, %rd56, %rd115;
	add.s32 	%r404, %r396, %r386;
	mul.wide.u32 	%rd116, %r404, 4;
	add.s64 	%rd37, %rd56, %rd116;
	add.s64 	%rd117, %rd95, %rd90;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd38, %rd56, %rd118;
	mul.wide.u32 	%rd119, %r345, 4;
	add.s64 	%rd39, %rd56, %rd119;
	or.b32  	%r405, %r392, %r389;
	add.s32 	%r406, %r405, %r341;
	mul.wide.u32 	%rd120, %r406, 4;
	add.s64 	%rd40, %rd56, %rd120;
	mov.u16 	%rs66, 25600;
	mov.u16 	%rs68, 21504;
	mov.u16 	%rs76, 18432;
	mov.u32 	%r1293, %r1291;
	mov.u32 	%r1299, %r1291;
	mov.u32 	%r1298, %r1291;
	mov.u32 	%r33, %r1291;
	bra.uni 	$L__BB0_31;
$L__BB0_34:                             // %pass12388
                                        //   in Loop: Header=BB0_31 Depth=1
	selp.b32 	%r1270, %r58, %r1124, %p146;
	selp.b32 	%r1271, %r1120, %r58, %p146;
	selp.b32 	%r1272, %r57, %r1116, %p146;
	selp.b32 	%r1273, %r1112, %r57, %p146;
	or.b32  	%r1275, %r1292, %r25;
	or.b32  	%r1276, %r1275, %r26;
	or.b32  	%r1301, %r1276, %r29;
	cvt.u64.u32 	%rd137, %r1301;
	add.s64 	%rd138, %rd137, %rd6;
	shr.u64 	%rd139, %rd138, 38;
	add.s64 	%rd140, %rd138, %rd139;
	shr.s64 	%rd141, %rd140, 26;
	setp.lt.s64 	%p175, %rd138, 0;
	and.b64  	%rd142, %rd140, -67108864;
	setp.ne.s64 	%p176, %rd142, %rd138;
	and.pred  	%p177, %p175, %p176;
	selp.u64 	%rd143, 1, 0, %p177;
	sub.s64 	%rd144, %rd143, %rd141;
	shl.b64 	%rd145, %rd144, 26;
	add.s64 	%rd146, %rd145, %rd138;
	shl.b64 	%rd147, %rd146, 2;
	add.s64 	%rd148, %rd3, %rd147;
	st.global.v4.u32 	[%rd148], {%r1273, %r1271, %r1272, %r1270};
$L__BB0_35:                             // %pass12513
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r1280, %r1301, 65536;
	cvt.s64.s32 	%rd149, %r1280;
	add.s64 	%rd150, %rd149, %rd6;
	shr.u64 	%rd151, %rd150, 38;
	add.s64 	%rd152, %rd150, %rd151;
	shr.s64 	%rd153, %rd152, 26;
	setp.lt.s64 	%p178, %rd150, 0;
	and.b64  	%rd154, %rd152, -67108864;
	setp.ne.s64 	%p179, %rd154, %rd150;
	and.pred  	%p180, %p178, %p179;
	selp.u64 	%rd155, 1, 0, %p180;
	sub.s64 	%rd156, %rd155, %rd153;
	shl.b64 	%rd157, %rd156, 26;
	add.s64 	%rd158, %rd157, %rd150;
	shl.b64 	%rd159, %rd158, 2;
	add.s64 	%rd160, %rd3, %rd159;
	st.global.v4.u32 	[%rd160], {%r59, %r61, %r60, %r62};
	or.b32  	%r1281, %r1301, 131072;
	cvt.s64.s32 	%rd161, %r1281;
	add.s64 	%rd162, %rd161, %rd6;
	shr.u64 	%rd163, %rd162, 38;
	add.s64 	%rd164, %rd162, %rd163;
	shr.s64 	%rd165, %rd164, 26;
	setp.lt.s64 	%p181, %rd162, 0;
	and.b64  	%rd166, %rd164, -67108864;
	setp.ne.s64 	%p182, %rd166, %rd162;
	and.pred  	%p183, %p181, %p182;
	selp.u64 	%rd167, 1, 0, %p183;
	sub.s64 	%rd168, %rd167, %rd165;
	shl.b64 	%rd169, %rd168, 26;
	add.s64 	%rd170, %rd169, %rd162;
	shl.b64 	%rd171, %rd170, 2;
	add.s64 	%rd172, %rd3, %rd171;
	st.global.v4.u32 	[%rd172], {%r63, %r65, %r64, %r66};
	or.b32  	%r1282, %r1301, 196608;
	cvt.s64.s32 	%rd173, %r1282;
	add.s64 	%rd174, %rd173, %rd6;
	shr.u64 	%rd175, %rd174, 38;
	add.s64 	%rd176, %rd174, %rd175;
	shr.s64 	%rd177, %rd176, 26;
	setp.lt.s64 	%p184, %rd174, 0;
	and.b64  	%rd178, %rd176, -67108864;
	setp.ne.s64 	%p185, %rd178, %rd174;
	and.pred  	%p186, %p184, %p185;
	selp.u64 	%rd179, 1, 0, %p186;
	sub.s64 	%rd180, %rd179, %rd177;
	shl.b64 	%rd181, %rd180, 26;
	add.s64 	%rd182, %rd181, %rd174;
	shl.b64 	%rd183, %rd182, 2;
	add.s64 	%rd184, %rd3, %rd183;
	st.global.v4.u32 	[%rd184], {%r67, %r69, %r68, %r70};
	or.b32  	%r1283, %r1301, 262144;
	cvt.s64.s32 	%rd185, %r1283;
	add.s64 	%rd186, %rd185, %rd6;
	shr.u64 	%rd187, %rd186, 38;
	add.s64 	%rd188, %rd186, %rd187;
	shr.s64 	%rd189, %rd188, 26;
	setp.lt.s64 	%p187, %rd186, 0;
	and.b64  	%rd190, %rd188, -67108864;
	setp.ne.s64 	%p188, %rd190, %rd186;
	and.pred  	%p189, %p187, %p188;
	selp.u64 	%rd191, 1, 0, %p189;
	sub.s64 	%rd192, %rd191, %rd189;
	shl.b64 	%rd193, %rd192, 26;
	add.s64 	%rd194, %rd193, %rd186;
	shl.b64 	%rd195, %rd194, 2;
	add.s64 	%rd196, %rd3, %rd195;
	st.global.v4.u32 	[%rd196], {%r71, %r73, %r72, %r74};
	or.b32  	%r1284, %r1301, 327680;
	cvt.s64.s32 	%rd197, %r1284;
	add.s64 	%rd198, %rd197, %rd6;
	shr.u64 	%rd199, %rd198, 38;
	add.s64 	%rd200, %rd198, %rd199;
	shr.s64 	%rd201, %rd200, 26;
	setp.lt.s64 	%p190, %rd198, 0;
	and.b64  	%rd202, %rd200, -67108864;
	setp.ne.s64 	%p191, %rd202, %rd198;
	and.pred  	%p192, %p190, %p191;
	selp.u64 	%rd203, 1, 0, %p192;
	sub.s64 	%rd204, %rd203, %rd201;
	shl.b64 	%rd205, %rd204, 26;
	add.s64 	%rd206, %rd205, %rd198;
	shl.b64 	%rd207, %rd206, 2;
	add.s64 	%rd208, %rd3, %rd207;
	st.global.v4.u32 	[%rd208], {%r75, %r77, %r76, %r78};
	or.b32  	%r1285, %r1301, 393216;
	cvt.s64.s32 	%rd209, %r1285;
	add.s64 	%rd210, %rd209, %rd6;
	shr.u64 	%rd211, %rd210, 38;
	add.s64 	%rd212, %rd210, %rd211;
	shr.s64 	%rd213, %rd212, 26;
	setp.lt.s64 	%p193, %rd210, 0;
	and.b64  	%rd214, %rd212, -67108864;
	setp.ne.s64 	%p194, %rd214, %rd210;
	and.pred  	%p195, %p193, %p194;
	selp.u64 	%rd215, 1, 0, %p195;
	sub.s64 	%rd216, %rd215, %rd213;
	shl.b64 	%rd217, %rd216, 26;
	add.s64 	%rd218, %rd217, %rd210;
	shl.b64 	%rd219, %rd218, 2;
	add.s64 	%rd220, %rd3, %rd219;
	st.global.v4.u32 	[%rd220], {%r79, %r81, %r80, %r82};
	or.b32  	%r1286, %r1301, 458752;
	cvt.s64.s32 	%rd221, %r1286;
	add.s64 	%rd222, %rd221, %rd6;
	shr.u64 	%rd223, %rd222, 38;
	add.s64 	%rd224, %rd222, %rd223;
	shr.s64 	%rd225, %rd224, 26;
	setp.lt.s64 	%p196, %rd222, 0;
	and.b64  	%rd226, %rd224, -67108864;
	setp.ne.s64 	%p197, %rd226, %rd222;
	and.pred  	%p198, %p196, %p197;
	selp.u64 	%rd227, 1, 0, %p198;
	sub.s64 	%rd228, %rd227, %rd225;
	shl.b64 	%rd229, %rd228, 26;
	add.s64 	%rd230, %rd229, %rd222;
	shl.b64 	%rd231, %rd230, 2;
	add.s64 	%rd232, %rd3, %rd231;
	st.global.v4.u32 	[%rd232], {%r83, %r85, %r84, %r86};
	setp.ne.s32 	%p199, %r33, 32512;
	add.s32 	%r33, %r33, 256;
	add.s32 	%r1287, %r33, %r89;
	setp.lt.s32 	%p200, %r1287, %r90;
	and.pred  	%p201, %p199, %p200;
	@%p201 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_36;
$L__BB0_31:                             // %L1285
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_32 Depth 2
	setp.eq.s32 	%p146, %r28, 0;
	or.b32  	%r536, %r33, %r12;
	or.b32  	%r537, %r536, %r23;
	or.b32  	%r538, %r537, %r13;
	or.b32  	%r539, %r538, %r24;
	add.s32 	%r540, %r539, %r89;
	mad.lo.s32 	%r541, %r540, 12288, %r27;
	mul.hi.s32 	%r542, %r541, 715827883;
	shr.u32 	%r543, %r542, 31;
	shr.s32 	%r544, %r542, 26;
	add.s32 	%r545, %r544, %r543;
	setp.lt.s32 	%p147, %r541, 0;
	mul.lo.s32 	%r546, %r545, 402653184;
	setp.ne.s32 	%p148, %r546, %r541;
	and.pred  	%p149, %p147, %p148;
	selp.s32 	%r547, -1, 0, %p149;
	add.s32 	%r548, %r545, %r547;
	mad.lo.s32 	%r549, %r548, -402653184, %r541;
	mul.wide.s32 	%rd121, %r549, 4;
	add.s64 	%rd122, %rd2, %rd121;
	ld.global.v4.u32 	{%r550, %r551, %r552, %r553}, [%rd122];
	or.b32  	%r554, %r539, 32;
	add.s32 	%r555, %r554, %r89;
	mad.lo.s32 	%r556, %r555, 12288, %r27;
	mul.hi.s32 	%r557, %r556, 715827883;
	shr.u32 	%r558, %r557, 31;
	shr.s32 	%r559, %r557, 26;
	add.s32 	%r560, %r559, %r558;
	setp.lt.s32 	%p150, %r556, 0;
	mul.lo.s32 	%r561, %r560, 402653184;
	setp.ne.s32 	%p151, %r561, %r556;
	and.pred  	%p152, %p150, %p151;
	selp.s32 	%r562, -1, 0, %p152;
	add.s32 	%r563, %r560, %r562;
	mad.lo.s32 	%r564, %r563, -402653184, %r556;
	mul.wide.s32 	%rd123, %r564, 4;
	add.s64 	%rd124, %rd2, %rd123;
	ld.global.v4.u32 	{%r565, %r566, %r567, %r568}, [%rd124];
	or.b32  	%r569, %r539, 64;
	add.s32 	%r570, %r569, %r89;
	mad.lo.s32 	%r571, %r570, 12288, %r27;
	mul.hi.s32 	%r572, %r571, 715827883;
	shr.u32 	%r573, %r572, 31;
	shr.s32 	%r574, %r572, 26;
	add.s32 	%r575, %r574, %r573;
	setp.lt.s32 	%p153, %r571, 0;
	mul.lo.s32 	%r576, %r575, 402653184;
	setp.ne.s32 	%p154, %r576, %r571;
	and.pred  	%p155, %p153, %p154;
	selp.s32 	%r577, -1, 0, %p155;
	add.s32 	%r578, %r575, %r577;
	mad.lo.s32 	%r579, %r578, -402653184, %r571;
	mul.wide.s32 	%rd125, %r579, 4;
	add.s64 	%rd126, %rd2, %rd125;
	ld.global.v4.u32 	{%r580, %r581, %r582, %r583}, [%rd126];
	or.b32  	%r584, %r539, 96;
	add.s32 	%r585, %r584, %r89;
	mad.lo.s32 	%r586, %r585, 12288, %r27;
	mul.hi.s32 	%r587, %r586, 715827883;
	shr.u32 	%r588, %r587, 31;
	shr.s32 	%r589, %r587, 26;
	add.s32 	%r590, %r589, %r588;
	setp.lt.s32 	%p156, %r586, 0;
	mul.lo.s32 	%r591, %r590, 402653184;
	setp.ne.s32 	%p157, %r591, %r586;
	and.pred  	%p158, %p156, %p157;
	selp.s32 	%r592, -1, 0, %p158;
	add.s32 	%r593, %r590, %r592;
	mad.lo.s32 	%r594, %r593, -402653184, %r586;
	mul.wide.s32 	%rd127, %r594, 4;
	add.s64 	%rd128, %rd2, %rd127;
	ld.global.v4.u32 	{%r595, %r596, %r597, %r598}, [%rd128];
	or.b32  	%r599, %r539, 128;
	add.s32 	%r600, %r599, %r89;
	mad.lo.s32 	%r601, %r600, 12288, %r27;
	mul.hi.s32 	%r602, %r601, 715827883;
	shr.u32 	%r603, %r602, 31;
	shr.s32 	%r604, %r602, 26;
	add.s32 	%r605, %r604, %r603;
	setp.lt.s32 	%p159, %r601, 0;
	mul.lo.s32 	%r606, %r605, 402653184;
	setp.ne.s32 	%p160, %r606, %r601;
	and.pred  	%p161, %p159, %p160;
	selp.s32 	%r607, -1, 0, %p161;
	add.s32 	%r608, %r605, %r607;
	mad.lo.s32 	%r609, %r608, -402653184, %r601;
	mul.wide.s32 	%rd129, %r609, 4;
	add.s64 	%rd130, %rd2, %rd129;
	ld.global.v4.u32 	{%r610, %r611, %r612, %r613}, [%rd130];
	or.b32  	%r614, %r539, 160;
	add.s32 	%r615, %r614, %r89;
	mad.lo.s32 	%r616, %r615, 12288, %r27;
	mul.hi.s32 	%r617, %r616, 715827883;
	shr.u32 	%r618, %r617, 31;
	shr.s32 	%r619, %r617, 26;
	add.s32 	%r620, %r619, %r618;
	setp.lt.s32 	%p162, %r616, 0;
	mul.lo.s32 	%r621, %r620, 402653184;
	setp.ne.s32 	%p163, %r621, %r616;
	and.pred  	%p164, %p162, %p163;
	selp.s32 	%r622, -1, 0, %p164;
	add.s32 	%r623, %r620, %r622;
	mad.lo.s32 	%r624, %r623, -402653184, %r616;
	mul.wide.s32 	%rd131, %r624, 4;
	add.s64 	%rd132, %rd2, %rd131;
	ld.global.v4.u32 	{%r625, %r626, %r627, %r628}, [%rd132];
	or.b32  	%r629, %r539, 192;
	add.s32 	%r630, %r629, %r89;
	mad.lo.s32 	%r631, %r630, 12288, %r27;
	mul.hi.s32 	%r632, %r631, 715827883;
	shr.u32 	%r633, %r632, 31;
	shr.s32 	%r634, %r632, 26;
	add.s32 	%r635, %r634, %r633;
	setp.lt.s32 	%p165, %r631, 0;
	mul.lo.s32 	%r636, %r635, 402653184;
	setp.ne.s32 	%p166, %r636, %r631;
	and.pred  	%p167, %p165, %p166;
	selp.s32 	%r637, -1, 0, %p167;
	add.s32 	%r638, %r635, %r637;
	mad.lo.s32 	%r639, %r638, -402653184, %r631;
	mul.wide.s32 	%rd133, %r639, 4;
	add.s64 	%rd134, %rd2, %rd133;
	ld.global.v4.u32 	{%r640, %r641, %r642, %r643}, [%rd134];
	or.b32  	%r644, %r539, 224;
	add.s32 	%r645, %r644, %r89;
	mad.lo.s32 	%r646, %r645, 12288, %r27;
	mul.hi.s32 	%r647, %r646, 715827883;
	shr.u32 	%r648, %r647, 31;
	shr.s32 	%r649, %r647, 26;
	add.s32 	%r650, %r649, %r648;
	setp.lt.s32 	%p168, %r646, 0;
	mul.lo.s32 	%r651, %r650, 402653184;
	setp.ne.s32 	%p169, %r651, %r646;
	and.pred  	%p170, %p168, %p169;
	selp.s32 	%r652, -1, 0, %p170;
	add.s32 	%r653, %r650, %r652;
	mad.lo.s32 	%r654, %r653, -402653184, %r646;
	mul.wide.s32 	%rd135, %r654, 4;
	add.s64 	%rd136, %rd2, %rd135;
	ld.global.v4.u32 	{%r655, %r656, %r657, %r658}, [%rd136];
	selp.b32 	%r659, %r552, %r550, %p146;
	shfl.sync.bfly.b32	%r660, %r659, 8, 31, -1;
	selp.b32 	%r408, %r550, %r660, %p146;
	selp.b32 	%r409, %r660, %r552, %p146;
	selp.b32 	%r661, %r553, %r551, %p146;
	shfl.sync.bfly.b32	%r662, %r661, 8, 31, -1;
	selp.b32 	%r416, %r551, %r662, %p146;
	selp.b32 	%r417, %r662, %r553, %p146;
	selp.b32 	%r663, %r567, %r565, %p146;
	shfl.sync.bfly.b32	%r664, %r663, 8, 31, -1;
	selp.b32 	%r424, %r565, %r664, %p146;
	selp.b32 	%r425, %r664, %r567, %p146;
	selp.b32 	%r665, %r568, %r566, %p146;
	shfl.sync.bfly.b32	%r666, %r665, 8, 31, -1;
	selp.b32 	%r432, %r566, %r666, %p146;
	selp.b32 	%r433, %r666, %r568, %p146;
	selp.b32 	%r667, %r582, %r580, %p146;
	shfl.sync.bfly.b32	%r668, %r667, 8, 31, -1;
	selp.b32 	%r440, %r580, %r668, %p146;
	selp.b32 	%r441, %r668, %r582, %p146;
	selp.b32 	%r669, %r583, %r581, %p146;
	shfl.sync.bfly.b32	%r670, %r669, 8, 31, -1;
	selp.b32 	%r448, %r581, %r670, %p146;
	selp.b32 	%r449, %r670, %r583, %p146;
	selp.b32 	%r671, %r597, %r595, %p146;
	shfl.sync.bfly.b32	%r672, %r671, 8, 31, -1;
	selp.b32 	%r456, %r595, %r672, %p146;
	selp.b32 	%r457, %r672, %r597, %p146;
	selp.b32 	%r673, %r598, %r596, %p146;
	shfl.sync.bfly.b32	%r674, %r673, 8, 31, -1;
	selp.b32 	%r464, %r596, %r674, %p146;
	selp.b32 	%r465, %r674, %r598, %p146;
	selp.b32 	%r675, %r612, %r610, %p146;
	shfl.sync.bfly.b32	%r676, %r675, 8, 31, -1;
	selp.b32 	%r472, %r610, %r676, %p146;
	selp.b32 	%r473, %r676, %r612, %p146;
	selp.b32 	%r677, %r613, %r611, %p146;
	shfl.sync.bfly.b32	%r678, %r677, 8, 31, -1;
	selp.b32 	%r480, %r611, %r678, %p146;
	selp.b32 	%r481, %r678, %r613, %p146;
	selp.b32 	%r679, %r627, %r625, %p146;
	shfl.sync.bfly.b32	%r680, %r679, 8, 31, -1;
	selp.b32 	%r488, %r625, %r680, %p146;
	selp.b32 	%r489, %r680, %r627, %p146;
	selp.b32 	%r681, %r628, %r626, %p146;
	shfl.sync.bfly.b32	%r682, %r681, 8, 31, -1;
	selp.b32 	%r496, %r626, %r682, %p146;
	selp.b32 	%r497, %r682, %r628, %p146;
	selp.b32 	%r683, %r642, %r640, %p146;
	shfl.sync.bfly.b32	%r684, %r683, 8, 31, -1;
	selp.b32 	%r504, %r640, %r684, %p146;
	selp.b32 	%r505, %r684, %r642, %p146;
	selp.b32 	%r685, %r643, %r641, %p146;
	shfl.sync.bfly.b32	%r686, %r685, 8, 31, -1;
	selp.b32 	%r512, %r641, %r686, %p146;
	selp.b32 	%r513, %r686, %r643, %p146;
	selp.b32 	%r687, %r657, %r655, %p146;
	shfl.sync.bfly.b32	%r688, %r687, 8, 31, -1;
	selp.b32 	%r520, %r655, %r688, %p146;
	selp.b32 	%r521, %r688, %r657, %p146;
	selp.b32 	%r689, %r658, %r656, %p146;
	shfl.sync.bfly.b32	%r690, %r689, 8, 31, -1;
	selp.b32 	%r528, %r656, %r690, %p146;
	selp.b32 	%r529, %r690, %r658, %p146;
	mov.u32 	%r530, 21520;
	// begin inline asm
	prmt.b32 %r407, %r408, %r409, %r530;
	// end inline asm
	mov.u32 	%r534, 30258;
	// begin inline asm
	prmt.b32 %r411, %r408, %r409, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r415, %r416, %r417, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r419, %r416, %r417, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r423, %r424, %r425, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r427, %r424, %r425, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r431, %r432, %r433, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r435, %r432, %r433, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r439, %r440, %r441, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r443, %r440, %r441, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r447, %r448, %r449, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r451, %r448, %r449, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r455, %r456, %r457, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r459, %r456, %r457, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r463, %r464, %r465, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r467, %r464, %r465, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r471, %r472, %r473, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r475, %r472, %r473, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r479, %r480, %r481, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r483, %r480, %r481, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r487, %r488, %r489, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r491, %r488, %r489, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r495, %r496, %r497, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r499, %r496, %r497, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r503, %r504, %r505, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r507, %r504, %r505, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r511, %r512, %r513, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r515, %r512, %r513, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r519, %r520, %r521, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r523, %r520, %r521, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r527, %r528, %r529, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r531, %r528, %r529, %r534;
	// end inline asm
	st.shared.u32 	[%rd7], %r407;
	st.shared.u32 	[%rd8+128], %r411;
	st.shared.u32 	[%rd8+4], %r415;
	st.shared.u32 	[%rd8+132], %r419;
	st.shared.u32 	[%rd9], %r423;
	st.shared.u32 	[%rd10+128], %r427;
	st.shared.u32 	[%rd10+4], %r431;
	st.shared.u32 	[%rd10+132], %r435;
	st.shared.u32 	[%rd11], %r439;
	st.shared.u32 	[%rd12+128], %r443;
	st.shared.u32 	[%rd12+4], %r447;
	st.shared.u32 	[%rd12+132], %r451;
	st.shared.u32 	[%rd13], %r455;
	st.shared.u32 	[%rd14+128], %r459;
	st.shared.u32 	[%rd14+4], %r463;
	st.shared.u32 	[%rd14+132], %r467;
	st.shared.u32 	[%rd15], %r471;
	st.shared.u32 	[%rd16+128], %r475;
	st.shared.u32 	[%rd16+4], %r479;
	st.shared.u32 	[%rd16+132], %r483;
	st.shared.u32 	[%rd17], %r487;
	st.shared.u32 	[%rd18+128], %r491;
	st.shared.u32 	[%rd18+4], %r495;
	st.shared.u32 	[%rd18+132], %r499;
	st.shared.u32 	[%rd19], %r503;
	st.shared.u32 	[%rd20+128], %r507;
	st.shared.u32 	[%rd20+4], %r511;
	st.shared.u32 	[%rd20+132], %r515;
	st.shared.u32 	[%rd21], %r519;
	st.shared.u32 	[%rd22+128], %r523;
	st.shared.u32 	[%rd22+4], %r527;
	st.shared.u32 	[%rd22+132], %r531;
	bar.sync 	0;
	mov.u32 	%r1297, 256;
	mov.u64 	%rd237, %rd40;
	mov.u64 	%rd238, %rd39;
	mov.u32 	%r1300, %r1293;
$L__BB0_32:                             // %pass7833
                                        //   Parent Loop BB0_31 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1293, %r1299;
	mov.u32 	%r1299, %r1298;
	ld.shared.u32 	%r1298, [%rd237];
	// begin inline asm
	mov.b32 %r696, {%rs66, %rs66};
	// end inline asm
	// begin inline asm
	mov.b32 %r707, {%rs68, %rs68};
	// end inline asm
	xor.b32  	%r695, %r1298, -2004318072;
	mov.u32 	%r694, 983055;
	// begin inline asm
	lop3.b32 %r693, %r694, %r695, %r696, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r697, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r698, %r696, %r697;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r701, %r693, %r698;
	// end inline asm
	mov.u32 	%r705, 15728880;
	// begin inline asm
	lop3.b32 %r704, %r705, %r695, %r707, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r708, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r709, %r707, %r708;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r712, %r704, %r709;
	// end inline asm
	shr.u32 	%r717, %r695, 8;
	// begin inline asm
	lop3.b32 %r715, %r694, %r717, %r696, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r719, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r720, %r696, %r719;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r723, %r715, %r720;
	// end inline asm
	// begin inline asm
	lop3.b32 %r726, %r705, %r717, %r707, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r730, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r731, %r707, %r730;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r734, %r726, %r731;
	// end inline asm
	// begin inline asm
	mov.b32 %r742, {%rs66, %rs66};
	// end inline asm
	// begin inline asm
	mov.b32 %r753, {%rs68, %rs68};
	// end inline asm
	xor.b32  	%r741, %r1300, -2004318072;
	// begin inline asm
	lop3.b32 %r739, %r694, %r741, %r742, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r743, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r744, %r742, %r743;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r747, %r739, %r744;
	// end inline asm
	// begin inline asm
	lop3.b32 %r750, %r705, %r741, %r753, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r754, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r755, %r753, %r754;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r758, %r750, %r755;
	// end inline asm
	shr.u32 	%r763, %r741, 8;
	// begin inline asm
	lop3.b32 %r761, %r694, %r763, %r742, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r765, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r766, %r742, %r765;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r769, %r761, %r766;
	// end inline asm
	// begin inline asm
	lop3.b32 %r772, %r705, %r763, %r753, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r776, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r777, %r753, %r776;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r780, %r772, %r777;
	// end inline asm
	mov.u32 	%r788, 0;
	// begin inline asm
	fma.rn.f16x2 %r785, %r138, %r747, %r788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r791, %r138, %r758, %r788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r797, %r138, %r769, %r788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r803, %r138, %r780, %r788;
	// end inline asm
	// begin inline asm
	mov.b32 %r812, {%rs66, %rs66};
	// end inline asm
	// begin inline asm
	mov.b32 %r823, {%rs68, %rs68};
	// end inline asm
	xor.b32  	%r811, %r1293, -2004318072;
	// begin inline asm
	lop3.b32 %r809, %r694, %r811, %r812, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r813, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r814, %r812, %r813;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r817, %r809, %r814;
	// end inline asm
	// begin inline asm
	lop3.b32 %r820, %r705, %r811, %r823, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r824, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r825, %r823, %r824;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r828, %r820, %r825;
	// end inline asm
	shr.u32 	%r833, %r811, 8;
	// begin inline asm
	lop3.b32 %r831, %r694, %r833, %r812, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r835, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r836, %r812, %r835;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r839, %r831, %r836;
	// end inline asm
	// begin inline asm
	lop3.b32 %r842, %r705, %r833, %r823, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r846, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r847, %r823, %r846;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r850, %r842, %r847;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r853, %r169;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r855, %r853, %r817, %r785;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r859, %r169;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r861, %r859, %r828, %r791;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r865, %r169;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r867, %r865, %r839, %r797;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r871, %r169;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r873, %r871, %r850, %r803;
	// end inline asm
	// begin inline asm
	mov.b32 %r882, {%rs66, %rs66};
	// end inline asm
	// begin inline asm
	mov.b32 %r893, {%rs68, %rs68};
	// end inline asm
	xor.b32  	%r881, %r1299, -2004318072;
	// begin inline asm
	lop3.b32 %r879, %r694, %r881, %r882, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r883, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r884, %r882, %r883;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r887, %r879, %r884;
	// end inline asm
	// begin inline asm
	lop3.b32 %r890, %r705, %r881, %r893, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r894, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r895, %r893, %r894;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r898, %r890, %r895;
	// end inline asm
	shr.u32 	%r903, %r881, 8;
	// begin inline asm
	lop3.b32 %r901, %r694, %r903, %r882, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r905, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r906, %r882, %r905;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r909, %r901, %r906;
	// end inline asm
	// begin inline asm
	lop3.b32 %r912, %r705, %r903, %r893, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r916, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r917, %r893, %r916;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r920, %r912, %r917;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r925, %r200, %r887, %r855;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r931, %r200, %r898, %r861;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r937, %r200, %r909, %r867;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r943, %r200, %r920, %r873;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r947, %r231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r978, %r947, %r701, %r925;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r953, %r231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r975, %r953, %r712, %r931;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r959, %r231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r987, %r959, %r723, %r937;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r965, %r231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r984, %r965, %r734, %r943;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r971, %r237;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r973, %r971, %r975;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r976, %r234, %r978, %r973;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r980, %r237;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r982, %r980, %r984;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r985, %r234, %r987, %r982;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r989, %r237, %r978;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r992, %r234, %r975, %r989;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r996, %r237, %r987;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r999, %r234, %r984, %r996;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1003, %r1004}, {%r240, %r246, %r243, %r249}, {%r976, %r992}, {%r788, %r788};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1013, %r1014}, {%r240, %r246, %r243, %r249}, {%r985, %r999}, {%r788, %r788};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1023, %r1024}, {%r252, %r258, %r255, %r261}, {%r1003, %r1004}, {%r788, %r788};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1033, %r1034}, {%r252, %r258, %r255, %r261}, {%r1013, %r1014}, {%r788, %r788};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1043, %r39, %r1023;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1046, %r39, %r1024;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1049, %r39, %r1033;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1052, %r39, %r1034;
	// end inline asm
	mov.u16 	%rs77, -14592;
	// begin inline asm
	mov.b32 %r1055, {%rs77, %rs77};
	// end inline asm
	mov.u16 	%rs79, 18176;
	// begin inline asm
	mov.b32 %r1056, {%rs79, %rs79};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1057, %r1043, %r1055;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1060, %r1057, %r1056;
	// end inline asm
	// begin inline asm
	mov.b32 %r1063, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	mov.b32 %r1064, {%rs79, %rs79};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1065, %r1046, %r1063;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1068, %r1065, %r1064;
	// end inline asm
	// begin inline asm
	mov.b32 %r1071, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	mov.b32 %r1072, {%rs79, %rs79};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1073, %r1049, %r1071;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1076, %r1073, %r1072;
	// end inline asm
	// begin inline asm
	mov.b32 %r1079, {%rs77, %rs77};
	// end inline asm
	// begin inline asm
	mov.b32 %r1080, {%rs79, %rs79};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1081, %r1052, %r1079;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1084, %r1081, %r1080;
	// end inline asm
	mov.u16 	%rs93, 26112;
	// begin inline asm
	mov.b32 %r1090, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1088, %r1060, %r1090;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1091, %r1068, %r1090;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1094, %r1076, %r1090;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1097, %r1084, %r1090;
	// end inline asm
	mov.u32 	%r1103, 25152;
	// begin inline asm
	prmt.b32 %r1100, %r1088, %r1094, %r1103;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1104, %r1091, %r1097, %r1103;
	// end inline asm
	shl.b32 	%r1111, %r1104, 4;
	mov.u32 	%r1109, 252645135;
	// begin inline asm
	lop3.b32 %r1108, %r1109, %r1100, %r1111, 202;
	// end inline asm
	st.shared.u32 	[%rd238], %r1108;
	add.s32 	%r1297, %r1297, -8;
	add.s64 	%rd238, %rd238, 1156;
	add.s64 	%rd237, %rd237, 1156;
	setp.eq.s32 	%p171, %r1297, 0;
	mov.u32 	%r1300, %r1293;
	@%p171 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_32;
$L__BB0_33:                             // %guard_exit13516
                                        //   in Loop: Header=BB0_31 Depth=1
	bar.sync 	0;
	or.b32  	%r52, %r33, %r23;
	ld.shared.u32 	%r1117, [%rd23];
	ld.shared.u32 	%r1118, [%rd24+128];
	ld.shared.u32 	%r1125, [%rd24+4];
	ld.shared.u32 	%r1126, [%rd24+132];
	ld.shared.u32 	%r1133, [%rd25];
	ld.shared.u32 	%r1134, [%rd26+128];
	ld.shared.u32 	%r1141, [%rd26+4];
	ld.shared.u32 	%r1142, [%rd26+132];
	ld.shared.u32 	%r1149, [%rd27];
	ld.shared.u32 	%r1150, [%rd28+128];
	ld.shared.u32 	%r1157, [%rd28+4];
	ld.shared.u32 	%r1158, [%rd28+132];
	ld.shared.u32 	%r1165, [%rd29];
	ld.shared.u32 	%r1166, [%rd30+128];
	ld.shared.u32 	%r1173, [%rd30+4];
	ld.shared.u32 	%r1174, [%rd30+132];
	ld.shared.u32 	%r1181, [%rd31];
	ld.shared.u32 	%r1182, [%rd32+128];
	ld.shared.u32 	%r1189, [%rd32+4];
	ld.shared.u32 	%r1190, [%rd32+132];
	ld.shared.u32 	%r1197, [%rd33];
	ld.shared.u32 	%r1198, [%rd34+128];
	ld.shared.u32 	%r1205, [%rd34+4];
	ld.shared.u32 	%r1206, [%rd34+132];
	ld.shared.u32 	%r1213, [%rd35];
	ld.shared.u32 	%r1214, [%rd36+128];
	ld.shared.u32 	%r1221, [%rd36+4];
	ld.shared.u32 	%r1222, [%rd36+132];
	ld.shared.u32 	%r1229, [%rd37];
	ld.shared.u32 	%r1230, [%rd38+128];
	ld.shared.u32 	%r1237, [%rd38+4];
	ld.shared.u32 	%r1238, [%rd38+132];
	// begin inline asm
	prmt.b32 %r1112, %r1117, %r1118, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1116, %r1117, %r1118, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1120, %r1125, %r1126, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1124, %r1125, %r1126, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1128, %r1133, %r1134, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1132, %r1133, %r1134, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1136, %r1141, %r1142, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1140, %r1141, %r1142, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1144, %r1149, %r1150, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1148, %r1149, %r1150, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1152, %r1157, %r1158, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1156, %r1157, %r1158, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1160, %r1165, %r1166, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1164, %r1165, %r1166, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1168, %r1173, %r1174, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1172, %r1173, %r1174, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1176, %r1181, %r1182, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1180, %r1181, %r1182, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1184, %r1189, %r1190, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1188, %r1189, %r1190, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1192, %r1197, %r1198, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1196, %r1197, %r1198, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1200, %r1205, %r1206, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1204, %r1205, %r1206, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1208, %r1213, %r1214, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1212, %r1213, %r1214, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1216, %r1221, %r1222, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1220, %r1221, %r1222, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1224, %r1229, %r1230, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1228, %r1229, %r1230, %r534;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1232, %r1237, %r1238, %r530;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1236, %r1237, %r1238, %r534;
	// end inline asm
	selp.b32 	%r1240, %r1116, %r1112, %p146;
	shfl.sync.bfly.b32	%r57, %r1240, 8, 31, -1;
	selp.b32 	%r1241, %r1124, %r1120, %p146;
	shfl.sync.bfly.b32	%r58, %r1241, 8, 31, -1;
	selp.b32 	%r1242, %r1132, %r1128, %p146;
	shfl.sync.bfly.b32	%r1243, %r1242, 8, 31, -1;
	selp.b32 	%r59, %r1128, %r1243, %p146;
	selp.b32 	%r60, %r1243, %r1132, %p146;
	selp.b32 	%r1244, %r1140, %r1136, %p146;
	shfl.sync.bfly.b32	%r1245, %r1244, 8, 31, -1;
	selp.b32 	%r61, %r1136, %r1245, %p146;
	selp.b32 	%r62, %r1245, %r1140, %p146;
	selp.b32 	%r1246, %r1148, %r1144, %p146;
	shfl.sync.bfly.b32	%r1247, %r1246, 8, 31, -1;
	selp.b32 	%r63, %r1144, %r1247, %p146;
	selp.b32 	%r64, %r1247, %r1148, %p146;
	selp.b32 	%r1248, %r1156, %r1152, %p146;
	shfl.sync.bfly.b32	%r1249, %r1248, 8, 31, -1;
	selp.b32 	%r65, %r1152, %r1249, %p146;
	selp.b32 	%r66, %r1249, %r1156, %p146;
	selp.b32 	%r1250, %r1164, %r1160, %p146;
	shfl.sync.bfly.b32	%r1251, %r1250, 8, 31, -1;
	selp.b32 	%r67, %r1160, %r1251, %p146;
	selp.b32 	%r68, %r1251, %r1164, %p146;
	selp.b32 	%r1252, %r1172, %r1168, %p146;
	shfl.sync.bfly.b32	%r1253, %r1252, 8, 31, -1;
	selp.b32 	%r69, %r1168, %r1253, %p146;
	selp.b32 	%r70, %r1253, %r1172, %p146;
	selp.b32 	%r1254, %r1180, %r1176, %p146;
	shfl.sync.bfly.b32	%r1255, %r1254, 8, 31, -1;
	selp.b32 	%r71, %r1176, %r1255, %p146;
	selp.b32 	%r72, %r1255, %r1180, %p146;
	selp.b32 	%r1256, %r1188, %r1184, %p146;
	shfl.sync.bfly.b32	%r1257, %r1256, 8, 31, -1;
	selp.b32 	%r73, %r1184, %r1257, %p146;
	selp.b32 	%r74, %r1257, %r1188, %p146;
	selp.b32 	%r1258, %r1196, %r1192, %p146;
	shfl.sync.bfly.b32	%r1259, %r1258, 8, 31, -1;
	selp.b32 	%r75, %r1192, %r1259, %p146;
	selp.b32 	%r76, %r1259, %r1196, %p146;
	selp.b32 	%r1260, %r1204, %r1200, %p146;
	shfl.sync.bfly.b32	%r1261, %r1260, 8, 31, -1;
	selp.b32 	%r77, %r1200, %r1261, %p146;
	selp.b32 	%r78, %r1261, %r1204, %p146;
	selp.b32 	%r1262, %r1212, %r1208, %p146;
	shfl.sync.bfly.b32	%r1263, %r1262, 8, 31, -1;
	selp.b32 	%r79, %r1208, %r1263, %p146;
	selp.b32 	%r80, %r1263, %r1212, %p146;
	selp.b32 	%r1264, %r1220, %r1216, %p146;
	shfl.sync.bfly.b32	%r1265, %r1264, 8, 31, -1;
	selp.b32 	%r81, %r1216, %r1265, %p146;
	selp.b32 	%r82, %r1265, %r1220, %p146;
	selp.b32 	%r1266, %r1228, %r1224, %p146;
	shfl.sync.bfly.b32	%r1267, %r1266, 8, 31, -1;
	selp.b32 	%r83, %r1224, %r1267, %p146;
	selp.b32 	%r84, %r1267, %r1228, %p146;
	selp.b32 	%r1268, %r1236, %r1232, %p146;
	shfl.sync.bfly.b32	%r1269, %r1268, 8, 31, -1;
	selp.b32 	%r85, %r1232, %r1269, %p146;
	selp.b32 	%r86, %r1269, %r1236, %p146;
	setp.gt.u32 	%p173, %r52, 23;
	shl.b32 	%r1292, %r52, 11;
	@%p173 bra 	$L__BB0_34;
// %bb.37:                              // %guard_exit13516.pass12513_crit_edge
                                        //   in Loop: Header=BB0_31 Depth=1
	or.b32  	%r1278, %r1292, %r25;
	or.b32  	%r1279, %r1278, %r26;
	or.b32  	%r1301, %r1279, %r29;
	bra.uni 	$L__BB0_35;
$L__BB0_36:                             // %L30131
	st.global.u32 	[%rd5], %r1291;
	ret;
$L__BB0_9:                              // %L180
	mov.u32 	%r1290, 2;
	st.global.u32 	[%rd5], %r1290;
	mov.u64 	%rd235, exception2696;
	cvta.global.u64 	%rd236, %rd235;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd236;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd47;
	st.param.b32 	[param0+8], %r88;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L288
	mov.u32 	%r1289, 3;
	st.global.u32 	[%rd5], %r1289;
	mov.u64 	%rd233, exception2696;
	cvta.global.u64 	%rd234, %rd233;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd234;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd47;
	st.param.b32 	[param0+8], %r88;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd48, exception1;
	cvta.global.u64 	%rd49, %rd48;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd49;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd47;
	st.param.b32 	[param0+8], %r88;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd50, exception1;
	cvta.global.u64 	%rd51, %rd50;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd51;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd47;
	st.param.b32 	[param0+8], %r88;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
