
ProjektAS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050dc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08005264  08005264  00015264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005328  08005328  00015328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800532c  0800532c  0001532c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08005330  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000198  20000004  08005334  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000019c  08005334  0002019c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001a36b  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000032bd  00000000  00000000  0003a39f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e38  00000000  00000000  0003d660  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ce8  00000000  00000000  0003e498  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000073e5  00000000  00000000  0003f180  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004cca  00000000  00000000  00046565  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0004b22f  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003828  00000000  00000000  0004b2ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800524c 	.word	0x0800524c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	0800524c 	.word	0x0800524c

080001c8 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80001cc:	4b19      	ldr	r3, [pc, #100]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001ce:	4a1a      	ldr	r2, [pc, #104]	; (8000238 <BSP_LCD_GLASS_Init+0x70>)
 80001d0:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80001d2:	4b18      	ldr	r3, [pc, #96]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001d4:	2200      	movs	r2, #0
 80001d6:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80001d8:	4b16      	ldr	r3, [pc, #88]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001da:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80001de:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80001e0:	4b14      	ldr	r3, [pc, #80]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001e2:	220c      	movs	r2, #12
 80001e4:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80001e6:	4b13      	ldr	r3, [pc, #76]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001e8:	2240      	movs	r2, #64	; 0x40
 80001ea:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80001ec:	4b11      	ldr	r3, [pc, #68]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001ee:	2200      	movs	r2, #0
 80001f0:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80001f2:	4b10      	ldr	r3, [pc, #64]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001f4:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80001f8:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80001fa:	4b0e      	ldr	r3, [pc, #56]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001fc:	2200      	movs	r2, #0
 80001fe:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000200:	4b0c      	ldr	r3, [pc, #48]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 8000202:	2240      	movs	r2, #64	; 0x40
 8000204:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8000206:	4b0b      	ldr	r3, [pc, #44]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 8000208:	2200      	movs	r2, #0
 800020a:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800020c:	4b09      	ldr	r3, [pc, #36]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 800020e:	2200      	movs	r2, #0
 8000210:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000212:	4b08      	ldr	r3, [pc, #32]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 8000214:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000218:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800021a:	4b06      	ldr	r3, [pc, #24]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 800021c:	2200      	movs	r2, #0
 800021e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000220:	4804      	ldr	r0, [pc, #16]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 8000222:	f000 f843 	bl	80002ac <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000226:	4803      	ldr	r0, [pc, #12]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 8000228:	f001 fc82 	bl	8001b30 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800022c:	f000 f834 	bl	8000298 <BSP_LCD_GLASS_Clear>
}
 8000230:	bf00      	nop
 8000232:	bd80      	pop	{r7, pc}
 8000234:	2000005c 	.word	0x2000005c
 8000238:	40002400 	.word	0x40002400

0800023c <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b084      	sub	sp, #16
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8000244:	2300      	movs	r3, #0
 8000246:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8000248:	e00b      	b.n	8000262 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	2200      	movs	r2, #0
 800024e:	2100      	movs	r1, #0
 8000250:	6878      	ldr	r0, [r7, #4]
 8000252:	f000 f9b9 	bl	80005c8 <WriteChar>

    /* Point on the next character */
    ptr++;
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	3301      	adds	r3, #1
 800025a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 800025c:	7bfb      	ldrb	r3, [r7, #15]
 800025e:	3301      	adds	r3, #1
 8000260:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	2b00      	cmp	r3, #0
 8000268:	bf14      	ite	ne
 800026a:	2301      	movne	r3, #1
 800026c:	2300      	moveq	r3, #0
 800026e:	b2da      	uxtb	r2, r3
 8000270:	7bfb      	ldrb	r3, [r7, #15]
 8000272:	2b05      	cmp	r3, #5
 8000274:	bf94      	ite	ls
 8000276:	2301      	movls	r3, #1
 8000278:	2300      	movhi	r3, #0
 800027a:	b2db      	uxtb	r3, r3
 800027c:	4013      	ands	r3, r2
 800027e:	b2db      	uxtb	r3, r3
 8000280:	2b00      	cmp	r3, #0
 8000282:	d1e2      	bne.n	800024a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000284:	4803      	ldr	r0, [pc, #12]	; (8000294 <BSP_LCD_GLASS_DisplayString+0x58>)
 8000286:	f001 fdc8 	bl	8001e1a <HAL_LCD_UpdateDisplayRequest>
}
 800028a:	bf00      	nop
 800028c:	3710      	adds	r7, #16
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}
 8000292:	bf00      	nop
 8000294:	2000005c 	.word	0x2000005c

08000298 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 800029c:	4802      	ldr	r0, [pc, #8]	; (80002a8 <BSP_LCD_GLASS_Clear+0x10>)
 800029e:	f001 fd62 	bl	8001d66 <HAL_LCD_Clear>
}
 80002a2:	bf00      	nop
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	2000005c 	.word	0x2000005c

080002ac <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b0c0      	sub	sp, #256	; 0x100
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80002b4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80002b8:	2200      	movs	r2, #0
 80002ba:	601a      	str	r2, [r3, #0]
 80002bc:	605a      	str	r2, [r3, #4]
 80002be:	609a      	str	r2, [r3, #8]
 80002c0:	60da      	str	r2, [r3, #12]
 80002c2:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80002c4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80002c8:	2244      	movs	r2, #68	; 0x44
 80002ca:	2100      	movs	r1, #0
 80002cc:	4618      	mov	r0, r3
 80002ce:	f004 ffb5 	bl	800523c <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80002d2:	f107 0320 	add.w	r3, r7, #32
 80002d6:	2288      	movs	r2, #136	; 0x88
 80002d8:	2100      	movs	r1, #0
 80002da:	4618      	mov	r0, r3
 80002dc:	f004 ffae 	bl	800523c <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80002e0:	4a51      	ldr	r2, [pc, #324]	; (8000428 <LCD_MspInit+0x17c>)
 80002e2:	4b51      	ldr	r3, [pc, #324]	; (8000428 <LCD_MspInit+0x17c>)
 80002e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80002e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002ea:	6593      	str	r3, [r2, #88]	; 0x58
 80002ec:	4b4e      	ldr	r3, [pc, #312]	; (8000428 <LCD_MspInit+0x17c>)
 80002ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80002f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002f4:	61fb      	str	r3, [r7, #28]
 80002f6:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80002f8:	2304      	movs	r3, #4
 80002fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80002fe:	2300      	movs	r3, #0
 8000300:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8000304:	2301      	movs	r3, #1
 8000306:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800030a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800030e:	4618      	mov	r0, r3
 8000310:	f002 fb30 	bl	8002974 <HAL_RCC_OscConfig>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d000      	beq.n	800031c <LCD_MspInit+0x70>
  {
    while (1);
 800031a:	e7fe      	b.n	800031a <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800031c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000320:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000322:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000326:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800032a:	f107 0320 	add.w	r3, r7, #32
 800032e:	4618      	mov	r0, r3
 8000330:	f003 f8e0 	bl	80034f4 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000334:	4a3c      	ldr	r2, [pc, #240]	; (8000428 <LCD_MspInit+0x17c>)
 8000336:	4b3c      	ldr	r3, [pc, #240]	; (8000428 <LCD_MspInit+0x17c>)
 8000338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800033a:	f043 0301 	orr.w	r3, r3, #1
 800033e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000340:	4b39      	ldr	r3, [pc, #228]	; (8000428 <LCD_MspInit+0x17c>)
 8000342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000344:	f003 0301 	and.w	r3, r3, #1
 8000348:	61bb      	str	r3, [r7, #24]
 800034a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800034c:	4a36      	ldr	r2, [pc, #216]	; (8000428 <LCD_MspInit+0x17c>)
 800034e:	4b36      	ldr	r3, [pc, #216]	; (8000428 <LCD_MspInit+0x17c>)
 8000350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000352:	f043 0302 	orr.w	r3, r3, #2
 8000356:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000358:	4b33      	ldr	r3, [pc, #204]	; (8000428 <LCD_MspInit+0x17c>)
 800035a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800035c:	f003 0302 	and.w	r3, r3, #2
 8000360:	617b      	str	r3, [r7, #20]
 8000362:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000364:	4a30      	ldr	r2, [pc, #192]	; (8000428 <LCD_MspInit+0x17c>)
 8000366:	4b30      	ldr	r3, [pc, #192]	; (8000428 <LCD_MspInit+0x17c>)
 8000368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800036a:	f043 0304 	orr.w	r3, r3, #4
 800036e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000370:	4b2d      	ldr	r3, [pc, #180]	; (8000428 <LCD_MspInit+0x17c>)
 8000372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000374:	f003 0304 	and.w	r3, r3, #4
 8000378:	613b      	str	r3, [r7, #16]
 800037a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800037c:	4a2a      	ldr	r2, [pc, #168]	; (8000428 <LCD_MspInit+0x17c>)
 800037e:	4b2a      	ldr	r3, [pc, #168]	; (8000428 <LCD_MspInit+0x17c>)
 8000380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000382:	f043 0308 	orr.w	r3, r3, #8
 8000386:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000388:	4b27      	ldr	r3, [pc, #156]	; (8000428 <LCD_MspInit+0x17c>)
 800038a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800038c:	f003 0308 	and.w	r3, r3, #8
 8000390:	60fb      	str	r3, [r7, #12]
 8000392:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8000394:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000398:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 800039c:	2302      	movs	r3, #2
 800039e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80003a2:	2300      	movs	r3, #0
 80003a4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80003a8:	2303      	movs	r3, #3
 80003aa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80003ae:	230b      	movs	r3, #11
 80003b0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80003b4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80003b8:	4619      	mov	r1, r3
 80003ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003be:	f001 f913 	bl	80015e8 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80003c2:	f24f 2333 	movw	r3, #62003	; 0xf233
 80003c6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80003ca:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80003ce:	4619      	mov	r1, r3
 80003d0:	4816      	ldr	r0, [pc, #88]	; (800042c <LCD_MspInit+0x180>)
 80003d2:	f001 f909 	bl	80015e8 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80003d6:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80003da:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80003de:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80003e2:	4619      	mov	r1, r3
 80003e4:	4812      	ldr	r0, [pc, #72]	; (8000430 <LCD_MspInit+0x184>)
 80003e6:	f001 f8ff 	bl	80015e8 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80003ea:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80003ee:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80003f2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80003f6:	4619      	mov	r1, r3
 80003f8:	480e      	ldr	r0, [pc, #56]	; (8000434 <LCD_MspInit+0x188>)
 80003fa:	f001 f8f5 	bl	80015e8 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80003fe:	2002      	movs	r0, #2
 8000400:	f000 fe80 	bl	8001104 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8000404:	4a08      	ldr	r2, [pc, #32]	; (8000428 <LCD_MspInit+0x17c>)
 8000406:	4b08      	ldr	r3, [pc, #32]	; (8000428 <LCD_MspInit+0x17c>)
 8000408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800040a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800040e:	6593      	str	r3, [r2, #88]	; 0x58
 8000410:	4b05      	ldr	r3, [pc, #20]	; (8000428 <LCD_MspInit+0x17c>)
 8000412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000414:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000418:	60bb      	str	r3, [r7, #8]
 800041a:	68bb      	ldr	r3, [r7, #8]
}
 800041c:	bf00      	nop
 800041e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	40021000 	.word	0x40021000
 800042c:	48000400 	.word	0x48000400
 8000430:	48000800 	.word	0x48000800
 8000434:	48000c00 	.word	0x48000c00

08000438 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8000438:	b480      	push	{r7}
 800043a:	b085      	sub	sp, #20
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
 8000440:	460b      	mov	r3, r1
 8000442:	70fb      	strb	r3, [r7, #3]
 8000444:	4613      	mov	r3, r2
 8000446:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8000448:	2300      	movs	r3, #0
 800044a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 800044c:	2300      	movs	r3, #0
 800044e:	737b      	strb	r3, [r7, #13]
 8000450:	2300      	movs	r3, #0
 8000452:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	781b      	ldrb	r3, [r3, #0]
 8000458:	2b2f      	cmp	r3, #47	; 0x2f
 800045a:	d04d      	beq.n	80004f8 <Convert+0xc0>
 800045c:	2b2f      	cmp	r3, #47	; 0x2f
 800045e:	dc11      	bgt.n	8000484 <Convert+0x4c>
 8000460:	2b29      	cmp	r3, #41	; 0x29
 8000462:	d02e      	beq.n	80004c2 <Convert+0x8a>
 8000464:	2b29      	cmp	r3, #41	; 0x29
 8000466:	dc06      	bgt.n	8000476 <Convert+0x3e>
 8000468:	2b25      	cmp	r3, #37	; 0x25
 800046a:	d04c      	beq.n	8000506 <Convert+0xce>
 800046c:	2b28      	cmp	r3, #40	; 0x28
 800046e:	d025      	beq.n	80004bc <Convert+0x84>
 8000470:	2b20      	cmp	r3, #32
 8000472:	d01c      	beq.n	80004ae <Convert+0x76>
 8000474:	e057      	b.n	8000526 <Convert+0xee>
 8000476:	2b2b      	cmp	r3, #43	; 0x2b
 8000478:	d03a      	beq.n	80004f0 <Convert+0xb8>
 800047a:	2b2b      	cmp	r3, #43	; 0x2b
 800047c:	db1a      	blt.n	80004b4 <Convert+0x7c>
 800047e:	2b2d      	cmp	r3, #45	; 0x2d
 8000480:	d032      	beq.n	80004e8 <Convert+0xb0>
 8000482:	e050      	b.n	8000526 <Convert+0xee>
 8000484:	2b6d      	cmp	r3, #109	; 0x6d
 8000486:	d023      	beq.n	80004d0 <Convert+0x98>
 8000488:	2b6d      	cmp	r3, #109	; 0x6d
 800048a:	dc04      	bgt.n	8000496 <Convert+0x5e>
 800048c:	2b39      	cmp	r3, #57	; 0x39
 800048e:	dd42      	ble.n	8000516 <Convert+0xde>
 8000490:	2b64      	cmp	r3, #100	; 0x64
 8000492:	d019      	beq.n	80004c8 <Convert+0x90>
 8000494:	e047      	b.n	8000526 <Convert+0xee>
 8000496:	2bb0      	cmp	r3, #176	; 0xb0
 8000498:	d031      	beq.n	80004fe <Convert+0xc6>
 800049a:	2bb0      	cmp	r3, #176	; 0xb0
 800049c:	dc02      	bgt.n	80004a4 <Convert+0x6c>
 800049e:	2b6e      	cmp	r3, #110	; 0x6e
 80004a0:	d01a      	beq.n	80004d8 <Convert+0xa0>
 80004a2:	e040      	b.n	8000526 <Convert+0xee>
 80004a4:	2bb5      	cmp	r3, #181	; 0xb5
 80004a6:	d01b      	beq.n	80004e0 <Convert+0xa8>
 80004a8:	2bff      	cmp	r3, #255	; 0xff
 80004aa:	d030      	beq.n	800050e <Convert+0xd6>
 80004ac:	e03b      	b.n	8000526 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 80004ae:	2300      	movs	r3, #0
 80004b0:	81fb      	strh	r3, [r7, #14]
      break;
 80004b2:	e057      	b.n	8000564 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80004b4:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80004b8:	81fb      	strh	r3, [r7, #14]
      break;
 80004ba:	e053      	b.n	8000564 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 80004bc:	2328      	movs	r3, #40	; 0x28
 80004be:	81fb      	strh	r3, [r7, #14]
      break;
 80004c0:	e050      	b.n	8000564 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80004c2:	2311      	movs	r3, #17
 80004c4:	81fb      	strh	r3, [r7, #14]
      break;
 80004c6:	e04d      	b.n	8000564 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 80004c8:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 80004cc:	81fb      	strh	r3, [r7, #14]
      break;
 80004ce:	e049      	b.n	8000564 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 80004d0:	f24b 2310 	movw	r3, #45584	; 0xb210
 80004d4:	81fb      	strh	r3, [r7, #14]
      break;
 80004d6:	e045      	b.n	8000564 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 80004d8:	f242 2310 	movw	r3, #8720	; 0x2210
 80004dc:	81fb      	strh	r3, [r7, #14]
      break;
 80004de:	e041      	b.n	8000564 <Convert+0x12c>

    case 'µ' :
      ch = C_UMAP;
 80004e0:	f246 0384 	movw	r3, #24708	; 0x6084
 80004e4:	81fb      	strh	r3, [r7, #14]
      break;
 80004e6:	e03d      	b.n	8000564 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80004e8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80004ec:	81fb      	strh	r3, [r7, #14]
      break;
 80004ee:	e039      	b.n	8000564 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 80004f0:	f24a 0314 	movw	r3, #40980	; 0xa014
 80004f4:	81fb      	strh	r3, [r7, #14]
      break;
 80004f6:	e035      	b.n	8000564 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80004f8:	23c0      	movs	r3, #192	; 0xc0
 80004fa:	81fb      	strh	r3, [r7, #14]
      break;
 80004fc:	e032      	b.n	8000564 <Convert+0x12c>

    case '°' :
      ch = C_PERCENT_1;
 80004fe:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8000502:	81fb      	strh	r3, [r7, #14]
      break;
 8000504:	e02e      	b.n	8000564 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8000506:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800050a:	81fb      	strh	r3, [r7, #14]
      break;
 800050c:	e02a      	b.n	8000564 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 800050e:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8000512:	81fb      	strh	r3, [r7, #14]
      break ;
 8000514:	e026      	b.n	8000564 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	3b30      	subs	r3, #48	; 0x30
 800051c:	4a27      	ldr	r2, [pc, #156]	; (80005bc <Convert+0x184>)
 800051e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000522:	81fb      	strh	r3, [r7, #14]
      break;
 8000524:	e01e      	b.n	8000564 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	2b5a      	cmp	r3, #90	; 0x5a
 800052c:	d80a      	bhi.n	8000544 <Convert+0x10c>
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	2b40      	cmp	r3, #64	; 0x40
 8000534:	d906      	bls.n	8000544 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	3b41      	subs	r3, #65	; 0x41
 800053c:	4a20      	ldr	r2, [pc, #128]	; (80005c0 <Convert+0x188>)
 800053e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000542:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	2b7a      	cmp	r3, #122	; 0x7a
 800054a:	d80a      	bhi.n	8000562 <Convert+0x12a>
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b60      	cmp	r3, #96	; 0x60
 8000552:	d906      	bls.n	8000562 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	3b61      	subs	r3, #97	; 0x61
 800055a:	4a19      	ldr	r2, [pc, #100]	; (80005c0 <Convert+0x188>)
 800055c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000560:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8000562:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8000564:	78fb      	ldrb	r3, [r7, #3]
 8000566:	2b01      	cmp	r3, #1
 8000568:	d103      	bne.n	8000572 <Convert+0x13a>
  {
    ch |= 0x0002;
 800056a:	89fb      	ldrh	r3, [r7, #14]
 800056c:	f043 0302 	orr.w	r3, r3, #2
 8000570:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8000572:	78bb      	ldrb	r3, [r7, #2]
 8000574:	2b01      	cmp	r3, #1
 8000576:	d103      	bne.n	8000580 <Convert+0x148>
  {
    ch |= 0x0020;
 8000578:	89fb      	ldrh	r3, [r7, #14]
 800057a:	f043 0320 	orr.w	r3, r3, #32
 800057e:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8000580:	230c      	movs	r3, #12
 8000582:	737b      	strb	r3, [r7, #13]
 8000584:	2300      	movs	r3, #0
 8000586:	733b      	strb	r3, [r7, #12]
 8000588:	e00f      	b.n	80005aa <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800058a:	7b3b      	ldrb	r3, [r7, #12]
 800058c:	89f9      	ldrh	r1, [r7, #14]
 800058e:	7b7a      	ldrb	r2, [r7, #13]
 8000590:	fa41 f202 	asr.w	r2, r1, r2
 8000594:	f002 020f 	and.w	r2, r2, #15
 8000598:	490a      	ldr	r1, [pc, #40]	; (80005c4 <Convert+0x18c>)
 800059a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 800059e:	7b7b      	ldrb	r3, [r7, #13]
 80005a0:	3b04      	subs	r3, #4
 80005a2:	737b      	strb	r3, [r7, #13]
 80005a4:	7b3b      	ldrb	r3, [r7, #12]
 80005a6:	3301      	adds	r3, #1
 80005a8:	733b      	strb	r3, [r7, #12]
 80005aa:	7b3b      	ldrb	r3, [r7, #12]
 80005ac:	2b03      	cmp	r3, #3
 80005ae:	d9ec      	bls.n	800058a <Convert+0x152>
  }
}
 80005b0:	bf00      	nop
 80005b2:	3714      	adds	r7, #20
 80005b4:	46bd      	mov	sp, r7
 80005b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ba:	4770      	bx	lr
 80005bc:	080052cc 	.word	0x080052cc
 80005c0:	08005298 	.word	0x08005298
 80005c4:	2000004c 	.word	0x2000004c

080005c8 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
 80005d0:	4608      	mov	r0, r1
 80005d2:	4611      	mov	r1, r2
 80005d4:	461a      	mov	r2, r3
 80005d6:	4603      	mov	r3, r0
 80005d8:	70fb      	strb	r3, [r7, #3]
 80005da:	460b      	mov	r3, r1
 80005dc:	70bb      	strb	r3, [r7, #2]
 80005de:	4613      	mov	r3, r2
 80005e0:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 80005e2:	2300      	movs	r3, #0
 80005e4:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 80005e6:	78ba      	ldrb	r2, [r7, #2]
 80005e8:	78fb      	ldrb	r3, [r7, #3]
 80005ea:	4619      	mov	r1, r3
 80005ec:	6878      	ldr	r0, [r7, #4]
 80005ee:	f7ff ff23 	bl	8000438 <Convert>

  switch (Position)
 80005f2:	787b      	ldrb	r3, [r7, #1]
 80005f4:	2b05      	cmp	r3, #5
 80005f6:	f200 835b 	bhi.w	8000cb0 <WriteChar+0x6e8>
 80005fa:	a201      	add	r2, pc, #4	; (adr r2, 8000600 <WriteChar+0x38>)
 80005fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000600:	08000619 	.word	0x08000619
 8000604:	08000713 	.word	0x08000713
 8000608:	0800082d 	.word	0x0800082d
 800060c:	0800092f 	.word	0x0800092f
 8000610:	08000a5d 	.word	0x08000a5d
 8000614:	08000ba7 	.word	0x08000ba7
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000618:	4b80      	ldr	r3, [pc, #512]	; (800081c <WriteChar+0x254>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	011b      	lsls	r3, r3, #4
 800061e:	f003 0210 	and.w	r2, r3, #16
 8000622:	4b7e      	ldr	r3, [pc, #504]	; (800081c <WriteChar+0x254>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	085b      	lsrs	r3, r3, #1
 8000628:	05db      	lsls	r3, r3, #23
 800062a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800062e:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000630:	4b7a      	ldr	r3, [pc, #488]	; (800081c <WriteChar+0x254>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	089b      	lsrs	r3, r3, #2
 8000636:	059b      	lsls	r3, r3, #22
 8000638:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800063c:	431a      	orrs	r2, r3
 800063e:	4b77      	ldr	r3, [pc, #476]	; (800081c <WriteChar+0x254>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000646:	4313      	orrs	r3, r2
 8000648:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	4a74      	ldr	r2, [pc, #464]	; (8000820 <WriteChar+0x258>)
 800064e:	2100      	movs	r1, #0
 8000650:	4874      	ldr	r0, [pc, #464]	; (8000824 <WriteChar+0x25c>)
 8000652:	f001 fb29 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000656:	4b71      	ldr	r3, [pc, #452]	; (800081c <WriteChar+0x254>)
 8000658:	685b      	ldr	r3, [r3, #4]
 800065a:	011b      	lsls	r3, r3, #4
 800065c:	f003 0210 	and.w	r2, r3, #16
 8000660:	4b6e      	ldr	r3, [pc, #440]	; (800081c <WriteChar+0x254>)
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	085b      	lsrs	r3, r3, #1
 8000666:	05db      	lsls	r3, r3, #23
 8000668:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800066c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800066e:	4b6b      	ldr	r3, [pc, #428]	; (800081c <WriteChar+0x254>)
 8000670:	685b      	ldr	r3, [r3, #4]
 8000672:	089b      	lsrs	r3, r3, #2
 8000674:	059b      	lsls	r3, r3, #22
 8000676:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800067a:	431a      	orrs	r2, r3
 800067c:	4b67      	ldr	r3, [pc, #412]	; (800081c <WriteChar+0x254>)
 800067e:	685b      	ldr	r3, [r3, #4]
 8000680:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000684:	4313      	orrs	r3, r2
 8000686:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	4a65      	ldr	r2, [pc, #404]	; (8000820 <WriteChar+0x258>)
 800068c:	2102      	movs	r1, #2
 800068e:	4865      	ldr	r0, [pc, #404]	; (8000824 <WriteChar+0x25c>)
 8000690:	f001 fb0a 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000694:	4b61      	ldr	r3, [pc, #388]	; (800081c <WriteChar+0x254>)
 8000696:	689b      	ldr	r3, [r3, #8]
 8000698:	011b      	lsls	r3, r3, #4
 800069a:	f003 0210 	and.w	r2, r3, #16
 800069e:	4b5f      	ldr	r3, [pc, #380]	; (800081c <WriteChar+0x254>)
 80006a0:	689b      	ldr	r3, [r3, #8]
 80006a2:	085b      	lsrs	r3, r3, #1
 80006a4:	05db      	lsls	r3, r3, #23
 80006a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80006aa:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80006ac:	4b5b      	ldr	r3, [pc, #364]	; (800081c <WriteChar+0x254>)
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	089b      	lsrs	r3, r3, #2
 80006b2:	059b      	lsls	r3, r3, #22
 80006b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006b8:	431a      	orrs	r2, r3
 80006ba:	4b58      	ldr	r3, [pc, #352]	; (800081c <WriteChar+0x254>)
 80006bc:	689b      	ldr	r3, [r3, #8]
 80006be:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80006c2:	4313      	orrs	r3, r2
 80006c4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	4a55      	ldr	r2, [pc, #340]	; (8000820 <WriteChar+0x258>)
 80006ca:	2104      	movs	r1, #4
 80006cc:	4855      	ldr	r0, [pc, #340]	; (8000824 <WriteChar+0x25c>)
 80006ce:	f001 faeb 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80006d2:	4b52      	ldr	r3, [pc, #328]	; (800081c <WriteChar+0x254>)
 80006d4:	68db      	ldr	r3, [r3, #12]
 80006d6:	011b      	lsls	r3, r3, #4
 80006d8:	f003 0210 	and.w	r2, r3, #16
 80006dc:	4b4f      	ldr	r3, [pc, #316]	; (800081c <WriteChar+0x254>)
 80006de:	68db      	ldr	r3, [r3, #12]
 80006e0:	085b      	lsrs	r3, r3, #1
 80006e2:	05db      	lsls	r3, r3, #23
 80006e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80006e8:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80006ea:	4b4c      	ldr	r3, [pc, #304]	; (800081c <WriteChar+0x254>)
 80006ec:	68db      	ldr	r3, [r3, #12]
 80006ee:	089b      	lsrs	r3, r3, #2
 80006f0:	059b      	lsls	r3, r3, #22
 80006f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4b48      	ldr	r3, [pc, #288]	; (800081c <WriteChar+0x254>)
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000700:	4313      	orrs	r3, r2
 8000702:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	4a46      	ldr	r2, [pc, #280]	; (8000820 <WriteChar+0x258>)
 8000708:	2106      	movs	r1, #6
 800070a:	4846      	ldr	r0, [pc, #280]	; (8000824 <WriteChar+0x25c>)
 800070c:	f001 facc 	bl	8001ca8 <HAL_LCD_Write>
      break;
 8000710:	e2cf      	b.n	8000cb2 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000712:	4b42      	ldr	r3, [pc, #264]	; (800081c <WriteChar+0x254>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	019b      	lsls	r3, r3, #6
 8000718:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800071c:	4b3f      	ldr	r3, [pc, #252]	; (800081c <WriteChar+0x254>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	085b      	lsrs	r3, r3, #1
 8000722:	035b      	lsls	r3, r3, #13
 8000724:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000728:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800072a:	4b3c      	ldr	r3, [pc, #240]	; (800081c <WriteChar+0x254>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	089b      	lsrs	r3, r3, #2
 8000730:	031b      	lsls	r3, r3, #12
 8000732:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000736:	431a      	orrs	r2, r3
 8000738:	4b38      	ldr	r3, [pc, #224]	; (800081c <WriteChar+0x254>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	08db      	lsrs	r3, r3, #3
 800073e:	015b      	lsls	r3, r3, #5
 8000740:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000744:	4313      	orrs	r3, r2
 8000746:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	4a37      	ldr	r2, [pc, #220]	; (8000828 <WriteChar+0x260>)
 800074c:	2100      	movs	r1, #0
 800074e:	4835      	ldr	r0, [pc, #212]	; (8000824 <WriteChar+0x25c>)
 8000750:	f001 faaa 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000754:	4b31      	ldr	r3, [pc, #196]	; (800081c <WriteChar+0x254>)
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	019b      	lsls	r3, r3, #6
 800075a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800075e:	4b2f      	ldr	r3, [pc, #188]	; (800081c <WriteChar+0x254>)
 8000760:	685b      	ldr	r3, [r3, #4]
 8000762:	085b      	lsrs	r3, r3, #1
 8000764:	035b      	lsls	r3, r3, #13
 8000766:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800076a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800076c:	4b2b      	ldr	r3, [pc, #172]	; (800081c <WriteChar+0x254>)
 800076e:	685b      	ldr	r3, [r3, #4]
 8000770:	089b      	lsrs	r3, r3, #2
 8000772:	031b      	lsls	r3, r3, #12
 8000774:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000778:	431a      	orrs	r2, r3
 800077a:	4b28      	ldr	r3, [pc, #160]	; (800081c <WriteChar+0x254>)
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	08db      	lsrs	r3, r3, #3
 8000780:	015b      	lsls	r3, r3, #5
 8000782:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000786:	4313      	orrs	r3, r2
 8000788:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	4a26      	ldr	r2, [pc, #152]	; (8000828 <WriteChar+0x260>)
 800078e:	2102      	movs	r1, #2
 8000790:	4824      	ldr	r0, [pc, #144]	; (8000824 <WriteChar+0x25c>)
 8000792:	f001 fa89 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000796:	4b21      	ldr	r3, [pc, #132]	; (800081c <WriteChar+0x254>)
 8000798:	689b      	ldr	r3, [r3, #8]
 800079a:	019b      	lsls	r3, r3, #6
 800079c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80007a0:	4b1e      	ldr	r3, [pc, #120]	; (800081c <WriteChar+0x254>)
 80007a2:	689b      	ldr	r3, [r3, #8]
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	035b      	lsls	r3, r3, #13
 80007a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80007ac:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80007ae:	4b1b      	ldr	r3, [pc, #108]	; (800081c <WriteChar+0x254>)
 80007b0:	689b      	ldr	r3, [r3, #8]
 80007b2:	089b      	lsrs	r3, r3, #2
 80007b4:	031b      	lsls	r3, r3, #12
 80007b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007ba:	431a      	orrs	r2, r3
 80007bc:	4b17      	ldr	r3, [pc, #92]	; (800081c <WriteChar+0x254>)
 80007be:	689b      	ldr	r3, [r3, #8]
 80007c0:	08db      	lsrs	r3, r3, #3
 80007c2:	015b      	lsls	r3, r3, #5
 80007c4:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80007c8:	4313      	orrs	r3, r2
 80007ca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	4a16      	ldr	r2, [pc, #88]	; (8000828 <WriteChar+0x260>)
 80007d0:	2104      	movs	r1, #4
 80007d2:	4814      	ldr	r0, [pc, #80]	; (8000824 <WriteChar+0x25c>)
 80007d4:	f001 fa68 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80007d8:	4b10      	ldr	r3, [pc, #64]	; (800081c <WriteChar+0x254>)
 80007da:	68db      	ldr	r3, [r3, #12]
 80007dc:	019b      	lsls	r3, r3, #6
 80007de:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80007e2:	4b0e      	ldr	r3, [pc, #56]	; (800081c <WriteChar+0x254>)
 80007e4:	68db      	ldr	r3, [r3, #12]
 80007e6:	085b      	lsrs	r3, r3, #1
 80007e8:	035b      	lsls	r3, r3, #13
 80007ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80007ee:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80007f0:	4b0a      	ldr	r3, [pc, #40]	; (800081c <WriteChar+0x254>)
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	089b      	lsrs	r3, r3, #2
 80007f6:	031b      	lsls	r3, r3, #12
 80007f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007fc:	431a      	orrs	r2, r3
 80007fe:	4b07      	ldr	r3, [pc, #28]	; (800081c <WriteChar+0x254>)
 8000800:	68db      	ldr	r3, [r3, #12]
 8000802:	08db      	lsrs	r3, r3, #3
 8000804:	015b      	lsls	r3, r3, #5
 8000806:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800080a:	4313      	orrs	r3, r2
 800080c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	4a05      	ldr	r2, [pc, #20]	; (8000828 <WriteChar+0x260>)
 8000812:	2106      	movs	r1, #6
 8000814:	4803      	ldr	r0, [pc, #12]	; (8000824 <WriteChar+0x25c>)
 8000816:	f001 fa47 	bl	8001ca8 <HAL_LCD_Write>
      break;
 800081a:	e24a      	b.n	8000cb2 <WriteChar+0x6ea>
 800081c:	2000004c 	.word	0x2000004c
 8000820:	ff3fffe7 	.word	0xff3fffe7
 8000824:	2000005c 	.word	0x2000005c
 8000828:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800082c:	4b88      	ldr	r3, [pc, #544]	; (8000a50 <WriteChar+0x488>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	03db      	lsls	r3, r3, #15
 8000832:	b29a      	uxth	r2, r3
 8000834:	4b86      	ldr	r3, [pc, #536]	; (8000a50 <WriteChar+0x488>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	075b      	lsls	r3, r3, #29
 800083c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000840:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000842:	4b83      	ldr	r3, [pc, #524]	; (8000a50 <WriteChar+0x488>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	089b      	lsrs	r3, r3, #2
 8000848:	071b      	lsls	r3, r3, #28
 800084a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800084e:	431a      	orrs	r2, r3
 8000850:	4b7f      	ldr	r3, [pc, #508]	; (8000a50 <WriteChar+0x488>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	08db      	lsrs	r3, r3, #3
 8000856:	039b      	lsls	r3, r3, #14
 8000858:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800085c:	4313      	orrs	r3, r2
 800085e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	4a7c      	ldr	r2, [pc, #496]	; (8000a54 <WriteChar+0x48c>)
 8000864:	2100      	movs	r1, #0
 8000866:	487c      	ldr	r0, [pc, #496]	; (8000a58 <WriteChar+0x490>)
 8000868:	f001 fa1e 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800086c:	4b78      	ldr	r3, [pc, #480]	; (8000a50 <WriteChar+0x488>)
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	03db      	lsls	r3, r3, #15
 8000872:	b29a      	uxth	r2, r3
 8000874:	4b76      	ldr	r3, [pc, #472]	; (8000a50 <WriteChar+0x488>)
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	075b      	lsls	r3, r3, #29
 800087c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000880:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000882:	4b73      	ldr	r3, [pc, #460]	; (8000a50 <WriteChar+0x488>)
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	089b      	lsrs	r3, r3, #2
 8000888:	071b      	lsls	r3, r3, #28
 800088a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800088e:	431a      	orrs	r2, r3
 8000890:	4b6f      	ldr	r3, [pc, #444]	; (8000a50 <WriteChar+0x488>)
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	08db      	lsrs	r3, r3, #3
 8000896:	039b      	lsls	r3, r3, #14
 8000898:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800089c:	4313      	orrs	r3, r2
 800089e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	4a6c      	ldr	r2, [pc, #432]	; (8000a54 <WriteChar+0x48c>)
 80008a4:	2102      	movs	r1, #2
 80008a6:	486c      	ldr	r0, [pc, #432]	; (8000a58 <WriteChar+0x490>)
 80008a8:	f001 f9fe 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80008ac:	4b68      	ldr	r3, [pc, #416]	; (8000a50 <WriteChar+0x488>)
 80008ae:	689b      	ldr	r3, [r3, #8]
 80008b0:	03db      	lsls	r3, r3, #15
 80008b2:	b29a      	uxth	r2, r3
 80008b4:	4b66      	ldr	r3, [pc, #408]	; (8000a50 <WriteChar+0x488>)
 80008b6:	689b      	ldr	r3, [r3, #8]
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	075b      	lsls	r3, r3, #29
 80008bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80008c0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80008c2:	4b63      	ldr	r3, [pc, #396]	; (8000a50 <WriteChar+0x488>)
 80008c4:	689b      	ldr	r3, [r3, #8]
 80008c6:	089b      	lsrs	r3, r3, #2
 80008c8:	071b      	lsls	r3, r3, #28
 80008ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ce:	431a      	orrs	r2, r3
 80008d0:	4b5f      	ldr	r3, [pc, #380]	; (8000a50 <WriteChar+0x488>)
 80008d2:	689b      	ldr	r3, [r3, #8]
 80008d4:	08db      	lsrs	r3, r3, #3
 80008d6:	039b      	lsls	r3, r3, #14
 80008d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80008dc:	4313      	orrs	r3, r2
 80008de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	4a5c      	ldr	r2, [pc, #368]	; (8000a54 <WriteChar+0x48c>)
 80008e4:	2104      	movs	r1, #4
 80008e6:	485c      	ldr	r0, [pc, #368]	; (8000a58 <WriteChar+0x490>)
 80008e8:	f001 f9de 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80008ec:	4b58      	ldr	r3, [pc, #352]	; (8000a50 <WriteChar+0x488>)
 80008ee:	68db      	ldr	r3, [r3, #12]
 80008f0:	03db      	lsls	r3, r3, #15
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	4b56      	ldr	r3, [pc, #344]	; (8000a50 <WriteChar+0x488>)
 80008f6:	68db      	ldr	r3, [r3, #12]
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	075b      	lsls	r3, r3, #29
 80008fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000900:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000902:	4b53      	ldr	r3, [pc, #332]	; (8000a50 <WriteChar+0x488>)
 8000904:	68db      	ldr	r3, [r3, #12]
 8000906:	089b      	lsrs	r3, r3, #2
 8000908:	071b      	lsls	r3, r3, #28
 800090a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800090e:	431a      	orrs	r2, r3
 8000910:	4b4f      	ldr	r3, [pc, #316]	; (8000a50 <WriteChar+0x488>)
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	08db      	lsrs	r3, r3, #3
 8000916:	039b      	lsls	r3, r3, #14
 8000918:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800091c:	4313      	orrs	r3, r2
 800091e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	4a4c      	ldr	r2, [pc, #304]	; (8000a54 <WriteChar+0x48c>)
 8000924:	2106      	movs	r1, #6
 8000926:	484c      	ldr	r0, [pc, #304]	; (8000a58 <WriteChar+0x490>)
 8000928:	f001 f9be 	bl	8001ca8 <HAL_LCD_Write>
      break;
 800092c:	e1c1      	b.n	8000cb2 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800092e:	4b48      	ldr	r3, [pc, #288]	; (8000a50 <WriteChar+0x488>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	07da      	lsls	r2, r3, #31
 8000934:	4b46      	ldr	r3, [pc, #280]	; (8000a50 <WriteChar+0x488>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	08db      	lsrs	r3, r3, #3
 800093a:	079b      	lsls	r3, r3, #30
 800093c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000940:	4313      	orrs	r3, r2
 8000942:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800094a:	2100      	movs	r1, #0
 800094c:	4842      	ldr	r0, [pc, #264]	; (8000a58 <WriteChar+0x490>)
 800094e:	f001 f9ab 	bl	8001ca8 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8000952:	4b3f      	ldr	r3, [pc, #252]	; (8000a50 <WriteChar+0x488>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f003 0202 	and.w	r2, r3, #2
 800095a:	4b3d      	ldr	r3, [pc, #244]	; (8000a50 <WriteChar+0x488>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	089b      	lsrs	r3, r3, #2
 8000960:	f003 0301 	and.w	r3, r3, #1
 8000964:	4313      	orrs	r3, r2
 8000966:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	f06f 0203 	mvn.w	r2, #3
 800096e:	2101      	movs	r1, #1
 8000970:	4839      	ldr	r0, [pc, #228]	; (8000a58 <WriteChar+0x490>)
 8000972:	f001 f999 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8000976:	4b36      	ldr	r3, [pc, #216]	; (8000a50 <WriteChar+0x488>)
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	07da      	lsls	r2, r3, #31
 800097c:	4b34      	ldr	r3, [pc, #208]	; (8000a50 <WriteChar+0x488>)
 800097e:	685b      	ldr	r3, [r3, #4]
 8000980:	08db      	lsrs	r3, r3, #3
 8000982:	079b      	lsls	r3, r3, #30
 8000984:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000988:	4313      	orrs	r3, r2
 800098a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8000992:	2102      	movs	r1, #2
 8000994:	4830      	ldr	r0, [pc, #192]	; (8000a58 <WriteChar+0x490>)
 8000996:	f001 f987 	bl	8001ca8 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800099a:	4b2d      	ldr	r3, [pc, #180]	; (8000a50 <WriteChar+0x488>)
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	f003 0202 	and.w	r2, r3, #2
 80009a2:	4b2b      	ldr	r3, [pc, #172]	; (8000a50 <WriteChar+0x488>)
 80009a4:	685b      	ldr	r3, [r3, #4]
 80009a6:	089b      	lsrs	r3, r3, #2
 80009a8:	f003 0301 	and.w	r3, r3, #1
 80009ac:	4313      	orrs	r3, r2
 80009ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	f06f 0203 	mvn.w	r2, #3
 80009b6:	2103      	movs	r1, #3
 80009b8:	4827      	ldr	r0, [pc, #156]	; (8000a58 <WriteChar+0x490>)
 80009ba:	f001 f975 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80009be:	4b24      	ldr	r3, [pc, #144]	; (8000a50 <WriteChar+0x488>)
 80009c0:	689b      	ldr	r3, [r3, #8]
 80009c2:	07da      	lsls	r2, r3, #31
 80009c4:	4b22      	ldr	r3, [pc, #136]	; (8000a50 <WriteChar+0x488>)
 80009c6:	689b      	ldr	r3, [r3, #8]
 80009c8:	08db      	lsrs	r3, r3, #3
 80009ca:	079b      	lsls	r3, r3, #30
 80009cc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80009d0:	4313      	orrs	r3, r2
 80009d2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80009da:	2104      	movs	r1, #4
 80009dc:	481e      	ldr	r0, [pc, #120]	; (8000a58 <WriteChar+0x490>)
 80009de:	f001 f963 	bl	8001ca8 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80009e2:	4b1b      	ldr	r3, [pc, #108]	; (8000a50 <WriteChar+0x488>)
 80009e4:	689b      	ldr	r3, [r3, #8]
 80009e6:	f003 0202 	and.w	r2, r3, #2
 80009ea:	4b19      	ldr	r3, [pc, #100]	; (8000a50 <WriteChar+0x488>)
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	089b      	lsrs	r3, r3, #2
 80009f0:	f003 0301 	and.w	r3, r3, #1
 80009f4:	4313      	orrs	r3, r2
 80009f6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f06f 0203 	mvn.w	r2, #3
 80009fe:	2105      	movs	r1, #5
 8000a00:	4815      	ldr	r0, [pc, #84]	; (8000a58 <WriteChar+0x490>)
 8000a02:	f001 f951 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8000a06:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <WriteChar+0x488>)
 8000a08:	68db      	ldr	r3, [r3, #12]
 8000a0a:	07da      	lsls	r2, r3, #31
 8000a0c:	4b10      	ldr	r3, [pc, #64]	; (8000a50 <WriteChar+0x488>)
 8000a0e:	68db      	ldr	r3, [r3, #12]
 8000a10:	08db      	lsrs	r3, r3, #3
 8000a12:	079b      	lsls	r3, r3, #30
 8000a14:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8000a22:	2106      	movs	r1, #6
 8000a24:	480c      	ldr	r0, [pc, #48]	; (8000a58 <WriteChar+0x490>)
 8000a26:	f001 f93f 	bl	8001ca8 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8000a2a:	4b09      	ldr	r3, [pc, #36]	; (8000a50 <WriteChar+0x488>)
 8000a2c:	68db      	ldr	r3, [r3, #12]
 8000a2e:	f003 0202 	and.w	r2, r3, #2
 8000a32:	4b07      	ldr	r3, [pc, #28]	; (8000a50 <WriteChar+0x488>)
 8000a34:	68db      	ldr	r3, [r3, #12]
 8000a36:	089b      	lsrs	r3, r3, #2
 8000a38:	f003 0301 	and.w	r3, r3, #1
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	f06f 0203 	mvn.w	r2, #3
 8000a46:	2107      	movs	r1, #7
 8000a48:	4803      	ldr	r0, [pc, #12]	; (8000a58 <WriteChar+0x490>)
 8000a4a:	f001 f92d 	bl	8001ca8 <HAL_LCD_Write>
      break;
 8000a4e:	e130      	b.n	8000cb2 <WriteChar+0x6ea>
 8000a50:	2000004c 	.word	0x2000004c
 8000a54:	cfff3fff 	.word	0xcfff3fff
 8000a58:	2000005c 	.word	0x2000005c

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8000a5c:	4b97      	ldr	r3, [pc, #604]	; (8000cbc <WriteChar+0x6f4>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	085b      	lsrs	r3, r3, #1
 8000a62:	065b      	lsls	r3, r3, #25
 8000a64:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8000a68:	4b94      	ldr	r3, [pc, #592]	; (8000cbc <WriteChar+0x6f4>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	089b      	lsrs	r3, r3, #2
 8000a6e:	061b      	lsls	r3, r3, #24
 8000a70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000a74:	4313      	orrs	r3, r2
 8000a76:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8000a7e:	2100      	movs	r1, #0
 8000a80:	488f      	ldr	r0, [pc, #572]	; (8000cc0 <WriteChar+0x6f8>)
 8000a82:	f001 f911 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8000a86:	4b8d      	ldr	r3, [pc, #564]	; (8000cbc <WriteChar+0x6f4>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	00db      	lsls	r3, r3, #3
 8000a8c:	f003 0208 	and.w	r2, r3, #8
 8000a90:	4b8a      	ldr	r3, [pc, #552]	; (8000cbc <WriteChar+0x6f4>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	08db      	lsrs	r3, r3, #3
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	f003 0304 	and.w	r3, r3, #4
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	f06f 020c 	mvn.w	r2, #12
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	4885      	ldr	r0, [pc, #532]	; (8000cc0 <WriteChar+0x6f8>)
 8000aaa:	f001 f8fd 	bl	8001ca8 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8000aae:	4b83      	ldr	r3, [pc, #524]	; (8000cbc <WriteChar+0x6f4>)
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	085b      	lsrs	r3, r3, #1
 8000ab4:	065b      	lsls	r3, r3, #25
 8000ab6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8000aba:	4b80      	ldr	r3, [pc, #512]	; (8000cbc <WriteChar+0x6f4>)
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	089b      	lsrs	r3, r3, #2
 8000ac0:	061b      	lsls	r3, r3, #24
 8000ac2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8000ad0:	2102      	movs	r1, #2
 8000ad2:	487b      	ldr	r0, [pc, #492]	; (8000cc0 <WriteChar+0x6f8>)
 8000ad4:	f001 f8e8 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8000ad8:	4b78      	ldr	r3, [pc, #480]	; (8000cbc <WriteChar+0x6f4>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	00db      	lsls	r3, r3, #3
 8000ade:	f003 0208 	and.w	r2, r3, #8
 8000ae2:	4b76      	ldr	r3, [pc, #472]	; (8000cbc <WriteChar+0x6f4>)
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	08db      	lsrs	r3, r3, #3
 8000ae8:	009b      	lsls	r3, r3, #2
 8000aea:	f003 0304 	and.w	r3, r3, #4
 8000aee:	4313      	orrs	r3, r2
 8000af0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	f06f 020c 	mvn.w	r2, #12
 8000af8:	2103      	movs	r1, #3
 8000afa:	4871      	ldr	r0, [pc, #452]	; (8000cc0 <WriteChar+0x6f8>)
 8000afc:	f001 f8d4 	bl	8001ca8 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8000b00:	4b6e      	ldr	r3, [pc, #440]	; (8000cbc <WriteChar+0x6f4>)
 8000b02:	689b      	ldr	r3, [r3, #8]
 8000b04:	085b      	lsrs	r3, r3, #1
 8000b06:	065b      	lsls	r3, r3, #25
 8000b08:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8000b0c:	4b6b      	ldr	r3, [pc, #428]	; (8000cbc <WriteChar+0x6f4>)
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	089b      	lsrs	r3, r3, #2
 8000b12:	061b      	lsls	r3, r3, #24
 8000b14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8000b22:	2104      	movs	r1, #4
 8000b24:	4866      	ldr	r0, [pc, #408]	; (8000cc0 <WriteChar+0x6f8>)
 8000b26:	f001 f8bf 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8000b2a:	4b64      	ldr	r3, [pc, #400]	; (8000cbc <WriteChar+0x6f4>)
 8000b2c:	689b      	ldr	r3, [r3, #8]
 8000b2e:	00db      	lsls	r3, r3, #3
 8000b30:	f003 0208 	and.w	r2, r3, #8
 8000b34:	4b61      	ldr	r3, [pc, #388]	; (8000cbc <WriteChar+0x6f4>)
 8000b36:	689b      	ldr	r3, [r3, #8]
 8000b38:	08db      	lsrs	r3, r3, #3
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	f003 0304 	and.w	r3, r3, #4
 8000b40:	4313      	orrs	r3, r2
 8000b42:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	f06f 020c 	mvn.w	r2, #12
 8000b4a:	2105      	movs	r1, #5
 8000b4c:	485c      	ldr	r0, [pc, #368]	; (8000cc0 <WriteChar+0x6f8>)
 8000b4e:	f001 f8ab 	bl	8001ca8 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8000b52:	4b5a      	ldr	r3, [pc, #360]	; (8000cbc <WriteChar+0x6f4>)
 8000b54:	68db      	ldr	r3, [r3, #12]
 8000b56:	085b      	lsrs	r3, r3, #1
 8000b58:	065b      	lsls	r3, r3, #25
 8000b5a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8000b5e:	4b57      	ldr	r3, [pc, #348]	; (8000cbc <WriteChar+0x6f4>)
 8000b60:	68db      	ldr	r3, [r3, #12]
 8000b62:	089b      	lsrs	r3, r3, #2
 8000b64:	061b      	lsls	r3, r3, #24
 8000b66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000b6a:	4313      	orrs	r3, r2
 8000b6c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8000b74:	2106      	movs	r1, #6
 8000b76:	4852      	ldr	r0, [pc, #328]	; (8000cc0 <WriteChar+0x6f8>)
 8000b78:	f001 f896 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8000b7c:	4b4f      	ldr	r3, [pc, #316]	; (8000cbc <WriteChar+0x6f4>)
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	00db      	lsls	r3, r3, #3
 8000b82:	f003 0208 	and.w	r2, r3, #8
 8000b86:	4b4d      	ldr	r3, [pc, #308]	; (8000cbc <WriteChar+0x6f4>)
 8000b88:	68db      	ldr	r3, [r3, #12]
 8000b8a:	08db      	lsrs	r3, r3, #3
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	f003 0304 	and.w	r3, r3, #4
 8000b92:	4313      	orrs	r3, r2
 8000b94:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	f06f 020c 	mvn.w	r2, #12
 8000b9c:	2107      	movs	r1, #7
 8000b9e:	4848      	ldr	r0, [pc, #288]	; (8000cc0 <WriteChar+0x6f8>)
 8000ba0:	f001 f882 	bl	8001ca8 <HAL_LCD_Write>
      break;
 8000ba4:	e085      	b.n	8000cb2 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000ba6:	4b45      	ldr	r3, [pc, #276]	; (8000cbc <WriteChar+0x6f4>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	045b      	lsls	r3, r3, #17
 8000bac:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8000bb0:	4b42      	ldr	r3, [pc, #264]	; (8000cbc <WriteChar+0x6f4>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	085b      	lsrs	r3, r3, #1
 8000bb6:	021b      	lsls	r3, r3, #8
 8000bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bbc:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000bbe:	4b3f      	ldr	r3, [pc, #252]	; (8000cbc <WriteChar+0x6f4>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	089b      	lsrs	r3, r3, #2
 8000bc4:	025b      	lsls	r3, r3, #9
 8000bc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000bca:	431a      	orrs	r2, r3
 8000bcc:	4b3b      	ldr	r3, [pc, #236]	; (8000cbc <WriteChar+0x6f4>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	08db      	lsrs	r3, r3, #3
 8000bd2:	069b      	lsls	r3, r3, #26
 8000bd4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	4a39      	ldr	r2, [pc, #228]	; (8000cc4 <WriteChar+0x6fc>)
 8000be0:	2100      	movs	r1, #0
 8000be2:	4837      	ldr	r0, [pc, #220]	; (8000cc0 <WriteChar+0x6f8>)
 8000be4:	f001 f860 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000be8:	4b34      	ldr	r3, [pc, #208]	; (8000cbc <WriteChar+0x6f4>)
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	045b      	lsls	r3, r3, #17
 8000bee:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8000bf2:	4b32      	ldr	r3, [pc, #200]	; (8000cbc <WriteChar+0x6f4>)
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	085b      	lsrs	r3, r3, #1
 8000bf8:	021b      	lsls	r3, r3, #8
 8000bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bfe:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000c00:	4b2e      	ldr	r3, [pc, #184]	; (8000cbc <WriteChar+0x6f4>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	089b      	lsrs	r3, r3, #2
 8000c06:	025b      	lsls	r3, r3, #9
 8000c08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c0c:	431a      	orrs	r2, r3
 8000c0e:	4b2b      	ldr	r3, [pc, #172]	; (8000cbc <WriteChar+0x6f4>)
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	08db      	lsrs	r3, r3, #3
 8000c14:	069b      	lsls	r3, r3, #26
 8000c16:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	4a28      	ldr	r2, [pc, #160]	; (8000cc4 <WriteChar+0x6fc>)
 8000c22:	2102      	movs	r1, #2
 8000c24:	4826      	ldr	r0, [pc, #152]	; (8000cc0 <WriteChar+0x6f8>)
 8000c26:	f001 f83f 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000c2a:	4b24      	ldr	r3, [pc, #144]	; (8000cbc <WriteChar+0x6f4>)
 8000c2c:	689b      	ldr	r3, [r3, #8]
 8000c2e:	045b      	lsls	r3, r3, #17
 8000c30:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8000c34:	4b21      	ldr	r3, [pc, #132]	; (8000cbc <WriteChar+0x6f4>)
 8000c36:	689b      	ldr	r3, [r3, #8]
 8000c38:	085b      	lsrs	r3, r3, #1
 8000c3a:	021b      	lsls	r3, r3, #8
 8000c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c40:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000c42:	4b1e      	ldr	r3, [pc, #120]	; (8000cbc <WriteChar+0x6f4>)
 8000c44:	689b      	ldr	r3, [r3, #8]
 8000c46:	089b      	lsrs	r3, r3, #2
 8000c48:	025b      	lsls	r3, r3, #9
 8000c4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c4e:	431a      	orrs	r2, r3
 8000c50:	4b1a      	ldr	r3, [pc, #104]	; (8000cbc <WriteChar+0x6f4>)
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	08db      	lsrs	r3, r3, #3
 8000c56:	069b      	lsls	r3, r3, #26
 8000c58:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	4a18      	ldr	r2, [pc, #96]	; (8000cc4 <WriteChar+0x6fc>)
 8000c64:	2104      	movs	r1, #4
 8000c66:	4816      	ldr	r0, [pc, #88]	; (8000cc0 <WriteChar+0x6f8>)
 8000c68:	f001 f81e 	bl	8001ca8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000c6c:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <WriteChar+0x6f4>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	045b      	lsls	r3, r3, #17
 8000c72:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8000c76:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <WriteChar+0x6f4>)
 8000c78:	68db      	ldr	r3, [r3, #12]
 8000c7a:	085b      	lsrs	r3, r3, #1
 8000c7c:	021b      	lsls	r3, r3, #8
 8000c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c82:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000c84:	4b0d      	ldr	r3, [pc, #52]	; (8000cbc <WriteChar+0x6f4>)
 8000c86:	68db      	ldr	r3, [r3, #12]
 8000c88:	089b      	lsrs	r3, r3, #2
 8000c8a:	025b      	lsls	r3, r3, #9
 8000c8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c90:	431a      	orrs	r2, r3
 8000c92:	4b0a      	ldr	r3, [pc, #40]	; (8000cbc <WriteChar+0x6f4>)
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	08db      	lsrs	r3, r3, #3
 8000c98:	069b      	lsls	r3, r3, #26
 8000c9a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	4a07      	ldr	r2, [pc, #28]	; (8000cc4 <WriteChar+0x6fc>)
 8000ca6:	2106      	movs	r1, #6
 8000ca8:	4805      	ldr	r0, [pc, #20]	; (8000cc0 <WriteChar+0x6f8>)
 8000caa:	f000 fffd 	bl	8001ca8 <HAL_LCD_Write>
      break;
 8000cae:	e000      	b.n	8000cb2 <WriteChar+0x6ea>

    default:
      break;
 8000cb0:	bf00      	nop
  }
}
 8000cb2:	bf00      	nop
 8000cb4:	3710      	adds	r7, #16
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	2000004c 	.word	0x2000004c
 8000cc0:	2000005c 	.word	0x2000005c
 8000cc4:	fbfdfcff 	.word	0xfbfdfcff

08000cc8 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 8000cce:	4b23      	ldr	r3, [pc, #140]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000cd0:	4a23      	ldr	r2, [pc, #140]	; (8000d60 <BSP_QSPI_Init+0x98>)
 8000cd2:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8000cd4:	4821      	ldr	r0, [pc, #132]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000cd6:	f001 f9e7 	bl	80020a8 <HAL_QSPI_DeInit>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	e037      	b.n	8000d54 <BSP_QSPI_Init+0x8c>
  }

  /* System level initialization */
  QSPI_MspInit();
 8000ce4:	f000 f83e 	bl	8000d64 <QSPI_MspInit>

  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8000ce8:	4b1c      	ldr	r3, [pc, #112]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000cea:	2201      	movs	r2, #1
 8000cec:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 8000cee:	4b1b      	ldr	r3, [pc, #108]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000cf0:	2204      	movs	r2, #4
 8000cf2:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_NONE;
 8000cf4:	4b19      	ldr	r3, [pc, #100]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	60da      	str	r2, [r3, #12]
 8000cfa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000cfe:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	fa93 f3a3 	rbit	r3, r3
 8000d06:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000d08:	683b      	ldr	r3, [r7, #0]
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 8000d0a:	fab3 f383 	clz	r3, r3
 8000d0e:	3b01      	subs	r3, #1
 8000d10:	461a      	mov	r2, r3
 8000d12:	4b12      	ldr	r3, [pc, #72]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000d14:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000d16:	4b11      	ldr	r3, [pc, #68]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 8000d1c:	4b0f      	ldr	r3, [pc, #60]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8000d22:	480e      	ldr	r0, [pc, #56]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000d24:	f001 f93c 	bl	8001fa0 <HAL_QSPI_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <BSP_QSPI_Init+0x6a>
  {
    return QSPI_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e010      	b.n	8000d54 <BSP_QSPI_Init+0x8c>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 8000d32:	480a      	ldr	r0, [pc, #40]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000d34:	f000 f862 	bl	8000dfc <QSPI_ResetMemory>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <BSP_QSPI_Init+0x7a>
  {
    return QSPI_NOT_SUPPORTED;
 8000d3e:	2304      	movs	r3, #4
 8000d40:	e008      	b.n	8000d54 <BSP_QSPI_Init+0x8c>
  }

  /* Configuration of the dummy cucles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&QSPIHandle) != QSPI_OK)
 8000d42:	4806      	ldr	r0, [pc, #24]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000d44:	f000 f89e 	bl	8000e84 <QSPI_DummyCyclesCfg>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 8000d4e:	2304      	movs	r3, #4
 8000d50:	e000      	b.n	8000d54 <BSP_QSPI_Init+0x8c>
  }

  return QSPI_OK;
 8000d52:	2300      	movs	r3, #0
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20000098 	.word	0x20000098
 8000d60:	a0001000 	.word	0xa0001000

08000d64 <QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
static void QSPI_MspInit(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b088      	sub	sp, #32
 8000d68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 8000d6a:	4a22      	ldr	r2, [pc, #136]	; (8000df4 <QSPI_MspInit+0x90>)
 8000d6c:	4b21      	ldr	r3, [pc, #132]	; (8000df4 <QSPI_MspInit+0x90>)
 8000d6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d74:	6513      	str	r3, [r2, #80]	; 0x50
 8000d76:	4b1f      	ldr	r3, [pc, #124]	; (8000df4 <QSPI_MspInit+0x90>)
 8000d78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d7e:	60bb      	str	r3, [r7, #8]
 8000d80:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 8000d82:	4a1c      	ldr	r2, [pc, #112]	; (8000df4 <QSPI_MspInit+0x90>)
 8000d84:	4b1b      	ldr	r3, [pc, #108]	; (8000df4 <QSPI_MspInit+0x90>)
 8000d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d8c:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 8000d8e:	4a19      	ldr	r2, [pc, #100]	; (8000df4 <QSPI_MspInit+0x90>)
 8000d90:	4b18      	ldr	r3, [pc, #96]	; (8000df4 <QSPI_MspInit+0x90>)
 8000d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d98:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d9a:	4a16      	ldr	r2, [pc, #88]	; (8000df4 <QSPI_MspInit+0x90>)
 8000d9c:	4b15      	ldr	r3, [pc, #84]	; (8000df4 <QSPI_MspInit+0x90>)
 8000d9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da0:	f043 0310 	orr.w	r3, r3, #16
 8000da4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000da6:	4b13      	ldr	r3, [pc, #76]	; (8000df4 <QSPI_MspInit+0x90>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000daa:	f003 0310 	and.w	r3, r3, #16
 8000dae:	607b      	str	r3, [r7, #4]
 8000db0:	687b      	ldr	r3, [r7, #4]

  /* QSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_11;
 8000db2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000db6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000dc4:	230a      	movs	r3, #10
 8000dc6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dc8:	f107 030c 	add.w	r3, r7, #12
 8000dcc:	4619      	mov	r1, r3
 8000dce:	480a      	ldr	r0, [pc, #40]	; (8000df8 <QSPI_MspInit+0x94>)
 8000dd0:	f000 fc0a 	bl	80015e8 <HAL_GPIO_Init>

  /* QSPI CLK, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 8000dd4:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 8000dd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dde:	f107 030c 	add.w	r3, r7, #12
 8000de2:	4619      	mov	r1, r3
 8000de4:	4804      	ldr	r0, [pc, #16]	; (8000df8 <QSPI_MspInit+0x94>)
 8000de6:	f000 fbff 	bl	80015e8 <HAL_GPIO_Init>
}
 8000dea:	bf00      	nop
 8000dec:	3720      	adds	r7, #32
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40021000 	.word	0x40021000
 8000df8:	48001000 	.word	0x48001000

08000dfc <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b090      	sub	sp, #64	; 0x40
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000e04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e08:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 8000e0a:	2366      	movs	r3, #102	; 0x66
 8000e0c:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000e12:	2300      	movs	r3, #0
 8000e14:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8000e16:	2300      	movs	r3, #0
 8000e18:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8000e22:	2300      	movs	r3, #0
 8000e24:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000e26:	2300      	movs	r3, #0
 8000e28:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e2a:	f107 0308 	add.w	r3, r7, #8
 8000e2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e32:	4619      	mov	r1, r3
 8000e34:	4812      	ldr	r0, [pc, #72]	; (8000e80 <QSPI_ResetMemory+0x84>)
 8000e36:	f001 f967 	bl	8002108 <HAL_QSPI_Command>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 8000e40:	2301      	movs	r3, #1
 8000e42:	e019      	b.n	8000e78 <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8000e44:	2399      	movs	r3, #153	; 0x99
 8000e46:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e48:	f107 0308 	add.w	r3, r7, #8
 8000e4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e50:	4619      	mov	r1, r3
 8000e52:	480b      	ldr	r0, [pc, #44]	; (8000e80 <QSPI_ResetMemory+0x84>)
 8000e54:	f001 f958 	bl	8002108 <HAL_QSPI_Command>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e00a      	b.n	8000e78 <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8000e62:	f241 3188 	movw	r1, #5000	; 0x1388
 8000e66:	4806      	ldr	r0, [pc, #24]	; (8000e80 <QSPI_ResetMemory+0x84>)
 8000e68:	f000 f8ce 	bl	8001008 <QSPI_AutoPollingMemReady>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 8000e72:	2301      	movs	r3, #1
 8000e74:	e000      	b.n	8000e78 <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 8000e76:	2300      	movs	r3, #0
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3740      	adds	r7, #64	; 0x40
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000098 	.word	0x20000098

08000e84 <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b094      	sub	sp, #80	; 0x50
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read volatile configuration register command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000e8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e90:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 8000e92:	2385      	movs	r3, #133	; 0x85
 8000e94:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000e96:	2300      	movs	r3, #0
 8000e98:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000e9e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ea2:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8000eac:	2300      	movs	r3, #0
 8000eae:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000eb8:	f107 0310 	add.w	r3, r7, #16
 8000ebc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	482a      	ldr	r0, [pc, #168]	; (8000f6c <QSPI_DummyCyclesCfg+0xe8>)
 8000ec4:	f001 f920 	bl	8002108 <HAL_QSPI_Command>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e047      	b.n	8000f62 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ed2:	f107 030f 	add.w	r3, r7, #15
 8000ed6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000eda:	4619      	mov	r1, r3
 8000edc:	4823      	ldr	r0, [pc, #140]	; (8000f6c <QSPI_DummyCyclesCfg+0xe8>)
 8000ede:	f001 fa08 	bl	80022f2 <HAL_QSPI_Receive>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e03a      	b.n	8000f62 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8000eec:	481f      	ldr	r0, [pc, #124]	; (8000f6c <QSPI_DummyCyclesCfg+0xe8>)
 8000eee:	f000 f83f 	bl	8000f70 <QSPI_WriteEnable>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <QSPI_DummyCyclesCfg+0x78>
  {
    return QSPI_ERROR;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	e032      	b.n	8000f62 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Update volatile configuration register (with new dummy cycles) */
  sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 8000efc:	2381      	movs	r3, #129	; 0x81
 8000efe:	613b      	str	r3, [r7, #16]
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 8000f00:	7bfb      	ldrb	r3, [r7, #15]
 8000f02:	b25b      	sxtb	r3, r3
 8000f04:	f003 030f 	and.w	r3, r3, #15
 8000f08:	b25a      	sxtb	r2, r3
 8000f0a:	23f0      	movs	r3, #240	; 0xf0
 8000f0c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f10:	fa93 f3a3 	rbit	r3, r3
 8000f14:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8000f16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f18:	fab3 f383 	clz	r3, r3
 8000f1c:	210a      	movs	r1, #10
 8000f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f22:	b25b      	sxtb	r3, r3
 8000f24:	4313      	orrs	r3, r2
 8000f26:	b25b      	sxtb	r3, r3
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	73fb      	strb	r3, [r7, #15]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f2c:	f107 0310 	add.w	r3, r7, #16
 8000f30:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f34:	4619      	mov	r1, r3
 8000f36:	480d      	ldr	r0, [pc, #52]	; (8000f6c <QSPI_DummyCyclesCfg+0xe8>)
 8000f38:	f001 f8e6 	bl	8002108 <HAL_QSPI_Command>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <QSPI_DummyCyclesCfg+0xc2>
  {
    return QSPI_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e00d      	b.n	8000f62 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f46:	f107 030f 	add.w	r3, r7, #15
 8000f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4806      	ldr	r0, [pc, #24]	; (8000f6c <QSPI_DummyCyclesCfg+0xe8>)
 8000f52:	f001 f939 	bl	80021c8 <HAL_QSPI_Transmit>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <QSPI_DummyCyclesCfg+0xdc>
  {
    return QSPI_ERROR;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e000      	b.n	8000f62 <QSPI_DummyCyclesCfg+0xde>
  }

  return QSPI_OK;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3750      	adds	r7, #80	; 0x50
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000098 	.word	0x20000098

08000f70 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b096      	sub	sp, #88	; 0x58
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000f78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f7c:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 8000f7e:	2306      	movs	r3, #6
 8000f80:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000f82:	2300      	movs	r3, #0
 8000f84:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000f86:	2300      	movs	r3, #0
 8000f88:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8000f92:	2300      	movs	r3, #0
 8000f94:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8000f96:	2300      	movs	r3, #0
 8000f98:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f9e:	f107 0320 	add.w	r3, r7, #32
 8000fa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4816      	ldr	r0, [pc, #88]	; (8001004 <QSPI_WriteEnable+0x94>)
 8000faa:	f001 f8ad 	bl	8002108 <HAL_QSPI_Command>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	e020      	b.n	8000ffa <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  sConfig.Match           = N25Q128A_SR_WREN;
 8000fb8:	2302      	movs	r3, #2
 8000fba:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WREN;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8000fc8:	2310      	movs	r3, #16
 8000fca:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8000fcc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000fd0:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 8000fd2:	2305      	movs	r3, #5
 8000fd4:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 8000fd6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000fda:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000fdc:	f107 0208 	add.w	r2, r7, #8
 8000fe0:	f107 0120 	add.w	r1, r7, #32
 8000fe4:	f241 3388 	movw	r3, #5000	; 0x1388
 8000fe8:	4806      	ldr	r0, [pc, #24]	; (8001004 <QSPI_WriteEnable+0x94>)
 8000fea:	f001 fa22 	bl	8002432 <HAL_QSPI_AutoPolling>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	e000      	b.n	8000ffa <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3758      	adds	r7, #88	; 0x58
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000098 	.word	0x20000098

08001008 <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout: Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b096      	sub	sp, #88	; 0x58
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001012:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001016:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8001018:	2305      	movs	r3, #5
 800101a:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800101c:	2300      	movs	r3, #0
 800101e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001020:	2300      	movs	r3, #0
 8001022:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001024:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001028:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800102e:	2300      	movs	r3, #0
 8001030:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001032:	2300      	movs	r3, #0
 8001034:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001036:	2300      	movs	r3, #0
 8001038:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WIP;
 800103e:	2301      	movs	r3, #1
 8001040:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001042:	2300      	movs	r3, #0
 8001044:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8001046:	2301      	movs	r3, #1
 8001048:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 800104a:	2310      	movs	r3, #16
 800104c:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 800104e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001052:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 8001054:	f107 0208 	add.w	r2, r7, #8
 8001058:	f107 0120 	add.w	r1, r7, #32
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	4806      	ldr	r0, [pc, #24]	; (8001078 <QSPI_AutoPollingMemReady+0x70>)
 8001060:	f001 f9e7 	bl	8002432 <HAL_QSPI_AutoPolling>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e000      	b.n	8001070 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 800106e:	2300      	movs	r3, #0
}
 8001070:	4618      	mov	r0, r3
 8001072:	3758      	adds	r7, #88	; 0x58
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	20000098 	.word	0x20000098

0800107c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001080:	2003      	movs	r0, #3
 8001082:	f000 f90d 	bl	80012a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001086:	2000      	movs	r0, #0
 8001088:	f000 f806 	bl	8001098 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800108c:	f003 ffd4 	bl	8005038 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	bd80      	pop	{r7, pc}
	...

08001098 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 80010a0:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <HAL_InitTick+0x30>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a09      	ldr	r2, [pc, #36]	; (80010cc <HAL_InitTick+0x34>)
 80010a6:	fba2 2303 	umull	r2, r3, r2, r3
 80010aa:	099b      	lsrs	r3, r3, #6
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 f91e 	bl	80012ee <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80010b2:	2200      	movs	r2, #0
 80010b4:	6879      	ldr	r1, [r7, #4]
 80010b6:	f04f 30ff 	mov.w	r0, #4294967295
 80010ba:	f000 f8fc 	bl	80012b6 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 80010be:	2300      	movs	r3, #0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20000000 	.word	0x20000000
 80010cc:	10624dd3 	.word	0x10624dd3

080010d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  uwTick++;
 80010d4:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <HAL_IncTick+0x18>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	3301      	adds	r3, #1
 80010da:	4a03      	ldr	r2, [pc, #12]	; (80010e8 <HAL_IncTick+0x18>)
 80010dc:	6013      	str	r3, [r2, #0]
}
 80010de:	bf00      	nop
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	200000dc 	.word	0x200000dc

080010ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  return uwTick;
 80010f0:	4b03      	ldr	r3, [pc, #12]	; (8001100 <HAL_GetTick+0x14>)
 80010f2:	681b      	ldr	r3, [r3, #0]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	200000dc 	.word	0x200000dc

08001104 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800110c:	f7ff ffee 	bl	80010ec <HAL_GetTick>
 8001110:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800111c:	d002      	beq.n	8001124 <HAL_Delay+0x20>
  {
    wait++;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	3301      	adds	r3, #1
 8001122:	60fb      	str	r3, [r7, #12]
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8001124:	bf00      	nop
 8001126:	f7ff ffe1 	bl	80010ec <HAL_GetTick>
 800112a:	4602      	mov	r2, r0
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	1ad2      	subs	r2, r2, r3
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	429a      	cmp	r2, r3
 8001134:	d3f7      	bcc.n	8001126 <HAL_Delay+0x22>
  {
  }
}
 8001136:	bf00      	nop
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001140:	b480      	push	{r7}
 8001142:	b085      	sub	sp, #20
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001150:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <NVIC_SetPriorityGrouping+0x44>)
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001156:	68ba      	ldr	r2, [r7, #8]
 8001158:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800115c:	4013      	ands	r3, r2
 800115e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001168:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800116c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001170:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001172:	4a04      	ldr	r2, [pc, #16]	; (8001184 <NVIC_SetPriorityGrouping+0x44>)
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	60d3      	str	r3, [r2, #12]
}
 8001178:	bf00      	nop
 800117a:	3714      	adds	r7, #20
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr
 8001184:	e000ed00 	.word	0xe000ed00

08001188 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800118c:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <NVIC_GetPriorityGrouping+0x18>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	0a1b      	lsrs	r3, r3, #8
 8001192:	f003 0307 	and.w	r3, r3, #7
}
 8001196:	4618      	mov	r0, r3
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	6039      	str	r1, [r7, #0]
 80011ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80011b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	da0b      	bge.n	80011d0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b8:	490d      	ldr	r1, [pc, #52]	; (80011f0 <NVIC_SetPriority+0x4c>)
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	f003 030f 	and.w	r3, r3, #15
 80011c0:	3b04      	subs	r3, #4
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	b2d2      	uxtb	r2, r2
 80011c6:	0112      	lsls	r2, r2, #4
 80011c8:	b2d2      	uxtb	r2, r2
 80011ca:	440b      	add	r3, r1
 80011cc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011ce:	e009      	b.n	80011e4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d0:	4908      	ldr	r1, [pc, #32]	; (80011f4 <NVIC_SetPriority+0x50>)
 80011d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d6:	683a      	ldr	r2, [r7, #0]
 80011d8:	b2d2      	uxtb	r2, r2
 80011da:	0112      	lsls	r2, r2, #4
 80011dc:	b2d2      	uxtb	r2, r2
 80011de:	440b      	add	r3, r1
 80011e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80011e4:	bf00      	nop
 80011e6:	370c      	adds	r7, #12
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	e000ed00 	.word	0xe000ed00
 80011f4:	e000e100 	.word	0xe000e100

080011f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b089      	sub	sp, #36	; 0x24
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	60b9      	str	r1, [r7, #8]
 8001202:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	f003 0307 	and.w	r3, r3, #7
 800120a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	f1c3 0307 	rsb	r3, r3, #7
 8001212:	2b04      	cmp	r3, #4
 8001214:	bf28      	it	cs
 8001216:	2304      	movcs	r3, #4
 8001218:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	3304      	adds	r3, #4
 800121e:	2b06      	cmp	r3, #6
 8001220:	d902      	bls.n	8001228 <NVIC_EncodePriority+0x30>
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	3b03      	subs	r3, #3
 8001226:	e000      	b.n	800122a <NVIC_EncodePriority+0x32>
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800122c:	2201      	movs	r2, #1
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	1e5a      	subs	r2, r3, #1
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	401a      	ands	r2, r3
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800123e:	2101      	movs	r1, #1
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	fa01 f303 	lsl.w	r3, r1, r3
 8001246:	1e59      	subs	r1, r3, #1
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800124c:	4313      	orrs	r3, r2
         );
}
 800124e:	4618      	mov	r0, r3
 8001250:	3724      	adds	r7, #36	; 0x24
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
	...

0800125c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	3b01      	subs	r3, #1
 8001268:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800126c:	d301      	bcc.n	8001272 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800126e:	2301      	movs	r3, #1
 8001270:	e00f      	b.n	8001292 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001272:	4a0a      	ldr	r2, [pc, #40]	; (800129c <SysTick_Config+0x40>)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	3b01      	subs	r3, #1
 8001278:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800127a:	210f      	movs	r1, #15
 800127c:	f04f 30ff 	mov.w	r0, #4294967295
 8001280:	f7ff ff90 	bl	80011a4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001284:	4b05      	ldr	r3, [pc, #20]	; (800129c <SysTick_Config+0x40>)
 8001286:	2200      	movs	r2, #0
 8001288:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800128a:	4b04      	ldr	r3, [pc, #16]	; (800129c <SysTick_Config+0x40>)
 800128c:	2207      	movs	r2, #7
 800128e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001290:	2300      	movs	r3, #0
}
 8001292:	4618      	mov	r0, r3
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	e000e010 	.word	0xe000e010

080012a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff ff49 	bl	8001140 <NVIC_SetPriorityGrouping>
}
 80012ae:	bf00      	nop
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}

080012b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b086      	sub	sp, #24
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	4603      	mov	r3, r0
 80012be:	60b9      	str	r1, [r7, #8]
 80012c0:	607a      	str	r2, [r7, #4]
 80012c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012c4:	2300      	movs	r3, #0
 80012c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012c8:	f7ff ff5e 	bl	8001188 <NVIC_GetPriorityGrouping>
 80012cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	68b9      	ldr	r1, [r7, #8]
 80012d2:	6978      	ldr	r0, [r7, #20]
 80012d4:	f7ff ff90 	bl	80011f8 <NVIC_EncodePriority>
 80012d8:	4602      	mov	r2, r0
 80012da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012de:	4611      	mov	r1, r2
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff ff5f 	bl	80011a4 <NVIC_SetPriority>
}
 80012e6:	bf00      	nop
 80012e8:	3718      	adds	r7, #24
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b082      	sub	sp, #8
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff ffb0 	bl	800125c <SysTick_Config>
 80012fc:	4603      	mov	r3, r0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
	...

08001308 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b04      	cmp	r3, #4
 8001314:	d106      	bne.n	8001324 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001316:	4a09      	ldr	r2, [pc, #36]	; (800133c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001318:	4b08      	ldr	r3, [pc, #32]	; (800133c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f043 0304 	orr.w	r3, r3, #4
 8001320:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001322:	e005      	b.n	8001330 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001324:	4a05      	ldr	r2, [pc, #20]	; (800133c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001326:	4b05      	ldr	r3, [pc, #20]	; (800133c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f023 0304 	bic.w	r3, r3, #4
 800132e:	6013      	str	r3, [r2, #0]
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	e000e010 	.word	0xe000e010

08001340 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001344:	f000 f802 	bl	800134c <HAL_SYSTICK_Callback>
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}

0800134c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
	...

0800135c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d101      	bne.n	800136e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e0ac      	b.n	80014c8 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));
  
  /* Check that channel has not been already initialized */
  if(a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4618      	mov	r0, r3
 8001374:	f000 f8b2 	bl	80014dc <DFSDM_GetChannelFromInstance>
 8001378:	4602      	mov	r2, r0
 800137a:	4b55      	ldr	r3, [pc, #340]	; (80014d0 <HAL_DFSDM_ChannelInit+0x174>)
 800137c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	e09f      	b.n	80014c8 <HAL_DFSDM_ChannelInit+0x16c>
  }
  
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f003 fc33 	bl	8004bf4 <HAL_DFSDM_ChannelMspInit>
  
  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800138e:	4b51      	ldr	r3, [pc, #324]	; (80014d4 <HAL_DFSDM_ChannelInit+0x178>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	3301      	adds	r3, #1
 8001394:	4a4f      	ldr	r2, [pc, #316]	; (80014d4 <HAL_DFSDM_ChannelInit+0x178>)
 8001396:	6013      	str	r3, [r2, #0]
  
  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(v_dfsdm1ChannelCounter == 1)
 8001398:	4b4e      	ldr	r3, [pc, #312]	; (80014d4 <HAL_DFSDM_ChannelInit+0x178>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d125      	bne.n	80013ec <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80013a0:	4a4d      	ldr	r2, [pc, #308]	; (80014d8 <HAL_DFSDM_ChannelInit+0x17c>)
 80013a2:	4b4d      	ldr	r3, [pc, #308]	; (80014d8 <HAL_DFSDM_ChannelInit+0x17c>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80013aa:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80013ac:	494a      	ldr	r1, [pc, #296]	; (80014d8 <HAL_DFSDM_ChannelInit+0x17c>)
 80013ae:	4b4a      	ldr	r3, [pc, #296]	; (80014d8 <HAL_DFSDM_ChannelInit+0x17c>)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	600b      	str	r3, [r1, #0]
    
    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80013ba:	4a47      	ldr	r2, [pc, #284]	; (80014d8 <HAL_DFSDM_ChannelInit+0x17c>)
 80013bc:	4b46      	ldr	r3, [pc, #280]	; (80014d8 <HAL_DFSDM_ChannelInit+0x17c>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80013c4:	6013      	str	r3, [r2, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	791b      	ldrb	r3, [r3, #4]
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d108      	bne.n	80013e0 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1) << 
 80013ce:	4942      	ldr	r1, [pc, #264]	; (80014d8 <HAL_DFSDM_ChannelInit+0x17c>)
 80013d0:	4b41      	ldr	r3, [pc, #260]	; (80014d8 <HAL_DFSDM_ChannelInit+0x17c>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	3b01      	subs	r3, #1
 80013da:	041b      	lsls	r3, r3, #16
 80013dc:	4313      	orrs	r3, r2
 80013de:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }
    
    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80013e0:	4a3d      	ldr	r2, [pc, #244]	; (80014d8 <HAL_DFSDM_ChannelInit+0x17c>)
 80013e2:	4b3d      	ldr	r3, [pc, #244]	; (80014d8 <HAL_DFSDM_ChannelInit+0x17c>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80013ea:	6013      	str	r3, [r2, #0]
  }
  
  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	6812      	ldr	r2, [r2, #0]
 80013f4:	6812      	ldr	r2, [r2, #0]
 80013f6:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80013fa:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	6812      	ldr	r2, [r2, #0]
 8001404:	6811      	ldr	r1, [r2, #0]
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	6910      	ldr	r0, [r2, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	6952      	ldr	r2, [r2, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 800140e:	4310      	orrs	r0, r2
                                        hdfsdm_channel->Init.Input.Pins);
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	6992      	ldr	r2, [r2, #24]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8001414:	4302      	orrs	r2, r0
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8001416:	430a      	orrs	r2, r1
 8001418:	601a      	str	r2, [r3, #0]
  
  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	6812      	ldr	r2, [r2, #0]
 8001422:	6812      	ldr	r2, [r2, #0]
 8001424:	f022 020f 	bic.w	r2, r2, #15
 8001428:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	6812      	ldr	r2, [r2, #0]
 8001432:	6811      	ldr	r1, [r2, #0]
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	69d0      	ldr	r0, [r2, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	6a12      	ldr	r2, [r2, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 800143c:	4302      	orrs	r2, r0
 800143e:	430a      	orrs	r2, r1
 8001440:	601a      	str	r2, [r3, #0]
  
  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	6812      	ldr	r2, [r2, #0]
 800144a:	6892      	ldr	r2, [r2, #8]
 800144c:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8001450:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	6812      	ldr	r2, [r2, #0]
 800145a:	6891      	ldr	r1, [r2, #8]
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	6a50      	ldr	r0, [r2, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001464:	3a01      	subs	r2, #1
 8001466:	0412      	lsls	r2, r2, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8001468:	4302      	orrs	r2, r0
 800146a:	430a      	orrs	r2, r1
 800146c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	6812      	ldr	r2, [r2, #0]
 8001476:	6852      	ldr	r2, [r2, #4]
 8001478:	f002 0207 	and.w	r2, r2, #7
 800147c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	6812      	ldr	r2, [r2, #0]
 8001486:	6851      	ldr	r1, [r2, #4]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800148c:	0210      	lsls	r0, r2, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001492:	00d2      	lsls	r2, r2, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8001494:	4302      	orrs	r2, r0
 8001496:	430a      	orrs	r2, r1
 8001498:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	6812      	ldr	r2, [r2, #0]
 80014a2:	6812      	ldr	r2, [r2, #0]
 80014a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80014a8:	601a      	str	r2, [r3, #0]
  
  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2201      	movs	r2, #1
 80014ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 f810 	bl	80014dc <DFSDM_GetChannelFromInstance>
 80014bc:	4601      	mov	r1, r0
 80014be:	4a04      	ldr	r2, [pc, #16]	; (80014d0 <HAL_DFSDM_ChannelInit+0x174>)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  
  return HAL_OK;
 80014c6:	2300      	movs	r3, #0
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	20000024 	.word	0x20000024
 80014d4:	20000020 	.word	0x20000020
 80014d8:	40016000 	.word	0x40016000

080014dc <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  uint32_t channel = 0xFF;
 80014e4:	23ff      	movs	r3, #255	; 0xff
 80014e6:	60fb      	str	r3, [r7, #12]
  
  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a1e      	ldr	r2, [pc, #120]	; (8001564 <DFSDM_GetChannelFromInstance+0x88>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d102      	bne.n	80014f6 <DFSDM_GetChannelFromInstance+0x1a>
  {
    channel = 0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	e02f      	b.n	8001556 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel1)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a1b      	ldr	r2, [pc, #108]	; (8001568 <DFSDM_GetChannelFromInstance+0x8c>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d102      	bne.n	8001504 <DFSDM_GetChannelFromInstance+0x28>
  {
    channel = 1;
 80014fe:	2301      	movs	r3, #1
 8001500:	60fb      	str	r3, [r7, #12]
 8001502:	e028      	b.n	8001556 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel2)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	4a19      	ldr	r2, [pc, #100]	; (800156c <DFSDM_GetChannelFromInstance+0x90>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d102      	bne.n	8001512 <DFSDM_GetChannelFromInstance+0x36>
  {
    channel = 2;
 800150c:	2302      	movs	r3, #2
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	e021      	b.n	8001556 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel3)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a16      	ldr	r2, [pc, #88]	; (8001570 <DFSDM_GetChannelFromInstance+0x94>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d102      	bne.n	8001520 <DFSDM_GetChannelFromInstance+0x44>
  {
    channel = 3;
 800151a:	2303      	movs	r3, #3
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	e01a      	b.n	8001556 <DFSDM_GetChannelFromInstance+0x7a>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if(Instance == DFSDM1_Channel4)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	4a14      	ldr	r2, [pc, #80]	; (8001574 <DFSDM_GetChannelFromInstance+0x98>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d102      	bne.n	800152e <DFSDM_GetChannelFromInstance+0x52>
  {
    channel = 4;
 8001528:	2304      	movs	r3, #4
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	e013      	b.n	8001556 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel5)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a11      	ldr	r2, [pc, #68]	; (8001578 <DFSDM_GetChannelFromInstance+0x9c>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d102      	bne.n	800153c <DFSDM_GetChannelFromInstance+0x60>
  {
    channel = 5;
 8001536:	2305      	movs	r3, #5
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	e00c      	b.n	8001556 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel6)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	4a0f      	ldr	r2, [pc, #60]	; (800157c <DFSDM_GetChannelFromInstance+0xa0>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d102      	bne.n	800154a <DFSDM_GetChannelFromInstance+0x6e>
  {
    channel = 6;
 8001544:	2306      	movs	r3, #6
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	e005      	b.n	8001556 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel7)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4a0c      	ldr	r2, [pc, #48]	; (8001580 <DFSDM_GetChannelFromInstance+0xa4>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d101      	bne.n	8001556 <DFSDM_GetChannelFromInstance+0x7a>
  {
    channel = 7;
 8001552:	2307      	movs	r3, #7
 8001554:	60fb      	str	r3, [r7, #12]
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return channel;
 8001556:	68fb      	ldr	r3, [r7, #12]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3714      	adds	r7, #20
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	40016000 	.word	0x40016000
 8001568:	40016020 	.word	0x40016020
 800156c:	40016040 	.word	0x40016040
 8001570:	40016060 	.word	0x40016060
 8001574:	40016080 	.word	0x40016080
 8001578:	400160a0 	.word	0x400160a0
 800157c:	400160c0 	.word	0x400160c0
 8001580:	400160e0 	.word	0x400160e0

08001584 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800158c:	2300      	movs	r3, #0
 800158e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle */
  if(NULL == hdma)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d101      	bne.n	800159a <HAL_DMA_Abort+0x16>
  {
    return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e020      	b.n	80015dc <HAL_DMA_Abort+0x58>
  }

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	687a      	ldr	r2, [r7, #4]
 80015a0:	6812      	ldr	r2, [r2, #0]
 80015a2:	6812      	ldr	r2, [r2, #0]
 80015a4:	f022 020e 	bic.w	r2, r2, #14
 80015a8:	601a      	str	r2, [r3, #0]
  /* disable the DMAMUX sync overrun IT*/
  hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	6812      	ldr	r2, [r2, #0]
 80015b2:	6812      	ldr	r2, [r2, #0]
 80015b4:	f022 0201 	bic.w	r2, r2, #1
 80015b8:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80015c2:	2101      	movs	r1, #1
 80015c4:	fa01 f202 	lsl.w	r2, r1, r2
 80015c8:	605a      	str	r2, [r3, #4]
  }

#endif /* DMAMUX1 */

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2201      	movs	r2, #1
 80015ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80015da:	7bfb      	ldrb	r3, [r7, #15]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b087      	sub	sp, #28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80015f2:	2300      	movs	r3, #0
 80015f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80015f6:	2300      	movs	r3, #0
 80015f8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80015fa:	2300      	movs	r3, #0
 80015fc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80015fe:	e17f      	b.n	8001900 <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	2101      	movs	r1, #1
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	fa01 f303 	lsl.w	r3, r1, r3
 800160c:	4013      	ands	r3, r2
 800160e:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2b00      	cmp	r3, #0
 8001614:	f000 8171 	beq.w	80018fa <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	2b02      	cmp	r3, #2
 800161e:	d003      	beq.n	8001628 <HAL_GPIO_Init+0x40>
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	2b12      	cmp	r3, #18
 8001626:	d123      	bne.n	8001670 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	08da      	lsrs	r2, r3, #3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3208      	adds	r2, #8
 8001630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001634:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	f003 0307 	and.w	r3, r3, #7
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	220f      	movs	r2, #15
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	43db      	mvns	r3, r3
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	4013      	ands	r3, r2
 800164a:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	691a      	ldr	r2, [r3, #16]
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	693a      	ldr	r2, [r7, #16]
 800165e:	4313      	orrs	r3, r2
 8001660:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	08da      	lsrs	r2, r3, #3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3208      	adds	r2, #8
 800166a:	6939      	ldr	r1, [r7, #16]
 800166c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	2203      	movs	r2, #3
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	43db      	mvns	r3, r3
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	4013      	ands	r3, r2
 8001686:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f003 0203 	and.w	r2, r3, #3
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	4313      	orrs	r3, r2
 800169c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d00b      	beq.n	80016c4 <HAL_GPIO_Init+0xdc>
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d007      	beq.n	80016c4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016b8:	2b11      	cmp	r3, #17
 80016ba:	d003      	beq.n	80016c4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	2b12      	cmp	r3, #18
 80016c2:	d130      	bne.n	8001726 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	2203      	movs	r2, #3
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	43db      	mvns	r3, r3
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	4013      	ands	r3, r2
 80016da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	68da      	ldr	r2, [r3, #12]
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	693a      	ldr	r2, [r7, #16]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	693a      	ldr	r2, [r7, #16]
 80016f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016fa:	2201      	movs	r2, #1
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001702:	43db      	mvns	r3, r3
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	4013      	ands	r3, r2
 8001708:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	091b      	lsrs	r3, r3, #4
 8001710:	f003 0201 	and.w	r2, r3, #1
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	4313      	orrs	r3, r2
 800171e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f003 0303 	and.w	r3, r3, #3
 800172e:	2b03      	cmp	r3, #3
 8001730:	d118      	bne.n	8001764 <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001736:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001738:	2201      	movs	r2, #1
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	fa02 f303 	lsl.w	r3, r2, r3
 8001740:	43db      	mvns	r3, r3
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	4013      	ands	r3, r2
 8001746:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	08db      	lsrs	r3, r3, #3
 800174e:	f003 0201 	and.w	r2, r3, #1
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	693a      	ldr	r2, [r7, #16]
 800175a:	4313      	orrs	r3, r2
 800175c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	693a      	ldr	r2, [r7, #16]
 8001762:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	2203      	movs	r2, #3
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	43db      	mvns	r3, r3
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	4013      	ands	r3, r2
 800177a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	689a      	ldr	r2, [r3, #8]
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	4313      	orrs	r3, r2
 800178c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179c:	2b00      	cmp	r3, #0
 800179e:	f000 80ac 	beq.w	80018fa <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017a2:	4a5e      	ldr	r2, [pc, #376]	; (800191c <HAL_GPIO_Init+0x334>)
 80017a4:	4b5d      	ldr	r3, [pc, #372]	; (800191c <HAL_GPIO_Init+0x334>)
 80017a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017a8:	f043 0301 	orr.w	r3, r3, #1
 80017ac:	6613      	str	r3, [r2, #96]	; 0x60
 80017ae:	4b5b      	ldr	r3, [pc, #364]	; (800191c <HAL_GPIO_Init+0x334>)
 80017b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	60bb      	str	r3, [r7, #8]
 80017b8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80017ba:	4a59      	ldr	r2, [pc, #356]	; (8001920 <HAL_GPIO_Init+0x338>)
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	089b      	lsrs	r3, r3, #2
 80017c0:	3302      	adds	r3, #2
 80017c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017c6:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	f003 0303 	and.w	r3, r3, #3
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	220f      	movs	r2, #15
 80017d2:	fa02 f303 	lsl.w	r3, r2, r3
 80017d6:	43db      	mvns	r3, r3
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	4013      	ands	r3, r2
 80017dc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80017e4:	d025      	beq.n	8001832 <HAL_GPIO_Init+0x24a>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a4e      	ldr	r2, [pc, #312]	; (8001924 <HAL_GPIO_Init+0x33c>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d01f      	beq.n	800182e <HAL_GPIO_Init+0x246>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a4d      	ldr	r2, [pc, #308]	; (8001928 <HAL_GPIO_Init+0x340>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d019      	beq.n	800182a <HAL_GPIO_Init+0x242>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a4c      	ldr	r2, [pc, #304]	; (800192c <HAL_GPIO_Init+0x344>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d013      	beq.n	8001826 <HAL_GPIO_Init+0x23e>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a4b      	ldr	r2, [pc, #300]	; (8001930 <HAL_GPIO_Init+0x348>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d00d      	beq.n	8001822 <HAL_GPIO_Init+0x23a>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a4a      	ldr	r2, [pc, #296]	; (8001934 <HAL_GPIO_Init+0x34c>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d007      	beq.n	800181e <HAL_GPIO_Init+0x236>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a49      	ldr	r2, [pc, #292]	; (8001938 <HAL_GPIO_Init+0x350>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d101      	bne.n	800181a <HAL_GPIO_Init+0x232>
 8001816:	2306      	movs	r3, #6
 8001818:	e00c      	b.n	8001834 <HAL_GPIO_Init+0x24c>
 800181a:	2307      	movs	r3, #7
 800181c:	e00a      	b.n	8001834 <HAL_GPIO_Init+0x24c>
 800181e:	2305      	movs	r3, #5
 8001820:	e008      	b.n	8001834 <HAL_GPIO_Init+0x24c>
 8001822:	2304      	movs	r3, #4
 8001824:	e006      	b.n	8001834 <HAL_GPIO_Init+0x24c>
 8001826:	2303      	movs	r3, #3
 8001828:	e004      	b.n	8001834 <HAL_GPIO_Init+0x24c>
 800182a:	2302      	movs	r3, #2
 800182c:	e002      	b.n	8001834 <HAL_GPIO_Init+0x24c>
 800182e:	2301      	movs	r3, #1
 8001830:	e000      	b.n	8001834 <HAL_GPIO_Init+0x24c>
 8001832:	2300      	movs	r3, #0
 8001834:	697a      	ldr	r2, [r7, #20]
 8001836:	f002 0203 	and.w	r2, r2, #3
 800183a:	0092      	lsls	r2, r2, #2
 800183c:	4093      	lsls	r3, r2
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	4313      	orrs	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001844:	4936      	ldr	r1, [pc, #216]	; (8001920 <HAL_GPIO_Init+0x338>)
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	089b      	lsrs	r3, r3, #2
 800184a:	3302      	adds	r3, #2
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001852:	4b3a      	ldr	r3, [pc, #232]	; (800193c <HAL_GPIO_Init+0x354>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	43db      	mvns	r3, r3
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	4013      	ands	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	4313      	orrs	r3, r2
 8001874:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001876:	4a31      	ldr	r2, [pc, #196]	; (800193c <HAL_GPIO_Init+0x354>)
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800187c:	4b2f      	ldr	r3, [pc, #188]	; (800193c <HAL_GPIO_Init+0x354>)
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	43db      	mvns	r3, r3
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	4013      	ands	r3, r2
 800188a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d003      	beq.n	80018a0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	4313      	orrs	r3, r2
 800189e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018a0:	4a26      	ldr	r2, [pc, #152]	; (800193c <HAL_GPIO_Init+0x354>)
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018a6:	4b25      	ldr	r3, [pc, #148]	; (800193c <HAL_GPIO_Init+0x354>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	43db      	mvns	r3, r3
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	4013      	ands	r3, r2
 80018b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d003      	beq.n	80018ca <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018ca:	4a1c      	ldr	r2, [pc, #112]	; (800193c <HAL_GPIO_Init+0x354>)
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80018d0:	4b1a      	ldr	r3, [pc, #104]	; (800193c <HAL_GPIO_Init+0x354>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	43db      	mvns	r3, r3
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	4013      	ands	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d003      	beq.n	80018f4 <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018f4:	4a11      	ldr	r2, [pc, #68]	; (800193c <HAL_GPIO_Init+0x354>)
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	3301      	adds	r3, #1
 80018fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	fa22 f303 	lsr.w	r3, r2, r3
 800190a:	2b00      	cmp	r3, #0
 800190c:	f47f ae78 	bne.w	8001600 <HAL_GPIO_Init+0x18>
  }
}
 8001910:	bf00      	nop
 8001912:	371c      	adds	r7, #28
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	40021000 	.word	0x40021000
 8001920:	40010000 	.word	0x40010000
 8001924:	48000400 	.word	0x48000400
 8001928:	48000800 	.word	0x48000800
 800192c:	48000c00 	.word	0x48000c00
 8001930:	48001000 	.word	0x48001000
 8001934:	48001400 	.word	0x48001400
 8001938:	48001800 	.word	0x48001800
 800193c:	40010400 	.word	0x40010400

08001940 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001940:	b480      	push	{r7}
 8001942:	b087      	sub	sp, #28
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800194a:	2300      	movs	r3, #0
 800194c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800194e:	2300      	movs	r3, #0
 8001950:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00;
 8001952:	2300      	movs	r3, #0
 8001954:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 8001956:	e0cd      	b.n	8001af4 <HAL_GPIO_DeInit+0x1b4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8001958:	2201      	movs	r2, #1
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	409a      	lsls	r2, r3
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	4013      	ands	r3, r2
 8001962:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	2b00      	cmp	r3, #0
 8001968:	f000 80c1 	beq.w	8001aee <HAL_GPIO_DeInit+0x1ae>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	2103      	movs	r1, #3
 8001976:	fa01 f303 	lsl.w	r3, r1, r3
 800197a:	431a      	orrs	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	08da      	lsrs	r2, r3, #3
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	08d9      	lsrs	r1, r3, #3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	3108      	adds	r1, #8
 800198c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	200f      	movs	r0, #15
 800199a:	fa00 f303 	lsl.w	r3, r0, r3
 800199e:	43db      	mvns	r3, r3
 80019a0:	4019      	ands	r1, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	3208      	adds	r2, #8
 80019a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	689a      	ldr	r2, [r3, #8]
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	2103      	movs	r1, #3
 80019b4:	fa01 f303 	lsl.w	r3, r1, r3
 80019b8:	43db      	mvns	r3, r3
 80019ba:	401a      	ands	r2, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	685a      	ldr	r2, [r3, #4]
 80019c4:	2101      	movs	r1, #1
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	fa01 f303 	lsl.w	r3, r1, r3
 80019cc:	43db      	mvns	r3, r3
 80019ce:	401a      	ands	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	68da      	ldr	r2, [r3, #12]
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	2103      	movs	r1, #3
 80019de:	fa01 f303 	lsl.w	r3, r1, r3
 80019e2:	43db      	mvns	r3, r3
 80019e4:	401a      	ands	r2, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019ee:	2101      	movs	r1, #1
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	fa01 f303 	lsl.w	r3, r1, r3
 80019f6:	43db      	mvns	r3, r3
 80019f8:	401a      	ands	r2, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2];
 80019fe:	4a44      	ldr	r2, [pc, #272]	; (8001b10 <HAL_GPIO_DeInit+0x1d0>)
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	089b      	lsrs	r3, r3, #2
 8001a04:	3302      	adds	r3, #2
 8001a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a0a:	60fb      	str	r3, [r7, #12]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	220f      	movs	r2, #15
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	60fb      	str	r3, [r7, #12]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001a26:	d025      	beq.n	8001a74 <HAL_GPIO_DeInit+0x134>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	4a3a      	ldr	r2, [pc, #232]	; (8001b14 <HAL_GPIO_DeInit+0x1d4>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d01f      	beq.n	8001a70 <HAL_GPIO_DeInit+0x130>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	4a39      	ldr	r2, [pc, #228]	; (8001b18 <HAL_GPIO_DeInit+0x1d8>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d019      	beq.n	8001a6c <HAL_GPIO_DeInit+0x12c>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4a38      	ldr	r2, [pc, #224]	; (8001b1c <HAL_GPIO_DeInit+0x1dc>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d013      	beq.n	8001a68 <HAL_GPIO_DeInit+0x128>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a37      	ldr	r2, [pc, #220]	; (8001b20 <HAL_GPIO_DeInit+0x1e0>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d00d      	beq.n	8001a64 <HAL_GPIO_DeInit+0x124>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4a36      	ldr	r2, [pc, #216]	; (8001b24 <HAL_GPIO_DeInit+0x1e4>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d007      	beq.n	8001a60 <HAL_GPIO_DeInit+0x120>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	4a35      	ldr	r2, [pc, #212]	; (8001b28 <HAL_GPIO_DeInit+0x1e8>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d101      	bne.n	8001a5c <HAL_GPIO_DeInit+0x11c>
 8001a58:	2306      	movs	r3, #6
 8001a5a:	e00c      	b.n	8001a76 <HAL_GPIO_DeInit+0x136>
 8001a5c:	2307      	movs	r3, #7
 8001a5e:	e00a      	b.n	8001a76 <HAL_GPIO_DeInit+0x136>
 8001a60:	2305      	movs	r3, #5
 8001a62:	e008      	b.n	8001a76 <HAL_GPIO_DeInit+0x136>
 8001a64:	2304      	movs	r3, #4
 8001a66:	e006      	b.n	8001a76 <HAL_GPIO_DeInit+0x136>
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e004      	b.n	8001a76 <HAL_GPIO_DeInit+0x136>
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	e002      	b.n	8001a76 <HAL_GPIO_DeInit+0x136>
 8001a70:	2301      	movs	r3, #1
 8001a72:	e000      	b.n	8001a76 <HAL_GPIO_DeInit+0x136>
 8001a74:	2300      	movs	r3, #0
 8001a76:	697a      	ldr	r2, [r7, #20]
 8001a78:	f002 0203 	and.w	r2, r2, #3
 8001a7c:	0092      	lsls	r2, r2, #2
 8001a7e:	fa03 f202 	lsl.w	r2, r3, r2
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d132      	bne.n	8001aee <HAL_GPIO_DeInit+0x1ae>
      {
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	f003 0303 	and.w	r3, r3, #3
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	220f      	movs	r2, #15
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8001a98:	481d      	ldr	r0, [pc, #116]	; (8001b10 <HAL_GPIO_DeInit+0x1d0>)
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	089b      	lsrs	r3, r3, #2
 8001a9e:	491c      	ldr	r1, [pc, #112]	; (8001b10 <HAL_GPIO_DeInit+0x1d0>)
 8001aa0:	697a      	ldr	r2, [r7, #20]
 8001aa2:	0892      	lsrs	r2, r2, #2
 8001aa4:	3202      	adds	r2, #2
 8001aa6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	43d2      	mvns	r2, r2
 8001aae:	400a      	ands	r2, r1
 8001ab0:	3302      	adds	r3, #2
 8001ab2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 8001ab6:	491d      	ldr	r1, [pc, #116]	; (8001b2c <HAL_GPIO_DeInit+0x1ec>)
 8001ab8:	4b1c      	ldr	r3, [pc, #112]	; (8001b2c <HAL_GPIO_DeInit+0x1ec>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	43db      	mvns	r3, r3
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~((uint32_t)iocurrent);
 8001ac4:	4919      	ldr	r1, [pc, #100]	; (8001b2c <HAL_GPIO_DeInit+0x1ec>)
 8001ac6:	4b19      	ldr	r3, [pc, #100]	; (8001b2c <HAL_GPIO_DeInit+0x1ec>)
 8001ac8:	685a      	ldr	r2, [r3, #4]
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	43db      	mvns	r3, r3
 8001ace:	4013      	ands	r3, r2
 8001ad0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~((uint32_t)iocurrent);
 8001ad2:	4916      	ldr	r1, [pc, #88]	; (8001b2c <HAL_GPIO_DeInit+0x1ec>)
 8001ad4:	4b15      	ldr	r3, [pc, #84]	; (8001b2c <HAL_GPIO_DeInit+0x1ec>)
 8001ad6:	689a      	ldr	r2, [r3, #8]
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	43db      	mvns	r3, r3
 8001adc:	4013      	ands	r3, r2
 8001ade:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~((uint32_t)iocurrent);
 8001ae0:	4912      	ldr	r1, [pc, #72]	; (8001b2c <HAL_GPIO_DeInit+0x1ec>)
 8001ae2:	4b12      	ldr	r3, [pc, #72]	; (8001b2c <HAL_GPIO_DeInit+0x1ec>)
 8001ae4:	68da      	ldr	r2, [r3, #12]
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	4013      	ands	r3, r2
 8001aec:	60cb      	str	r3, [r1, #12]
      }
    }
    
    position++;
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	3301      	adds	r3, #1
 8001af2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != RESET)
 8001af4:	683a      	ldr	r2, [r7, #0]
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	fa22 f303 	lsr.w	r3, r2, r3
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	f47f af2b 	bne.w	8001958 <HAL_GPIO_DeInit+0x18>
  }
}
 8001b02:	bf00      	nop
 8001b04:	371c      	adds	r7, #28
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	40010000 	.word	0x40010000
 8001b14:	48000400 	.word	0x48000400
 8001b18:	48000800 	.word	0x48000800
 8001b1c:	48000c00 	.word	0x48000c00
 8001b20:	48001000 	.word	0x48001000
 8001b24:	48001400 	.word	0x48001400
 8001b28:	48001800 	.word	0x48001800
 8001b2c:	40010400 	.word	0x40010400

08001b30 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e0a8      	b.n	8001c9c <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d106      	bne.n	8001b64 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f003 f89c 	bl	8004c9c <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2202      	movs	r2, #2
 8001b68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	6812      	ldr	r2, [r2, #0]
 8001b74:	6812      	ldr	r2, [r2, #0]
 8001b76:	f022 0201 	bic.w	r2, r2, #1
 8001b7a:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	e00a      	b.n	8001b98 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	3304      	adds	r3, #4
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	4413      	add	r3, r2
 8001b8e:	2200      	movs	r2, #0
 8001b90:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	3301      	adds	r3, #1
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2b0f      	cmp	r3, #15
 8001b9c:	d9f1      	bls.n	8001b82 <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	6812      	ldr	r2, [r2, #0]
 8001ba6:	6892      	ldr	r2, [r2, #8]
 8001ba8:	f042 0204 	orr.w	r2, r2, #4
 8001bac:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6859      	ldr	r1, [r3, #4]
 8001bb8:	4b3a      	ldr	r3, [pc, #232]	; (8001ca4 <HAL_LCD_Init+0x174>)
 8001bba:	400b      	ands	r3, r1
 8001bbc:	6879      	ldr	r1, [r7, #4]
 8001bbe:	6848      	ldr	r0, [r1, #4]
 8001bc0:	6879      	ldr	r1, [r7, #4]
 8001bc2:	6889      	ldr	r1, [r1, #8]
 8001bc4:	4308      	orrs	r0, r1
 8001bc6:	6879      	ldr	r1, [r7, #4]
 8001bc8:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8001bca:	4308      	orrs	r0, r1
 8001bcc:	6879      	ldr	r1, [r7, #4]
 8001bce:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8001bd0:	4308      	orrs	r0, r1
 8001bd2:	6879      	ldr	r1, [r7, #4]
 8001bd4:	69c9      	ldr	r1, [r1, #28]
 8001bd6:	4308      	orrs	r0, r1
 8001bd8:	6879      	ldr	r1, [r7, #4]
 8001bda:	6a09      	ldr	r1, [r1, #32]
 8001bdc:	4308      	orrs	r0, r1
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	6989      	ldr	r1, [r1, #24]
 8001be2:	4308      	orrs	r0, r1
 8001be4:	6879      	ldr	r1, [r7, #4]
 8001be6:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8001be8:	4301      	orrs	r1, r0
 8001bea:	430b      	orrs	r3, r1
 8001bec:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f000 f94e 	bl	8001e90 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	6812      	ldr	r2, [r2, #0]
 8001bfc:	6812      	ldr	r2, [r2, #0]
 8001bfe:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	68d0      	ldr	r0, [r2, #12]
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	6912      	ldr	r2, [r2, #16]
 8001c0a:	4310      	orrs	r0, r2
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	6952      	ldr	r2, [r2, #20]
 8001c10:	4310      	orrs	r0, r2
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001c16:	4302      	orrs	r2, r0
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	6812      	ldr	r2, [r2, #0]
 8001c24:	6812      	ldr	r2, [r2, #0]
 8001c26:	f042 0201 	orr.w	r2, r2, #1
 8001c2a:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001c2c:	f7ff fa5e 	bl	80010ec <HAL_GetTick>
 8001c30:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001c32:	e00c      	b.n	8001c4e <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001c34:	f7ff fa5a 	bl	80010ec <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c42:	d904      	bls.n	8001c4e <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2208      	movs	r2, #8
 8001c48:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e026      	b.n	8001c9c <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d1eb      	bne.n	8001c34 <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001c5c:	f7ff fa46 	bl	80010ec <HAL_GetTick>
 8001c60:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001c62:	e00c      	b.n	8001c7e <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001c64:	f7ff fa42 	bl	80010ec <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c72:	d904      	bls.n	8001c7e <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2210      	movs	r2, #16
 8001c78:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e00e      	b.n	8001c9c <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	f003 0310 	and.w	r3, r3, #16
 8001c88:	2b10      	cmp	r3, #16
 8001c8a:	d1eb      	bne.n	8001c64 <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2201      	movs	r2, #1
 8001c96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3710      	adds	r7, #16
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	fc00000e 	.word	0xfc00000e

08001ca8 <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b086      	sub	sp, #24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
 8001cb4:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d005      	beq.n	8001cd2 <HAL_LCD_Write+0x2a>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d144      	bne.n	8001d5c <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d12a      	bne.n	8001d34 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d101      	bne.n	8001cec <HAL_LCD_Write+0x44>
 8001ce8:	2302      	movs	r3, #2
 8001cea:	e038      	b.n	8001d5e <HAL_LCD_Write+0xb6>
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001cfc:	f7ff f9f6 	bl	80010ec <HAL_GetTick>
 8001d00:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001d02:	e010      	b.n	8001d26 <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001d04:	f7ff f9f2 	bl	80010ec <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d12:	d908      	bls.n	8001d26 <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2202      	movs	r2, #2
 8001d18:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e01b      	b.n	8001d5e <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f003 0304 	and.w	r3, r3, #4
 8001d30:	2b04      	cmp	r3, #4
 8001d32:	d0e7      	beq.n	8001d04 <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	6819      	ldr	r1, [r3, #0]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	3304      	adds	r3, #4
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	4413      	add	r3, r2
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	401a      	ands	r2, r3
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	431a      	orrs	r2, r3
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	3304      	adds	r3, #4
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	440b      	add	r3, r1
 8001d56:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	e000      	b.n	8001d5e <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
  }
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3718      	adds	r7, #24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b084      	sub	sp, #16
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8001d72:	2300      	movs	r3, #0
 8001d74:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d005      	beq.n	8001d8e <HAL_LCD_Clear+0x28>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d140      	bne.n	8001e10 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d101      	bne.n	8001d9c <HAL_LCD_Clear+0x36>
 8001d98:	2302      	movs	r3, #2
 8001d9a:	e03a      	b.n	8001e12 <HAL_LCD_Clear+0xac>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2202      	movs	r2, #2
 8001da8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8001dac:	f7ff f99e 	bl	80010ec <HAL_GetTick>
 8001db0:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001db2:	e010      	b.n	8001dd6 <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001db4:	f7ff f99a 	bl	80010ec <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dc2:	d908      	bls.n	8001dd6 <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e01d      	b.n	8001e12 <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f003 0304 	and.w	r3, r3, #4
 8001de0:	2b04      	cmp	r3, #4
 8001de2:	d0e7      	beq.n	8001db4 <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001de4:	2300      	movs	r3, #0
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	e00a      	b.n	8001e00 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	3304      	adds	r3, #4
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	4413      	add	r3, r2
 8001df6:	2200      	movs	r2, #0
 8001df8:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2b0f      	cmp	r3, #15
 8001e04:	d9f1      	bls.n	8001dea <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 f807 	bl	8001e1a <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	e000      	b.n	8001e12 <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
  }
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b084      	sub	sp, #16
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8001e22:	2300      	movs	r3, #0
 8001e24:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2208      	movs	r2, #8
 8001e2c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	6812      	ldr	r2, [r2, #0]
 8001e36:	6892      	ldr	r2, [r2, #8]
 8001e38:	f042 0204 	orr.w	r2, r2, #4
 8001e3c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001e3e:	f7ff f955 	bl	80010ec <HAL_GetTick>
 8001e42:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8001e44:	e010      	b.n	8001e68 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001e46:	f7ff f951 	bl	80010ec <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e54:	d908      	bls.n	8001e68 <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2204      	movs	r2, #4
 8001e5a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e00f      	b.n	8001e88 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f003 0308 	and.w	r3, r3, #8
 8001e72:	2b08      	cmp	r3, #8
 8001e74:	d1e7      	bne.n	8001e46 <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3710      	adds	r7, #16
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001e9c:	f7ff f926 	bl	80010ec <HAL_GetTick>
 8001ea0:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001ea2:	e00c      	b.n	8001ebe <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001ea4:	f7ff f922 	bl	80010ec <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001eb2:	d904      	bls.n	8001ebe <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e007      	b.n	8001ece <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f003 0320 	and.w	r3, r3, #32
 8001ec8:	2b20      	cmp	r3, #32
 8001eca:	d1eb      	bne.n	8001ea4 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3710      	adds	r7, #16
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
	...

08001ed8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2 
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001edc:	4b04      	ldr	r3, [pc, #16]	; (8001ef0 <HAL_PWREx_GetVoltageRange+0x18>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif  
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	40007000 	.word	0x40007000

08001ef4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 8001efc:	2300      	movs	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f06:	d12f      	bne.n	8001f68 <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f08:	4b22      	ldr	r3, [pc, #136]	; (8001f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f14:	d037      	beq.n	8001f86 <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f16:	4a1f      	ldr	r2, [pc, #124]	; (8001f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f18:	4b1e      	ldr	r3, [pc, #120]	; (8001f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f24:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8001f26:	4b1c      	ldr	r3, [pc, #112]	; (8001f98 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a1c      	ldr	r2, [pc, #112]	; (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f30:	0c9b      	lsrs	r3, r3, #18
 8001f32:	2232      	movs	r2, #50	; 0x32
 8001f34:	fb02 f303 	mul.w	r3, r2, r3
 8001f38:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8001f3a:	e002      	b.n	8001f42 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	3b01      	subs	r3, #1
 8001f40:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d006      	beq.n	8001f56 <HAL_PWREx_ControlVoltageScaling+0x62>
 8001f48:	4b12      	ldr	r3, [pc, #72]	; (8001f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f4a:	695b      	ldr	r3, [r3, #20]
 8001f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f54:	d0f2      	beq.n	8001f3c <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f56:	4b0f      	ldr	r3, [pc, #60]	; (8001f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f58:	695b      	ldr	r3, [r3, #20]
 8001f5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f62:	d110      	bne.n	8001f86 <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e00f      	b.n	8001f88 <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f68:	4b0a      	ldr	r3, [pc, #40]	; (8001f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f74:	d007      	beq.n	8001f86 <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f76:	4a07      	ldr	r2, [pc, #28]	; (8001f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f78:	4b06      	ldr	r3, [pc, #24]	; (8001f94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f84:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8001f86:	2300      	movs	r3, #0
}  
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3714      	adds	r7, #20
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	40007000 	.word	0x40007000
 8001f98:	20000000 	.word	0x20000000
 8001f9c:	431bde83 	.word	0x431bde83

08001fa0 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af02      	add	r7, sp, #8
 8001fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8001fac:	f7ff f89e 	bl	80010ec <HAL_GetTick>
 8001fb0:	60b8      	str	r0, [r7, #8]
  
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d101      	bne.n	8001fbc <HAL_QSPI_Init+0x1c>
  {
    return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e06f      	b.n	800209c <HAL_QSPI_Init+0xfc>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d101      	bne.n	8001fcc <HAL_QSPI_Init+0x2c>
 8001fc8:	2302      	movs	r3, #2
 8001fca:	e067      	b.n	800209c <HAL_QSPI_Init+0xfc>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d10b      	bne.n	8001ff8 <HAL_QSPI_Init+0x58>
  {  
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f002 ff3f 	bl	8004e6c <HAL_QSPI_MspInit>
    
    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001fee:	f241 3188 	movw	r1, #5000	; 0x1388
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f000 fafb 	bl	80025ee <HAL_QSPI_SetTimeout>
  }
  
  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	6812      	ldr	r2, [r2, #0]
 8002000:	6812      	ldr	r2, [r2, #0]
 8002002:	f422 6170 	bic.w	r1, r2, #3840	; 0xf00
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	6892      	ldr	r2, [r2, #8]
 800200a:	3a01      	subs	r2, #1
 800200c:	0212      	lsls	r2, r2, #8
 800200e:	430a      	orrs	r2, r1
 8002010:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	9300      	str	r3, [sp, #0]
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	2200      	movs	r2, #0
 800201c:	2120      	movs	r1, #32
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 faf3 	bl	800260a <QSPI_WaitFlagStateUntilTimeout>
 8002024:	4603      	mov	r3, r0
 8002026:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8002028:	7bfb      	ldrb	r3, [r7, #15]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d131      	bne.n	8002092 <HAL_QSPI_Init+0xf2>
#if defined(QUADSPI_CR_DFM) 
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM), 
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT), 
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800203c:	f023 0310 	bic.w	r3, r3, #16
 8002040:	6879      	ldr	r1, [r7, #4]
 8002042:	6849      	ldr	r1, [r1, #4]
 8002044:	0608      	lsls	r0, r1, #24
 8002046:	6879      	ldr	r1, [r7, #4]
 8002048:	68c9      	ldr	r1, [r1, #12]
 800204a:	4301      	orrs	r1, r0
 800204c:	430b      	orrs	r3, r1
 800204e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting));
#endif
    
    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6859      	ldr	r1, [r3, #4]
 800205a:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <HAL_QSPI_Init+0x104>)
 800205c:	400b      	ands	r3, r1
 800205e:	6879      	ldr	r1, [r7, #4]
 8002060:	6909      	ldr	r1, [r1, #16]
 8002062:	0408      	lsls	r0, r1, #16
 8002064:	6879      	ldr	r1, [r7, #4]
 8002066:	6949      	ldr	r1, [r1, #20]
 8002068:	4308      	orrs	r0, r1
 800206a:	6879      	ldr	r1, [r7, #4]
 800206c:	6989      	ldr	r1, [r1, #24]
 800206e:	4301      	orrs	r1, r0
 8002070:	430b      	orrs	r3, r1
 8002072:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) | 
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	6812      	ldr	r2, [r2, #0]
 800207c:	6812      	ldr	r2, [r2, #0]
 800207e:	f042 0201 	orr.w	r2, r2, #1
 8002082:	601a      	str	r2, [r3, #0]
  
    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2201      	movs	r2, #1
 800208e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800209a:	7bfb      	ldrb	r3, [r7, #15]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	ffe0f8fe 	.word	0xffe0f8fe

080020a8 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral. 
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e022      	b.n	8002100 <HAL_QSPI_DeInit+0x58>
  }

  /* Process locked */
  __HAL_LOCK(hqspi);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d101      	bne.n	80020ca <HAL_QSPI_DeInit+0x22>
 80020c6:	2302      	movs	r3, #2
 80020c8:	e01a      	b.n	8002100 <HAL_QSPI_DeInit+0x58>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	6812      	ldr	r2, [r2, #0]
 80020da:	6812      	ldr	r2, [r2, #0]
 80020dc:	f022 0201 	bic.w	r2, r2, #1
 80020e0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f002 fef2 	bl	8004ecc <HAL_QSPI_MspDeInit>

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3708      	adds	r7, #8
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b088      	sub	sp, #32
 800210c:	af02      	add	r7, sp, #8
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8002118:	f7fe ffe8 	bl	80010ec <HAL_GetTick>
 800211c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002124:	b2db      	uxtb	r3, r3
 8002126:	2b01      	cmp	r3, #1
 8002128:	d101      	bne.n	800212e <HAL_QSPI_Command+0x26>
 800212a:	2302      	movs	r3, #2
 800212c:	e048      	b.n	80021c0 <HAL_QSPI_Command+0xb8>
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2b01      	cmp	r3, #1
 8002140:	d137      	bne.n	80021b2 <HAL_QSPI_Command+0xaa>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2200      	movs	r2, #0
 8002146:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;   
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2202      	movs	r2, #2
 800214c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	2200      	movs	r2, #0
 8002158:	2120      	movs	r1, #32
 800215a:	68f8      	ldr	r0, [r7, #12]
 800215c:	f000 fa55 	bl	800260a <QSPI_WaitFlagStateUntilTimeout>
 8002160:	4603      	mov	r3, r0
 8002162:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8002164:	7dfb      	ldrb	r3, [r7, #23]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d125      	bne.n	80021b6 <HAL_QSPI_Command+0xae>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800216a:	2200      	movs	r2, #0
 800216c:	68b9      	ldr	r1, [r7, #8]
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	f000 fa82 	bl	8002678 <QSPI_Config>
      
      if (cmd->DataMode == QSPI_DATA_NONE)
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002178:	2b00      	cmp	r3, #0
 800217a:	d115      	bne.n	80021a8 <HAL_QSPI_Command+0xa0>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done 
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	2201      	movs	r2, #1
 8002184:	2102      	movs	r1, #2
 8002186:	68f8      	ldr	r0, [r7, #12]
 8002188:	f000 fa3f 	bl	800260a <QSPI_WaitFlagStateUntilTimeout>
 800218c:	4603      	mov	r3, r0
 800218e:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8002190:	7dfb      	ldrb	r3, [r7, #23]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d10f      	bne.n	80021b6 <HAL_QSPI_Command+0xae>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2202      	movs	r2, #2
 800219c:	60da      	str	r2, [r3, #12]
          
          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;   
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2201      	movs	r2, #1
 80021a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80021a6:	e006      	b.n	80021b6 <HAL_QSPI_Command+0xae>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;   
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2201      	movs	r2, #1
 80021ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80021b0:	e001      	b.n	80021b6 <HAL_QSPI_Command+0xae>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 80021b2:	2302      	movs	r3, #2
 80021b4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80021be:	7dfb      	ldrb	r3, [r7, #23]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3718      	adds	r7, #24
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b08a      	sub	sp, #40	; 0x28
 80021cc:	af02      	add	r7, sp, #8
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021d4:	2300      	movs	r3, #0
 80021d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80021d8:	f7fe ff88 	bl	80010ec <HAL_GetTick>
 80021dc:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	3320      	adds	r3, #32
 80021e4:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d101      	bne.n	80021f6 <HAL_QSPI_Transmit+0x2e>
 80021f2:	2302      	movs	r3, #2
 80021f4:	e079      	b.n	80022ea <HAL_QSPI_Transmit+0x122>
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2201      	movs	r2, #1
 80021fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b01      	cmp	r3, #1
 8002208:	d168      	bne.n	80022dc <HAL_QSPI_Transmit+0x114>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2200      	movs	r2, #0
 800220e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d059      	beq.n	80022ca <HAL_QSPI_Transmit+0x102>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2212      	movs	r2, #18
 800221a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
      
      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	691b      	ldr	r3, [r3, #16]
 8002224:	1c5a      	adds	r2, r3, #1
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	691b      	ldr	r3, [r3, #16]
 8002230:	1c5a      	adds	r2, r3, #1
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	68ba      	ldr	r2, [r7, #8]
 800223a:	61da      	str	r2, [r3, #28]
    
      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68fa      	ldr	r2, [r7, #12]
 8002242:	6812      	ldr	r2, [r2, #0]
 8002244:	6952      	ldr	r2, [r2, #20]
 8002246:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800224a:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0)
 800224c:	e019      	b.n	8002282 <HAL_QSPI_Transmit+0xba>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	9300      	str	r3, [sp, #0]
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	2201      	movs	r2, #1
 8002256:	2104      	movs	r1, #4
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	f000 f9d6 	bl	800260a <QSPI_WaitFlagStateUntilTimeout>
 800225e:	4603      	mov	r3, r0
 8002260:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8002262:	7ffb      	ldrb	r3, [r7, #31]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d111      	bne.n	800228c <HAL_QSPI_Transmit+0xc4>
        { 
          break;
        }

        *(__IO uint8_t *)((__IO void *)data_reg) = *hqspi->pTxBuffPtr++;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	69db      	ldr	r3, [r3, #28]
 800226c:	1c59      	adds	r1, r3, #1
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	61d1      	str	r1, [r2, #28]
 8002272:	781a      	ldrb	r2, [r3, #0]
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	701a      	strb	r2, [r3, #0]
        hqspi->TxXferCount--;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227c:	1e5a      	subs	r2, r3, #1
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1e1      	bne.n	800224e <HAL_QSPI_Transmit+0x86>
 800228a:	e000      	b.n	800228e <HAL_QSPI_Transmit+0xc6>
          break;
 800228c:	bf00      	nop
      }
    
      if (status == HAL_OK)
 800228e:	7ffb      	ldrb	r3, [r7, #31]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d115      	bne.n	80022c0 <HAL_QSPI_Transmit+0xf8>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	9300      	str	r3, [sp, #0]
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	2201      	movs	r2, #1
 800229c:	2102      	movs	r1, #2
 800229e:	68f8      	ldr	r0, [r7, #12]
 80022a0:	f000 f9b3 	bl	800260a <QSPI_WaitFlagStateUntilTimeout>
 80022a4:	4603      	mov	r3, r0
 80022a6:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80022a8:	7ffb      	ldrb	r3, [r7, #31]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d108      	bne.n	80022c0 <HAL_QSPI_Transmit+0xf8>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2202      	movs	r2, #2
 80022b4:	60da      	str	r2, [r3, #12]
          
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 80022b6:	68f8      	ldr	r0, [r7, #12]
 80022b8:	f000 f934 	bl	8002524 <HAL_QSPI_Abort>
 80022bc:	4603      	mov	r3, r0
 80022be:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }
    
      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80022c8:	e00a      	b.n	80022e0 <HAL_QSPI_Transmit+0x118>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ce:	f043 0208 	orr.w	r2, r3, #8
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	77fb      	strb	r3, [r7, #31]
 80022da:	e001      	b.n	80022e0 <HAL_QSPI_Transmit+0x118>
    }
  }
  else
  {
    status = HAL_BUSY;
 80022dc:	2302      	movs	r3, #2
 80022de:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80022e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3720      	adds	r7, #32
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b08a      	sub	sp, #40	; 0x28
 80022f6:	af02      	add	r7, sp, #8
 80022f8:	60f8      	str	r0, [r7, #12]
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022fe:	2300      	movs	r3, #0
 8002300:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8002302:	f7fe fef3 	bl	80010ec <HAL_GetTick>
 8002306:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	3320      	adds	r3, #32
 8002316:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800231e:	b2db      	uxtb	r3, r3
 8002320:	2b01      	cmp	r3, #1
 8002322:	d101      	bne.n	8002328 <HAL_QSPI_Receive+0x36>
 8002324:	2302      	movs	r3, #2
 8002326:	e080      	b.n	800242a <HAL_QSPI_Receive+0x138>
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2b01      	cmp	r3, #1
 800233a:	d16f      	bne.n	800241c <HAL_QSPI_Receive+0x12a>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2200      	movs	r2, #0
 8002340:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d060      	beq.n	800240a <HAL_QSPI_Receive+0x118>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2222      	movs	r2, #34	; 0x22
 800234c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	1c5a      	adds	r2, r3, #1
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	691b      	ldr	r3, [r3, #16]
 8002362:	1c5a      	adds	r2, r3, #1
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	68ba      	ldr	r2, [r7, #8]
 800236c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	68fa      	ldr	r2, [r7, #12]
 8002374:	6812      	ldr	r2, [r2, #0]
 8002376:	6952      	ldr	r2, [r2, #20]
 8002378:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800237c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002380:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	697a      	ldr	r2, [r7, #20]
 8002388:	619a      	str	r2, [r3, #24]
      
      while(hqspi->RxXferCount > 0)
 800238a:	e01a      	b.n	80023c2 <HAL_QSPI_Receive+0xd0>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	2201      	movs	r2, #1
 8002394:	2106      	movs	r1, #6
 8002396:	68f8      	ldr	r0, [r7, #12]
 8002398:	f000 f937 	bl	800260a <QSPI_WaitFlagStateUntilTimeout>
 800239c:	4603      	mov	r3, r0
 800239e:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 80023a0:	7ffb      	ldrb	r3, [r7, #31]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d112      	bne.n	80023cc <HAL_QSPI_Receive+0xda>
        { 
          break;
        }

        *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023aa:	1c59      	adds	r1, r3, #1
 80023ac:	68fa      	ldr	r2, [r7, #12]
 80023ae:	6291      	str	r1, [r2, #40]	; 0x28
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	7812      	ldrb	r2, [r2, #0]
 80023b4:	b2d2      	uxtb	r2, r2
 80023b6:	701a      	strb	r2, [r3, #0]
        hqspi->RxXferCount--;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023bc:	1e5a      	subs	r2, r3, #1
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d1e0      	bne.n	800238c <HAL_QSPI_Receive+0x9a>
 80023ca:	e000      	b.n	80023ce <HAL_QSPI_Receive+0xdc>
          break;
 80023cc:	bf00      	nop
      }
    
      if (status == HAL_OK)
 80023ce:	7ffb      	ldrb	r3, [r7, #31]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d115      	bne.n	8002400 <HAL_QSPI_Receive+0x10e>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	9300      	str	r3, [sp, #0]
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	2201      	movs	r2, #1
 80023dc:	2102      	movs	r1, #2
 80023de:	68f8      	ldr	r0, [r7, #12]
 80023e0:	f000 f913 	bl	800260a <QSPI_WaitFlagStateUntilTimeout>
 80023e4:	4603      	mov	r3, r0
 80023e6:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 80023e8:	7ffb      	ldrb	r3, [r7, #31]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d108      	bne.n	8002400 <HAL_QSPI_Receive+0x10e>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2202      	movs	r2, #2
 80023f4:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 80023f6:	68f8      	ldr	r0, [r7, #12]
 80023f8:	f000 f894 	bl	8002524 <HAL_QSPI_Abort>
 80023fc:	4603      	mov	r3, r0
 80023fe:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8002408:	e00a      	b.n	8002420 <HAL_QSPI_Receive+0x12e>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800240e:	f043 0208 	orr.w	r2, r3, #8
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	77fb      	strb	r3, [r7, #31]
 800241a:	e001      	b.n	8002420 <HAL_QSPI_Receive+0x12e>
    }
  }
  else
  {
    status = HAL_BUSY;
 800241c:	2302      	movs	r3, #2
 800241e:	77fb      	strb	r3, [r7, #31]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8002428:	7ffb      	ldrb	r3, [r7, #31]
}
 800242a:	4618      	mov	r0, r3
 800242c:	3720      	adds	r7, #32
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8002432:	b580      	push	{r7, lr}
 8002434:	b088      	sub	sp, #32
 8002436:	af02      	add	r7, sp, #8
 8002438:	60f8      	str	r0, [r7, #12]
 800243a:	60b9      	str	r1, [r7, #8]
 800243c:	607a      	str	r2, [r7, #4]
 800243e:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8002444:	f7fe fe52 	bl	80010ec <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002450:	b2db      	uxtb	r3, r3
 8002452:	2b01      	cmp	r3, #1
 8002454:	d101      	bne.n	800245a <HAL_QSPI_AutoPolling+0x28>
 8002456:	2302      	movs	r3, #2
 8002458:	e060      	b.n	800251c <HAL_QSPI_AutoPolling+0xea>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2201      	movs	r2, #1
 800245e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b01      	cmp	r3, #1
 800246c:	d14f      	bne.n	800250e <HAL_QSPI_AutoPolling+0xdc>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2200      	movs	r2, #0
 8002472:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2242      	movs	r2, #66	; 0x42
 8002478:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	2200      	movs	r2, #0
 8002484:	2120      	movs	r1, #32
 8002486:	68f8      	ldr	r0, [r7, #12]
 8002488:	f000 f8bf 	bl	800260a <QSPI_WaitFlagStateUntilTimeout>
 800248c:	4603      	mov	r3, r0
 800248e:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8002490:	7dfb      	ldrb	r3, [r7, #23]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d13d      	bne.n	8002512 <HAL_QSPI_AutoPolling+0xe0>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	6852      	ldr	r2, [r2, #4]
 80024a8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	6892      	ldr	r2, [r2, #8]
 80024b2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Configure QSPI: CR register with Match mode and Automatic stop enabled 
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS), 
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	68fa      	ldr	r2, [r7, #12]
 80024ba:	6812      	ldr	r2, [r2, #0]
 80024bc:	6812      	ldr	r2, [r2, #0]
 80024be:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	6912      	ldr	r2, [r2, #16]
 80024c6:	430a      	orrs	r2, r1
 80024c8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80024cc:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));
      
      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	68da      	ldr	r2, [r3, #12]
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 80024d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024da:	68b9      	ldr	r1, [r7, #8]
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f000 f8cb 	bl	8002678 <QSPI_Config>
      
      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	9300      	str	r3, [sp, #0]
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	2201      	movs	r2, #1
 80024ea:	2108      	movs	r1, #8
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	f000 f88c 	bl	800260a <QSPI_WaitFlagStateUntilTimeout>
 80024f2:	4603      	mov	r3, r0
 80024f4:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80024f6:	7dfb      	ldrb	r3, [r7, #23]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d10a      	bne.n	8002512 <HAL_QSPI_AutoPolling+0xe0>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2208      	movs	r2, #8
 8002502:	60da      	str	r2, [r3, #12]
        
        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800250c:	e001      	b.n	8002512 <HAL_QSPI_AutoPolling+0xe0>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 800250e:	2302      	movs	r3, #2
 8002510:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2200      	movs	r2, #0
 8002516:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return status;  
 800251a:	7dfb      	ldrb	r3, [r7, #23]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af02      	add	r7, sp, #8
 800252a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800252c:	2300      	movs	r3, #0
 800252e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8002530:	f7fe fddc 	bl	80010ec <HAL_GetTick>
 8002534:	60b8      	str	r0, [r7, #8]
  
  /* Check if the state is in one of the busy states */
  if ((hqspi->State & 0x2) != 0)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800253c:	b2db      	uxtb	r3, r3
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d04e      	beq.n	80025e4 <HAL_QSPI_Abort+0xc0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0304 	and.w	r3, r3, #4
 8002558:	2b00      	cmp	r3, #0
 800255a:	d017      	beq.n	800258c <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	6812      	ldr	r2, [r2, #0]
 8002564:	6812      	ldr	r2, [r2, #0]
 8002566:	f022 0204 	bic.w	r2, r2, #4
 800256a:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff f807 	bl	8001584 <HAL_DMA_Abort>
 8002576:	4603      	mov	r3, r0
 8002578:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 800257a:	7bfb      	ldrb	r3, [r7, #15]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d005      	beq.n	800258c <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002584:	f043 0204 	orr.w	r2, r3, #4
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }  
  
    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6812      	ldr	r2, [r2, #0]
 8002594:	6812      	ldr	r2, [r2, #0]
 8002596:	f042 0202 	orr.w	r2, r2, #2
 800259a:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	9300      	str	r3, [sp, #0]
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	2201      	movs	r2, #1
 80025a6:	2102      	movs	r1, #2
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f000 f82e 	bl	800260a <QSPI_WaitFlagStateUntilTimeout>
 80025ae:	4603      	mov	r3, r0
 80025b0:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d10e      	bne.n	80025d6 <HAL_QSPI_Abort+0xb2>
      { 
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2202      	movs	r2, #2
 80025be:	60da      	str	r2, [r3, #12]
    
      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c4:	9300      	str	r3, [sp, #0]
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	2200      	movs	r2, #0
 80025ca:	2120      	movs	r1, #32
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f000 f81c 	bl	800260a <QSPI_WaitFlagStateUntilTimeout>
 80025d2:	4603      	mov	r3, r0
 80025d4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d103      	bne.n	80025e4 <HAL_QSPI_Abort+0xc0>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80025ee:	b480      	push	{r7}
 80025f0:	b083      	sub	sp, #12
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
 80025f6:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	641a      	str	r2, [r3, #64]	; 0x40
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	b084      	sub	sp, #16
 800260e:	af00      	add	r7, sp, #0
 8002610:	60f8      	str	r0, [r7, #12]
 8002612:	60b9      	str	r1, [r7, #8]
 8002614:	603b      	str	r3, [r7, #0]
 8002616:	4613      	mov	r3, r2
 8002618:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */    
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800261a:	e01a      	b.n	8002652 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002622:	d016      	beq.n	8002652 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if((Timeout == 0) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d007      	beq.n	800263a <QSPI_WaitFlagStateUntilTimeout+0x30>
 800262a:	f7fe fd5f 	bl	80010ec <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	1ad2      	subs	r2, r2, r3
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	429a      	cmp	r2, r3
 8002638:	d90b      	bls.n	8002652 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2204      	movs	r2, #4
 800263e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002646:	f043 0201 	orr.w	r2, r3, #1
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	63da      	str	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e00e      	b.n	8002670 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	4013      	ands	r3, r2
 800265c:	2b00      	cmp	r3, #0
 800265e:	bf14      	ite	ne
 8002660:	2301      	movne	r3, #1
 8002662:	2300      	moveq	r3, #0
 8002664:	b2db      	uxtb	r3, r3
 8002666:	461a      	mov	r2, r3
 8002668:	79fb      	ldrb	r3, [r7, #7]
 800266a:	429a      	cmp	r2, r3
 800266c:	d1d6      	bne.n	800261c <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3710      	adds	r7, #16
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002688:	2b00      	cmp	r3, #0
 800268a:	d009      	beq.n	80026a0 <QSPI_Config+0x28>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002692:	d005      	beq.n	80026a0 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1));
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800269c:	3a01      	subs	r2, #1
 800269e:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f000 80b5 	beq.w	8002814 <QSPI_Config+0x19c>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d05d      	beq.n	800276e <QSPI_Config+0xf6>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	6892      	ldr	r2, [r2, #8]
 80026ba:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	69db      	ldr	r3, [r3, #28]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d030      	beq.n	8002726 <QSPI_Config+0xae>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80026cc:	68ba      	ldr	r2, [r7, #8]
 80026ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80026d0:	4311      	orrs	r1, r2
 80026d2:	68ba      	ldr	r2, [r7, #8]
 80026d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80026d6:	4311      	orrs	r1, r2
 80026d8:	68ba      	ldr	r2, [r7, #8]
 80026da:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80026dc:	4311      	orrs	r1, r2
 80026de:	68ba      	ldr	r2, [r7, #8]
 80026e0:	6952      	ldr	r2, [r2, #20]
 80026e2:	0492      	lsls	r2, r2, #18
 80026e4:	4311      	orrs	r1, r2
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	6912      	ldr	r2, [r2, #16]
 80026ea:	4311      	orrs	r1, r2
 80026ec:	68ba      	ldr	r2, [r7, #8]
 80026ee:	6a12      	ldr	r2, [r2, #32]
 80026f0:	4311      	orrs	r1, r2
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	68d2      	ldr	r2, [r2, #12]
 80026f6:	4311      	orrs	r1, r2
 80026f8:	68ba      	ldr	r2, [r7, #8]
 80026fa:	69d2      	ldr	r2, [r2, #28]
 80026fc:	4311      	orrs	r1, r2
 80026fe:	68ba      	ldr	r2, [r7, #8]
 8002700:	6992      	ldr	r2, [r2, #24]
 8002702:	4311      	orrs	r1, r2
 8002704:	68ba      	ldr	r2, [r7, #8]
 8002706:	6812      	ldr	r2, [r2, #0]
 8002708:	4311      	orrs	r1, r2
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	430a      	orrs	r2, r1
 800270e:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | 
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode | 
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode | 
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002716:	f000 8127 	beq.w	8002968 <QSPI_Config+0x2f0>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68ba      	ldr	r2, [r7, #8]
 8002720:	6852      	ldr	r2, [r2, #4]
 8002722:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8002724:	e120      	b.n	8002968 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002732:	4311      	orrs	r1, r2
 8002734:	68ba      	ldr	r2, [r7, #8]
 8002736:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002738:	4311      	orrs	r1, r2
 800273a:	68ba      	ldr	r2, [r7, #8]
 800273c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800273e:	4311      	orrs	r1, r2
 8002740:	68ba      	ldr	r2, [r7, #8]
 8002742:	6952      	ldr	r2, [r2, #20]
 8002744:	0492      	lsls	r2, r2, #18
 8002746:	4311      	orrs	r1, r2
 8002748:	68ba      	ldr	r2, [r7, #8]
 800274a:	6912      	ldr	r2, [r2, #16]
 800274c:	4311      	orrs	r1, r2
 800274e:	68ba      	ldr	r2, [r7, #8]
 8002750:	6a12      	ldr	r2, [r2, #32]
 8002752:	4311      	orrs	r1, r2
 8002754:	68ba      	ldr	r2, [r7, #8]
 8002756:	69d2      	ldr	r2, [r2, #28]
 8002758:	4311      	orrs	r1, r2
 800275a:	68ba      	ldr	r2, [r7, #8]
 800275c:	6992      	ldr	r2, [r2, #24]
 800275e:	4311      	orrs	r1, r2
 8002760:	68ba      	ldr	r2, [r7, #8]
 8002762:	6812      	ldr	r2, [r2, #0]
 8002764:	4311      	orrs	r1, r2
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	430a      	orrs	r2, r1
 800276a:	615a      	str	r2, [r3, #20]
}
 800276c:	e0fc      	b.n	8002968 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d02d      	beq.n	80027d2 <QSPI_Config+0x15a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	68ba      	ldr	r2, [r7, #8]
 800277c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800277e:	68ba      	ldr	r2, [r7, #8]
 8002780:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002782:	4311      	orrs	r1, r2
 8002784:	68ba      	ldr	r2, [r7, #8]
 8002786:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002788:	4311      	orrs	r1, r2
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800278e:	4311      	orrs	r1, r2
 8002790:	68ba      	ldr	r2, [r7, #8]
 8002792:	6952      	ldr	r2, [r2, #20]
 8002794:	0492      	lsls	r2, r2, #18
 8002796:	4311      	orrs	r1, r2
 8002798:	68ba      	ldr	r2, [r7, #8]
 800279a:	6a12      	ldr	r2, [r2, #32]
 800279c:	4311      	orrs	r1, r2
 800279e:	68ba      	ldr	r2, [r7, #8]
 80027a0:	68d2      	ldr	r2, [r2, #12]
 80027a2:	4311      	orrs	r1, r2
 80027a4:	68ba      	ldr	r2, [r7, #8]
 80027a6:	69d2      	ldr	r2, [r2, #28]
 80027a8:	4311      	orrs	r1, r2
 80027aa:	68ba      	ldr	r2, [r7, #8]
 80027ac:	6992      	ldr	r2, [r2, #24]
 80027ae:	4311      	orrs	r1, r2
 80027b0:	68ba      	ldr	r2, [r7, #8]
 80027b2:	6812      	ldr	r2, [r2, #0]
 80027b4:	4311      	orrs	r1, r2
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	430a      	orrs	r2, r1
 80027ba:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80027c2:	f000 80d1 	beq.w	8002968 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	68ba      	ldr	r2, [r7, #8]
 80027cc:	6852      	ldr	r2, [r2, #4]
 80027ce:	619a      	str	r2, [r3, #24]
}
 80027d0:	e0ca      	b.n	8002968 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80027da:	68ba      	ldr	r2, [r7, #8]
 80027dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80027de:	4311      	orrs	r1, r2
 80027e0:	68ba      	ldr	r2, [r7, #8]
 80027e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027e4:	4311      	orrs	r1, r2
 80027e6:	68ba      	ldr	r2, [r7, #8]
 80027e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80027ea:	4311      	orrs	r1, r2
 80027ec:	68ba      	ldr	r2, [r7, #8]
 80027ee:	6952      	ldr	r2, [r2, #20]
 80027f0:	0492      	lsls	r2, r2, #18
 80027f2:	4311      	orrs	r1, r2
 80027f4:	68ba      	ldr	r2, [r7, #8]
 80027f6:	6a12      	ldr	r2, [r2, #32]
 80027f8:	4311      	orrs	r1, r2
 80027fa:	68ba      	ldr	r2, [r7, #8]
 80027fc:	69d2      	ldr	r2, [r2, #28]
 80027fe:	4311      	orrs	r1, r2
 8002800:	68ba      	ldr	r2, [r7, #8]
 8002802:	6992      	ldr	r2, [r2, #24]
 8002804:	4311      	orrs	r1, r2
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	6812      	ldr	r2, [r2, #0]
 800280a:	4311      	orrs	r1, r2
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	430a      	orrs	r2, r1
 8002810:	615a      	str	r2, [r3, #20]
}
 8002812:	e0a9      	b.n	8002968 <QSPI_Config+0x2f0>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	6a1b      	ldr	r3, [r3, #32]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d056      	beq.n	80028ca <QSPI_Config+0x252>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68ba      	ldr	r2, [r7, #8]
 8002822:	6892      	ldr	r2, [r2, #8]
 8002824:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	69db      	ldr	r3, [r3, #28]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d02c      	beq.n	8002888 <QSPI_Config+0x210>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68ba      	ldr	r2, [r7, #8]
 8002834:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002836:	68ba      	ldr	r2, [r7, #8]
 8002838:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800283a:	4311      	orrs	r1, r2
 800283c:	68ba      	ldr	r2, [r7, #8]
 800283e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002840:	4311      	orrs	r1, r2
 8002842:	68ba      	ldr	r2, [r7, #8]
 8002844:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002846:	4311      	orrs	r1, r2
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	6952      	ldr	r2, [r2, #20]
 800284c:	0492      	lsls	r2, r2, #18
 800284e:	4311      	orrs	r1, r2
 8002850:	68ba      	ldr	r2, [r7, #8]
 8002852:	6912      	ldr	r2, [r2, #16]
 8002854:	4311      	orrs	r1, r2
 8002856:	68ba      	ldr	r2, [r7, #8]
 8002858:	6a12      	ldr	r2, [r2, #32]
 800285a:	4311      	orrs	r1, r2
 800285c:	68ba      	ldr	r2, [r7, #8]
 800285e:	68d2      	ldr	r2, [r2, #12]
 8002860:	4311      	orrs	r1, r2
 8002862:	68ba      	ldr	r2, [r7, #8]
 8002864:	69d2      	ldr	r2, [r2, #28]
 8002866:	4311      	orrs	r1, r2
 8002868:	68ba      	ldr	r2, [r7, #8]
 800286a:	6992      	ldr	r2, [r2, #24]
 800286c:	4311      	orrs	r1, r2
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	430a      	orrs	r2, r1
 8002872:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800287a:	d075      	beq.n	8002968 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68ba      	ldr	r2, [r7, #8]
 8002882:	6852      	ldr	r2, [r2, #4]
 8002884:	619a      	str	r2, [r3, #24]
}
 8002886:	e06f      	b.n	8002968 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68ba      	ldr	r2, [r7, #8]
 800288e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002890:	68ba      	ldr	r2, [r7, #8]
 8002892:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002894:	4311      	orrs	r1, r2
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800289a:	4311      	orrs	r1, r2
 800289c:	68ba      	ldr	r2, [r7, #8]
 800289e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028a0:	4311      	orrs	r1, r2
 80028a2:	68ba      	ldr	r2, [r7, #8]
 80028a4:	6952      	ldr	r2, [r2, #20]
 80028a6:	0492      	lsls	r2, r2, #18
 80028a8:	4311      	orrs	r1, r2
 80028aa:	68ba      	ldr	r2, [r7, #8]
 80028ac:	6912      	ldr	r2, [r2, #16]
 80028ae:	4311      	orrs	r1, r2
 80028b0:	68ba      	ldr	r2, [r7, #8]
 80028b2:	6a12      	ldr	r2, [r2, #32]
 80028b4:	4311      	orrs	r1, r2
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	69d2      	ldr	r2, [r2, #28]
 80028ba:	4311      	orrs	r1, r2
 80028bc:	68ba      	ldr	r2, [r7, #8]
 80028be:	6992      	ldr	r2, [r2, #24]
 80028c0:	4311      	orrs	r1, r2
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	430a      	orrs	r2, r1
 80028c6:	615a      	str	r2, [r3, #20]
}
 80028c8:	e04e      	b.n	8002968 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d029      	beq.n	8002926 <QSPI_Config+0x2ae>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68ba      	ldr	r2, [r7, #8]
 80028d8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80028da:	68ba      	ldr	r2, [r7, #8]
 80028dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80028de:	4311      	orrs	r1, r2
 80028e0:	68ba      	ldr	r2, [r7, #8]
 80028e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028e4:	4311      	orrs	r1, r2
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028ea:	4311      	orrs	r1, r2
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	6952      	ldr	r2, [r2, #20]
 80028f0:	0492      	lsls	r2, r2, #18
 80028f2:	4311      	orrs	r1, r2
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	6a12      	ldr	r2, [r2, #32]
 80028f8:	4311      	orrs	r1, r2
 80028fa:	68ba      	ldr	r2, [r7, #8]
 80028fc:	68d2      	ldr	r2, [r2, #12]
 80028fe:	4311      	orrs	r1, r2
 8002900:	68ba      	ldr	r2, [r7, #8]
 8002902:	69d2      	ldr	r2, [r2, #28]
 8002904:	4311      	orrs	r1, r2
 8002906:	68ba      	ldr	r2, [r7, #8]
 8002908:	6992      	ldr	r2, [r2, #24]
 800290a:	4311      	orrs	r1, r2
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	430a      	orrs	r2, r1
 8002910:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002918:	d026      	beq.n	8002968 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68ba      	ldr	r2, [r7, #8]
 8002920:	6852      	ldr	r2, [r2, #4]
 8002922:	619a      	str	r2, [r3, #24]
}
 8002924:	e020      	b.n	8002968 <QSPI_Config+0x2f0>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292a:	2b00      	cmp	r3, #0
 800292c:	d01c      	beq.n	8002968 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002936:	68ba      	ldr	r2, [r7, #8]
 8002938:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800293a:	4311      	orrs	r1, r2
 800293c:	68ba      	ldr	r2, [r7, #8]
 800293e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002940:	4311      	orrs	r1, r2
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002946:	4311      	orrs	r1, r2
 8002948:	68ba      	ldr	r2, [r7, #8]
 800294a:	6952      	ldr	r2, [r2, #20]
 800294c:	0492      	lsls	r2, r2, #18
 800294e:	4311      	orrs	r1, r2
 8002950:	68ba      	ldr	r2, [r7, #8]
 8002952:	6a12      	ldr	r2, [r2, #32]
 8002954:	4311      	orrs	r1, r2
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	69d2      	ldr	r2, [r2, #28]
 800295a:	4311      	orrs	r1, r2
 800295c:	68ba      	ldr	r2, [r7, #8]
 800295e:	6992      	ldr	r2, [r2, #24]
 8002960:	4311      	orrs	r1, r2
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	430a      	orrs	r2, r1
 8002966:	615a      	str	r2, [r3, #20]
}
 8002968:	bf00      	nop
 800296a:	3714      	adds	r7, #20
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0310 	and.w	r3, r3, #16
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 80d0 	beq.w	8002b2e <HAL_RCC_OscConfig+0x1ba>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 800298e:	4ba1      	ldr	r3, [pc, #644]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f003 030c 	and.w	r3, r3, #12
 8002996:	2b00      	cmp	r3, #0
 8002998:	d179      	bne.n	8002a8e <HAL_RCC_OscConfig+0x11a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800299a:	4b9e      	ldr	r3, [pc, #632]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d005      	beq.n	80029b2 <HAL_RCC_OscConfig+0x3e>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_RCC_OscConfig+0x3e>
      {
        return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e33c      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a1a      	ldr	r2, [r3, #32]
 80029b6:	4b97      	ldr	r3, [pc, #604]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0308 	and.w	r3, r3, #8
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d004      	beq.n	80029cc <HAL_RCC_OscConfig+0x58>
 80029c2:	4b94      	ldr	r3, [pc, #592]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029ca:	e005      	b.n	80029d8 <HAL_RCC_OscConfig+0x64>
 80029cc:	4b91      	ldr	r3, [pc, #580]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 80029ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029d2:	091b      	lsrs	r3, r3, #4
 80029d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029d8:	429a      	cmp	r2, r3
 80029da:	d923      	bls.n	8002a24 <HAL_RCC_OscConfig+0xb0>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f000 fd25 	bl	8003430 <RCC_SetFlashLatencyFromMSIRange>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <HAL_RCC_OscConfig+0x7c>
          {
            return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e31d      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029f0:	4a88      	ldr	r2, [pc, #544]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 80029f2:	4b88      	ldr	r3, [pc, #544]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f043 0308 	orr.w	r3, r3, #8
 80029fa:	6013      	str	r3, [r2, #0]
 80029fc:	4985      	ldr	r1, [pc, #532]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 80029fe:	4b85      	ldr	r3, [pc, #532]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a1b      	ldr	r3, [r3, #32]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a0e:	4981      	ldr	r1, [pc, #516]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002a10:	4b80      	ldr	r3, [pc, #512]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	69db      	ldr	r3, [r3, #28]
 8002a1c:	021b      	lsls	r3, r3, #8
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	604b      	str	r3, [r1, #4]
 8002a22:	e022      	b.n	8002a6a <HAL_RCC_OscConfig+0xf6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a24:	4a7b      	ldr	r2, [pc, #492]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002a26:	4b7b      	ldr	r3, [pc, #492]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f043 0308 	orr.w	r3, r3, #8
 8002a2e:	6013      	str	r3, [r2, #0]
 8002a30:	4978      	ldr	r1, [pc, #480]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002a32:	4b78      	ldr	r3, [pc, #480]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a1b      	ldr	r3, [r3, #32]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a42:	4974      	ldr	r1, [pc, #464]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002a44:	4b73      	ldr	r3, [pc, #460]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	69db      	ldr	r3, [r3, #28]
 8002a50:	021b      	lsls	r3, r3, #8
 8002a52:	4313      	orrs	r3, r2
 8002a54:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a1b      	ldr	r3, [r3, #32]
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f000 fce8 	bl	8003430 <RCC_SetFlashLatencyFromMSIRange>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e2e0      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a6a:	f000 fbfd 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8002a6e:	4601      	mov	r1, r0
 8002a70:	4b68      	ldr	r3, [pc, #416]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	091b      	lsrs	r3, r3, #4
 8002a76:	f003 030f 	and.w	r3, r3, #15
 8002a7a:	4a67      	ldr	r2, [pc, #412]	; (8002c18 <HAL_RCC_OscConfig+0x2a4>)
 8002a7c:	5cd3      	ldrb	r3, [r2, r3]
 8002a7e:	fa21 f303 	lsr.w	r3, r1, r3
 8002a82:	4a66      	ldr	r2, [pc, #408]	; (8002c1c <HAL_RCC_OscConfig+0x2a8>)
 8002a84:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8002a86:	2000      	movs	r0, #0
 8002a88:	f7fe fb06 	bl	8001098 <HAL_InitTick>
 8002a8c:	e04f      	b.n	8002b2e <HAL_RCC_OscConfig+0x1ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d032      	beq.n	8002afc <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a96:	4a5f      	ldr	r2, [pc, #380]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002a98:	4b5e      	ldr	r3, [pc, #376]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f043 0301 	orr.w	r3, r3, #1
 8002aa0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002aa2:	f7fe fb23 	bl	80010ec <HAL_GetTick>
 8002aa6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8002aa8:	e008      	b.n	8002abc <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002aaa:	f7fe fb1f 	bl	80010ec <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d901      	bls.n	8002abc <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e2b7      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8002abc:	4b55      	ldr	r3, [pc, #340]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0302 	and.w	r3, r3, #2
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d0f0      	beq.n	8002aaa <HAL_RCC_OscConfig+0x136>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ac8:	4a52      	ldr	r2, [pc, #328]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002aca:	4b52      	ldr	r3, [pc, #328]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f043 0308 	orr.w	r3, r3, #8
 8002ad2:	6013      	str	r3, [r2, #0]
 8002ad4:	494f      	ldr	r1, [pc, #316]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002ad6:	4b4f      	ldr	r3, [pc, #316]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a1b      	ldr	r3, [r3, #32]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ae6:	494b      	ldr	r1, [pc, #300]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002ae8:	4b4a      	ldr	r3, [pc, #296]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	69db      	ldr	r3, [r3, #28]
 8002af4:	021b      	lsls	r3, r3, #8
 8002af6:	4313      	orrs	r3, r2
 8002af8:	604b      	str	r3, [r1, #4]
 8002afa:	e018      	b.n	8002b2e <HAL_RCC_OscConfig+0x1ba>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002afc:	4a45      	ldr	r2, [pc, #276]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002afe:	4b45      	ldr	r3, [pc, #276]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f023 0301 	bic.w	r3, r3, #1
 8002b06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b08:	f7fe faf0 	bl	80010ec <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b10:	f7fe faec 	bl	80010ec <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e284      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8002b22:	4b3c      	ldr	r3, [pc, #240]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1f0      	bne.n	8002b10 <HAL_RCC_OscConfig+0x19c>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d07a      	beq.n	8002c30 <HAL_RCC_OscConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8002b3a:	4b36      	ldr	r3, [pc, #216]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f003 030c 	and.w	r3, r3, #12
 8002b42:	2b08      	cmp	r3, #8
 8002b44:	d00b      	beq.n	8002b5e <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b46:	4b33      	ldr	r3, [pc, #204]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8002b4e:	2b0c      	cmp	r3, #12
 8002b50:	d111      	bne.n	8002b76 <HAL_RCC_OscConfig+0x202>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b52:	4b30      	ldr	r3, [pc, #192]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	f003 0303 	and.w	r3, r3, #3
 8002b5a:	2b03      	cmp	r3, #3
 8002b5c:	d10b      	bne.n	8002b76 <HAL_RCC_OscConfig+0x202>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b5e:	4b2d      	ldr	r3, [pc, #180]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d061      	beq.n	8002c2e <HAL_RCC_OscConfig+0x2ba>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d15d      	bne.n	8002c2e <HAL_RCC_OscConfig+0x2ba>
      {
        return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e25a      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b7e:	d106      	bne.n	8002b8e <HAL_RCC_OscConfig+0x21a>
 8002b80:	4a24      	ldr	r2, [pc, #144]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002b82:	4b24      	ldr	r3, [pc, #144]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b8a:	6013      	str	r3, [r2, #0]
 8002b8c:	e01d      	b.n	8002bca <HAL_RCC_OscConfig+0x256>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b96:	d10c      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x23e>
 8002b98:	4a1e      	ldr	r2, [pc, #120]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002b9a:	4b1e      	ldr	r3, [pc, #120]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ba2:	6013      	str	r3, [r2, #0]
 8002ba4:	4a1b      	ldr	r2, [pc, #108]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002ba6:	4b1b      	ldr	r3, [pc, #108]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bae:	6013      	str	r3, [r2, #0]
 8002bb0:	e00b      	b.n	8002bca <HAL_RCC_OscConfig+0x256>
 8002bb2:	4a18      	ldr	r2, [pc, #96]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002bb4:	4b17      	ldr	r3, [pc, #92]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bbc:	6013      	str	r3, [r2, #0]
 8002bbe:	4a15      	ldr	r2, [pc, #84]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002bc0:	4b14      	ldr	r3, [pc, #80]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bc8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d013      	beq.n	8002bfa <HAL_RCC_OscConfig+0x286>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd2:	f7fe fa8b 	bl	80010ec <HAL_GetTick>
 8002bd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8002bd8:	e008      	b.n	8002bec <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bda:	f7fe fa87 	bl	80010ec <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	2b64      	cmp	r3, #100	; 0x64
 8002be6:	d901      	bls.n	8002bec <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e21f      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8002bec:	4b09      	ldr	r3, [pc, #36]	; (8002c14 <HAL_RCC_OscConfig+0x2a0>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d0f0      	beq.n	8002bda <HAL_RCC_OscConfig+0x266>
 8002bf8:	e01a      	b.n	8002c30 <HAL_RCC_OscConfig+0x2bc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bfa:	f7fe fa77 	bl	80010ec <HAL_GetTick>
 8002bfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002c00:	e00e      	b.n	8002c20 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c02:	f7fe fa73 	bl	80010ec <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b64      	cmp	r3, #100	; 0x64
 8002c0e:	d907      	bls.n	8002c20 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e20b      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
 8002c14:	40021000 	.word	0x40021000
 8002c18:	080052e0 	.word	0x080052e0
 8002c1c:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002c20:	4ba9      	ldr	r3, [pc, #676]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d1ea      	bne.n	8002c02 <HAL_RCC_OscConfig+0x28e>
 8002c2c:	e000      	b.n	8002c30 <HAL_RCC_OscConfig+0x2bc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c2e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d069      	beq.n	8002d10 <HAL_RCC_OscConfig+0x39c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8002c3c:	4ba2      	ldr	r3, [pc, #648]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f003 030c 	and.w	r3, r3, #12
 8002c44:	2b04      	cmp	r3, #4
 8002c46:	d00b      	beq.n	8002c60 <HAL_RCC_OscConfig+0x2ec>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002c48:	4b9f      	ldr	r3, [pc, #636]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8002c50:	2b0c      	cmp	r3, #12
 8002c52:	d11c      	bne.n	8002c8e <HAL_RCC_OscConfig+0x31a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002c54:	4b9c      	ldr	r3, [pc, #624]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	f003 0303 	and.w	r3, r3, #3
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d116      	bne.n	8002c8e <HAL_RCC_OscConfig+0x31a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c60:	4b99      	ldr	r3, [pc, #612]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d005      	beq.n	8002c78 <HAL_RCC_OscConfig+0x304>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d101      	bne.n	8002c78 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e1d9      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c78:	4993      	ldr	r1, [pc, #588]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002c7a:	4b93      	ldr	r3, [pc, #588]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	061b      	lsls	r3, r3, #24
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c8c:	e040      	b.n	8002d10 <HAL_RCC_OscConfig+0x39c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d023      	beq.n	8002cde <HAL_RCC_OscConfig+0x36a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c96:	4a8c      	ldr	r2, [pc, #560]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002c98:	4b8b      	ldr	r3, [pc, #556]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ca0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca2:	f7fe fa23 	bl	80010ec <HAL_GetTick>
 8002ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002ca8:	e008      	b.n	8002cbc <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002caa:	f7fe fa1f 	bl	80010ec <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d901      	bls.n	8002cbc <HAL_RCC_OscConfig+0x348>
          {
            return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e1b7      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002cbc:	4b82      	ldr	r3, [pc, #520]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d0f0      	beq.n	8002caa <HAL_RCC_OscConfig+0x336>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc8:	497f      	ldr	r1, [pc, #508]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002cca:	4b7f      	ldr	r3, [pc, #508]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	061b      	lsls	r3, r3, #24
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	604b      	str	r3, [r1, #4]
 8002cdc:	e018      	b.n	8002d10 <HAL_RCC_OscConfig+0x39c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cde:	4a7a      	ldr	r2, [pc, #488]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002ce0:	4b79      	ldr	r3, [pc, #484]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ce8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cea:	f7fe f9ff 	bl	80010ec <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8002cf0:	e008      	b.n	8002d04 <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cf2:	f7fe f9fb 	bl	80010ec <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d901      	bls.n	8002d04 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	e193      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8002d04:	4b70      	ldr	r3, [pc, #448]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d1f0      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0308 	and.w	r3, r3, #8
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d03c      	beq.n	8002d96 <HAL_RCC_OscConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d01c      	beq.n	8002d5e <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d24:	4a68      	ldr	r2, [pc, #416]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002d26:	4b68      	ldr	r3, [pc, #416]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d2c:	f043 0301 	orr.w	r3, r3, #1
 8002d30:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d34:	f7fe f9da 	bl	80010ec <HAL_GetTick>
 8002d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d3c:	f7fe f9d6 	bl	80010ec <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e16e      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8002d4e:	4b5e      	ldr	r3, [pc, #376]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002d50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d0ef      	beq.n	8002d3c <HAL_RCC_OscConfig+0x3c8>
 8002d5c:	e01b      	b.n	8002d96 <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d5e:	4a5a      	ldr	r2, [pc, #360]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002d60:	4b59      	ldr	r3, [pc, #356]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002d62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d66:	f023 0301 	bic.w	r3, r3, #1
 8002d6a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d6e:	f7fe f9bd 	bl	80010ec <HAL_GetTick>
 8002d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8002d74:	e008      	b.n	8002d88 <HAL_RCC_OscConfig+0x414>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d76:	f7fe f9b9 	bl	80010ec <HAL_GetTick>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d901      	bls.n	8002d88 <HAL_RCC_OscConfig+0x414>
        {
          return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e151      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8002d88:	4b4f      	ldr	r3, [pc, #316]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002d8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d1ef      	bne.n	8002d76 <HAL_RCC_OscConfig+0x402>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0304 	and.w	r3, r3, #4
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 80a6 	beq.w	8002ef0 <HAL_RCC_OscConfig+0x57c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002da4:	2300      	movs	r3, #0
 8002da6:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002da8:	4b47      	ldr	r3, [pc, #284]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10d      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002db4:	4a44      	ldr	r2, [pc, #272]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002db6:	4b44      	ldr	r3, [pc, #272]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dbe:	6593      	str	r3, [r2, #88]	; 0x58
 8002dc0:	4b41      	ldr	r3, [pc, #260]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dd0:	4b3e      	ldr	r3, [pc, #248]	; (8002ecc <HAL_RCC_OscConfig+0x558>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d118      	bne.n	8002e0e <HAL_RCC_OscConfig+0x49a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ddc:	4a3b      	ldr	r2, [pc, #236]	; (8002ecc <HAL_RCC_OscConfig+0x558>)
 8002dde:	4b3b      	ldr	r3, [pc, #236]	; (8002ecc <HAL_RCC_OscConfig+0x558>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002de6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002de8:	f7fe f980 	bl	80010ec <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dee:	e008      	b.n	8002e02 <HAL_RCC_OscConfig+0x48e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002df0:	f7fe f97c 	bl	80010ec <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e114      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e02:	4b32      	ldr	r3, [pc, #200]	; (8002ecc <HAL_RCC_OscConfig+0x558>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d0f0      	beq.n	8002df0 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d108      	bne.n	8002e28 <HAL_RCC_OscConfig+0x4b4>
 8002e16:	4a2c      	ldr	r2, [pc, #176]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002e18:	4b2b      	ldr	r3, [pc, #172]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e1e:	f043 0301 	orr.w	r3, r3, #1
 8002e22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e26:	e024      	b.n	8002e72 <HAL_RCC_OscConfig+0x4fe>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	2b05      	cmp	r3, #5
 8002e2e:	d110      	bne.n	8002e52 <HAL_RCC_OscConfig+0x4de>
 8002e30:	4a25      	ldr	r2, [pc, #148]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002e32:	4b25      	ldr	r3, [pc, #148]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e38:	f043 0304 	orr.w	r3, r3, #4
 8002e3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e40:	4a21      	ldr	r2, [pc, #132]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002e42:	4b21      	ldr	r3, [pc, #132]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e50:	e00f      	b.n	8002e72 <HAL_RCC_OscConfig+0x4fe>
 8002e52:	4a1d      	ldr	r2, [pc, #116]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002e54:	4b1c      	ldr	r3, [pc, #112]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e5a:	f023 0301 	bic.w	r3, r3, #1
 8002e5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e62:	4a19      	ldr	r2, [pc, #100]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002e64:	4b18      	ldr	r3, [pc, #96]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e6a:	f023 0304 	bic.w	r3, r3, #4
 8002e6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d016      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x534>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e7a:	f7fe f937 	bl	80010ec <HAL_GetTick>
 8002e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8002e80:	e00a      	b.n	8002e98 <HAL_RCC_OscConfig+0x524>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e82:	f7fe f933 	bl	80010ec <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x524>
        {
          return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e0c9      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8002e98:	4b0b      	ldr	r3, [pc, #44]	; (8002ec8 <HAL_RCC_OscConfig+0x554>)
 8002e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d0ed      	beq.n	8002e82 <HAL_RCC_OscConfig+0x50e>
 8002ea6:	e01a      	b.n	8002ede <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ea8:	f7fe f920 	bl	80010ec <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8002eae:	e00f      	b.n	8002ed0 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eb0:	f7fe f91c 	bl	80010ec <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d906      	bls.n	8002ed0 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e0b2      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
 8002ec6:	bf00      	nop
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8002ed0:	4b58      	ldr	r3, [pc, #352]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1e8      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x53c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ede:	7dfb      	ldrb	r3, [r7, #23]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d105      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x57c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ee4:	4a53      	ldr	r2, [pc, #332]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002ee6:	4b53      	ldr	r3, [pc, #332]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002eee:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	f000 8098 	beq.w	800302a <HAL_RCC_OscConfig+0x6b6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002efa:	4b4e      	ldr	r3, [pc, #312]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	f003 030c 	and.w	r3, r3, #12
 8002f02:	2b0c      	cmp	r3, #12
 8002f04:	f000 808f 	beq.w	8003026 <HAL_RCC_OscConfig+0x6b2>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d156      	bne.n	8002fbe <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f10:	4a48      	ldr	r2, [pc, #288]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002f12:	4b48      	ldr	r3, [pc, #288]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f1c:	f7fe f8e6 	bl	80010ec <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x5c2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f24:	f7fe f8e2 	bl	80010ec <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x5c2>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e07a      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002f36:	4b3f      	ldr	r3, [pc, #252]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f0      	bne.n	8002f24 <HAL_RCC_OscConfig+0x5b0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f42:	493c      	ldr	r1, [pc, #240]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	011a      	lsls	r2, r3, #4
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f50:	021b      	lsls	r3, r3, #8
 8002f52:	431a      	orrs	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f58:	091b      	lsrs	r3, r3, #4
 8002f5a:	045b      	lsls	r3, r3, #17
 8002f5c:	431a      	orrs	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f62:	431a      	orrs	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f68:	085b      	lsrs	r3, r3, #1
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	055b      	lsls	r3, r3, #21
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f74:	085b      	lsrs	r3, r3, #1
 8002f76:	3b01      	subs	r3, #1
 8002f78:	065b      	lsls	r3, r3, #25
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f7e:	4a2d      	ldr	r2, [pc, #180]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002f80:	4b2c      	ldr	r3, [pc, #176]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f88:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f8a:	4a2a      	ldr	r2, [pc, #168]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002f8c:	4b29      	ldr	r3, [pc, #164]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f94:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f96:	f7fe f8a9 	bl	80010ec <HAL_GetTick>
 8002f9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8002f9c:	e008      	b.n	8002fb0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f9e:	f7fe f8a5 	bl	80010ec <HAL_GetTick>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d901      	bls.n	8002fb0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	e03d      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8002fb0:	4b20      	ldr	r3, [pc, #128]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d0f0      	beq.n	8002f9e <HAL_RCC_OscConfig+0x62a>
 8002fbc:	e035      	b.n	800302a <HAL_RCC_OscConfig+0x6b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fbe:	4a1d      	ldr	r2, [pc, #116]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002fc0:	4b1c      	ldr	r3, [pc, #112]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fc8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8002fca:	4b1a      	ldr	r3, [pc, #104]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d10b      	bne.n	8002fee <HAL_RCC_OscConfig+0x67a>
#if defined(RCC_PLLSAI2_SUPPORT)
           &&
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8002fd6:	4b17      	ldr	r3, [pc, #92]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
           &&
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d105      	bne.n	8002fee <HAL_RCC_OscConfig+0x67a>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002fe2:	4a14      	ldr	r2, [pc, #80]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002fe4:	4b13      	ldr	r3, [pc, #76]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	f023 0303 	bic.w	r3, r3, #3
 8002fec:	60d3      	str	r3, [r2, #12]
        }

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002fee:	4a11      	ldr	r2, [pc, #68]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002ff0:	4b10      	ldr	r3, [pc, #64]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002ff8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ffc:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffe:	f7fe f875 	bl	80010ec <HAL_GetTick>
 8003002:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003004:	e008      	b.n	8003018 <HAL_RCC_OscConfig+0x6a4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003006:	f7fe f871 	bl	80010ec <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e009      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003018:	4b06      	ldr	r3, [pc, #24]	; (8003034 <HAL_RCC_OscConfig+0x6c0>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1f0      	bne.n	8003006 <HAL_RCC_OscConfig+0x692>
 8003024:	e001      	b.n	800302a <HAL_RCC_OscConfig+0x6b6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e000      	b.n	800302c <HAL_RCC_OscConfig+0x6b8>
    }
  }
  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3718      	adds	r7, #24
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	40021000 	.word	0x40021000

08003038 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003042:	2300      	movs	r3, #0
 8003044:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8003046:	4b84      	ldr	r3, [pc, #528]	; (8003258 <HAL_RCC_ClockConfig+0x220>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0207 	and.w	r2, r3, #7
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	429a      	cmp	r2, r3
 8003052:	d210      	bcs.n	8003076 <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003054:	4980      	ldr	r1, [pc, #512]	; (8003258 <HAL_RCC_ClockConfig+0x220>)
 8003056:	4b80      	ldr	r3, [pc, #512]	; (8003258 <HAL_RCC_ClockConfig+0x220>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f023 0207 	bic.w	r2, r3, #7
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	4313      	orrs	r3, r2
 8003062:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8003064:	4b7c      	ldr	r3, [pc, #496]	; (8003258 <HAL_RCC_ClockConfig+0x220>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0207 	and.w	r2, r3, #7
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	429a      	cmp	r2, r3
 8003070:	d001      	beq.n	8003076 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e0ec      	b.n	8003250 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	f000 808e 	beq.w	80031a0 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	2b03      	cmp	r3, #3
 800308a:	d107      	bne.n	800309c <HAL_RCC_ClockConfig+0x64>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 800308c:	4b73      	ldr	r3, [pc, #460]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d121      	bne.n	80030dc <HAL_RCC_ClockConfig+0xa4>
      {
        return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e0d9      	b.n	8003250 <HAL_RCC_ClockConfig+0x218>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d107      	bne.n	80030b4 <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 80030a4:	4b6d      	ldr	r3, [pc, #436]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d115      	bne.n	80030dc <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e0cd      	b.n	8003250 <HAL_RCC_ClockConfig+0x218>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d107      	bne.n	80030cc <HAL_RCC_ClockConfig+0x94>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80030bc:	4b67      	ldr	r3, [pc, #412]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0302 	and.w	r3, r3, #2
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d109      	bne.n	80030dc <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e0c1      	b.n	8003250 <HAL_RCC_ClockConfig+0x218>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80030cc:	4b63      	ldr	r3, [pc, #396]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e0b9      	b.n	8003250 <HAL_RCC_ClockConfig+0x218>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030dc:	495f      	ldr	r1, [pc, #380]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 80030de:	4b5f      	ldr	r3, [pc, #380]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f023 0203 	bic.w	r2, r3, #3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030ee:	f7fd fffd 	bl	80010ec <HAL_GetTick>
 80030f2:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	2b03      	cmp	r3, #3
 80030fa:	d112      	bne.n	8003122 <HAL_RCC_ClockConfig+0xea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030fc:	e00a      	b.n	8003114 <HAL_RCC_ClockConfig+0xdc>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030fe:	f7fd fff5 	bl	80010ec <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	f241 3288 	movw	r2, #5000	; 0x1388
 800310c:	4293      	cmp	r3, r2
 800310e:	d901      	bls.n	8003114 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e09d      	b.n	8003250 <HAL_RCC_ClockConfig+0x218>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003114:	4b51      	ldr	r3, [pc, #324]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f003 030c 	and.w	r3, r3, #12
 800311c:	2b0c      	cmp	r3, #12
 800311e:	d1ee      	bne.n	80030fe <HAL_RCC_ClockConfig+0xc6>
 8003120:	e03e      	b.n	80031a0 <HAL_RCC_ClockConfig+0x168>
        }
      }
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	2b02      	cmp	r3, #2
 8003128:	d112      	bne.n	8003150 <HAL_RCC_ClockConfig+0x118>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 800312a:	e00a      	b.n	8003142 <HAL_RCC_ClockConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800312c:	f7fd ffde 	bl	80010ec <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	f241 3288 	movw	r2, #5000	; 0x1388
 800313a:	4293      	cmp	r3, r2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_ClockConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e086      	b.n	8003250 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8003142:	4b46      	ldr	r3, [pc, #280]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f003 030c 	and.w	r3, r3, #12
 800314a:	2b08      	cmp	r3, #8
 800314c:	d1ee      	bne.n	800312c <HAL_RCC_ClockConfig+0xf4>
 800314e:	e027      	b.n	80031a0 <HAL_RCC_ClockConfig+0x168>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d11d      	bne.n	8003194 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8003158:	e00a      	b.n	8003170 <HAL_RCC_ClockConfig+0x138>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800315a:	f7fd ffc7 	bl	80010ec <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	f241 3288 	movw	r2, #5000	; 0x1388
 8003168:	4293      	cmp	r3, r2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_ClockConfig+0x138>
          {
            return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e06f      	b.n	8003250 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8003170:	4b3a      	ldr	r3, [pc, #232]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 030c 	and.w	r3, r3, #12
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1ee      	bne.n	800315a <HAL_RCC_ClockConfig+0x122>
 800317c:	e010      	b.n	80031a0 <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800317e:	f7fd ffb5 	bl	80010ec <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	f241 3288 	movw	r2, #5000	; 0x1388
 800318c:	4293      	cmp	r3, r2
 800318e:	d901      	bls.n	8003194 <HAL_RCC_ClockConfig+0x15c>
          {
            return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e05d      	b.n	8003250 <HAL_RCC_ClockConfig+0x218>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8003194:	4b31      	ldr	r3, [pc, #196]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f003 030c 	and.w	r3, r3, #12
 800319c:	2b04      	cmp	r3, #4
 800319e:	d1ee      	bne.n	800317e <HAL_RCC_ClockConfig+0x146>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d008      	beq.n	80031be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031ac:	492b      	ldr	r1, [pc, #172]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 80031ae:	4b2b      	ldr	r3, [pc, #172]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 80031be:	4b26      	ldr	r3, [pc, #152]	; (8003258 <HAL_RCC_ClockConfig+0x220>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0207 	and.w	r2, r3, #7
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d910      	bls.n	80031ee <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031cc:	4922      	ldr	r1, [pc, #136]	; (8003258 <HAL_RCC_ClockConfig+0x220>)
 80031ce:	4b22      	ldr	r3, [pc, #136]	; (8003258 <HAL_RCC_ClockConfig+0x220>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f023 0207 	bic.w	r2, r3, #7
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	4313      	orrs	r3, r2
 80031da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 80031dc:	4b1e      	ldr	r3, [pc, #120]	; (8003258 <HAL_RCC_ClockConfig+0x220>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0207 	and.w	r2, r3, #7
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d001      	beq.n	80031ee <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e030      	b.n	8003250 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0304 	and.w	r3, r3, #4
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d008      	beq.n	800320c <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031fa:	4918      	ldr	r1, [pc, #96]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 80031fc:	4b17      	ldr	r3, [pc, #92]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	4313      	orrs	r3, r2
 800320a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0308 	and.w	r3, r3, #8
 8003214:	2b00      	cmp	r3, #0
 8003216:	d009      	beq.n	800322c <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003218:	4910      	ldr	r1, [pc, #64]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 800321a:	4b10      	ldr	r3, [pc, #64]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	4313      	orrs	r3, r2
 800322a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800322c:	f000 f81c 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8003230:	4601      	mov	r1, r0
 8003232:	4b0a      	ldr	r3, [pc, #40]	; (800325c <HAL_RCC_ClockConfig+0x224>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	091b      	lsrs	r3, r3, #4
 8003238:	f003 030f 	and.w	r3, r3, #15
 800323c:	4a08      	ldr	r2, [pc, #32]	; (8003260 <HAL_RCC_ClockConfig+0x228>)
 800323e:	5cd3      	ldrb	r3, [r2, r3]
 8003240:	fa21 f303 	lsr.w	r3, r1, r3
 8003244:	4a07      	ldr	r2, [pc, #28]	; (8003264 <HAL_RCC_ClockConfig+0x22c>)
 8003246:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003248:	2000      	movs	r0, #0
 800324a:	f7fd ff25 	bl	8001098 <HAL_InitTick>

  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3710      	adds	r7, #16
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	40022000 	.word	0x40022000
 800325c:	40021000 	.word	0x40021000
 8003260:	080052e0 	.word	0x080052e0
 8003264:	20000000 	.word	0x20000000

08003268 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003268:	b480      	push	{r7}
 800326a:	b087      	sub	sp, #28
 800326c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 800326e:	2300      	movs	r3, #0
 8003270:	617b      	str	r3, [r7, #20]
 8003272:	2300      	movs	r3, #0
 8003274:	613b      	str	r3, [r7, #16]
 8003276:	2300      	movs	r3, #0
 8003278:	60bb      	str	r3, [r7, #8]
 800327a:	2302      	movs	r3, #2
 800327c:	607b      	str	r3, [r7, #4]
 800327e:	2302      	movs	r3, #2
 8003280:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003282:	2300      	movs	r3, #0
 8003284:	60fb      	str	r3, [r7, #12]

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8003286:	4b4c      	ldr	r3, [pc, #304]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 030c 	and.w	r3, r3, #12
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00b      	beq.n	80032aa <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8003292:	4b49      	ldr	r3, [pc, #292]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 800329a:	2b0c      	cmp	r3, #12
 800329c:	d127      	bne.n	80032ee <HAL_RCC_GetSysClockFreq+0x86>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 800329e:	4b46      	ldr	r3, [pc, #280]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	f003 0303 	and.w	r3, r3, #3
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d121      	bne.n	80032ee <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 80032aa:	4b43      	ldr	r3, [pc, #268]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0308 	and.w	r3, r3, #8
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d107      	bne.n	80032c6 <HAL_RCC_GetSysClockFreq+0x5e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80032b6:	4b40      	ldr	r3, [pc, #256]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 80032b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032bc:	0a1b      	lsrs	r3, r3, #8
 80032be:	f003 030f 	and.w	r3, r3, #15
 80032c2:	617b      	str	r3, [r7, #20]
 80032c4:	e005      	b.n	80032d2 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80032c6:	4b3c      	ldr	r3, [pc, #240]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	091b      	lsrs	r3, r3, #4
 80032cc:	f003 030f 	and.w	r3, r3, #15
 80032d0:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80032d2:	4a3a      	ldr	r2, [pc, #232]	; (80033bc <HAL_RCC_GetSysClockFreq+0x154>)
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032da:	617b      	str	r3, [r7, #20]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80032dc:	4b36      	ldr	r3, [pc, #216]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	f003 030c 	and.w	r3, r3, #12
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d113      	bne.n	8003310 <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	60fb      	str	r3, [r7, #12]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80032ec:	e010      	b.n	8003310 <HAL_RCC_GetSysClockFreq+0xa8>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80032ee:	4b32      	ldr	r3, [pc, #200]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f003 030c 	and.w	r3, r3, #12
 80032f6:	2b04      	cmp	r3, #4
 80032f8:	d102      	bne.n	8003300 <HAL_RCC_GetSysClockFreq+0x98>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80032fa:	4b31      	ldr	r3, [pc, #196]	; (80033c0 <HAL_RCC_GetSysClockFreq+0x158>)
 80032fc:	60fb      	str	r3, [r7, #12]
 80032fe:	e007      	b.n	8003310 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003300:	4b2d      	ldr	r3, [pc, #180]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f003 030c 	and.w	r3, r3, #12
 8003308:	2b08      	cmp	r3, #8
 800330a:	d101      	bne.n	8003310 <HAL_RCC_GetSysClockFreq+0xa8>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800330c:	4b2d      	ldr	r3, [pc, #180]	; (80033c4 <HAL_RCC_GetSysClockFreq+0x15c>)
 800330e:	60fb      	str	r3, [r7, #12]
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003310:	4b29      	ldr	r3, [pc, #164]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f003 030c 	and.w	r3, r3, #12
 8003318:	2b0c      	cmp	r3, #12
 800331a:	d145      	bne.n	80033a8 <HAL_RCC_GetSysClockFreq+0x140>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800331c:	4b26      	ldr	r3, [pc, #152]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	f003 0303 	and.w	r3, r3, #3
 8003324:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003326:	4b24      	ldr	r3, [pc, #144]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	091b      	lsrs	r3, r3, #4
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	3301      	adds	r3, #1
 8003332:	603b      	str	r3, [r7, #0]

    switch (pllsource)
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	2b02      	cmp	r3, #2
 8003338:	d002      	beq.n	8003340 <HAL_RCC_GetSysClockFreq+0xd8>
 800333a:	2b03      	cmp	r3, #3
 800333c:	d00d      	beq.n	800335a <HAL_RCC_GetSysClockFreq+0xf2>
 800333e:	e019      	b.n	8003374 <HAL_RCC_GetSysClockFreq+0x10c>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003340:	4a1f      	ldr	r2, [pc, #124]	; (80033c0 <HAL_RCC_GetSysClockFreq+0x158>)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	fbb2 f3f3 	udiv	r3, r2, r3
 8003348:	4a1b      	ldr	r2, [pc, #108]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 800334a:	68d2      	ldr	r2, [r2, #12]
 800334c:	0a12      	lsrs	r2, r2, #8
 800334e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003352:	fb02 f303 	mul.w	r3, r2, r3
 8003356:	613b      	str	r3, [r7, #16]
      break;
 8003358:	e019      	b.n	800338e <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800335a:	4a1a      	ldr	r2, [pc, #104]	; (80033c4 <HAL_RCC_GetSysClockFreq+0x15c>)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003362:	4a15      	ldr	r2, [pc, #84]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 8003364:	68d2      	ldr	r2, [r2, #12]
 8003366:	0a12      	lsrs	r2, r2, #8
 8003368:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800336c:	fb02 f303 	mul.w	r3, r2, r3
 8003370:	613b      	str	r3, [r7, #16]
      break;
 8003372:	e00c      	b.n	800338e <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003374:	697a      	ldr	r2, [r7, #20]
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	fbb2 f3f3 	udiv	r3, r2, r3
 800337c:	4a0e      	ldr	r2, [pc, #56]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 800337e:	68d2      	ldr	r2, [r2, #12]
 8003380:	0a12      	lsrs	r2, r2, #8
 8003382:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003386:	fb02 f303 	mul.w	r3, r2, r3
 800338a:	613b      	str	r3, [r7, #16]
      break;
 800338c:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800338e:	4b0a      	ldr	r3, [pc, #40]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x150>)
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	0e5b      	lsrs	r3, r3, #25
 8003394:	f003 0303 	and.w	r3, r3, #3
 8003398:	3301      	adds	r3, #1
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a6:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 80033a8:	68fb      	ldr	r3, [r7, #12]
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	371c      	adds	r7, #28
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	40021000 	.word	0x40021000
 80033bc:	080052f8 	.word	0x080052f8
 80033c0:	00f42400 	.word	0x00f42400
 80033c4:	007a1200 	.word	0x007a1200

080033c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033cc:	4b03      	ldr	r3, [pc, #12]	; (80033dc <HAL_RCC_GetHCLKFreq+0x14>)
 80033ce:	681b      	ldr	r3, [r3, #0]
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	20000000 	.word	0x20000000

080033e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033e4:	f7ff fff0 	bl	80033c8 <HAL_RCC_GetHCLKFreq>
 80033e8:	4601      	mov	r1, r0
 80033ea:	4b05      	ldr	r3, [pc, #20]	; (8003400 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	0a1b      	lsrs	r3, r3, #8
 80033f0:	f003 0307 	and.w	r3, r3, #7
 80033f4:	4a03      	ldr	r2, [pc, #12]	; (8003404 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033f6:	5cd3      	ldrb	r3, [r2, r3]
 80033f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	40021000 	.word	0x40021000
 8003404:	080052f0 	.word	0x080052f0

08003408 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800340c:	f7ff ffdc 	bl	80033c8 <HAL_RCC_GetHCLKFreq>
 8003410:	4601      	mov	r1, r0
 8003412:	4b05      	ldr	r3, [pc, #20]	; (8003428 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	0adb      	lsrs	r3, r3, #11
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	4a03      	ldr	r2, [pc, #12]	; (800342c <HAL_RCC_GetPCLK2Freq+0x24>)
 800341e:	5cd3      	ldrb	r3, [r2, r3]
 8003420:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003424:	4618      	mov	r0, r3
 8003426:	bd80      	pop	{r7, pc}
 8003428:	40021000 	.word	0x40021000
 800342c:	080052f0 	.word	0x080052f0

08003430 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 8003438:	2300      	movs	r3, #0
 800343a:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800343c:	2300      	movs	r3, #0
 800343e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003440:	4b2a      	ldr	r3, [pc, #168]	; (80034ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003444:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d003      	beq.n	8003454 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800344c:	f7fe fd44 	bl	8001ed8 <HAL_PWREx_GetVoltageRange>
 8003450:	6178      	str	r0, [r7, #20]
 8003452:	e014      	b.n	800347e <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003454:	4a25      	ldr	r2, [pc, #148]	; (80034ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003456:	4b25      	ldr	r3, [pc, #148]	; (80034ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003458:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800345a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800345e:	6593      	str	r3, [r2, #88]	; 0x58
 8003460:	4b22      	ldr	r3, [pc, #136]	; (80034ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003464:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003468:	60fb      	str	r3, [r7, #12]
 800346a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800346c:	f7fe fd34 	bl	8001ed8 <HAL_PWREx_GetVoltageRange>
 8003470:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003472:	4a1e      	ldr	r2, [pc, #120]	; (80034ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003474:	4b1d      	ldr	r3, [pc, #116]	; (80034ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003476:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003478:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800347c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003484:	d10b      	bne.n	800349e <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b80      	cmp	r3, #128	; 0x80
 800348a:	d919      	bls.n	80034c0 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2ba0      	cmp	r3, #160	; 0xa0
 8003490:	d902      	bls.n	8003498 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003492:	2302      	movs	r3, #2
 8003494:	613b      	str	r3, [r7, #16]
 8003496:	e013      	b.n	80034c0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003498:	2301      	movs	r3, #1
 800349a:	613b      	str	r3, [r7, #16]
 800349c:	e010      	b.n	80034c0 <RCC_SetFlashLatencyFromMSIRange+0x90>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2b80      	cmp	r3, #128	; 0x80
 80034a2:	d902      	bls.n	80034aa <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80034a4:	2303      	movs	r3, #3
 80034a6:	613b      	str	r3, [r7, #16]
 80034a8:	e00a      	b.n	80034c0 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b80      	cmp	r3, #128	; 0x80
 80034ae:	d102      	bne.n	80034b6 <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034b0:	2302      	movs	r3, #2
 80034b2:	613b      	str	r3, [r7, #16]
 80034b4:	e004      	b.n	80034c0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2b70      	cmp	r3, #112	; 0x70
 80034ba:	d101      	bne.n	80034c0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034bc:	2301      	movs	r3, #1
 80034be:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80034c0:	490b      	ldr	r1, [pc, #44]	; (80034f0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80034c2:	4b0b      	ldr	r3, [pc, #44]	; (80034f0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f023 0207 	bic.w	r2, r3, #7
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 80034d0:	4b07      	ldr	r3, [pc, #28]	; (80034f0 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0207 	and.w	r2, r3, #7
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	429a      	cmp	r2, r3
 80034dc:	d001      	beq.n	80034e2 <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }

  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3718      	adds	r7, #24
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40021000 	.word	0x40021000
 80034f0:	40022000 	.word	0x40022000

080034f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80034fc:	2300      	movs	r3, #0
 80034fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003500:	2300      	movs	r3, #0
 8003502:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003504:	2300      	movs	r3, #0
 8003506:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003508:	2300      	movs	r3, #0
 800350a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003514:	2b00      	cmp	r3, #0
 8003516:	d03f      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800351c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003520:	d01c      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003522:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003526:	d802      	bhi.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00e      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800352c:	e01f      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800352e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003532:	d003      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x48>
 8003534:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003538:	d01c      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0x80>
 800353a:	e018      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800353c:	4a82      	ldr	r2, [pc, #520]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800353e:	4b82      	ldr	r3, [pc, #520]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003546:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003548:	e015      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x82>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	3304      	adds	r3, #4
 800354e:	2100      	movs	r1, #0
 8003550:	4618      	mov	r0, r3
 8003552:	f000 ffa5 	bl	80044a0 <RCCEx_PLLSAI1_Config>
 8003556:	4603      	mov	r3, r0
 8003558:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800355a:	e00c      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x82>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	3320      	adds	r3, #32
 8003560:	2100      	movs	r1, #0
 8003562:	4618      	mov	r0, r3
 8003564:	f001 f88e 	bl	8004684 <RCCEx_PLLSAI2_Config>
 8003568:	4603      	mov	r3, r0
 800356a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800356c:	e003      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x82>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	74fb      	strb	r3, [r7, #19]
      break;
 8003572:	e000      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x82>
      break;
 8003574:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003576:	7cfb      	ldrb	r3, [r7, #19]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d10b      	bne.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800357c:	4972      	ldr	r1, [pc, #456]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800357e:	4b72      	ldr	r3, [pc, #456]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003580:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003584:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800358c:	4313      	orrs	r3, r2
 800358e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003592:	e001      	b.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003594:	7cfb      	ldrb	r3, [r7, #19]
 8003596:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d03f      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035ac:	d01c      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80035ae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035b2:	d802      	bhi.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0xc6>
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00e      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80035b8:	e01f      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035be:	d003      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80035c0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035c4:	d01c      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80035c6:	e018      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035c8:	4a5f      	ldr	r2, [pc, #380]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80035ca:	4b5f      	ldr	r3, [pc, #380]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035d2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035d4:	e015      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	3304      	adds	r3, #4
 80035da:	2100      	movs	r1, #0
 80035dc:	4618      	mov	r0, r3
 80035de:	f000 ff5f 	bl	80044a0 <RCCEx_PLLSAI1_Config>
 80035e2:	4603      	mov	r3, r0
 80035e4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035e6:	e00c      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3320      	adds	r3, #32
 80035ec:	2100      	movs	r1, #0
 80035ee:	4618      	mov	r0, r3
 80035f0:	f001 f848 	bl	8004684 <RCCEx_PLLSAI2_Config>
 80035f4:	4603      	mov	r3, r0
 80035f6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035f8:	e003      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	74fb      	strb	r3, [r7, #19]
      break;
 80035fe:	e000      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003600:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003602:	7cfb      	ldrb	r3, [r7, #19]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d10b      	bne.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003608:	494f      	ldr	r1, [pc, #316]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800360a:	4b4f      	ldr	r3, [pc, #316]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800360c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003610:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003618:	4313      	orrs	r3, r2
 800361a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800361e:	e001      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003620:	7cfb      	ldrb	r3, [r7, #19]
 8003622:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800362c:	2b00      	cmp	r3, #0
 800362e:	f000 809a 	beq.w	8003766 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003632:	2300      	movs	r3, #0
 8003634:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003636:	4b44      	ldr	r3, [pc, #272]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800363a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10d      	bne.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003642:	4a41      	ldr	r2, [pc, #260]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003644:	4b40      	ldr	r3, [pc, #256]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800364c:	6593      	str	r3, [r2, #88]	; 0x58
 800364e:	4b3e      	ldr	r3, [pc, #248]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003656:	60bb      	str	r3, [r7, #8]
 8003658:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800365a:	2301      	movs	r3, #1
 800365c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800365e:	4a3b      	ldr	r2, [pc, #236]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003660:	4b3a      	ldr	r3, [pc, #232]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003668:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800366a:	f7fd fd3f 	bl	80010ec <HAL_GetTick>
 800366e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8003670:	e009      	b.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003672:	f7fd fd3b 	bl	80010ec <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b02      	cmp	r3, #2
 800367e:	d902      	bls.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x192>
      {
        ret = HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	74fb      	strb	r3, [r7, #19]
        break;
 8003684:	e005      	b.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8003686:	4b31      	ldr	r3, [pc, #196]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800368e:	2b00      	cmp	r3, #0
 8003690:	d0ef      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x17e>
      }
    }

    if(ret == HAL_OK)
 8003692:	7cfb      	ldrb	r3, [r7, #19]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d15b      	bne.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003698:	4b2b      	ldr	r3, [pc, #172]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800369a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800369e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036a2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d01f      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d019      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036b6:	4b24      	ldr	r3, [pc, #144]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80036b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036c0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036c2:	4a21      	ldr	r2, [pc, #132]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80036c4:	4b20      	ldr	r3, [pc, #128]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80036c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036d2:	4a1d      	ldr	r2, [pc, #116]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80036d4:	4b1c      	ldr	r3, [pc, #112]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80036d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036e2:	4a19      	ldr	r2, [pc, #100]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f003 0301 	and.w	r3, r3, #1
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d016      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f4:	f7fd fcfa 	bl	80010ec <HAL_GetTick>
 80036f8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80036fa:	e00b      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x220>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036fc:	f7fd fcf6 	bl	80010ec <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	f241 3288 	movw	r2, #5000	; 0x1388
 800370a:	4293      	cmp	r3, r2
 800370c:	d902      	bls.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x220>
          {
            ret = HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	74fb      	strb	r3, [r7, #19]
            break;
 8003712:	e006      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x22e>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8003714:	4b0c      	ldr	r3, [pc, #48]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d0ec      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x208>
          }
        }
      }

      if(ret == HAL_OK)
 8003722:	7cfb      	ldrb	r3, [r7, #19]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10c      	bne.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003728:	4907      	ldr	r1, [pc, #28]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800372a:	4b07      	ldr	r3, [pc, #28]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800372c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003730:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800373a:	4313      	orrs	r3, r2
 800373c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003740:	e008      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x260>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003742:	7cfb      	ldrb	r3, [r7, #19]
 8003744:	74bb      	strb	r3, [r7, #18]
 8003746:	e005      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x260>
 8003748:	40021000 	.word	0x40021000
 800374c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003750:	7cfb      	ldrb	r3, [r7, #19]
 8003752:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003754:	7c7b      	ldrb	r3, [r7, #17]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d105      	bne.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800375a:	4a9e      	ldr	r2, [pc, #632]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800375c:	4b9d      	ldr	r3, [pc, #628]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800375e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003760:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003764:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00a      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003772:	4998      	ldr	r1, [pc, #608]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003774:	4b97      	ldr	r3, [pc, #604]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800377a:	f023 0203 	bic.w	r2, r3, #3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003782:	4313      	orrs	r3, r2
 8003784:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00a      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003794:	498f      	ldr	r1, [pc, #572]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003796:	4b8f      	ldr	r3, [pc, #572]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800379c:	f023 020c 	bic.w	r2, r3, #12
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0304 	and.w	r3, r3, #4
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00a      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037b6:	4987      	ldr	r1, [pc, #540]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80037b8:	4b86      	ldr	r3, [pc, #536]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80037ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037be:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c6:	4313      	orrs	r3, r2
 80037c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0308 	and.w	r3, r3, #8
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00a      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037d8:	497e      	ldr	r1, [pc, #504]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80037da:	4b7e      	ldr	r3, [pc, #504]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80037dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e8:	4313      	orrs	r3, r2
 80037ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0310 	and.w	r3, r3, #16
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00a      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80037fa:	4976      	ldr	r1, [pc, #472]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80037fc:	4b75      	ldr	r3, [pc, #468]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80037fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003802:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800380a:	4313      	orrs	r3, r2
 800380c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0320 	and.w	r3, r3, #32
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00a      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800381c:	496d      	ldr	r1, [pc, #436]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800381e:	4b6d      	ldr	r3, [pc, #436]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003824:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800382c:	4313      	orrs	r3, r2
 800382e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00a      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800383e:	4965      	ldr	r1, [pc, #404]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003840:	4b64      	ldr	r3, [pc, #400]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003846:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800384e:	4313      	orrs	r3, r2
 8003850:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00a      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003860:	495c      	ldr	r1, [pc, #368]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003862:	4b5c      	ldr	r3, [pc, #368]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003868:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003870:	4313      	orrs	r3, r2
 8003872:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00a      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003882:	4954      	ldr	r1, [pc, #336]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003884:	4b53      	ldr	r3, [pc, #332]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800388a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003892:	4313      	orrs	r3, r2
 8003894:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00a      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038a4:	494b      	ldr	r1, [pc, #300]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80038a6:	4b4b      	ldr	r3, [pc, #300]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80038a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ac:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038b4:	4313      	orrs	r3, r2
 80038b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00a      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038c6:	4943      	ldr	r1, [pc, #268]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80038c8:	4b42      	ldr	r3, [pc, #264]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80038ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d6:	4313      	orrs	r3, r2
 80038d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d028      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038e8:	493a      	ldr	r1, [pc, #232]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80038ea:	4b3a      	ldr	r3, [pc, #232]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80038ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003902:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003906:	d106      	bne.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x422>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003908:	4a32      	ldr	r2, [pc, #200]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800390a:	4b32      	ldr	r3, [pc, #200]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003912:	60d3      	str	r3, [r2, #12]
 8003914:	e011      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x446>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800391a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800391e:	d10c      	bne.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x446>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	3304      	adds	r3, #4
 8003924:	2101      	movs	r1, #1
 8003926:	4618      	mov	r0, r3
 8003928:	f000 fdba 	bl	80044a0 <RCCEx_PLLSAI1_Config>
 800392c:	4603      	mov	r3, r0
 800392e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003930:	7cfb      	ldrb	r3, [r7, #19]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x446>
        {
          /* set overall return value */
          status = ret;
 8003936:	7cfb      	ldrb	r3, [r7, #19]
 8003938:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d028      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003946:	4923      	ldr	r1, [pc, #140]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003948:	4b22      	ldr	r3, [pc, #136]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800394a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800394e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003956:	4313      	orrs	r3, r2
 8003958:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003960:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003964:	d106      	bne.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003966:	4a1b      	ldr	r2, [pc, #108]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003968:	4b1a      	ldr	r3, [pc, #104]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003970:	60d3      	str	r3, [r2, #12]
 8003972:	e011      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003978:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800397c:	d10c      	bne.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	3304      	adds	r3, #4
 8003982:	2101      	movs	r1, #1
 8003984:	4618      	mov	r0, r3
 8003986:	f000 fd8b 	bl	80044a0 <RCCEx_PLLSAI1_Config>
 800398a:	4603      	mov	r3, r0
 800398c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800398e:	7cfb      	ldrb	r3, [r7, #19]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d001      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* set overall return value */
        status = ret;
 8003994:	7cfb      	ldrb	r3, [r7, #19]
 8003996:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d02b      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039a4:	490b      	ldr	r1, [pc, #44]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80039a6:	4b0b      	ldr	r3, [pc, #44]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80039a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ac:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039b4:	4313      	orrs	r3, r2
 80039b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039c2:	d109      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039c4:	4a03      	ldr	r2, [pc, #12]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80039c6:	4b03      	ldr	r3, [pc, #12]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039ce:	60d3      	str	r3, [r2, #12]
 80039d0:	e014      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x508>
 80039d2:	bf00      	nop
 80039d4:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039e0:	d10c      	bne.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3304      	adds	r3, #4
 80039e6:	2101      	movs	r1, #1
 80039e8:	4618      	mov	r0, r3
 80039ea:	f000 fd59 	bl	80044a0 <RCCEx_PLLSAI1_Config>
 80039ee:	4603      	mov	r3, r0
 80039f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039f2:	7cfb      	ldrb	r3, [r7, #19]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d001      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x508>
      {
        /* set overall return value */
        status = ret;
 80039f8:	7cfb      	ldrb	r3, [r7, #19]
 80039fa:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d02f      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x574>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a08:	492b      	ldr	r1, [pc, #172]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a0a:	4b2b      	ldr	r3, [pc, #172]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a10:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a26:	d10d      	bne.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3304      	adds	r3, #4
 8003a2c:	2102      	movs	r1, #2
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f000 fd36 	bl	80044a0 <RCCEx_PLLSAI1_Config>
 8003a34:	4603      	mov	r3, r0
 8003a36:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a38:	7cfb      	ldrb	r3, [r7, #19]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d014      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8003a3e:	7cfb      	ldrb	r3, [r7, #19]
 8003a40:	74bb      	strb	r3, [r7, #18]
 8003a42:	e011      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x574>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a4c:	d10c      	bne.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	3320      	adds	r3, #32
 8003a52:	2102      	movs	r1, #2
 8003a54:	4618      	mov	r0, r3
 8003a56:	f000 fe15 	bl	8004684 <RCCEx_PLLSAI2_Config>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a5e:	7cfb      	ldrb	r3, [r7, #19]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d001      	beq.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8003a64:	7cfb      	ldrb	r3, [r7, #19]
 8003a66:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d00a      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x596>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003a74:	4910      	ldr	r1, [pc, #64]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a76:	4b10      	ldr	r3, [pc, #64]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a7c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a84:	4313      	orrs	r3, r2
 8003a86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00b      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003a96:	4908      	ldr	r1, [pc, #32]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a98:	4b07      	ldr	r3, [pc, #28]	; (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003aae:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3718      	adds	r7, #24
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	40021000 	.word	0x40021000

08003abc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b088      	sub	sp, #32
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco = 0U, plln = 0U, pllp = 0U;
 8003acc:	2300      	movs	r3, #0
 8003ace:	617b      	str	r3, [r7, #20]
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	60fb      	str	r3, [r7, #12]
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ade:	d138      	bne.n	8003b52 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003ae0:	4bb2      	ldr	r3, [pc, #712]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ae6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003aea:	61bb      	str	r3, [r7, #24]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003af2:	d10b      	bne.n	8003b0c <HAL_RCCEx_GetPeriphCLKFreq+0x50>
 8003af4:	4bad      	ldr	r3, [pc, #692]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d104      	bne.n	8003b0c <HAL_RCCEx_GetPeriphCLKFreq+0x50>
    {
      frequency = LSE_VALUE;
 8003b02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b06:	61fb      	str	r3, [r7, #28]
 8003b08:	f000 bcc0 	b.w	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003b0c:	69bb      	ldr	r3, [r7, #24]
 8003b0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b12:	d10b      	bne.n	8003b2c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
 8003b14:	4ba5      	ldr	r3, [pc, #660]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d104      	bne.n	8003b2c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
    {
      frequency = LSI_VALUE;
 8003b22:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003b26:	61fb      	str	r3, [r7, #28]
 8003b28:	f000 bcb0 	b.w	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b32:	d10a      	bne.n	8003b4a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 8003b34:	4b9d      	ldr	r3, [pc, #628]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b3c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b40:	d103      	bne.n	8003b4a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
    {
      frequency = HSE_VALUE / 32U;
 8003b42:	4b9b      	ldr	r3, [pc, #620]	; (8003db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003b44:	61fb      	str	r3, [r7, #28]
 8003b46:	f000 bca1 	b.w	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	61fb      	str	r3, [r7, #28]
 8003b4e:	f000 bc9d 	b.w	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)        /* MSI ? */
 8003b52:	4b96      	ldr	r3, [pc, #600]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	f003 0303 	and.w	r3, r3, #3
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d11f      	bne.n	8003b9e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003b5e:	4b93      	ldr	r3, [pc, #588]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d116      	bne.n	8003b98 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003b6a:	4b90      	ldr	r3, [pc, #576]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0308 	and.w	r3, r3, #8
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d005      	beq.n	8003b82 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 8003b76:	4b8d      	ldr	r3, [pc, #564]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	091b      	lsrs	r3, r3, #4
 8003b7c:	f003 030f 	and.w	r3, r3, #15
 8003b80:	e005      	b.n	8003b8e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8003b82:	4b8a      	ldr	r3, [pc, #552]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003b84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b88:	0a1b      	lsrs	r3, r3, #8
 8003b8a:	f003 030f 	and.w	r3, r3, #15
 8003b8e:	4a89      	ldr	r2, [pc, #548]	; (8003db4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003b90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b94:	617b      	str	r3, [r7, #20]
 8003b96:	e02a      	b.n	8003bee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	e027      	b.n	8003bee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 8003b9e:	4b83      	ldr	r3, [pc, #524]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	f003 0303 	and.w	r3, r3, #3
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d10c      	bne.n	8003bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003baa:	4b80      	ldr	r3, [pc, #512]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bb6:	d102      	bne.n	8003bbe <HAL_RCCEx_GetPeriphCLKFreq+0x102>
      {
        pllvco = HSI_VALUE;
 8003bb8:	4b7f      	ldr	r3, [pc, #508]	; (8003db8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003bba:	617b      	str	r3, [r7, #20]
 8003bbc:	e017      	b.n	8003bee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	617b      	str	r3, [r7, #20]
 8003bc2:	e014      	b.n	8003bee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 8003bc4:	4b79      	ldr	r3, [pc, #484]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	f003 0303 	and.w	r3, r3, #3
 8003bcc:	2b03      	cmp	r3, #3
 8003bce:	d10c      	bne.n	8003bea <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003bd0:	4b76      	ldr	r3, [pc, #472]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bd8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003bdc:	d102      	bne.n	8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
      {
        pllvco = HSE_VALUE;
 8003bde:	4b77      	ldr	r3, [pc, #476]	; (8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8003be0:	617b      	str	r3, [r7, #20]
 8003be2:	e004      	b.n	8003bee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8003be4:	2300      	movs	r3, #0
 8003be6:	617b      	str	r3, [r7, #20]
 8003be8:	e001      	b.n	8003bee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else /* No source */
    {
      pllvco = 0U;
 8003bea:	2300      	movs	r3, #0
 8003bec:	617b      	str	r3, [r7, #20]
    }

#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) && !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003bee:	4b6f      	ldr	r3, [pc, #444]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	091b      	lsrs	r3, r3, #4
 8003bf4:	f003 0307 	and.w	r3, r3, #7
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	697a      	ldr	r2, [r7, #20]
 8003bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c00:	617b      	str	r3, [r7, #20]
#endif

    switch(PeriphClk)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c08:	f000 83a5 	beq.w	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8003c0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c10:	d829      	bhi.n	8003c66 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8003c12:	2b10      	cmp	r3, #16
 8003c14:	f000 825a 	beq.w	80040cc <HAL_RCCEx_GetPeriphCLKFreq+0x610>
 8003c18:	2b10      	cmp	r3, #16
 8003c1a:	d811      	bhi.n	8003c40 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	f000 81b5 	beq.w	8003f8c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d804      	bhi.n	8003c30 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	f000 817d 	beq.w	8003f26 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      break;

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003c2c:	f000 bc2e 	b.w	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003c30:	2b04      	cmp	r3, #4
 8003c32:	f000 81de 	beq.w	8003ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
 8003c36:	2b08      	cmp	r3, #8
 8003c38:	f000 820e 	beq.w	8004058 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
      break;
 8003c3c:	f000 bc26 	b.w	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003c40:	2b40      	cmp	r3, #64	; 0x40
 8003c42:	f000 8311 	beq.w	8004268 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8003c46:	2b40      	cmp	r3, #64	; 0x40
 8003c48:	d804      	bhi.n	8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8003c4a:	2b20      	cmp	r3, #32
 8003c4c:	f000 8274 	beq.w	8004138 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
      break;
 8003c50:	f000 bc1c 	b.w	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003c54:	2b80      	cmp	r3, #128	; 0x80
 8003c56:	f000 832d 	beq.w	80042b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8003c5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c5e:	f000 834f 	beq.w	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
      break;
 8003c62:	f000 bc13 	b.w	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003c66:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c6a:	f000 829b 	beq.w	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 8003c6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c72:	d813      	bhi.n	8003c9c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8003c74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c78:	d025      	beq.n	8003cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8003c7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c7e:	d805      	bhi.n	8003c8c <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8003c80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c84:	f000 83a4 	beq.w	80043d0 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
      break;
 8003c88:	f000 bc00 	b.w	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003c8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c90:	d019      	beq.n	8003cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8003c92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c96:	f000 80c4 	beq.w	8003e22 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 8003c9a:	e3f7      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003c9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca0:	f000 82d1 	beq.w	8004246 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8003ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca8:	d804      	bhi.n	8003cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8003caa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cae:	f000 83cc 	beq.w	800444a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
      break;
 8003cb2:	e3eb      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003cb4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003cb8:	f000 80b3 	beq.w	8003e22 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8003cbc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003cc0:	f000 80af 	beq.w	8003e22 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 8003cc4:	e3e2      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ccc:	d10c      	bne.n	8003ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003cce:	4b37      	ldr	r3, [pc, #220]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cd4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003cd8:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003ce0:	d10e      	bne.n	8003d00 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003ce2:	4b37      	ldr	r3, [pc, #220]	; (8003dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8003ce4:	61fb      	str	r3, [r7, #28]
 8003ce6:	e00b      	b.n	8003d00 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8003ce8:	4b30      	ldr	r3, [pc, #192]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cee:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8003cf2:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003cfa:	d101      	bne.n	8003d00 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8003cfc:	4b30      	ldr	r3, [pc, #192]	; (8003dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8003cfe:	61fb      	str	r3, [r7, #28]
      if(frequency == 0U)
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f040 83bf 	bne.w	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
        if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d0e:	d003      	beq.n	8003d18 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d16:	d122      	bne.n	8003d5e <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 8003d18:	4b24      	ldr	r3, [pc, #144]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d07d      	beq.n	8003e20 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003d24:	4b21      	ldr	r3, [pc, #132]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	0a1b      	lsrs	r3, r3, #8
 8003d2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d2e:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10a      	bne.n	8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x290>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != RESET)
 8003d36:	4b1d      	ldr	r3, [pc, #116]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d002      	beq.n	8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
                pllp = 17U;
 8003d42:	2311      	movs	r3, #17
 8003d44:	613b      	str	r3, [r7, #16]
 8003d46:	e001      	b.n	8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0x290>
                pllp = 7U;
 8003d48:	2307      	movs	r3, #7
 8003d4a:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	fb02 f203 	mul.w	r2, r2, r3
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d5a:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 8003d5c:	e060      	b.n	8003e20 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
        else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d12f      	bne.n	8003dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != RESET)
 8003d64:	4b11      	ldr	r3, [pc, #68]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 838a 	beq.w	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003d72:	4b0e      	ldr	r3, [pc, #56]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	0a1b      	lsrs	r3, r3, #8
 8003d78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d7c:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d10a      	bne.n	8003d9a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
              if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != RESET)
 8003d84:	4b09      	ldr	r3, [pc, #36]	; (8003dac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d002      	beq.n	8003d96 <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
                pllp = 17U;
 8003d90:	2311      	movs	r3, #17
 8003d92:	613b      	str	r3, [r7, #16]
 8003d94:	e001      	b.n	8003d9a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
                pllp = 7U;
 8003d96:	2307      	movs	r3, #7
 8003d98:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	68fa      	ldr	r2, [r7, #12]
 8003d9e:	fb02 f203 	mul.w	r2, r2, r3
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da8:	61fb      	str	r3, [r7, #28]
      break;
 8003daa:	e36c      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 8003dac:	40021000 	.word	0x40021000
 8003db0:	0003d090 	.word	0x0003d090
 8003db4:	080052f8 	.word	0x080052f8
 8003db8:	00f42400 	.word	0x00f42400
 8003dbc:	007a1200 	.word	0x007a1200
 8003dc0:	001fff68 	.word	0x001fff68
        else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dca:	d003      	beq.n	8003dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003dd2:	d122      	bne.n	8003e1a <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8003dd4:	4ba7      	ldr	r3, [pc, #668]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003dd6:	695b      	ldr	r3, [r3, #20]
 8003dd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d01f      	beq.n	8003e20 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8003de0:	4ba4      	ldr	r3, [pc, #656]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003de2:	695b      	ldr	r3, [r3, #20]
 8003de4:	0a1b      	lsrs	r3, r3, #8
 8003de6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003dea:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10a      	bne.n	8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
              if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != RESET)
 8003df2:	4ba0      	ldr	r3, [pc, #640]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d002      	beq.n	8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
                pllp = 17U;
 8003dfe:	2311      	movs	r3, #17
 8003e00:	613b      	str	r3, [r7, #16]
 8003e02:	e001      	b.n	8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
                pllp = 7U;
 8003e04:	2307      	movs	r3, #7
 8003e06:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	fb02 f203 	mul.w	r2, r2, r3
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e16:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8003e18:	e002      	b.n	8003e20 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
          frequency = 0U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	61fb      	str	r3, [r7, #28]
      break;
 8003e1e:	e332      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 8003e20:	e331      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
      srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003e22:	4b94      	ldr	r3, [pc, #592]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e28:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003e2c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_CCIPR_CLK48SEL)   /* MSI ? */
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003e34:	d11f      	bne.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003e36:	4b8f      	ldr	r3, [pc, #572]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d116      	bne.n	8003e70 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003e42:	4b8c      	ldr	r3, [pc, #560]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0308 	and.w	r3, r3, #8
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d005      	beq.n	8003e5a <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8003e4e:	4b89      	ldr	r3, [pc, #548]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	091b      	lsrs	r3, r3, #4
 8003e54:	f003 030f 	and.w	r3, r3, #15
 8003e58:	e005      	b.n	8003e66 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8003e5a:	4b86      	ldr	r3, [pc, #536]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003e5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e60:	0a1b      	lsrs	r3, r3, #8
 8003e62:	f003 030f 	and.w	r3, r3, #15
 8003e66:	4a84      	ldr	r2, [pc, #528]	; (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>)
 8003e68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e6c:	61fb      	str	r3, [r7, #28]
      break;
 8003e6e:	e30d      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = 0U;
 8003e70:	2300      	movs	r3, #0
 8003e72:	61fb      	str	r3, [r7, #28]
      break;
 8003e74:	e30a      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_1)  /* PLL ? */
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e7c:	d125      	bne.n	8003eca <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003e7e:	4b7d      	ldr	r3, [pc, #500]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e86:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e8a:	d11b      	bne.n	8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 8003e8c:	4b79      	ldr	r3, [pc, #484]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e98:	d114      	bne.n	8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003e9a:	4b76      	ldr	r3, [pc, #472]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003e9c:	68db      	ldr	r3, [r3, #12]
 8003e9e:	0a1b      	lsrs	r3, r3, #8
 8003ea0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ea4:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	68fa      	ldr	r2, [r7, #12]
 8003eaa:	fb02 f203 	mul.w	r2, r2, r3
 8003eae:	4b71      	ldr	r3, [pc, #452]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	0d5b      	lsrs	r3, r3, #21
 8003eb4:	f003 0303 	and.w	r3, r3, #3
 8003eb8:	3301      	adds	r3, #1
 8003eba:	005b      	lsls	r3, r3, #1
 8003ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec0:	61fb      	str	r3, [r7, #28]
 8003ec2:	e02f      	b.n	8003f24 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	61fb      	str	r3, [r7, #28]
      break;
 8003ec8:	e2e0      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_0)  /* PLLSAI1 ? */
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ed0:	d125      	bne.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x462>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003ed2:	4b68      	ldr	r3, [pc, #416]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003eda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ede:	d11b      	bne.n	8003f18 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
 8003ee0:	4b64      	ldr	r3, [pc, #400]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ee8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003eec:	d114      	bne.n	8003f18 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003eee:	4b61      	ldr	r3, [pc, #388]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	0a1b      	lsrs	r3, r3, #8
 8003ef4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ef8:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U);
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	fb02 f203 	mul.w	r2, r2, r3
 8003f02:	4b5c      	ldr	r3, [pc, #368]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	0d5b      	lsrs	r3, r3, #21
 8003f08:	f003 0303 	and.w	r3, r3, #3
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	005b      	lsls	r3, r3, #1
 8003f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f14:	61fb      	str	r3, [r7, #28]
 8003f16:	e005      	b.n	8003f24 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	61fb      	str	r3, [r7, #28]
      break;
 8003f1c:	e2b6      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	61fb      	str	r3, [r7, #28]
      break;
 8003f22:	e2b3      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8003f24:	e2b2      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003f26:	4b53      	ldr	r3, [pc, #332]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f2c:	f003 0303 	and.w	r3, r3, #3
 8003f30:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d103      	bne.n	8003f40 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        frequency = HAL_RCC_GetPCLK2Freq();
 8003f38:	f7ff fa66 	bl	8003408 <HAL_RCC_GetPCLK2Freq>
 8003f3c:	61f8      	str	r0, [r7, #28]
      break;
 8003f3e:	e2a5      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d103      	bne.n	8003f4e <HAL_RCCEx_GetPeriphCLKFreq+0x492>
        frequency = HAL_RCC_GetSysClockFreq();
 8003f46:	f7ff f98f 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8003f4a:	61f8      	str	r0, [r7, #28]
      break;
 8003f4c:	e29e      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8003f4e:	69bb      	ldr	r3, [r7, #24]
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d109      	bne.n	8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
 8003f54:	4b47      	ldr	r3, [pc, #284]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f60:	d102      	bne.n	8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        frequency = HSI_VALUE;
 8003f62:	4b46      	ldr	r3, [pc, #280]	; (800407c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8003f64:	61fb      	str	r3, [r7, #28]
 8003f66:	e010      	b.n	8003f8a <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
      else if((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	2b03      	cmp	r3, #3
 8003f6c:	d10a      	bne.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
 8003f6e:	4b41      	ldr	r3, [pc, #260]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f74:	f003 0302 	and.w	r3, r3, #2
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d103      	bne.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
        frequency = LSE_VALUE;
 8003f7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f80:	61fb      	str	r3, [r7, #28]
 8003f82:	e002      	b.n	8003f8a <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
        frequency = 0U;
 8003f84:	2300      	movs	r3, #0
 8003f86:	61fb      	str	r3, [r7, #28]
      break;
 8003f88:	e280      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8003f8a:	e27f      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003f8c:	4b39      	ldr	r3, [pc, #228]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f92:	f003 030c 	and.w	r3, r3, #12
 8003f96:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d103      	bne.n	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003f9e:	f7ff fa1f 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 8003fa2:	61f8      	str	r0, [r7, #28]
      break;
 8003fa4:	e272      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	2b04      	cmp	r3, #4
 8003faa:	d103      	bne.n	8003fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>
        frequency = HAL_RCC_GetSysClockFreq();
 8003fac:	f7ff f95c 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8003fb0:	61f8      	str	r0, [r7, #28]
      break;
 8003fb2:	e26b      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8003fb4:	69bb      	ldr	r3, [r7, #24]
 8003fb6:	2b08      	cmp	r3, #8
 8003fb8:	d109      	bne.n	8003fce <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 8003fba:	4b2e      	ldr	r3, [pc, #184]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fc6:	d102      	bne.n	8003fce <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        frequency = HSI_VALUE;
 8003fc8:	4b2c      	ldr	r3, [pc, #176]	; (800407c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8003fca:	61fb      	str	r3, [r7, #28]
 8003fcc:	e010      	b.n	8003ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
      else if((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	2b0c      	cmp	r3, #12
 8003fd2:	d10a      	bne.n	8003fea <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8003fd4:	4b27      	ldr	r3, [pc, #156]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d103      	bne.n	8003fea <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
        frequency = LSE_VALUE;
 8003fe2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fe6:	61fb      	str	r3, [r7, #28]
 8003fe8:	e002      	b.n	8003ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
        frequency = 0U;
 8003fea:	2300      	movs	r3, #0
 8003fec:	61fb      	str	r3, [r7, #28]
      break;
 8003fee:	e24d      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8003ff0:	e24c      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003ff2:	4b20      	ldr	r3, [pc, #128]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8003ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ff8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003ffc:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d103      	bne.n	800400c <HAL_RCCEx_GetPeriphCLKFreq+0x550>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004004:	f7ff f9ec 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 8004008:	61f8      	str	r0, [r7, #28]
      break;
 800400a:	e23f      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	2b10      	cmp	r3, #16
 8004010:	d103      	bne.n	800401a <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
        frequency = HAL_RCC_GetSysClockFreq();
 8004012:	f7ff f929 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8004016:	61f8      	str	r0, [r7, #28]
      break;
 8004018:	e238      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	2b20      	cmp	r3, #32
 800401e:	d109      	bne.n	8004034 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004020:	4b14      	ldr	r3, [pc, #80]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004028:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800402c:	d102      	bne.n	8004034 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
        frequency = HSI_VALUE;
 800402e:	4b13      	ldr	r3, [pc, #76]	; (800407c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8004030:	61fb      	str	r3, [r7, #28]
 8004032:	e010      	b.n	8004056 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
      else if((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	2b30      	cmp	r3, #48	; 0x30
 8004038:	d10a      	bne.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
 800403a:	4b0e      	ldr	r3, [pc, #56]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800403c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004040:	f003 0302 	and.w	r3, r3, #2
 8004044:	2b02      	cmp	r3, #2
 8004046:	d103      	bne.n	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
        frequency = LSE_VALUE;
 8004048:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800404c:	61fb      	str	r3, [r7, #28]
 800404e:	e002      	b.n	8004056 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
        frequency = 0U;
 8004050:	2300      	movs	r3, #0
 8004052:	61fb      	str	r3, [r7, #28]
      break;
 8004054:	e21a      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8004056:	e219      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004058:	4b06      	ldr	r3, [pc, #24]	; (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800405a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800405e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004062:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d10a      	bne.n	8004080 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
        frequency = HAL_RCC_GetPCLK1Freq();
 800406a:	f7ff f9b9 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 800406e:	61f8      	str	r0, [r7, #28]
      break;
 8004070:	e20c      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8004072:	bf00      	nop
 8004074:	40021000 	.word	0x40021000
 8004078:	080052f8 	.word	0x080052f8
 800407c:	00f42400 	.word	0x00f42400
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	2b40      	cmp	r3, #64	; 0x40
 8004084:	d103      	bne.n	800408e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
        frequency = HAL_RCC_GetSysClockFreq();
 8004086:	f7ff f8ef 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 800408a:	61f8      	str	r0, [r7, #28]
      break;
 800408c:	e1fe      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	2b80      	cmp	r3, #128	; 0x80
 8004092:	d109      	bne.n	80040a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 8004094:	4ba5      	ldr	r3, [pc, #660]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800409c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040a0:	d102      	bne.n	80040a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
        frequency = HSI_VALUE;
 80040a2:	4ba3      	ldr	r3, [pc, #652]	; (8004330 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 80040a4:	61fb      	str	r3, [r7, #28]
 80040a6:	e010      	b.n	80040ca <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
      else if((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80040a8:	69bb      	ldr	r3, [r7, #24]
 80040aa:	2bc0      	cmp	r3, #192	; 0xc0
 80040ac:	d10a      	bne.n	80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
 80040ae:	4b9f      	ldr	r3, [pc, #636]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80040b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d103      	bne.n	80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
        frequency = LSE_VALUE;
 80040bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040c0:	61fb      	str	r3, [r7, #28]
 80040c2:	e002      	b.n	80040ca <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        frequency = 0U;
 80040c4:	2300      	movs	r3, #0
 80040c6:	61fb      	str	r3, [r7, #28]
      break;
 80040c8:	e1e0      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80040ca:	e1df      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80040cc:	4b97      	ldr	r3, [pc, #604]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80040ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040d6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d103      	bne.n	80040e6 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
        frequency = HAL_RCC_GetPCLK1Freq();
 80040de:	f7ff f97f 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 80040e2:	61f8      	str	r0, [r7, #28]
      break;
 80040e4:	e1d2      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040ec:	d103      	bne.n	80040f6 <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
        frequency = HAL_RCC_GetSysClockFreq();
 80040ee:	f7ff f8bb 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 80040f2:	61f8      	str	r0, [r7, #28]
      break;
 80040f4:	e1ca      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040fc:	d109      	bne.n	8004112 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
 80040fe:	4b8b      	ldr	r3, [pc, #556]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004106:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800410a:	d102      	bne.n	8004112 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
        frequency = HSI_VALUE;
 800410c:	4b88      	ldr	r3, [pc, #544]	; (8004330 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 800410e:	61fb      	str	r3, [r7, #28]
 8004110:	e011      	b.n	8004136 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
      else if((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004118:	d10a      	bne.n	8004130 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
 800411a:	4b84      	ldr	r3, [pc, #528]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800411c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	2b02      	cmp	r3, #2
 8004126:	d103      	bne.n	8004130 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        frequency = LSE_VALUE;
 8004128:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800412c:	61fb      	str	r3, [r7, #28]
 800412e:	e002      	b.n	8004136 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        frequency = 0U;
 8004130:	2300      	movs	r3, #0
 8004132:	61fb      	str	r3, [r7, #28]
      break;
 8004134:	e1aa      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8004136:	e1a9      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004138:	4b7c      	ldr	r3, [pc, #496]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800413a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800413e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004142:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d103      	bne.n	8004152 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
        frequency = HAL_RCC_GetPCLK1Freq();
 800414a:	f7ff f949 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 800414e:	61f8      	str	r0, [r7, #28]
      break;
 8004150:	e19c      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004158:	d103      	bne.n	8004162 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
        frequency = HAL_RCC_GetSysClockFreq();
 800415a:	f7ff f885 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 800415e:	61f8      	str	r0, [r7, #28]
      break;
 8004160:	e194      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004168:	d109      	bne.n	800417e <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
 800416a:	4b70      	ldr	r3, [pc, #448]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004172:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004176:	d102      	bne.n	800417e <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
        frequency = HSI_VALUE;
 8004178:	4b6d      	ldr	r3, [pc, #436]	; (8004330 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 800417a:	61fb      	str	r3, [r7, #28]
 800417c:	e011      	b.n	80041a2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
      else if((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004184:	d10a      	bne.n	800419c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8004186:	4b69      	ldr	r3, [pc, #420]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8004188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b02      	cmp	r3, #2
 8004192:	d103      	bne.n	800419c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
        frequency = LSE_VALUE;
 8004194:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004198:	61fb      	str	r3, [r7, #28]
 800419a:	e002      	b.n	80041a2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
        frequency = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	61fb      	str	r3, [r7, #28]
      break;
 80041a0:	e174      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80041a2:	e173      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80041a4:	4b61      	ldr	r3, [pc, #388]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80041a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80041ae:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 80041b0:	69bb      	ldr	r3, [r7, #24]
 80041b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80041b6:	d103      	bne.n	80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        frequency = HAL_RCC_GetSysClockFreq();
 80041b8:	f7ff f856 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 80041bc:	61f8      	str	r0, [r7, #28]
      break;
 80041be:	e164      	b.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI1)
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80041c6:	d11b      	bne.n	8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
        if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != RESET)
 80041c8:	4b58      	ldr	r3, [pc, #352]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f000 815a 	beq.w	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80041d6:	4b55      	ldr	r3, [pc, #340]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	0a1b      	lsrs	r3, r3, #8
 80041dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041e0:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U);
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	68fa      	ldr	r2, [r7, #12]
 80041e6:	fb02 f203 	mul.w	r2, r2, r3
 80041ea:	4b50      	ldr	r3, [pc, #320]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	0e5b      	lsrs	r3, r3, #25
 80041f0:	f003 0303 	and.w	r3, r3, #3
 80041f4:	3301      	adds	r3, #1
 80041f6:	005b      	lsls	r3, r3, #1
 80041f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041fc:	61fb      	str	r3, [r7, #28]
      break;
 80041fe:	e144      	b.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI2)
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004206:	d11b      	bne.n	8004240 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
        if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != RESET)
 8004208:	4b48      	ldr	r3, [pc, #288]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004210:	2b00      	cmp	r3, #0
 8004212:	f000 813a 	beq.w	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004216:	4b45      	ldr	r3, [pc, #276]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8004218:	695b      	ldr	r3, [r3, #20]
 800421a:	0a1b      	lsrs	r3, r3, #8
 800421c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004220:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U);
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	68fa      	ldr	r2, [r7, #12]
 8004226:	fb02 f203 	mul.w	r2, r2, r3
 800422a:	4b40      	ldr	r3, [pc, #256]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	0e5b      	lsrs	r3, r3, #25
 8004230:	f003 0303 	and.w	r3, r3, #3
 8004234:	3301      	adds	r3, #1
 8004236:	005b      	lsls	r3, r3, #1
 8004238:	fbb2 f3f3 	udiv	r3, r2, r3
 800423c:	61fb      	str	r3, [r7, #28]
      break;
 800423e:	e124      	b.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
        frequency = 0U;
 8004240:	2300      	movs	r3, #0
 8004242:	61fb      	str	r3, [r7, #28]
      break;
 8004244:	e121      	b.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8004246:	4b39      	ldr	r3, [pc, #228]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8004248:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800424c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004250:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d103      	bne.n	8004260 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
        frequency = HAL_RCC_GetPCLK2Freq();
 8004258:	f7ff f8d6 	bl	8003408 <HAL_RCC_GetPCLK2Freq>
 800425c:	61f8      	str	r0, [r7, #28]
      break;
 800425e:	e115      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = HAL_RCC_GetSysClockFreq();
 8004260:	f7ff f802 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8004264:	61f8      	str	r0, [r7, #28]
      break;
 8004266:	e111      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004268:	4b30      	ldr	r3, [pc, #192]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800426a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800426e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004272:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d103      	bne.n	8004282 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
        frequency = HAL_RCC_GetPCLK1Freq();
 800427a:	f7ff f8b1 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 800427e:	61f8      	str	r0, [r7, #28]
      break;
 8004280:	e104      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8004282:	69bb      	ldr	r3, [r7, #24]
 8004284:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004288:	d103      	bne.n	8004292 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
        frequency = HAL_RCC_GetSysClockFreq();
 800428a:	f7fe ffed 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 800428e:	61f8      	str	r0, [r7, #28]
      break;
 8004290:	e0fc      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004298:	d109      	bne.n	80042ae <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800429a:	4b24      	ldr	r3, [pc, #144]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042a6:	d102      	bne.n	80042ae <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
        frequency = HSI_VALUE;
 80042a8:	4b21      	ldr	r3, [pc, #132]	; (8004330 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 80042aa:	61fb      	str	r3, [r7, #28]
      break;
 80042ac:	e0ee      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 80042ae:	2300      	movs	r3, #0
 80042b0:	61fb      	str	r3, [r7, #28]
      break;
 80042b2:	e0eb      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80042b4:	4b1d      	ldr	r3, [pc, #116]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80042b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80042be:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80042c0:	69bb      	ldr	r3, [r7, #24]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d103      	bne.n	80042ce <HAL_RCCEx_GetPeriphCLKFreq+0x812>
        frequency = HAL_RCC_GetPCLK1Freq();
 80042c6:	f7ff f88b 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 80042ca:	61f8      	str	r0, [r7, #28]
      break;
 80042cc:	e0de      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042d4:	d103      	bne.n	80042de <HAL_RCCEx_GetPeriphCLKFreq+0x822>
        frequency = HAL_RCC_GetSysClockFreq();
 80042d6:	f7fe ffc7 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 80042da:	61f8      	str	r0, [r7, #28]
      break;
 80042dc:	e0d6      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042e4:	d109      	bne.n	80042fa <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 80042e6:	4b11      	ldr	r3, [pc, #68]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042f2:	d102      	bne.n	80042fa <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
        frequency = HSI_VALUE;
 80042f4:	4b0e      	ldr	r3, [pc, #56]	; (8004330 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 80042f6:	61fb      	str	r3, [r7, #28]
      break;
 80042f8:	e0c8      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61fb      	str	r3, [r7, #28]
      break;
 80042fe:	e0c5      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004300:	4b0a      	ldr	r3, [pc, #40]	; (800432c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8004302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004306:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800430a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d103      	bne.n	800431a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004312:	f7ff f865 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 8004316:	61f8      	str	r0, [r7, #28]
      break;
 8004318:	e0b8      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004320:	d108      	bne.n	8004334 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
        frequency = HAL_RCC_GetSysClockFreq();
 8004322:	f7fe ffa1 	bl	8003268 <HAL_RCC_GetSysClockFreq>
 8004326:	61f8      	str	r0, [r7, #28]
      break;
 8004328:	e0b0      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800432a:	bf00      	nop
 800432c:	40021000 	.word	0x40021000
 8004330:	00f42400 	.word	0x00f42400
      else if((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800433a:	d109      	bne.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800433c:	4b56      	ldr	r3, [pc, #344]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004344:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004348:	d102      	bne.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
        frequency = HSI_VALUE;
 800434a:	4b54      	ldr	r3, [pc, #336]	; (800449c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 800434c:	61fb      	str	r3, [r7, #28]
      break;
 800434e:	e09d      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8004350:	2300      	movs	r3, #0
 8004352:	61fb      	str	r3, [r7, #28]
      break;
 8004354:	e09a      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004356:	4b50      	ldr	r3, [pc, #320]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8004358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800435c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004360:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d103      	bne.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004368:	f7ff f83a 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 800436c:	61f8      	str	r0, [r7, #28]
      break;
 800436e:	e08d      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004376:	d10a      	bne.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 8004378:	4b47      	ldr	r3, [pc, #284]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800437a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	2b02      	cmp	r3, #2
 8004384:	d103      	bne.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
        frequency = LSI_VALUE;
 8004386:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800438a:	61fb      	str	r3, [r7, #28]
 800438c:	e01f      	b.n	80043ce <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004394:	d109      	bne.n	80043aa <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
 8004396:	4b40      	ldr	r3, [pc, #256]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800439e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043a2:	d102      	bne.n	80043aa <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
        frequency = HSI_VALUE;
 80043a4:	4b3d      	ldr	r3, [pc, #244]	; (800449c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 80043a6:	61fb      	str	r3, [r7, #28]
 80043a8:	e011      	b.n	80043ce <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if ((srcclk == RCC_LPTIM1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80043b0:	d10a      	bne.n	80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
 80043b2:	4b39      	ldr	r3, [pc, #228]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80043b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043b8:	f003 0302 	and.w	r3, r3, #2
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d103      	bne.n	80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
        frequency = LSE_VALUE;
 80043c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043c4:	61fb      	str	r3, [r7, #28]
 80043c6:	e002      	b.n	80043ce <HAL_RCCEx_GetPeriphCLKFreq+0x912>
        frequency = 0U;
 80043c8:	2300      	movs	r3, #0
 80043ca:	61fb      	str	r3, [r7, #28]
      break;
 80043cc:	e05e      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80043ce:	e05d      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80043d0:	4b31      	ldr	r3, [pc, #196]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80043d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043d6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80043da:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d103      	bne.n	80043ea <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
        frequency = HAL_RCC_GetPCLK1Freq();
 80043e2:	f7fe fffd 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 80043e6:	61f8      	str	r0, [r7, #28]
      break;
 80043e8:	e050      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043f0:	d10a      	bne.n	8004408 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 80043f2:	4b29      	ldr	r3, [pc, #164]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80043f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043f8:	f003 0302 	and.w	r3, r3, #2
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	d103      	bne.n	8004408 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
        frequency = LSI_VALUE;
 8004400:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004404:	61fb      	str	r3, [r7, #28]
 8004406:	e01f      	b.n	8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800440e:	d109      	bne.n	8004424 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
 8004410:	4b21      	ldr	r3, [pc, #132]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004418:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800441c:	d102      	bne.n	8004424 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
        frequency = HSI_VALUE;
 800441e:	4b1f      	ldr	r3, [pc, #124]	; (800449c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 8004420:	61fb      	str	r3, [r7, #28]
 8004422:	e011      	b.n	8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if ((srcclk == RCC_LPTIM2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800442a:	d10a      	bne.n	8004442 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 800442c:	4b1a      	ldr	r3, [pc, #104]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800442e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004432:	f003 0302 	and.w	r3, r3, #2
 8004436:	2b02      	cmp	r3, #2
 8004438:	d103      	bne.n	8004442 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
        frequency = LSE_VALUE;
 800443a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800443e:	61fb      	str	r3, [r7, #28]
 8004440:	e002      	b.n	8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
        frequency = 0U;
 8004442:	2300      	movs	r3, #0
 8004444:	61fb      	str	r3, [r7, #28]
      break;
 8004446:	e021      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8004448:	e020      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800444a:	4b13      	ldr	r3, [pc, #76]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800444c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004450:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004454:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SWPMI1CLKSOURCE_PCLK1)
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d103      	bne.n	8004464 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>
        frequency = HAL_RCC_GetPCLK1Freq();
 800445c:	f7fe ffc0 	bl	80033e0 <HAL_RCC_GetPCLK1Freq>
 8004460:	61f8      	str	r0, [r7, #28]
      break;
 8004462:	e013      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_SWPMI1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800446a:	d109      	bne.n	8004480 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 800446c:	4b0a      	ldr	r3, [pc, #40]	; (8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004474:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004478:	d102      	bne.n	8004480 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
        frequency = HSI_VALUE;
 800447a:	4b08      	ldr	r3, [pc, #32]	; (800449c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 800447c:	61fb      	str	r3, [r7, #28]
      break;
 800447e:	e005      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8004480:	2300      	movs	r3, #0
 8004482:	61fb      	str	r3, [r7, #28]
      break;
 8004484:	e002      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 8004486:	bf00      	nop
 8004488:	e000      	b.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 800448a:	bf00      	nop
    }
  }

  return(frequency);
 800448c:	69fb      	ldr	r3, [r7, #28]
}
 800448e:	4618      	mov	r0, r3
 8004490:	3720      	adds	r7, #32
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	40021000 	.word	0x40021000
 800449c:	00f42400 	.word	0x00f42400

080044a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80044aa:	2300      	movs	r3, #0
 80044ac:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80044ae:	2300      	movs	r3, #0
 80044b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044b2:	4b73      	ldr	r3, [pc, #460]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	f003 0303 	and.w	r3, r3, #3
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d018      	beq.n	80044f0 <RCCEx_PLLSAI1_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80044be:	4b70      	ldr	r3, [pc, #448]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	f003 0203 	and.w	r2, r3, #3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d10d      	bne.n	80044ea <RCCEx_PLLSAI1_Config+0x4a>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
       ||
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d009      	beq.n	80044ea <RCCEx_PLLSAI1_Config+0x4a>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80044d6:	4b6a      	ldr	r3, [pc, #424]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	091b      	lsrs	r3, r3, #4
 80044dc:	f003 0307 	and.w	r3, r3, #7
 80044e0:	1c5a      	adds	r2, r3, #1
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	685b      	ldr	r3, [r3, #4]
       ||
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d044      	beq.n	8004574 <RCCEx_PLLSAI1_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	73fb      	strb	r3, [r7, #15]
 80044ee:	e041      	b.n	8004574 <RCCEx_PLLSAI1_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d00c      	beq.n	8004512 <RCCEx_PLLSAI1_Config+0x72>
 80044f8:	2b03      	cmp	r3, #3
 80044fa:	d013      	beq.n	8004524 <RCCEx_PLLSAI1_Config+0x84>
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d120      	bne.n	8004542 <RCCEx_PLLSAI1_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004500:	4b5f      	ldr	r3, [pc, #380]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0302 	and.w	r3, r3, #2
 8004508:	2b00      	cmp	r3, #0
 800450a:	d11d      	bne.n	8004548 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004510:	e01a      	b.n	8004548 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004512:	4b5b      	ldr	r3, [pc, #364]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800451a:	2b00      	cmp	r3, #0
 800451c:	d116      	bne.n	800454c <RCCEx_PLLSAI1_Config+0xac>
      {
        status = HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004522:	e013      	b.n	800454c <RCCEx_PLLSAI1_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004524:	4b56      	ldr	r3, [pc, #344]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d10f      	bne.n	8004550 <RCCEx_PLLSAI1_Config+0xb0>
 8004530:	4b53      	ldr	r3, [pc, #332]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d109      	bne.n	8004550 <RCCEx_PLLSAI1_Config+0xb0>
      {
        status = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004540:	e006      	b.n	8004550 <RCCEx_PLLSAI1_Config+0xb0>
    default:
      status = HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	73fb      	strb	r3, [r7, #15]
      break;
 8004546:	e004      	b.n	8004552 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8004548:	bf00      	nop
 800454a:	e002      	b.n	8004552 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 800454c:	bf00      	nop
 800454e:	e000      	b.n	8004552 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8004550:	bf00      	nop
    }

    if(status == HAL_OK)
 8004552:	7bfb      	ldrb	r3, [r7, #15]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d10d      	bne.n	8004574 <RCCEx_PLLSAI1_Config+0xd4>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004558:	4849      	ldr	r0, [pc, #292]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800455a:	4b49      	ldr	r3, [pc, #292]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6819      	ldr	r1, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	3b01      	subs	r3, #1
 800456c:	011b      	lsls	r3, r3, #4
 800456e:	430b      	orrs	r3, r1
 8004570:	4313      	orrs	r3, r2
 8004572:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004574:	7bfb      	ldrb	r3, [r7, #15]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d17d      	bne.n	8004676 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800457a:	4a41      	ldr	r2, [pc, #260]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800457c:	4b40      	ldr	r3, [pc, #256]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004584:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004586:	f7fc fdb1 	bl	80010ec <HAL_GetTick>
 800458a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 800458c:	e009      	b.n	80045a2 <RCCEx_PLLSAI1_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800458e:	f7fc fdad 	bl	80010ec <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d902      	bls.n	80045a2 <RCCEx_PLLSAI1_Config+0x102>
      {
        status = HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	73fb      	strb	r3, [r7, #15]
        break;
 80045a0:	e005      	b.n	80045ae <RCCEx_PLLSAI1_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 80045a2:	4b37      	ldr	r3, [pc, #220]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1ef      	bne.n	800458e <RCCEx_PLLSAI1_Config+0xee>
      }
    }

    if(status == HAL_OK)
 80045ae:	7bfb      	ldrb	r3, [r7, #15]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d160      	bne.n	8004676 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d111      	bne.n	80045de <RCCEx_PLLSAI1_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045ba:	4831      	ldr	r0, [pc, #196]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80045bc:	4b30      	ldr	r3, [pc, #192]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80045be:	691b      	ldr	r3, [r3, #16]
 80045c0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80045c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	6892      	ldr	r2, [r2, #8]
 80045cc:	0211      	lsls	r1, r2, #8
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	68d2      	ldr	r2, [r2, #12]
 80045d2:	0912      	lsrs	r2, r2, #4
 80045d4:	0452      	lsls	r2, r2, #17
 80045d6:	430a      	orrs	r2, r1
 80045d8:	4313      	orrs	r3, r2
 80045da:	6103      	str	r3, [r0, #16]
 80045dc:	e027      	b.n	800462e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d112      	bne.n	800460a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045e4:	4826      	ldr	r0, [pc, #152]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80045e6:	4b26      	ldr	r3, [pc, #152]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80045ee:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	6892      	ldr	r2, [r2, #8]
 80045f6:	0211      	lsls	r1, r2, #8
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	6912      	ldr	r2, [r2, #16]
 80045fc:	0852      	lsrs	r2, r2, #1
 80045fe:	3a01      	subs	r2, #1
 8004600:	0552      	lsls	r2, r2, #21
 8004602:	430a      	orrs	r2, r1
 8004604:	4313      	orrs	r3, r2
 8004606:	6103      	str	r3, [r0, #16]
 8004608:	e011      	b.n	800462e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800460a:	481d      	ldr	r0, [pc, #116]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800460c:	4b1c      	ldr	r3, [pc, #112]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800460e:	691b      	ldr	r3, [r3, #16]
 8004610:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004614:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	6892      	ldr	r2, [r2, #8]
 800461c:	0211      	lsls	r1, r2, #8
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	6952      	ldr	r2, [r2, #20]
 8004622:	0852      	lsrs	r2, r2, #1
 8004624:	3a01      	subs	r2, #1
 8004626:	0652      	lsls	r2, r2, #25
 8004628:	430a      	orrs	r2, r1
 800462a:	4313      	orrs	r3, r2
 800462c:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800462e:	4a14      	ldr	r2, [pc, #80]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004630:	4b13      	ldr	r3, [pc, #76]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004638:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800463a:	f7fc fd57 	bl	80010ec <HAL_GetTick>
 800463e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8004640:	e009      	b.n	8004656 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004642:	f7fc fd53 	bl	80010ec <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	2b02      	cmp	r3, #2
 800464e:	d902      	bls.n	8004656 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	73fb      	strb	r3, [r7, #15]
          break;
 8004654:	e005      	b.n	8004662 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8004656:	4b0a      	ldr	r3, [pc, #40]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d0ef      	beq.n	8004642 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004662:	7bfb      	ldrb	r3, [r7, #15]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d106      	bne.n	8004676 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004668:	4905      	ldr	r1, [pc, #20]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800466a:	4b05      	ldr	r3, [pc, #20]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e0>)
 800466c:	691a      	ldr	r2, [r3, #16]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	699b      	ldr	r3, [r3, #24]
 8004672:	4313      	orrs	r3, r2
 8004674:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004676:	7bfb      	ldrb	r3, [r7, #15]
}
 8004678:	4618      	mov	r0, r3
 800467a:	3710      	adds	r7, #16
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	40021000 	.word	0x40021000

08004684 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800468e:	2300      	movs	r3, #0
 8004690:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004692:	2300      	movs	r3, #0
 8004694:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004696:	4b68      	ldr	r3, [pc, #416]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	f003 0303 	and.w	r3, r3, #3
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d018      	beq.n	80046d4 <RCCEx_PLLSAI2_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80046a2:	4b65      	ldr	r3, [pc, #404]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	f003 0203 	and.w	r2, r3, #3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d10d      	bne.n	80046ce <RCCEx_PLLSAI2_Config+0x4a>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
       ||
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d009      	beq.n	80046ce <RCCEx_PLLSAI2_Config+0x4a>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80046ba:	4b5f      	ldr	r3, [pc, #380]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	091b      	lsrs	r3, r3, #4
 80046c0:	f003 0307 	and.w	r3, r3, #7
 80046c4:	1c5a      	adds	r2, r3, #1
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
       ||
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d044      	beq.n	8004758 <RCCEx_PLLSAI2_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	73fb      	strb	r3, [r7, #15]
 80046d2:	e041      	b.n	8004758 <RCCEx_PLLSAI2_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d00c      	beq.n	80046f6 <RCCEx_PLLSAI2_Config+0x72>
 80046dc:	2b03      	cmp	r3, #3
 80046de:	d013      	beq.n	8004708 <RCCEx_PLLSAI2_Config+0x84>
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d120      	bne.n	8004726 <RCCEx_PLLSAI2_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046e4:	4b54      	ldr	r3, [pc, #336]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d11d      	bne.n	800472c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046f4:	e01a      	b.n	800472c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046f6:	4b50      	ldr	r3, [pc, #320]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d116      	bne.n	8004730 <RCCEx_PLLSAI2_Config+0xac>
      {
        status = HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004706:	e013      	b.n	8004730 <RCCEx_PLLSAI2_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004708:	4b4b      	ldr	r3, [pc, #300]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d10f      	bne.n	8004734 <RCCEx_PLLSAI2_Config+0xb0>
 8004714:	4b48      	ldr	r3, [pc, #288]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d109      	bne.n	8004734 <RCCEx_PLLSAI2_Config+0xb0>
      {
        status = HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004724:	e006      	b.n	8004734 <RCCEx_PLLSAI2_Config+0xb0>
    default:
      status = HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	73fb      	strb	r3, [r7, #15]
      break;
 800472a:	e004      	b.n	8004736 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 800472c:	bf00      	nop
 800472e:	e002      	b.n	8004736 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8004730:	bf00      	nop
 8004732:	e000      	b.n	8004736 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8004734:	bf00      	nop
    }

    if(status == HAL_OK)
 8004736:	7bfb      	ldrb	r3, [r7, #15]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d10d      	bne.n	8004758 <RCCEx_PLLSAI2_Config+0xd4>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800473c:	483e      	ldr	r0, [pc, #248]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 800473e:	4b3e      	ldr	r3, [pc, #248]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6819      	ldr	r1, [r3, #0]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	3b01      	subs	r3, #1
 8004750:	011b      	lsls	r3, r3, #4
 8004752:	430b      	orrs	r3, r1
 8004754:	4313      	orrs	r3, r2
 8004756:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004758:	7bfb      	ldrb	r3, [r7, #15]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d167      	bne.n	800482e <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800475e:	4a36      	ldr	r2, [pc, #216]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004760:	4b35      	ldr	r3, [pc, #212]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004768:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800476a:	f7fc fcbf 	bl	80010ec <HAL_GetTick>
 800476e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8004770:	e009      	b.n	8004786 <RCCEx_PLLSAI2_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004772:	f7fc fcbb 	bl	80010ec <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d902      	bls.n	8004786 <RCCEx_PLLSAI2_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	73fb      	strb	r3, [r7, #15]
        break;
 8004784:	e005      	b.n	8004792 <RCCEx_PLLSAI2_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8004786:	4b2c      	ldr	r3, [pc, #176]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d1ef      	bne.n	8004772 <RCCEx_PLLSAI2_Config+0xee>
      }
    }

    if(status == HAL_OK)
 8004792:	7bfb      	ldrb	r3, [r7, #15]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d14a      	bne.n	800482e <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d111      	bne.n	80047c2 <RCCEx_PLLSAI2_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800479e:	4826      	ldr	r0, [pc, #152]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 80047a0:	4b25      	ldr	r3, [pc, #148]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 80047a2:	695b      	ldr	r3, [r3, #20]
 80047a4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80047a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	6892      	ldr	r2, [r2, #8]
 80047b0:	0211      	lsls	r1, r2, #8
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	68d2      	ldr	r2, [r2, #12]
 80047b6:	0912      	lsrs	r2, r2, #4
 80047b8:	0452      	lsls	r2, r2, #17
 80047ba:	430a      	orrs	r2, r1
 80047bc:	4313      	orrs	r3, r2
 80047be:	6143      	str	r3, [r0, #20]
 80047c0:	e011      	b.n	80047e6 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047c2:	481d      	ldr	r0, [pc, #116]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 80047c4:	4b1c      	ldr	r3, [pc, #112]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80047cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	6892      	ldr	r2, [r2, #8]
 80047d4:	0211      	lsls	r1, r2, #8
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	6912      	ldr	r2, [r2, #16]
 80047da:	0852      	lsrs	r2, r2, #1
 80047dc:	3a01      	subs	r2, #1
 80047de:	0652      	lsls	r2, r2, #25
 80047e0:	430a      	orrs	r2, r1
 80047e2:	4313      	orrs	r3, r2
 80047e4:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80047e6:	4a14      	ldr	r2, [pc, #80]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 80047e8:	4b13      	ldr	r3, [pc, #76]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047f0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047f2:	f7fc fc7b 	bl	80010ec <HAL_GetTick>
 80047f6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 80047f8:	e009      	b.n	800480e <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80047fa:	f7fc fc77 	bl	80010ec <HAL_GetTick>
 80047fe:	4602      	mov	r2, r0
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	2b02      	cmp	r3, #2
 8004806:	d902      	bls.n	800480e <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	73fb      	strb	r3, [r7, #15]
          break;
 800480c:	e005      	b.n	800481a <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 800480e:	4b0a      	ldr	r3, [pc, #40]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d0ef      	beq.n	80047fa <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800481a:	7bfb      	ldrb	r3, [r7, #15]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d106      	bne.n	800482e <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004820:	4905      	ldr	r1, [pc, #20]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004822:	4b05      	ldr	r3, [pc, #20]	; (8004838 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004824:	695a      	ldr	r2, [r3, #20]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	4313      	orrs	r3, r2
 800482c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800482e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004830:	4618      	mov	r0, r3
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	40021000 	.word	0x40021000

0800483c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b088      	sub	sp, #32
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8004844:	2300      	movs	r3, #0
 8004846:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits  = 0;
 8004848:	2300      	movs	r3, #0
 800484a:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800484c:	2300      	movs	r3, #0
 800484e:	617b      	str	r3, [r7, #20]
  
  /* Check the SAI handle allocation */
  if(hsai == NULL)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d101      	bne.n	800485a <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e14a      	b.n	8004af0 <HAL_SAI_Init+0x2b4>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->State == HAL_SAI_STATE_RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d106      	bne.n	8004874 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f000 fba8 	bl	8004fc4 <HAL_SAI_MspInit>
  }
  
  hsai->State = HAL_SAI_STATE_BUSY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 f94d 	bl	8004b1c <SAI_Disable>
  
  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch(hsai->Init.SynchroExt)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d007      	beq.n	800489a <HAL_SAI_Init+0x5e>
 800488a:	2b01      	cmp	r3, #1
 800488c:	d302      	bcc.n	8004894 <HAL_SAI_Init+0x58>
 800488e:	2b02      	cmp	r3, #2
 8004890:	d006      	beq.n	80048a0 <HAL_SAI_Init+0x64>
 8004892:	e008      	b.n	80048a6 <HAL_SAI_Init+0x6a>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004894:	2300      	movs	r3, #0
 8004896:	61fb      	str	r3, [r7, #28]
      break;
 8004898:	e005      	b.n	80048a6 <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800489a:	2310      	movs	r3, #16
 800489c:	61fb      	str	r3, [r7, #28]
      break;
 800489e:	e002      	b.n	80048a6 <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80048a0:	2320      	movs	r3, #32
 80048a2:	61fb      	str	r3, [r7, #28]
      break;
 80048a4:	bf00      	nop
  }
  
  switch(hsai->Init.Synchro)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	2b03      	cmp	r3, #3
 80048ac:	d81d      	bhi.n	80048ea <HAL_SAI_Init+0xae>
 80048ae:	a201      	add	r2, pc, #4	; (adr r2, 80048b4 <HAL_SAI_Init+0x78>)
 80048b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b4:	080048c5 	.word	0x080048c5
 80048b8:	080048cb 	.word	0x080048cb
 80048bc:	080048d3 	.word	0x080048d3
 80048c0:	080048db 	.word	0x080048db
  {
    case SAI_ASYNCHRONOUS :
      {
        syncen_bits = 0;
 80048c4:	2300      	movs	r3, #0
 80048c6:	617b      	str	r3, [r7, #20]
      }
      break;
 80048c8:	e00f      	b.n	80048ea <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS :
      {
        syncen_bits = SAI_xCR1_SYNCEN_0;
 80048ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80048ce:	617b      	str	r3, [r7, #20]
      }
      break;
 80048d0:	e00b      	b.n	80048ea <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 80048d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80048d6:	617b      	str	r3, [r7, #20]
      }
      break;
 80048d8:	e007      	b.n	80048ea <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 80048da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80048de:	617b      	str	r3, [r7, #20]
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	f043 0301 	orr.w	r3, r3, #1
 80048e6:	61fb      	str	r3, [r7, #28]
      }
      break;
 80048e8:	bf00      	nop
  
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  
  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a82      	ldr	r2, [pc, #520]	; (8004af8 <HAL_SAI_Init+0x2bc>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d004      	beq.n	80048fe <HAL_SAI_Init+0xc2>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a80      	ldr	r2, [pc, #512]	; (8004afc <HAL_SAI_Init+0x2c0>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d103      	bne.n	8004906 <HAL_SAI_Init+0xca>
  {
    SAI1->GCR = tmpregisterGCR;
 80048fe:	4a80      	ldr	r2, [pc, #512]	; (8004b00 <HAL_SAI_Init+0x2c4>)
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	6013      	str	r3, [r2, #0]
 8004904:	e002      	b.n	800490c <HAL_SAI_Init+0xd0>
  }
  else 
  {
    SAI2->GCR = tmpregisterGCR;
 8004906:	4a7f      	ldr	r2, [pc, #508]	; (8004b04 <HAL_SAI_Init+0x2c8>)
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	6013      	str	r3, [r2, #0]
  
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
       /* STM32L496xx || STM32L4A6xx || */
       /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	69db      	ldr	r3, [r3, #28]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d043      	beq.n	800499c <HAL_SAI_Init+0x160>
  {
    uint32_t freq = 0;
 8004914:	2300      	movs	r3, #0
 8004916:	613b      	str	r3, [r7, #16]
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    
    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a76      	ldr	r2, [pc, #472]	; (8004af8 <HAL_SAI_Init+0x2bc>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d004      	beq.n	800492c <HAL_SAI_Init+0xf0>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a75      	ldr	r2, [pc, #468]	; (8004afc <HAL_SAI_Init+0x2c0>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d104      	bne.n	8004936 <HAL_SAI_Init+0xfa>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800492c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004930:	f7ff f8c4 	bl	8003abc <HAL_RCCEx_GetPeriphCLKFreq>
 8004934:	6138      	str	r0, [r7, #16]
    }
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a73      	ldr	r2, [pc, #460]	; (8004b08 <HAL_SAI_Init+0x2cc>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d004      	beq.n	800494a <HAL_SAI_Init+0x10e>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a71      	ldr	r2, [pc, #452]	; (8004b0c <HAL_SAI_Init+0x2d0>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d104      	bne.n	8004954 <HAL_SAI_Init+0x118>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800494a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800494e:	f7ff f8b5 	bl	8003abc <HAL_RCCEx_GetPeriphCLKFreq>
 8004952:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	4613      	mov	r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	4413      	add	r3, r2
 800495c:	005b      	lsls	r3, r3, #1
 800495e:	461a      	mov	r2, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	69db      	ldr	r3, [r3, #28]
 8004964:	025b      	lsls	r3, r3, #9
 8004966:	fbb2 f3f3 	udiv	r3, r2, r3
 800496a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	4a68      	ldr	r2, [pc, #416]	; (8004b10 <HAL_SAI_Init+0x2d4>)
 8004970:	fba2 2303 	umull	r2, r3, r2, r3
 8004974:	08da      	lsrs	r2, r3, #3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	621a      	str	r2, [r3, #32]
    
    /* Round result to the nearest integer */
    if((tmpval % 10) > 8)
 800497a:	68f9      	ldr	r1, [r7, #12]
 800497c:	4b64      	ldr	r3, [pc, #400]	; (8004b10 <HAL_SAI_Init+0x2d4>)
 800497e:	fba3 2301 	umull	r2, r3, r3, r1
 8004982:	08da      	lsrs	r2, r3, #3
 8004984:	4613      	mov	r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	4413      	add	r3, r2
 800498a:	005b      	lsls	r3, r3, #1
 800498c:	1aca      	subs	r2, r1, r3
 800498e:	2a08      	cmp	r2, #8
 8004990:	d904      	bls.n	800499c <HAL_SAI_Init+0x160>
    {
      hsai->Init.Mckdiv+= 1;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	1c5a      	adds	r2, r3, #1
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  
  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d003      	beq.n	80049ac <HAL_SAI_Init+0x170>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	d109      	bne.n	80049c0 <HAL_SAI_Init+0x184>
  { /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d101      	bne.n	80049b8 <HAL_SAI_Init+0x17c>
 80049b4:	2300      	movs	r3, #0
 80049b6:	e001      	b.n	80049bc <HAL_SAI_Init+0x180>
 80049b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049bc:	61bb      	str	r3, [r7, #24]
 80049be:	e008      	b.n	80049d2 <HAL_SAI_Init+0x196>
  }
  else
  { /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d102      	bne.n	80049ce <HAL_SAI_Init+0x192>
 80049c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049cc:	e000      	b.n	80049d0 <HAL_SAI_Init+0x194>
 80049ce:	2300      	movs	r3, #0
 80049d0:	61bb      	str	r3, [r7, #24]
                        ckstr_bits | syncen_bits |                             \
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                        hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6819      	ldr	r1, [r3, #0]
 80049dc:	4b4d      	ldr	r3, [pc, #308]	; (8004b14 <HAL_SAI_Init+0x2d8>)
 80049de:	400b      	ands	r3, r1
 80049e0:	6013      	str	r3, [r2, #0]
                         SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN |\
                         SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                         SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);
  
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	6812      	ldr	r2, [r2, #0]
 80049ea:	6811      	ldr	r1, [r2, #0]
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	6850      	ldr	r0, [r2, #4]
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80049f4:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	6b52      	ldr	r2, [r2, #52]	; 0x34
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80049fa:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a00:	4310      	orrs	r0, r2
 8004a02:	69ba      	ldr	r2, [r7, #24]
 8004a04:	4310      	orrs	r0, r2
                        ckstr_bits | syncen_bits |                             \
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
                        ckstr_bits | syncen_bits |                             \
 8004a0e:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	6912      	ldr	r2, [r2, #16]
 8004a14:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	6952      	ldr	r2, [r2, #20]
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004a1a:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	6a12      	ldr	r2, [r2, #32]
 8004a20:	0512      	lsls	r2, r2, #20
 8004a22:	4302      	orrs	r2, r0
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004a24:	430a      	orrs	r2, r1
 8004a26:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* SAI CR2 Configuration */
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004a36:	f023 030f 	bic.w	r3, r3, #15
 8004a3a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	6812      	ldr	r2, [r2, #0]
 8004a44:	6851      	ldr	r1, [r2, #4]
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	6990      	ldr	r0, [r2, #24]
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004a4e:	4310      	orrs	r0, r2
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004a54:	4302      	orrs	r2, r0
 8004a56:	430a      	orrs	r2, r1
 8004a58:	605a      	str	r2, [r3, #4]
  
  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	6899      	ldr	r1, [r3, #8]
 8004a64:	4b2c      	ldr	r3, [pc, #176]	; (8004b18 <HAL_SAI_Init+0x2dc>)
 8004a66:	400b      	ands	r3, r1
 8004a68:	6093      	str	r3, [r2, #8]
                           SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	6812      	ldr	r2, [r2, #0]
 8004a72:	6891      	ldr	r1, [r2, #8]
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004a78:	1e50      	subs	r0, r2, #1
                          hsai->FrameInit.FSOffset |
 8004a7a:	687a      	ldr	r2, [r7, #4]
 8004a7c:	6d12      	ldr	r2, [r2, #80]	; 0x50
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8004a7e:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSDefinition |
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	6c92      	ldr	r2, [r2, #72]	; 0x48
                          hsai->FrameInit.FSOffset |
 8004a84:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSPolarity   |
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                          hsai->FrameInit.FSDefinition |
 8004a8a:	4310      	orrs	r0, r2
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004a90:	3a01      	subs	r2, #1
 8004a92:	0212      	lsls	r2, r2, #8
                          hsai->FrameInit.FSPolarity   |
 8004a94:	4302      	orrs	r2, r0
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8004a96:	430a      	orrs	r2, r1
 8004a98:	609a      	str	r2, [r3, #8]
  
  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	68d9      	ldr	r1, [r3, #12]
 8004aa4:	f24f 0320 	movw	r3, #61472	; 0xf020
 8004aa8:	400b      	ands	r3, r1
 8004aaa:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN ));
  
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	6812      	ldr	r2, [r2, #0]
 8004ab4:	68d1      	ldr	r1, [r2, #12]
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	6d50      	ldr	r0, [r2, #84]	; 0x54
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004abe:	4310      	orrs	r0, r2
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8004ac4:	0412      	lsls	r2, r2, #16
 8004ac6:	4310      	orrs	r0, r2
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004acc:	3a01      	subs	r2, #1
 8004ace:	0212      	lsls	r2, r2, #8
 8004ad0:	4302      	orrs	r2, r0
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Initialize the SAI state */
  hsai->State= HAL_SAI_STATE_READY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 8004aee:	2300      	movs	r3, #0
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3720      	adds	r7, #32
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	40015404 	.word	0x40015404
 8004afc:	40015424 	.word	0x40015424
 8004b00:	40015400 	.word	0x40015400
 8004b04:	40015800 	.word	0x40015800
 8004b08:	40015804 	.word	0x40015804
 8004b0c:	40015824 	.word	0x40015824
 8004b10:	cccccccd 	.word	0xcccccccd
 8004b14:	ff05c010 	.word	0xff05c010
 8004b18:	fff88000 	.word	0xfff88000

08004b1c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b24:	f7fc fae2 	bl	80010ec <HAL_GetTick>
 8004b28:	60f8      	str	r0, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	72fb      	strb	r3, [r7, #11]
  
  __HAL_SAI_DISABLE(hsai);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	6812      	ldr	r2, [r2, #0]
 8004b36:	6812      	ldr	r2, [r2, #0]
 8004b38:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004b3c:	601a      	str	r2, [r3, #0]
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 8004b3e:	e010      	b.n	8004b62 <SAI_Disable+0x46>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart) > SAI_DEFAULT_TIMEOUT)
 8004b40:	f7fc fad4 	bl	80010ec <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b04      	cmp	r3, #4
 8004b4c:	d909      	bls.n	8004b62 <SAI_Disable+0x46>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b54:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e007      	b.n	8004b72 <SAI_Disable+0x56>
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d1e7      	bne.n	8004b40 <SAI_Disable+0x24>
    }
  }
  return status;
 8004b70:	7afb      	ldrb	r3, [r7, #11]
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
	...

08004b7c <MX_DFSDM1_Init>:

DFSDM_Channel_HandleTypeDef hdfsdm1_channel0;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	af00      	add	r7, sp, #0

  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 8004b80:	4b19      	ldr	r3, [pc, #100]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004b82:	4a1a      	ldr	r2, [pc, #104]	; (8004bec <MX_DFSDM1_Init+0x70>)
 8004b84:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel0.Init.OutputClock.Activation = DISABLE;
 8004b86:	4b18      	ldr	r3, [pc, #96]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004b88:	2200      	movs	r2, #0
 8004b8a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8004b8c:	4b16      	ldr	r3, [pc, #88]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel0.Init.OutputClock.Divider = 2;
 8004b92:	4b15      	ldr	r3, [pc, #84]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004b94:	2202      	movs	r2, #2
 8004b96:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_INTERNAL_REGISTER;
 8004b98:	4b13      	ldr	r3, [pc, #76]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004b9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004b9e:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8004ba0:	4b11      	ldr	r3, [pc, #68]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8004ba6:	4b10      	ldr	r3, [pc, #64]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8004bac:	4b0e      	ldr	r3, [pc, #56]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004bae:	2200      	movs	r2, #0
 8004bb0:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 8004bb2:	4b0d      	ldr	r3, [pc, #52]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8004bb8:	4b0b      	ldr	r3, [pc, #44]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
 8004bbe:	4b0a      	ldr	r3, [pc, #40]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel0.Init.Offset = 0x00;
 8004bc4:	4b08      	ldr	r3, [pc, #32]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 0x00;
 8004bca:	4b07      	ldr	r3, [pc, #28]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 8004bd0:	4805      	ldr	r0, [pc, #20]	; (8004be8 <MX_DFSDM1_Init+0x6c>)
 8004bd2:	f7fc fbc3 	bl	800135c <HAL_DFSDM_ChannelInit>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d003      	beq.n	8004be4 <MX_DFSDM1_Init+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004bdc:	2144      	movs	r1, #68	; 0x44
 8004bde:	4804      	ldr	r0, [pc, #16]	; (8004bf0 <MX_DFSDM1_Init+0x74>)
 8004be0:	f000 f93e 	bl	8004e60 <_Error_Handler>
  }

}
 8004be4:	bf00      	nop
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	200000e0 	.word	0x200000e0
 8004bec:	40016000 	.word	0x40016000
 8004bf0:	08005264 	.word	0x08005264

08004bf4 <HAL_DFSDM_ChannelMspInit>:

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b085      	sub	sp, #20
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]

  if(DFSDM1_Init == 0)
 8004bfc:	4b0d      	ldr	r3, [pc, #52]	; (8004c34 <HAL_DFSDM_ChannelMspInit+0x40>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d110      	bne.n	8004c26 <HAL_DFSDM_ChannelMspInit+0x32>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8004c04:	4a0c      	ldr	r2, [pc, #48]	; (8004c38 <HAL_DFSDM_ChannelMspInit+0x44>)
 8004c06:	4b0c      	ldr	r3, [pc, #48]	; (8004c38 <HAL_DFSDM_ChannelMspInit+0x44>)
 8004c08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c0e:	6613      	str	r3, [r2, #96]	; 0x60
 8004c10:	4b09      	ldr	r3, [pc, #36]	; (8004c38 <HAL_DFSDM_ChannelMspInit+0x44>)
 8004c12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8004c1c:	4b05      	ldr	r3, [pc, #20]	; (8004c34 <HAL_DFSDM_ChannelMspInit+0x40>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	3301      	adds	r3, #1
 8004c22:	4a04      	ldr	r2, [pc, #16]	; (8004c34 <HAL_DFSDM_ChannelMspInit+0x40>)
 8004c24:	6013      	str	r3, [r2, #0]
  }
}
 8004c26:	bf00      	nop
 8004c28:	3714      	adds	r7, #20
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	20000044 	.word	0x20000044
 8004c38:	40021000 	.word	0x40021000

08004c3c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004c42:	4a15      	ldr	r2, [pc, #84]	; (8004c98 <MX_GPIO_Init+0x5c>)
 8004c44:	4b14      	ldr	r3, [pc, #80]	; (8004c98 <MX_GPIO_Init+0x5c>)
 8004c46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c48:	f043 0310 	orr.w	r3, r3, #16
 8004c4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c4e:	4b12      	ldr	r3, [pc, #72]	; (8004c98 <MX_GPIO_Init+0x5c>)
 8004c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c52:	f003 0310 	and.w	r3, r3, #16
 8004c56:	60fb      	str	r3, [r7, #12]
 8004c58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c5a:	4a0f      	ldr	r2, [pc, #60]	; (8004c98 <MX_GPIO_Init+0x5c>)
 8004c5c:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <MX_GPIO_Init+0x5c>)
 8004c5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c60:	f043 0304 	orr.w	r3, r3, #4
 8004c64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c66:	4b0c      	ldr	r3, [pc, #48]	; (8004c98 <MX_GPIO_Init+0x5c>)
 8004c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c6a:	f003 0304 	and.w	r3, r3, #4
 8004c6e:	60bb      	str	r3, [r7, #8]
 8004c70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c72:	4a09      	ldr	r2, [pc, #36]	; (8004c98 <MX_GPIO_Init+0x5c>)
 8004c74:	4b08      	ldr	r3, [pc, #32]	; (8004c98 <MX_GPIO_Init+0x5c>)
 8004c76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c78:	f043 0301 	orr.w	r3, r3, #1
 8004c7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c7e:	4b06      	ldr	r3, [pc, #24]	; (8004c98 <MX_GPIO_Init+0x5c>)
 8004c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c82:	f003 0301 	and.w	r3, r3, #1
 8004c86:	607b      	str	r3, [r7, #4]
 8004c88:	687b      	ldr	r3, [r7, #4]

}
 8004c8a:	bf00      	nop
 8004c8c:	3714      	adds	r7, #20
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	40021000 	.word	0x40021000

08004c9c <HAL_LCD_MspInit>:
  }

}

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b088      	sub	sp, #32
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(lcdHandle->Instance==LCD)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a1a      	ldr	r2, [pc, #104]	; (8004d14 <HAL_LCD_MspInit+0x78>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d12d      	bne.n	8004d0a <HAL_LCD_MspInit+0x6e>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8004cae:	4a1a      	ldr	r2, [pc, #104]	; (8004d18 <HAL_LCD_MspInit+0x7c>)
 8004cb0:	4b19      	ldr	r3, [pc, #100]	; (8004d18 <HAL_LCD_MspInit+0x7c>)
 8004cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004cb8:	6593      	str	r3, [r2, #88]	; 0x58
 8004cba:	4b17      	ldr	r3, [pc, #92]	; (8004d18 <HAL_LCD_MspInit+0x7c>)
 8004cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cc2:	60bb      	str	r3, [r7, #8]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
  
    /**LCD GPIO Configuration    
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004cc6:	2308      	movs	r3, #8
 8004cc8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cca:	2302      	movs	r3, #2
 8004ccc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8004cd6:	230b      	movs	r3, #11
 8004cd8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004cda:	f107 030c 	add.w	r3, r7, #12
 8004cde:	4619      	mov	r1, r3
 8004ce0:	480e      	ldr	r0, [pc, #56]	; (8004d1c <HAL_LCD_MspInit+0x80>)
 8004ce2:	f7fc fc81 	bl	80015e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004ce6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004cea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cec:	2302      	movs	r3, #2
 8004cee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8004cf8:	230b      	movs	r3, #11
 8004cfa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cfc:	f107 030c 	add.w	r3, r7, #12
 8004d00:	4619      	mov	r1, r3
 8004d02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d06:	f7fc fc6f 	bl	80015e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8004d0a:	bf00      	nop
 8004d0c:	3720      	adds	r7, #32
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	40002400 	.word	0x40002400
 8004d18:	40021000 	.word	0x40021000
 8004d1c:	48000800 	.word	0x48000800

08004d20 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004d24:	f7fc f9aa 	bl	800107c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004d28:	f000 f810 	bl	8004d4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004d2c:	f7ff ff86 	bl	8004c3c <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8004d30:	f7ff ff24 	bl	8004b7c <MX_DFSDM1_Init>
  MX_SAI1_Init();
 8004d34:	f000 f8e8 	bl	8004f08 <MX_SAI1_Init>
 // MX_LCD_Init();
 // MX_QUADSPI_Init();
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 8004d38:	f7fb fa46 	bl	80001c8 <BSP_LCD_GLASS_Init>
  BSP_QSPI_Init();
 8004d3c:	f7fb ffc4 	bl	8000cc8 <BSP_QSPI_Init>
  BSP_LCD_GLASS_DisplayString("OK");
 8004d40:	4801      	ldr	r0, [pc, #4]	; (8004d48 <main+0x28>)
 8004d42:	f7fb fa7b 	bl	800023c <BSP_LCD_GLASS_DisplayString>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004d46:	e7fe      	b.n	8004d46 <main+0x26>
 8004d48:	08005274 	.word	0x08005274

08004d4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b0b8      	sub	sp, #224	; 0xe0
 8004d50:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8004d52:	2318      	movs	r3, #24
 8004d54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8004d64:	2300      	movs	r3, #0
 8004d66:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8004d6a:	23b0      	movs	r3, #176	; 0xb0
 8004d6c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004d70:	2300      	movs	r3, #0
 8004d72:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004d76:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f7fd fdfa 	bl	8002974 <HAL_RCC_OscConfig>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d003      	beq.n	8004d8e <SystemClock_Config+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004d86:	2193      	movs	r1, #147	; 0x93
 8004d88:	4833      	ldr	r0, [pc, #204]	; (8004e58 <SystemClock_Config+0x10c>)
 8004d8a:	f000 f869 	bl	8004e60 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004d8e:	230f      	movs	r3, #15
 8004d90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8004d94:	2300      	movs	r3, #0
 8004d96:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004da0:	2300      	movs	r3, #0
 8004da2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004da6:	2300      	movs	r3, #0
 8004da8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004dac:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004db0:	2102      	movs	r1, #2
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7fe f940 	bl	8003038 <HAL_RCC_ClockConfig>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d003      	beq.n	8004dc6 <SystemClock_Config+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004dbe:	21a1      	movs	r1, #161	; 0xa1
 8004dc0:	4825      	ldr	r0, [pc, #148]	; (8004e58 <SystemClock_Config+0x10c>)
 8004dc2:	f000 f84d 	bl	8004e60 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SAI1
 8004dc6:	f44f 3342 	mov.w	r3, #198656	; 0x30800
 8004dca:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_DFSDM1;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004dd6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004dda:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8004dde:	2301      	movs	r3, #1
 8004de0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 3;
 8004de2:	2303      	movs	r3, #3
 8004de4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8004de6:	2308      	movs	r3, #8
 8004de8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8004dea:	2307      	movs	r3, #7
 8004dec:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004dee:	2302      	movs	r3, #2
 8004df0:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004df2:	2302      	movs	r3, #2
 8004df4:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8004df6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004dfa:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004dfc:	463b      	mov	r3, r7
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f7fe fb78 	bl	80034f4 <HAL_RCCEx_PeriphCLKConfig>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d003      	beq.n	8004e12 <SystemClock_Config+0xc6>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004e0a:	21b2      	movs	r1, #178	; 0xb2
 8004e0c:	4812      	ldr	r0, [pc, #72]	; (8004e58 <SystemClock_Config+0x10c>)
 8004e0e:	f000 f827 	bl	8004e60 <_Error_Handler>
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004e12:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004e16:	f7fd f86d 	bl	8001ef4 <HAL_PWREx_ControlVoltageScaling>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d003      	beq.n	8004e28 <SystemClock_Config+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004e20:	21b9      	movs	r1, #185	; 0xb9
 8004e22:	480d      	ldr	r0, [pc, #52]	; (8004e58 <SystemClock_Config+0x10c>)
 8004e24:	f000 f81c 	bl	8004e60 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8004e28:	f7fe face 	bl	80033c8 <HAL_RCC_GetHCLKFreq>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	4b0b      	ldr	r3, [pc, #44]	; (8004e5c <SystemClock_Config+0x110>)
 8004e30:	fba3 2302 	umull	r2, r3, r3, r2
 8004e34:	099b      	lsrs	r3, r3, #6
 8004e36:	4618      	mov	r0, r3
 8004e38:	f7fc fa59 	bl	80012ee <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004e3c:	2004      	movs	r0, #4
 8004e3e:	f7fc fa63 	bl	8001308 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004e42:	2200      	movs	r2, #0
 8004e44:	2100      	movs	r1, #0
 8004e46:	f04f 30ff 	mov.w	r0, #4294967295
 8004e4a:	f7fc fa34 	bl	80012b6 <HAL_NVIC_SetPriority>
}
 8004e4e:	bf00      	nop
 8004e50:	37e0      	adds	r7, #224	; 0xe0
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	08005278 	.word	0x08005278
 8004e5c:	10624dd3 	.word	0x10624dd3

08004e60 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8004e6a:	e7fe      	b.n	8004e6a <_Error_Handler+0xa>

08004e6c <HAL_QSPI_MspInit>:
  }

}

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b088      	sub	sp, #32
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(qspiHandle->Instance==QUADSPI)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a11      	ldr	r2, [pc, #68]	; (8004ec0 <HAL_QSPI_MspInit+0x54>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d11c      	bne.n	8004eb8 <HAL_QSPI_MspInit+0x4c>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8004e7e:	4a11      	ldr	r2, [pc, #68]	; (8004ec4 <HAL_QSPI_MspInit+0x58>)
 8004e80:	4b10      	ldr	r3, [pc, #64]	; (8004ec4 <HAL_QSPI_MspInit+0x58>)
 8004e82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e88:	6513      	str	r3, [r2, #80]	; 0x50
 8004e8a:	4b0e      	ldr	r3, [pc, #56]	; (8004ec4 <HAL_QSPI_MspInit+0x58>)
 8004e8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e92:	60bb      	str	r3, [r7, #8]
 8004e94:	68bb      	ldr	r3, [r7, #8]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 8004e96:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8004e9a:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8004ea8:	230a      	movs	r3, #10
 8004eaa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004eac:	f107 030c 	add.w	r3, r7, #12
 8004eb0:	4619      	mov	r1, r3
 8004eb2:	4805      	ldr	r0, [pc, #20]	; (8004ec8 <HAL_QSPI_MspInit+0x5c>)
 8004eb4:	f7fc fb98 	bl	80015e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8004eb8:	bf00      	nop
 8004eba:	3720      	adds	r7, #32
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	a0001000 	.word	0xa0001000
 8004ec4:	40021000 	.word	0x40021000
 8004ec8:	48001000 	.word	0x48001000

08004ecc <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b082      	sub	sp, #8
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a08      	ldr	r2, [pc, #32]	; (8004efc <HAL_QSPI_MspDeInit+0x30>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d10a      	bne.n	8004ef4 <HAL_QSPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 8004ede:	4a08      	ldr	r2, [pc, #32]	; (8004f00 <HAL_QSPI_MspDeInit+0x34>)
 8004ee0:	4b07      	ldr	r3, [pc, #28]	; (8004f00 <HAL_QSPI_MspDeInit+0x34>)
 8004ee2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ee4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ee8:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 8004eea:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8004eee:	4805      	ldr	r0, [pc, #20]	; (8004f04 <HAL_QSPI_MspDeInit+0x38>)
 8004ef0:	f7fc fd26 	bl	8001940 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
} 
 8004ef4:	bf00      	nop
 8004ef6:	3708      	adds	r7, #8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	a0001000 	.word	0xa0001000
 8004f00:	40021000 	.word	0x40021000
 8004f04:	48001000 	.word	0x48001000

08004f08 <MX_SAI1_Init>:

SAI_HandleTypeDef hsai_BlockA1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 8004f0c:	4b29      	ldr	r3, [pc, #164]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f0e:	4a2a      	ldr	r2, [pc, #168]	; (8004fb8 <MX_SAI1_Init+0xb0>)
 8004f10:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8004f12:	4b28      	ldr	r3, [pc, #160]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8004f18:	4b26      	ldr	r3, [pc, #152]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 8004f1e:	4b25      	ldr	r3, [pc, #148]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f20:	22c0      	movs	r2, #192	; 0xc0
 8004f22:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8004f24:	4b23      	ldr	r3, [pc, #140]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004f2a:	4b22      	ldr	r3, [pc, #136]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8004f30:	4b20      	ldr	r3, [pc, #128]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f32:	2200      	movs	r2, #0
 8004f34:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8004f36:	4b1f      	ldr	r3, [pc, #124]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8004f3c:	4b1d      	ldr	r3, [pc, #116]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f3e:	2200      	movs	r2, #0
 8004f40:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8004f42:	4b1c      	ldr	r3, [pc, #112]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8004f48:	4b1a      	ldr	r3, [pc, #104]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f4a:	4a1c      	ldr	r2, [pc, #112]	; (8004fbc <MX_SAI1_Init+0xb4>)
 8004f4c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8004f4e:	4b19      	ldr	r3, [pc, #100]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8004f54:	4b17      	ldr	r3, [pc, #92]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f56:	2200      	movs	r2, #0
 8004f58:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8004f5a:	4b16      	ldr	r3, [pc, #88]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8004f60:	4b14      	ldr	r3, [pc, #80]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f62:	2200      	movs	r2, #0
 8004f64:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8004f66:	4b13      	ldr	r3, [pc, #76]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f68:	2208      	movs	r2, #8
 8004f6a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8004f6c:	4b11      	ldr	r3, [pc, #68]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f6e:	2201      	movs	r2, #1
 8004f70:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8004f72:	4b10      	ldr	r3, [pc, #64]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f74:	2200      	movs	r2, #0
 8004f76:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004f78:	4b0e      	ldr	r3, [pc, #56]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8004f7e:	4b0d      	ldr	r3, [pc, #52]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f80:	2200      	movs	r2, #0
 8004f82:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8004f84:	4b0b      	ldr	r3, [pc, #44]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8004f8a:	4b0a      	ldr	r3, [pc, #40]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8004f90:	4b08      	ldr	r3, [pc, #32]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f92:	2201      	movs	r2, #1
 8004f94:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8004f96:	4b07      	ldr	r3, [pc, #28]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8004f9c:	4805      	ldr	r0, [pc, #20]	; (8004fb4 <MX_SAI1_Init+0xac>)
 8004f9e:	f7ff fc4d 	bl	800483c <HAL_SAI_Init>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d003      	beq.n	8004fb0 <MX_SAI1_Init+0xa8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004fa8:	2150      	movs	r1, #80	; 0x50
 8004faa:	4805      	ldr	r0, [pc, #20]	; (8004fc0 <MX_SAI1_Init+0xb8>)
 8004fac:	f7ff ff58 	bl	8004e60 <_Error_Handler>
  }

}
 8004fb0:	bf00      	nop
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	20000118 	.word	0x20000118
 8004fb8:	40015404 	.word	0x40015404
 8004fbc:	0002ee00 	.word	0x0002ee00
 8004fc0:	08005288 	.word	0x08005288

08004fc4 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b088      	sub	sp, #32
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a15      	ldr	r2, [pc, #84]	; (8005028 <HAL_SAI_MspInit+0x64>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d124      	bne.n	8005020 <HAL_SAI_MspInit+0x5c>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8004fd6:	4b15      	ldr	r3, [pc, #84]	; (800502c <HAL_SAI_MspInit+0x68>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d10b      	bne.n	8004ff6 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8004fde:	4a14      	ldr	r2, [pc, #80]	; (8005030 <HAL_SAI_MspInit+0x6c>)
 8004fe0:	4b13      	ldr	r3, [pc, #76]	; (8005030 <HAL_SAI_MspInit+0x6c>)
 8004fe2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fe4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004fe8:	6613      	str	r3, [r2, #96]	; 0x60
 8004fea:	4b11      	ldr	r3, [pc, #68]	; (8005030 <HAL_SAI_MspInit+0x6c>)
 8004fec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ff2:	60bb      	str	r3, [r7, #8]
 8004ff4:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 8004ff6:	4b0d      	ldr	r3, [pc, #52]	; (800502c <HAL_SAI_MspInit+0x68>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	4a0b      	ldr	r2, [pc, #44]	; (800502c <HAL_SAI_MspInit+0x68>)
 8004ffe:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration    
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8005000:	2370      	movs	r3, #112	; 0x70
 8005002:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005004:	2302      	movs	r3, #2
 8005006:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005008:	2300      	movs	r3, #0
 800500a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800500c:	2300      	movs	r3, #0
 800500e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8005010:	230d      	movs	r3, #13
 8005012:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005014:	f107 030c 	add.w	r3, r7, #12
 8005018:	4619      	mov	r1, r3
 800501a:	4806      	ldr	r0, [pc, #24]	; (8005034 <HAL_SAI_MspInit+0x70>)
 800501c:	f7fc fae4 	bl	80015e8 <HAL_GPIO_Init>

    }
}
 8005020:	bf00      	nop
 8005022:	3720      	adds	r7, #32
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}
 8005028:	40015404 	.word	0x40015404
 800502c:	20000048 	.word	0x20000048
 8005030:	40021000 	.word	0x40021000
 8005034:	48001000 	.word	0x48001000

08005038 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b082      	sub	sp, #8
 800503c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800503e:	4a24      	ldr	r2, [pc, #144]	; (80050d0 <HAL_MspInit+0x98>)
 8005040:	4b23      	ldr	r3, [pc, #140]	; (80050d0 <HAL_MspInit+0x98>)
 8005042:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005044:	f043 0301 	orr.w	r3, r3, #1
 8005048:	6613      	str	r3, [r2, #96]	; 0x60
 800504a:	4b21      	ldr	r3, [pc, #132]	; (80050d0 <HAL_MspInit+0x98>)
 800504c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	607b      	str	r3, [r7, #4]
 8005054:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005056:	4a1e      	ldr	r2, [pc, #120]	; (80050d0 <HAL_MspInit+0x98>)
 8005058:	4b1d      	ldr	r3, [pc, #116]	; (80050d0 <HAL_MspInit+0x98>)
 800505a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800505c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005060:	6593      	str	r3, [r2, #88]	; 0x58
 8005062:	4b1b      	ldr	r3, [pc, #108]	; (80050d0 <HAL_MspInit+0x98>)
 8005064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800506a:	603b      	str	r3, [r7, #0]
 800506c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800506e:	2003      	movs	r0, #3
 8005070:	f7fc f916 	bl	80012a0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005074:	2200      	movs	r2, #0
 8005076:	2100      	movs	r1, #0
 8005078:	f06f 000b 	mvn.w	r0, #11
 800507c:	f7fc f91b 	bl	80012b6 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005080:	2200      	movs	r2, #0
 8005082:	2100      	movs	r1, #0
 8005084:	f06f 000a 	mvn.w	r0, #10
 8005088:	f7fc f915 	bl	80012b6 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800508c:	2200      	movs	r2, #0
 800508e:	2100      	movs	r1, #0
 8005090:	f06f 0009 	mvn.w	r0, #9
 8005094:	f7fc f90f 	bl	80012b6 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005098:	2200      	movs	r2, #0
 800509a:	2100      	movs	r1, #0
 800509c:	f06f 0004 	mvn.w	r0, #4
 80050a0:	f7fc f909 	bl	80012b6 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80050a4:	2200      	movs	r2, #0
 80050a6:	2100      	movs	r1, #0
 80050a8:	f06f 0003 	mvn.w	r0, #3
 80050ac:	f7fc f903 	bl	80012b6 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80050b0:	2200      	movs	r2, #0
 80050b2:	2100      	movs	r1, #0
 80050b4:	f06f 0001 	mvn.w	r0, #1
 80050b8:	f7fc f8fd 	bl	80012b6 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80050bc:	2200      	movs	r2, #0
 80050be:	2100      	movs	r1, #0
 80050c0:	f04f 30ff 	mov.w	r0, #4294967295
 80050c4:	f7fc f8f7 	bl	80012b6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050c8:	bf00      	nop
 80050ca:	3708      	adds	r7, #8
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	40021000 	.word	0x40021000

080050d4 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 80050d4:	b480      	push	{r7}
 80050d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80050d8:	bf00      	nop
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr

080050e2 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80050e2:	b480      	push	{r7}
 80050e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050e6:	e7fe      	b.n	80050e6 <HardFault_Handler+0x4>

080050e8 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80050e8:	b480      	push	{r7}
 80050ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050ec:	e7fe      	b.n	80050ec <MemManage_Handler+0x4>

080050ee <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80050ee:	b480      	push	{r7}
 80050f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80050f2:	e7fe      	b.n	80050f2 <BusFault_Handler+0x4>

080050f4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80050f4:	b480      	push	{r7}
 80050f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80050f8:	e7fe      	b.n	80050f8 <UsageFault_Handler+0x4>

080050fa <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 80050fa:	b480      	push	{r7}
 80050fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80050fe:	bf00      	nop
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8005108:	b480      	push	{r7}
 800510a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800510c:	bf00      	nop
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr

08005116 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8005116:	b480      	push	{r7}
 8005118:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800511a:	bf00      	nop
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005128:	f7fb ffd2 	bl	80010d0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800512c:	f7fc f908 	bl	8001340 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005130:	bf00      	nop
 8005132:	bd80      	pop	{r7, pc}

08005134 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005134:	b480      	push	{r7}
 8005136:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005138:	4a17      	ldr	r2, [pc, #92]	; (8005198 <SystemInit+0x64>)
 800513a:	4b17      	ldr	r3, [pc, #92]	; (8005198 <SystemInit+0x64>)
 800513c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005140:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005144:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005148:	4a14      	ldr	r2, [pc, #80]	; (800519c <SystemInit+0x68>)
 800514a:	4b14      	ldr	r3, [pc, #80]	; (800519c <SystemInit+0x68>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f043 0301 	orr.w	r3, r3, #1
 8005152:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8005154:	4b11      	ldr	r3, [pc, #68]	; (800519c <SystemInit+0x68>)
 8005156:	2200      	movs	r2, #0
 8005158:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800515a:	4a10      	ldr	r2, [pc, #64]	; (800519c <SystemInit+0x68>)
 800515c:	4b0f      	ldr	r3, [pc, #60]	; (800519c <SystemInit+0x68>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8005164:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8005168:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800516a:	4b0c      	ldr	r3, [pc, #48]	; (800519c <SystemInit+0x68>)
 800516c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005170:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005172:	4a0a      	ldr	r2, [pc, #40]	; (800519c <SystemInit+0x68>)
 8005174:	4b09      	ldr	r3, [pc, #36]	; (800519c <SystemInit+0x68>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800517c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800517e:	4b07      	ldr	r3, [pc, #28]	; (800519c <SystemInit+0x68>)
 8005180:	2200      	movs	r2, #0
 8005182:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005184:	4b04      	ldr	r3, [pc, #16]	; (8005198 <SystemInit+0x64>)
 8005186:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800518a:	609a      	str	r2, [r3, #8]
#endif
}
 800518c:	bf00      	nop
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	e000ed00 	.word	0xe000ed00
 800519c:	40021000 	.word	0x40021000

080051a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80051a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80051d8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80051a4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80051a6:	e003      	b.n	80051b0 <LoopCopyDataInit>

080051a8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80051a8:	4b0c      	ldr	r3, [pc, #48]	; (80051dc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80051aa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80051ac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80051ae:	3104      	adds	r1, #4

080051b0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80051b0:	480b      	ldr	r0, [pc, #44]	; (80051e0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80051b2:	4b0c      	ldr	r3, [pc, #48]	; (80051e4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80051b4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80051b6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80051b8:	d3f6      	bcc.n	80051a8 <CopyDataInit>
	ldr	r2, =_sbss
 80051ba:	4a0b      	ldr	r2, [pc, #44]	; (80051e8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80051bc:	e002      	b.n	80051c4 <LoopFillZerobss>

080051be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80051be:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80051c0:	f842 3b04 	str.w	r3, [r2], #4

080051c4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80051c4:	4b09      	ldr	r3, [pc, #36]	; (80051ec <LoopForever+0x16>)
	cmp	r2, r3
 80051c6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80051c8:	d3f9      	bcc.n	80051be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80051ca:	f7ff ffb3 	bl	8005134 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80051ce:	f000 f811 	bl	80051f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80051d2:	f7ff fda5 	bl	8004d20 <main>

080051d6 <LoopForever>:

LoopForever:
    b LoopForever
 80051d6:	e7fe      	b.n	80051d6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80051d8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80051dc:	08005330 	.word	0x08005330
	ldr	r0, =_sdata
 80051e0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80051e4:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 80051e8:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 80051ec:	2000019c 	.word	0x2000019c

080051f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80051f0:	e7fe      	b.n	80051f0 <ADC1_2_IRQHandler>
	...

080051f4 <__libc_init_array>:
 80051f4:	b570      	push	{r4, r5, r6, lr}
 80051f6:	4e0d      	ldr	r6, [pc, #52]	; (800522c <__libc_init_array+0x38>)
 80051f8:	4c0d      	ldr	r4, [pc, #52]	; (8005230 <__libc_init_array+0x3c>)
 80051fa:	1ba4      	subs	r4, r4, r6
 80051fc:	10a4      	asrs	r4, r4, #2
 80051fe:	2500      	movs	r5, #0
 8005200:	42a5      	cmp	r5, r4
 8005202:	d109      	bne.n	8005218 <__libc_init_array+0x24>
 8005204:	4e0b      	ldr	r6, [pc, #44]	; (8005234 <__libc_init_array+0x40>)
 8005206:	4c0c      	ldr	r4, [pc, #48]	; (8005238 <__libc_init_array+0x44>)
 8005208:	f000 f820 	bl	800524c <_init>
 800520c:	1ba4      	subs	r4, r4, r6
 800520e:	10a4      	asrs	r4, r4, #2
 8005210:	2500      	movs	r5, #0
 8005212:	42a5      	cmp	r5, r4
 8005214:	d105      	bne.n	8005222 <__libc_init_array+0x2e>
 8005216:	bd70      	pop	{r4, r5, r6, pc}
 8005218:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800521c:	4798      	blx	r3
 800521e:	3501      	adds	r5, #1
 8005220:	e7ee      	b.n	8005200 <__libc_init_array+0xc>
 8005222:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005226:	4798      	blx	r3
 8005228:	3501      	adds	r5, #1
 800522a:	e7f2      	b.n	8005212 <__libc_init_array+0x1e>
 800522c:	08005328 	.word	0x08005328
 8005230:	08005328 	.word	0x08005328
 8005234:	08005328 	.word	0x08005328
 8005238:	0800532c 	.word	0x0800532c

0800523c <memset>:
 800523c:	4402      	add	r2, r0
 800523e:	4603      	mov	r3, r0
 8005240:	4293      	cmp	r3, r2
 8005242:	d100      	bne.n	8005246 <memset+0xa>
 8005244:	4770      	bx	lr
 8005246:	f803 1b01 	strb.w	r1, [r3], #1
 800524a:	e7f9      	b.n	8005240 <memset+0x4>

0800524c <_init>:
 800524c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800524e:	bf00      	nop
 8005250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005252:	bc08      	pop	{r3}
 8005254:	469e      	mov	lr, r3
 8005256:	4770      	bx	lr

08005258 <_fini>:
 8005258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800525a:	bf00      	nop
 800525c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800525e:	bc08      	pop	{r3}
 8005260:	469e      	mov	lr, r3
 8005262:	4770      	bx	lr
