#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec  3 12:29:33 2021
# Process ID: 1304
# Current directory: C:/Users/Andrea/Desktop/SPIswitch/SPIswitch.runs/design_1_myNetworkFilter_0_0_synth_1
# Command line: vivado.exe -log design_1_myNetworkFilter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myNetworkFilter_0_0.tcl
# Log file: C:/Users/Andrea/Desktop/SPIswitch/SPIswitch.runs/design_1_myNetworkFilter_0_0_synth_1/design_1_myNetworkFilter_0_0.vds
# Journal file: C:/Users/Andrea/Desktop/SPIswitch/SPIswitch.runs/design_1_myNetworkFilter_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_myNetworkFilter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Andrea/Desktop/ip_repo/myNetworkFilter_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_myNetworkFilter_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 470.195 ; gain = 102.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_myNetworkFilter_0_0' [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ip/design_1_myNetworkFilter_0_0/synth/design_1_myNetworkFilter_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myNetworkFilter_v1_0' declared at 'c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0.vhd:5' bound to instance 'U0' of component 'myNetworkFilter_v1_0' [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ip/design_1_myNetworkFilter_0_0/synth/design_1_myNetworkFilter_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'myNetworkFilter_v1_0' [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'myNetworkFilter_v1_0_S00_AXI' declared at 'c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:5' bound to instance 'myNetworkFilter_v1_0_S00_AXI_inst' of component 'myNetworkFilter_v1_0_S00_AXI' [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'myNetworkFilter_v1_0_S00_AXI' [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:254]
INFO: [Synth 8-226] default block is never used [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:492]
WARNING: [Synth 8-614] signal 'myReg2' is read in the process but is not in the sensitivity list [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:487]
WARNING: [Synth 8-614] signal 'myReg1' is read in the process but is not in the sensitivity list [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:487]
WARNING: [Synth 8-614] signal 'myReg' is read in the process but is not in the sensitivity list [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:487]
WARNING: [Synth 8-6014] Unused sequential element slv_reg13_reg was removed.  [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg14_reg was removed.  [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:252]
WARNING: [Synth 8-3848] Net myReg1 in module/entity myNetworkFilter_v1_0_S00_AXI does not have driver. [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'myNetworkFilter_v1_0_S00_AXI' (1#1) [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'myNetworkFilter_v1_0' (2#1) [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ipshared/0994/hdl/myNetworkFilter_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_myNetworkFilter_0_0' (3#1) [c:/Users/Andrea/Desktop/SPIswitch/SPIswitch.srcs/sources_1/bd/design_1/ip/design_1_myNetworkFilter_0_0/synth/design_1_myNetworkFilter_0_0.vhd:82]
WARNING: [Synth 8-3331] design myNetworkFilter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myNetworkFilter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myNetworkFilter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myNetworkFilter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myNetworkFilter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myNetworkFilter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 526.789 ; gain = 158.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 526.789 ; gain = 158.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 526.789 ; gain = 158.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 839.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 839.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 842.699 ; gain = 2.855
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 842.699 ; gain = 474.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 842.699 ; gain = 474.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 842.699 ; gain = 474.867
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "myReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myReg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 842.699 ; gain = 474.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 15    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	  16 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myNetworkFilter_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 15    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	  16 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "myReg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design myNetworkFilter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myNetworkFilter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myNetworkFilter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myNetworkFilter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myNetworkFilter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myNetworkFilter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[2]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[3]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[4]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[5]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[6]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[7]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[8]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[9]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[10]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[11]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[12]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[13]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[14]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[15]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[16]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[17]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[18]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[19]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[20]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[21]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[22]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[23]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[24]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[25]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[26]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[27]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[28]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[29]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[30]' (FDE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/myReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/myNetworkFilter_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/myNetworkFilter_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/myNetworkFilter_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/myNetworkFilter_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 842.699 ; gain = 474.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 842.699 ; gain = 474.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 842.699 ; gain = 474.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 851.047 ; gain = 483.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 851.047 ; gain = 483.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 851.047 ; gain = 483.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 851.047 ; gain = 483.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 851.047 ; gain = 483.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 851.047 ; gain = 483.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 851.047 ; gain = 483.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |     2|
|4     |LUT3   |     1|
|5     |LUT4   |     8|
|6     |LUT5   |    36|
|7     |LUT6   |   151|
|8     |MUXF7  |    64|
|9     |MUXF8  |    32|
|10    |FDRE   |   492|
|11    |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |   801|
|2     |  U0                                  |myNetworkFilter_v1_0         |   801|
|3     |    myNetworkFilter_v1_0_S00_AXI_inst |myNetworkFilter_v1_0_S00_AXI |   797|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 851.047 ; gain = 483.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 851.047 ; gain = 167.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 851.047 ; gain = 483.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 859.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 859.066 ; gain = 502.707
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 859.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrea/Desktop/SPIswitch/SPIswitch.runs/design_1_myNetworkFilter_0_0_synth_1/design_1_myNetworkFilter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myNetworkFilter_0_0, cache-ID = f6b6f60b63a4859b
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 859.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrea/Desktop/SPIswitch/SPIswitch.runs/design_1_myNetworkFilter_0_0_synth_1/design_1_myNetworkFilter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myNetworkFilter_0_0_utilization_synth.rpt -pb design_1_myNetworkFilter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  3 12:30:09 2021...
