INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../Sources/tb_main.cpp in debug mode
   Compiling ../../../../Sources/main.cpp in debug mode
   Generating csim.exe
Beginning testbench
Sent Bias
Sent whole Filter
Sent whole Input Map
Output is: 
15251 15602 15953 
17006 17357 17708 
18761 19112 19463 

The maximum depth reached by any of the 2 hls::stream() instances in the design is 103
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
