# FPGA Accelerated FIR Filter

The aim of this project is to develop a simple Finite Impulse Response Filter that can then by accelerated on an FPGA using AMD's Vitis HLS tools.
