# Skywater Opensource FPGAs (SOFA)

SOFA (Skywater Opensource FPGAs) are a series of open-source FPGA IPs using the open-source Skywater 130nm PDK and OpenFPGA framework.
![image](https://user-images.githubusercontent.com/59352026/160139259-0a2c0728-95b6-4cb4-8c68-172a6e226102.png)
![SOFAs](https://user-images.githubusercontent.com/59352026/160139572-917e10a4-d9c6-41db-9a1c-7ac093187c1e.jpg)

## Basic concepts of simulating and implementing a RISCV based addition of 9 consecutive numbers in Basys3 FPGA
## Setting up of Vivado Project. The files used are "mythcore_test_no_ILA.v" and "test.v" from fpga_workshop_collaterals
![myth vivado project setup](https://user-images.githubusercontent.com/59352026/160097837-72673409-93c5-421c-a9fa-35d6ead24670.jpg)
## Simulation result 
![core_simulation](https://user-images.githubusercontent.com/59352026/160097147-d146de72-5975-40e9-aceb-a6302352de43.jpg)
## After elaboration and synthesis the clock constraints are added
![clock_constraints_Added](https://user-images.githubusercontent.com/59352026/160101485-a231e9d2-d879-4abc-8c4f-933c047a62d8.jpg)
## Resource utilization summary post clock synthesis
![resource_utilization_summary](https://user-images.githubusercontent.com/59352026/160102163-901fc949-314e-4478-a841-4deb77389b42.jpg)
## Core schematic
![core_schematic](https://user-images.githubusercontent.com/59352026/160102477-d7e8acb1-87b1-47d7-85a3-e5d681369755.jpg)
## Implementation
![implementation](https://user-images.githubusercontent.com/59352026/160103857-f1006f84-e343-486c-8473-e3bfaba2cf77.jpg)
## Report Timing Summary
![report_timing](https://user-images.githubusercontent.com/59352026/160103633-b20539e2-6b48-4cab-857f-e6a91184e632.jpg)

