# Targeting

This project targets Quartus Prime Lite 21.1.0 and the Terasic DE2-115 board with a Cyclone IV
`EP4CE115F29C7N` FPGA.

# Style

Verilog style is inspired by the lowRISC Verilog Coding Style Guide, which really helped me clean up
the HDL I was writing.

https://github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md
