Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Oct 29 16:17:27 2016
| Host         : ECE400-9877QW1 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file nexys4DDR_control_sets_placed.rpt
| Design       : nexys4DDR
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           30 |
| Yes          | No                    | No                     |              37 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             407 |          140 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+------------------------------------------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal           |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------+------------------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | U_RX/U_FSM/U_DATA/ferr_reg         | BTNC_IBUF                                            |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG |                                    | U_RX/U_FSM/U_DETECT/FSM_sequential_state_reg[0]_0[0] |                4 |              4 |
|  CLK100MHZ_IBUF_BUFG | U_TX/U_TX/E[0]                     | U_MXTEST/byte_addr[4]_i_1_n_0                        |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_FSM/U_PLL/update_final_time | U_RX/U_FSM/U_DETECT/FSM_sequential_state_reg[0]_0[0] |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_FSM/U_PLL/update_max_time   | U_RX/U_FSM/U_DETECT/FSM_sequential_state_reg[0]_0[0] |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_FSM/U_PLL/update_min_time   | U_RX/U_FSM/U_DETECT/FSM_sequential_state_reg[0]_0[0] |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_FSM/U_PLL/E[0]              | U_RX/U_FSM/U_DETECT/SR[0]                            |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG |                                    |                                                      |                4 |              7 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_FSM/U_PLL/update_max_corr   | U_RX/U_FSM/U_DETECT/FSM_sequential_state_reg[0]_0[0] |                2 |              7 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_FSM/U_PLL/update_min_corr   | U_RX/U_FSM/U_DETECT/FSM_sequential_state_reg[0]_0[0] |                2 |              7 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_SLOW_SAMPLE/sample_slow     | U_RX/U_FSM/U_DETECT/q_reg[0][0]                      |                2 |              7 |
|  CLK100MHZ_IBUF_BUFG | U_TX/U_TX/U_SNAPSHOT/lden          |                                                      |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_FSM/U_DATA/buffer_reg[7]    | U_RX/U_FSM/U_DATA/buffer_reg[0]                      |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_FSM/U_DATA/data_reg[7][0]   | U_RX/U_FSM/U_DATA/data_reg[0][0]                     |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_SAMPLE/E[0]                 |                                                      |                6 |             14 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_SLOW_SAMPLE/sample_slow     |                                                      |                5 |             15 |
|  CLK100MHZ_IBUF_BUFG | U_MXTEST/wait_count_enable         | U_MXTEST/byte_addr[4]_i_1_n_0                        |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG |                                    | U_TX/U_TX/U_CLKENB/SR[0]                             |                9 |             23 |
|  CLK100MHZ_IBUF_BUFG |                                    | BTNC_IBUF                                            |               17 |             49 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_SAMPLE/E[0]                 | BTNC_IBUF                                            |               22 |             64 |
|  CLK100MHZ_IBUF_BUFG | U_RX/U_SLOW_SAMPLE/sample_slow     | BTNC_IBUF                                            |               90 |            256 |
+----------------------+------------------------------------+------------------------------------------------------+------------------+----------------+


