# 0 "arch/arm64/boot/dts/qcom/ipq5018-tplink-archer-ax55-v1.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/ipq5018-tplink-archer-ax55-v1.dts"


/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 6 "arch/arm64/boot/dts/qcom/ipq5018-tplink-archer-ax55-v1.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "arch/arm64/boot/dts/qcom/ipq5018-tplink-archer-ax55-v1.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 8 "arch/arm64/boot/dts/qcom/ipq5018-tplink-archer-ax55-v1.dts" 2

# 1 "arch/arm64/boot/dts/qcom/ipq5018.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,apss-ipq.h" 1
# 9 "arch/arm64/boot/dts/qcom/ipq5018.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm64/boot/dts/qcom/ipq5018.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-ipq5018.h" 1
# 11 "arch/arm64/boot/dts/qcom/ipq5018.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,gcc-ipq5018.h" 1
# 12 "arch/arm64/boot/dts/qcom/ipq5018.dtsi" 2

/ {
 interrupt-parent = <&intc>;
 #address-cells = <2>;
 #size-cells = <2>;

 clocks {
  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  xo_board_clk: xo-board-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   clocks = <&apcs_glb 1>;
   operating-points-v2 = <&cpu_opp_table>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   clocks = <&apcs_glb 1>;
   operating-points-v2 = <&cpu_opp_table>;
  };

  l2_0: l2-cache {
   compatible = "cache";
   cache-level = <2>;
   cache-size = <0x80000>;
   cache-unified;
  };
 };

 cpu_opp_table: opp-table-cpu {
  compatible = "operating-points-v2";
  opp-shared;

  opp-800000000 {
   opp-hz = /bits/ 64 <800000000>;
   opp-microvolt = <1100000>;
   clock-latency-ns = <200000>;
  };

  opp-1008000000 {
   opp-hz = /bits/ 64 <1008000000>;
   opp-microvolt = <1100000>;
   clock-latency-ns = <200000>;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-ipq5018", "qcom,scm";
   qcom,dload-mode = <&tcsr 0x6100>;
   qcom,sdi-enabled;
  };
 };

 memory@40000000 {
  device_type = "memory";

  reg = <0x0 0x40000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) | 4)>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  bootloader@4a800000 {
   reg = <0x0 0x4a800000 0x0 0x200000>;
   no-map;
  };

  sbl@4aa00000 {
   reg = <0x0 0x4aa00000 0x0 0x100000>;
   no-map;
  };

  smem@4ab00000 {
   compatible = "qcom,smem";
   reg = <0x0 0x4ab00000 0x0 0x100000>;
   no-map;

   hwlocks = <&tcsr_mutex 3>;
  };

  tz_region: tz@4ac00000 {
   reg = <0x0 0x4ac00000 0x0 0x200000>;
   no-map;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;

  usbphy0: phy@5b000 {
   compatible = "qcom,ipq5018-usb-hsphy";
   reg = <0x0005b000 0x120>;

   clocks = <&gcc 119>;

   resets = <&gcc 79>;

   #phy-cells = <0>;

   status = "disabled";
  };

  pcie1_phy: phy@7e000 {
   compatible = "qcom,ipq5018-uniphy-pcie-phy";
   reg = <0x0007e000 0x800>;

   clocks = <&gcc 66>;

   resets = <&gcc 47>,
     <&gcc 48>;

   #clock-cells = <0>;
   #phy-cells = <0>;

   num-lanes = <1>;

   status = "disabled";
  };

  pcie0_phy: phy@86000 {
   compatible = "qcom,ipq5018-uniphy-pcie-phy";
   reg = <0x00086000 0x1000>;

   clocks = <&gcc 60>;

   resets = <&gcc 35>,
     <&gcc 36>;

   #clock-cells = <0>;
   #phy-cells = <0>;

   num-lanes = <2>;

   status = "disabled";
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,ipq5018-tlmm";
   reg = <0x01000000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&tlmm 0 0 47>;
   interrupt-controller;
   #interrupt-cells = <2>;

   uart1_pins: uart1-state {
    pins = "gpio31", "gpio32", "gpio33", "gpio34";
    function = "blsp1_uart1";
    drive-strength = <8>;
    bias-pull-down;
   };
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,gcc-ipq5018";
   reg = <0x01800000 0x80000>;
   clocks = <&xo_board_clk>,
     <&sleep_clk>,
     <&pcie0_phy>,
     <&pcie1_phy>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x01905000 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1937000 {
   compatible = "qcom,tcsr-ipq5018", "syscon";
   reg = <0x01937000 0x21000>;
  };

  sdhc_1: mmc@7804000 {
   compatible = "qcom,ipq5018-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x7804000 0x1000>;
   reg-names = "hc";

   interrupts = <0 123 4>,
         <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 89>,
     <&gcc 90>,
     <&xo_board_clk>;
   clock-names = "iface", "core", "xo";
   non-removable;
   status = "disabled";
  };

  blsp_dma: dma-controller@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x1d000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 19>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
  };

  blsp1_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 26>,
     <&gcc 19>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_spi1: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x078b5000 0x600>;
   interrupts = <0 95 4>;
   clocks = <&gcc 21>,
     <&gcc 19>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 4>, <&blsp_dma 5>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  usb: usb@8af8800 {
   compatible = "qcom,ipq5018-dwc3", "qcom,dwc3";
   reg = <0x08af8800 0x400>;

   interrupts = <0 62 4>;
   interrupt-names = "hs_phy_irq";

   clocks = <&gcc 117>,
     <&gcc 102>,
     <&gcc 120>,
     <&gcc 118>;
   clock-names = "core",
          "iface",
          "sleep",
          "mock_utmi";

   resets = <&gcc 98>;

   qcom,select-utmi-as-pipe-clk;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   status = "disabled";

   usb_dwc: usb@8a00000 {
    compatible = "snps,dwc3";
    reg = <0x08a00000 0xe000>;
    clocks = <&gcc 118>;
    clock-names = "ref";
    interrupts = <0 140 4>;
    phy-names = "usb2-phy";
    phys = <&usbphy0>;
    tx-fifo-resize;
    snps,is-utmi-l1-suspend;
    snps,hird-threshold = /bits/ 8 <0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
   };
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   reg = <0x0b000000 0x1000>,
         <0x0b002000 0x2000>,
         <0x0b001000 0x1000>,
         <0x0b004000 0x2000>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 4)>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x0b00a000 0x1ffa>;

   v2m0: v2m@0 {
    compatible = "arm,gic-v2m-frame";
    reg = <0x00000000 0xff8>;
    msi-controller;
   };

   v2m1: v2m@1000 {
    compatible = "arm,gic-v2m-frame";
    reg = <0x00001000 0xff8>;
    msi-controller;
   };
  };

  watchdog: watchdog@b017000 {
   compatible = "qcom,apss-wdt-ipq5018", "qcom,kpss-wdt";
   reg = <0x0b017000 0x40>;
   interrupts = <0 3 1>;
   clocks = <&sleep_clk>;
  };

  apcs_glb: mailbox@b111000 {
   compatible = "qcom,ipq5018-apcs-apps-global",
         "qcom,ipq6018-apcs-apps-global";
   reg = <0x0b111000 0x1000>;
   #clock-cells = <1>;
   clocks = <&a53pll>, <&xo_board_clk>, <&gcc 1>;
   clock-names = "pll", "xo", "gpll0";
   #mbox-cells = <1>;
  };

  a53pll: clock@b116000 {
   compatible = "qcom,ipq5018-a53pll";
   reg = <0x0b116000 0x40>;
   #clock-cells = <0>;
   clocks = <&xo_board_clk>;
   clock-names = "xo";
  };

  timer@b120000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0b120000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   frame@b120000 {
    reg = <0x0b121000 0x1000>,
          <0x0b122000 0x1000>;
    interrupts = <0 8 4>,
          <0 7 4>;
    frame-number = <0>;
   };

   frame@b123000 {
    reg = <0xb123000 0x1000>;
    interrupts = <0 9 4>;
    frame-number = <1>;
    status = "disabled";
   };

   frame@b124000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x0b124000 0x1000>;
    status = "disabled";
   };

   frame@b125000 {
    reg = <0x0b125000 0x1000>;
    interrupts = <0 11 4>;
    frame-number = <3>;
    status = "disabled";
   };

   frame@b126000 {
    reg = <0x0b126000 0x1000>;
    interrupts = <0 12 4>;
    frame-number = <4>;
    status = "disabled";
   };

   frame@b127000 {
    reg = <0x0b127000 0x1000>;
    interrupts = <0 13 4>;
    frame-number = <5>;
    status = "disabled";
   };

   frame@b128000 {
    reg = <0x0b128000 0x1000>;
    interrupts = <0 14 4>;
    frame-number = <6>;
    status = "disabled";
   };
  };

  pcie1: pcie@80000000 {
   compatible = "qcom,pcie-ipq5018";
   reg = <0x80000000 0xf1d>,
         <0x80000f20 0xa8>,
         <0x80001000 0x1000>,
         <0x00078000 0x3000>,
         <0x80100000 0x1000>,
         <0x0007b000 0x1000>;
   reg-names = "dbi",
        "elbi",
        "atu",
        "parf",
        "config",
        "mhi";
   device_type = "pci";
   linux,pci-domain = <1>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;


   max-link-speed = <2>;

   phys = <&pcie1_phy>;
   phy-names ="pciephy";

   ranges = <0x01000000 0 0x00000000 0x80200000 0 0x00100000>,
     <0x02000000 0 0x80300000 0x80300000 0 0x10000000>;

   msi-map = <0x0 &v2m0 0x0 0xff8>;

   interrupts = <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 119 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7",
       "global";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 142 4>,
     <0 0 0 2 &intc 0 0 143 4>,
     <0 0 0 3 &intc 0 0 144 4>,
     <0 0 0 4 &intc 0 0 145 4>;

   clocks = <&gcc 100>,
     <&gcc 63>,
     <&gcc 65>,
     <&gcc 61>,
     <&gcc 62>,
     <&gcc 64>;
   clock-names = "iface",
          "axi_m",
          "axi_s",
          "ahb",
          "aux",
          "axi_bridge";

   resets = <&gcc 49>,
     <&gcc 50>,
     <&gcc 51>,
     <&gcc 52>,
     <&gcc 53>,
     <&gcc 54>,
     <&gcc 55>,
     <&gcc 56>;
   reset-names = "pipe",
          "sleep",
          "sticky",
          "axi_m",
          "axi_s",
          "ahb",
          "axi_m_sticky",
          "axi_s_sticky";

   status = "disabled";

   pcie@0 {
    device_type = "pci";
    reg = <0x0 0x0 0x0 0x0 0x0>;
    bus-range = <0x01 0xff>;

    #address-cells = <3>;
    #size-cells = <2>;
    ranges;
   };
  };

  pcie0: pcie@a0000000 {
   compatible = "qcom,pcie-ipq5018";
   reg = <0xa0000000 0xf1d>,
         <0xa0000f20 0xa8>,
         <0xa0001000 0x1000>,
         <0x00080000 0x3000>,
         <0xa0100000 0x1000>,
         <0x00083000 0x1000>;
   reg-names = "dbi",
        "elbi",
        "atu",
        "parf",
        "config",
        "mhi";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <2>;
   #address-cells = <3>;
   #size-cells = <2>;


   max-link-speed = <2>;

   phys = <&pcie0_phy>;
   phy-names ="pciephy";

   ranges = <0x01000000 0 0x00000000 0xa0200000 0 0x00100000>,
     <0x02000000 0 0xa0300000 0xa0300000 0 0x10000000>;

   msi-map = <0x0 &v2m0 0x0 0xff8>;

   interrupts = <0 52 4>,
         <0 55 4>,
         <0 56 4>,
         <0 57 4>,
         <0 59 4>,
         <0 63 4>,
         <0 68 4>,
         <0 72 4>,
         <0 51 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7",
       "global";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 75 4>,
     <0 0 0 2 &intc 0 0 78 4>,
     <0 0 0 3 &intc 0 0 79 4>,
     <0 0 0 4 &intc 0 0 83 4>;

   clocks = <&gcc 99>,
     <&gcc 57>,
     <&gcc 59>,
     <&gcc 55>,
     <&gcc 56>,
     <&gcc 58>;
   clock-names = "iface",
          "axi_m",
          "axi_s",
          "ahb",
          "aux",
          "axi_bridge";

   resets = <&gcc 37>,
     <&gcc 38>,
     <&gcc 39>,
     <&gcc 40>,
     <&gcc 41>,
     <&gcc 42>,
     <&gcc 43>,
     <&gcc 44>;
   reset-names = "pipe",
          "sleep",
          "sticky",
          "axi_m",
          "axi_s",
          "ahb",
          "axi_m_sticky",
          "axi_s_sticky";

   status = "disabled";

   pcie@0 {
    device_type = "pci";
    reg = <0x0 0x0 0x0 0x0 0x0>;
    bus-range = <0x01 0xff>;

    #address-cells = <3>;
    #size-cells = <2>;
    ranges;
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
 };
};
# 10 "arch/arm64/boot/dts/qcom/ipq5018-tplink-archer-ax55-v1.dts" 2

/ {
 model = "TP-Link Archer AX55 v1";
 compatible = "tplink,archer-ax55-v1", "qcom,ipq5018";

 aliases {
  serial0 = &blsp1_uart1;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-0 = <&led_pins>;
  pinctrl-names = "default";

  led-0 {
   color = <2>;
   function = "lan";
   gpios = <&tlmm 10 0>;
  };

  led-1 {
   color = <2>;
   function = "wan-online";
   gpios = <&tlmm 11 0>;
  };

  led-2 {
   color = <2>;
   function = "wlan-2ghz";
   gpios = <&tlmm 13 0>;
  };

  led-3 {
   color = <2>;
   function = "power";
   gpios = <&tlmm 18 0>;
  };

  led-4 {
   color = <11>;
   function = "wan";
   gpios = <&tlmm 22 0>;
  };

  led-5 {
   color = <2>;
   function = "usb";
   gpios = <&tlmm 38 0>;
  };

  led-6 {
   color = <2>;
   function = "wlan-5ghz";
   gpios = <&tlmm 39 0>;
  };
 };

 buttons {
  compatible = "gpio-keys";
  pinctrl-0 = <&button_pins>;
  pinctrl-names = "default";

  button-reset {
   debounce-interval = <60>;
   gpios = <&tlmm 25 1>;
   label = "reset";
   linux,code = <0x198>;
  };

  button-wps {
   debounce-interval = <60>;
   gpios = <&tlmm 31 1>;
   label = "wps";
   linux,code = <0x211>;
  };
 };
};

&blsp1_uart1 {
 pinctrl-0 = <&uart_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&sleep_clk {
 clock-frequency = <32000>;
};

&tlmm {
 button_pins: button-pins-state {
  pins = "gpio25", "gpio31";
  function = "gpio";
  drive-strength = <8>;
  bias-pull-up;
 };

 led_pins: led-pins-state {
  pins = "gpio10", "gpio11", "gpio13", "gpio18", "gpio22",
         "gpio38", "gpio39";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
 };

 uart_pins: uart-pins-state {
  pins = "gpio20", "gpio21";
  function = "blsp0_uart0";
  drive-strength = <8>;
  bias-disable;
 };
};

&xo_board_clk {
 clock-frequency = <24000000>;
};
