From a364c7daaf4994da6562a242d455663869f169ec Mon Sep 17 00:00:00 2001
From: "jets.yan" <jets.yan@amlogic.com>
Date: Tue, 2 Sep 2014 15:37:06 +0800
Subject: [PATCH 4843/5965] PD #97009: rollback the HPLL_CNTL3 setting for
 480cvbs/576cvbs for m8/m8b/.

Change-Id: I25d8d863456f4ebe27212738d611eed269aca78e
---
 drivers/amlogic/display/vout/enc_clk_config.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/drivers/amlogic/display/vout/enc_clk_config.c b/drivers/amlogic/display/vout/enc_clk_config.c
index 4b03d75ee636..16f2d3dcda85 100755
--- a/drivers/amlogic/display/vout/enc_clk_config.c
+++ b/drivers/amlogic/display/vout/enc_clk_config.c
@@ -274,7 +274,8 @@ static void set_hpll_clk_out(unsigned clk)
 #endif
 #if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
     // Improve HDMI HPLL Long TIE
-    aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0x8a56d023);
+    if( clk != 1296 ) // 1296MHz is only for 480cvbs/576cvbs on m8 serials, and is not suitable with 0x8a56d023
+    	aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0x8a56d023);
 #endif
     printk("config HPLL done\n");
 }
-- 
2.19.0

