// Seed: 3092643438
module module_0 #(
    parameter id_1 = 32'd38
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  input wire _id_1;
  assign id_2[id_1] = id_1;
  assign module_1.id_6 = 0;
  logic id_3 = -1, id_4;
  assign id_4 = 1'b0;
  logic [-1 'b0 : id_1] id_5;
  ;
endmodule
module module_1 #(
    parameter id_17 = 32'd92,
    parameter id_18 = 32'd16,
    parameter id_2  = 32'd29,
    parameter id_5  = 32'd69,
    parameter id_6  = 32'd52
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout logic [7:0] id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire _id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  input wire _id_2;
  output uwire id_1;
  assign id_11[1] = 1;
  if (1 & -1) begin : LABEL_0
    logic [id_5 : id_6] id_13;
  end
  wire id_14;
  assign id_12 = id_11;
  wire id_15;
  wire [1 : -1] id_16;
  logic [id_2 : 1] _id_17;
  ;
  assign id_1 = id_2 + -1;
  assign id_1 = -1;
  assign id_3 = id_14;
  localparam id_18 = ~&1 == 1;
  wire [id_17 : id_18] id_19;
  module_0 modCall_1 (
      id_18,
      id_11
  );
  logic [id_17 : 1  +  1] id_20 = id_19;
  wire id_21;
endmodule
