==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'trafic_light_vhls_001/trafic_light.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 177.914 ; gain = 88.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 177.914 ; gain = 88.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 177.914 ; gain = 88.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rule_1' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_2' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_3' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_4' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_5' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 177.914 ; gain = 88.105
INFO: [XFORM 203-602] Inlining function 'rule_1' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_2' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_3' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_4' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_5' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:54) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (trafic_light_vhls_001/trafic_light.cpp:58:1) in function 'trafic_light'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:36)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 177.914 ; gain = 88.105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 177.914 ; gain = 88.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'trafic_light' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trafic_light' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.513 seconds; current allocated memory: 94.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 94.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trafic_light' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trafic_light/l_sensor' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trafic_light/r_sensor' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trafic_light/u_sensor' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trafic_light/d_sensor' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trafic_light/ew_light' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'ew_light' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'trafic_light/ns_light' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'ns_light' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'trafic_light' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trafic_light'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 94.395 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 340.83 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 177.914 ; gain = 88.105
INFO: [VHDL 208-304] Generating VHDL RTL for trafic_light.
INFO: [VLOG 209-307] Generating Verilog RTL for trafic_light.
INFO: [HLS 200-112] Total elapsed time: 7.641 seconds; peak allocated memory: 94.395 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'trafic_light_vhls_001/trafic_light.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.355 ; gain = 88.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.355 ; gain = 88.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.355 ; gain = 88.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rule_1' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_2' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_3' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_4' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_5' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.355 ; gain = 88.227
INFO: [XFORM 203-602] Inlining function 'rule_1' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_2' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_3' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_4' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'rule_5' into 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:79) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (trafic_light_vhls_001/trafic_light.cpp:83:1) in function 'trafic_light'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'trafic_light' (trafic_light_vhls_001/trafic_light.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.355 ; gain = 88.227
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.355 ; gain = 88.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'trafic_light' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'trafic_light' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.579 seconds; current allocated memory: 93.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 94.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'trafic_light' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'trafic_light/l_sensor' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trafic_light/r_sensor' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trafic_light/u_sensor' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trafic_light/d_sensor' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'trafic_light/ew_light' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'ew_light' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'trafic_light/ns_light' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'ns_light' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'trafic_light' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'trafic_light'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 94.380 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 340.83 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 178.355 ; gain = 88.227
INFO: [VHDL 208-304] Generating VHDL RTL for trafic_light.
INFO: [VLOG 209-307] Generating Verilog RTL for trafic_light.
INFO: [HLS 200-112] Total elapsed time: 7.721 seconds; peak allocated memory: 94.380 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
