Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Nov 14 18:41:38 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  3963 |       |     23040 | 17.20 |
|   SLR1 -> SLR2                   |  2090 |       |           |  9.07 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  1873 |       |           |  8.13 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    | 11915 |       |     23040 | 51.71 |
|   SLR0 -> SLR1                   |  5437 |       |           | 23.60 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   369 |    55 |           |       |
|   SLR1 -> SLR0                   |  6478 |       |           | 28.12 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   435 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 15878 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1717 |  156 |
| SLR1      | 1981 |    0 | 6322 |
| SLR0      |  109 | 5328 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  40233 |  35282 |  7872 |  73.20 |  65.34 |  14.58 |
|   CLBL                     |  21100 |  18732 |  4070 |  72.06 |  63.98 |  13.90 |
|   CLBM                     |  19133 |  16550 |  3802 |  74.51 |  66.95 |  15.38 |
| CLB LUTs                   | 185852 | 179897 | 35298 |  42.27 |  41.64 |   8.17 |
|   LUT as Logic             | 160802 | 170124 | 32258 |  36.57 |  39.38 |   7.47 |
|     using O5 output only   |   1677 |    474 |  1001 |   0.38 |   0.11 |   0.23 |
|     using O6 output only   | 113078 | 126445 | 19494 |  25.72 |  29.27 |   4.51 |
|     using O5 and O6        |  46047 |  43205 | 11763 |  10.47 |  10.00 |   2.72 |
|   LUT as Memory            |  25050 |   9773 |  3040 |  12.19 |   4.94 |   1.54 |
|     LUT as Distributed RAM |  17328 |   3837 |  1660 |   8.43 |   1.94 |   0.84 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    215 |    84 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  17248 |   3622 |  1576 |   8.40 |   1.83 |   0.80 |
|     LUT as Shift Register  |   7722 |   5936 |  1380 |   3.76 |   3.00 |   0.70 |
|       using O5 output only |      1 |      0 |     0 |  <0.01 |   0.00 |   0.00 |
|       using O6 output only |   4485 |   3567 |  1250 |   2.18 |   1.80 |   0.63 |
|       using O5 and O6      |   3236 |   2369 |   130 |   1.58 |   1.20 |   0.07 |
| CLB Registers              | 278489 | 221281 | 60538 |  31.67 |  25.61 |   7.01 |
| CARRY8                     |   9109 |   9025 |   313 |  16.57 |  16.71 |   0.58 |
| F7 Muxes                   |    906 |   1141 |  1054 |   0.41 |   0.53 |   0.49 |
| F8 Muxes                   |     16 |    141 |    47 |   0.01 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  151.5 |  202.5 |    94 |  22.54 |  30.13 |  13.99 |
|   RAMB36/FIFO              |    148 |    200 |    92 |  22.02 |  29.76 |  13.69 |
|     RAMB36E2 only          |    148 |    200 |    92 |  22.02 |  29.76 |  13.69 |
|   RAMB18                   |      7 |      5 |     4 |   0.52 |   0.37 |   0.30 |
|     RAMB18E2 only          |      7 |      5 |     4 |   0.52 |   0.37 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     18 |     18 |     4 |   0.63 |   0.59 |   0.13 |
| Unique Control Sets        |   3971 |   2911 |  2719 |   3.61 |   2.70 |   2.52 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


