add r0, r1, r0 
eor r2, r1, r2 
bic r1, r0, r2 
mov r2, r1 
mvn r3, r2 
bic r0, r3, #2 
