# system info AES_encrypt on 2025.05.11.22:38:28
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1746992296
#
#
# Files generated for AES_encrypt on 2025.05.11.22:38:28
files:
filepath,kind,attributes,module,is_top
simulation/AES_encrypt.v,VERILOG,,AES_encrypt,true
simulation/submodules/AES_top.v,VERILOG,,AES_AXI_wrapper,false
simulation/submodules/AddRoundKey.v,VERILOG,,AES_AXI_wrapper,false
simulation/submodules/KeyExpansion.v,VERILOG,,AES_AXI_wrapper,false
simulation/submodules/MixColumns.v,VERILOG,,AES_AXI_wrapper,false
simulation/submodules/ShiftRows.v,VERILOG,,AES_AXI_wrapper,false
simulation/submodules/SubByte.v,VERILOG,,AES_AXI_wrapper,false
simulation/submodules/invSbox.v,VERILOG,,AES_AXI_wrapper,false
simulation/submodules/invSubByte.v,VERILOG,,AES_AXI_wrapper,false
simulation/submodules/sbox.v,VERILOG,,AES_AXI_wrapper,false
simulation/submodules/AES_AXI_wrapper.v,VERILOG,,AES_AXI_wrapper,false
simulation/submodules/AES_DEC_AXI_wrapper.v,VERILOG,,AES_DEC_AXI_wrapper,false
simulation/submodules/AES_decrypt.v,VERILOG,,AES_DEC_AXI_wrapper,false
simulation/submodules/AddRoundKey.v,VERILOG,,AES_DEC_AXI_wrapper,false
simulation/submodules/KeyExpansion.v,VERILOG,,AES_DEC_AXI_wrapper,false
simulation/submodules/MixColumns.v,VERILOG,,AES_DEC_AXI_wrapper,false
simulation/submodules/ShiftRows.v,VERILOG,,AES_DEC_AXI_wrapper,false
simulation/submodules/SubByte.v,VERILOG,,AES_DEC_AXI_wrapper,false
simulation/submodules/invSbox.v,VERILOG,,AES_DEC_AXI_wrapper,false
simulation/submodules/invSubByte.v,VERILOG,,AES_DEC_AXI_wrapper,false
simulation/submodules/sbox.v,VERILOG,,AES_DEC_AXI_wrapper,false
simulation/submodules/AES_encrypt_intel_niosv_m_0.v,VERILOG,,AES_encrypt_intel_niosv_m_0,false
simulation/submodules/altera_avalon_jtag_uart.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_log_module.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_scfifo_r.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_scfifo_w.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/AES_encrypt_onchip_memory2_0.v,VERILOG,,AES_encrypt_onchip_memory2_0,false
simulation/submodules/AES_encrypt_mm_interconnect_0.v,VERILOG,,AES_encrypt_mm_interconnect_0,false
simulation/submodules/AES_encrypt_irq_mapper.sv,SYSTEM_VERILOG,,AES_encrypt_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/aldec/niosv_opcode_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_mem_op_state.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/ecc_enc.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/ecc_dec.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/altecc_enc.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/altecc_dec.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_reg_file.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_csrind_if.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_csrind_host.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_interrupt_handler.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_instr_buffer.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_bus_req.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_shift.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_alu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_lsu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_c_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_c_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_c_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_c_D_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_c_E_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_c_M0_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_D_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_E_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_M0_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_m_W_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/AES_encrypt_intel_niosv_m_0_hart.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_opcode_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_mem_op_state.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/ecc_enc.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/ecc_dec.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/altecc_enc.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/altecc_dec.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_reg_file.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_csrind_if.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_csrind_host.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_interrupt_handler.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_instr_buffer.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_bus_req.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_shift.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_alu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_lsu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_c_decoder.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_c_core.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_c_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_c_D_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_c_E_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_c_M0_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_decoder.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_core.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_D_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_E_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_M0_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/niosv_m_W_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/mentor/AES_encrypt_intel_niosv_m_0_hart.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,AES_encrypt_intel_niosv_m_0_hart,false
simulation/submodules/aldec/niosv_timer_msip.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_timer_msip,false
simulation/submodules/cadence/niosv_timer_msip.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_timer_msip,false
simulation/submodules/mentor/niosv_timer_msip.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_timer_msip,false
simulation/submodules/synopsys/niosv_timer_msip.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_timer_msip,false
simulation/submodules/csr_mlab.mif,MIF,,niosv_dm_top,false
simulation/submodules/debug_rom.mif,MIF,,niosv_dm_top,false
simulation/submodules/aldec/niosv_dm_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
simulation/submodules/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
simulation/submodules/aldec/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
simulation/submodules/aldec/niosv_dm_top.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
simulation/submodules/aldec/niosv_debug_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
simulation/submodules/cadence/niosv_dm_def.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
simulation/submodules/cadence/niosv_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
simulation/submodules/cadence/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
simulation/submodules/cadence/niosv_dm_top.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
simulation/submodules/cadence/niosv_debug_module.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
simulation/submodules/mentor/niosv_dm_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
simulation/submodules/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
simulation/submodules/mentor/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
simulation/submodules/mentor/niosv_dm_top.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
simulation/submodules/mentor/niosv_debug_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
simulation/submodules/synopsys/niosv_dm_def.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
simulation/submodules/synopsys/niosv_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
simulation/submodules/synopsys/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
simulation/submodules/synopsys/niosv_dm_top.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
simulation/submodules/synopsys/niosv_debug_module.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
simulation/submodules/altera_std_synchronizer_bundle.v,SYSTEM_VERILOG,,niosv_dm_top,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,niosv_dm_top,false
simulation/submodules/altera_std_synchronizer.v,SYSTEM_VERILOG,,niosv_dm_top,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,niosv_dm_top,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,niosv_dm_top,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,niosv_dm_top,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,niosv_dm_top,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,niosv_dm_top,false
simulation/submodules/altera_reset_synchronizer.v,SYSTEM_VERILOG,,niosv_dm_top,false
simulation/submodules/altera_reset_controller.v,SYSTEM_VERILOG,,niosv_dm_top,false
simulation/submodules/altera_reset_controller.sdc,SDC,,niosv_dm_top,false
simulation/submodules/AES_encrypt_intel_niosv_m_0_irq_mapper.sv,SYSTEM_VERILOG,,AES_encrypt_intel_niosv_m_0_irq_mapper,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_axi_slave_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/AES_encrypt_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_router,false
simulation/submodules/AES_encrypt_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_router_001,false
simulation/submodules/AES_encrypt_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_router_002,false
simulation/submodules/AES_encrypt_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_router_004,false
simulation/submodules/AES_encrypt_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_router_005,false
simulation/submodules/AES_encrypt_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_router_008,false
simulation/submodules/AES_encrypt_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_router_009,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/AES_encrypt_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_cmd_demux,false
simulation/submodules/AES_encrypt_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/AES_encrypt_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_cmd_mux,false
simulation/submodules/AES_encrypt_mm_interconnect_0_cmd_mux_004.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_cmd_mux_004,false
simulation/submodules/AES_encrypt_mm_interconnect_0_cmd_mux_005.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_cmd_mux_005,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_cmd_mux_005,false
simulation/submodules/AES_encrypt_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_rsp_demux,false
simulation/submodules/AES_encrypt_mm_interconnect_0_rsp_demux_004.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_rsp_demux_004,false
simulation/submodules/AES_encrypt_mm_interconnect_0_rsp_demux_005.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_rsp_demux_005,false
simulation/submodules/AES_encrypt_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_rsp_mux,false
simulation/submodules/AES_encrypt_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/AES_encrypt_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,AES_encrypt_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/niosv_reset_controller.v,VERILOG,,niosv_reset_controller,false
simulation/submodules/AES_encrypt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,AES_encrypt_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
AES_encrypt.AES_AXI_0,AES_AXI_wrapper
AES_encrypt.AES_DECR_0,AES_DEC_AXI_wrapper
AES_encrypt.intel_niosv_m_0,AES_encrypt_intel_niosv_m_0
AES_encrypt.intel_niosv_m_0.hart,AES_encrypt_intel_niosv_m_0_hart
AES_encrypt.intel_niosv_m_0.hart.niosv_reset_controller,niosv_reset_controller
AES_encrypt.intel_niosv_m_0.hart.niosv_reset_controller.niosv_reset_controller,altera_reset_controller
AES_encrypt.intel_niosv_m_0.timer_module,niosv_timer_msip
AES_encrypt.intel_niosv_m_0.dbg_mod,niosv_dm_top
AES_encrypt.intel_niosv_m_0.irq_mapper,AES_encrypt_intel_niosv_m_0_irq_mapper
AES_encrypt.intel_niosv_m_0.irq_mapper_001,AES_encrypt_intel_niosv_m_0_irq_mapper
AES_encrypt.intel_niosv_m_0.irq_mapper_002,AES_encrypt_intel_niosv_m_0_irq_mapper
AES_encrypt.jtag_uart_0,altera_avalon_jtag_uart
AES_encrypt.onchip_memory2_0,AES_encrypt_onchip_memory2_0
AES_encrypt.mm_interconnect_0,AES_encrypt_mm_interconnect_0
AES_encrypt.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
AES_encrypt.mm_interconnect_0.intel_niosv_m_0_dm_agent_translator,altera_merlin_slave_translator
AES_encrypt.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
AES_encrypt.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_translator,altera_merlin_slave_translator
AES_encrypt.mm_interconnect_0.intel_niosv_m_0_data_manager_agent,altera_merlin_axi_master_ni
AES_encrypt.mm_interconnect_0.intel_niosv_m_0_instruction_manager_agent,altera_merlin_axi_master_ni
AES_encrypt.mm_interconnect_0.AES_AXI_0_altera_axi4lite_slave_agent,altera_merlin_axi_slave_ni
AES_encrypt.mm_interconnect_0.AES_DECR_0_altera_axi4lite_slave_agent,altera_merlin_axi_slave_ni
AES_encrypt.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
AES_encrypt.mm_interconnect_0.intel_niosv_m_0_dm_agent_agent,altera_merlin_slave_agent
AES_encrypt.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
AES_encrypt.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_agent,altera_merlin_slave_agent
AES_encrypt.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
AES_encrypt.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
AES_encrypt.mm_interconnect_0.intel_niosv_m_0_dm_agent_agent_rsp_fifo,altera_avalon_sc_fifo
AES_encrypt.mm_interconnect_0.intel_niosv_m_0_dm_agent_agent_rdata_fifo,altera_avalon_sc_fifo
AES_encrypt.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
AES_encrypt.mm_interconnect_0.onchip_memory2_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
AES_encrypt.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo,altera_avalon_sc_fifo
AES_encrypt.mm_interconnect_0.intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo,altera_avalon_sc_fifo
AES_encrypt.mm_interconnect_0.router,AES_encrypt_mm_interconnect_0_router
AES_encrypt.mm_interconnect_0.router_001,AES_encrypt_mm_interconnect_0_router_001
AES_encrypt.mm_interconnect_0.router_002,AES_encrypt_mm_interconnect_0_router_002
AES_encrypt.mm_interconnect_0.router_003,AES_encrypt_mm_interconnect_0_router_002
AES_encrypt.mm_interconnect_0.router_004,AES_encrypt_mm_interconnect_0_router_004
AES_encrypt.mm_interconnect_0.router_006,AES_encrypt_mm_interconnect_0_router_004
AES_encrypt.mm_interconnect_0.router_005,AES_encrypt_mm_interconnect_0_router_005
AES_encrypt.mm_interconnect_0.router_007,AES_encrypt_mm_interconnect_0_router_005
AES_encrypt.mm_interconnect_0.router_008,AES_encrypt_mm_interconnect_0_router_008
AES_encrypt.mm_interconnect_0.router_011,AES_encrypt_mm_interconnect_0_router_008
AES_encrypt.mm_interconnect_0.router_009,AES_encrypt_mm_interconnect_0_router_009
AES_encrypt.mm_interconnect_0.router_010,AES_encrypt_mm_interconnect_0_router_009
AES_encrypt.mm_interconnect_0.intel_niosv_m_0_instruction_manager_wr_limiter,altera_merlin_traffic_limiter
AES_encrypt.mm_interconnect_0.intel_niosv_m_0_instruction_manager_rd_limiter,altera_merlin_traffic_limiter
AES_encrypt.mm_interconnect_0.cmd_demux,AES_encrypt_mm_interconnect_0_cmd_demux
AES_encrypt.mm_interconnect_0.cmd_demux_001,AES_encrypt_mm_interconnect_0_cmd_demux
AES_encrypt.mm_interconnect_0.cmd_demux_002,AES_encrypt_mm_interconnect_0_cmd_demux_002
AES_encrypt.mm_interconnect_0.cmd_demux_003,AES_encrypt_mm_interconnect_0_cmd_demux_002
AES_encrypt.mm_interconnect_0.cmd_mux,AES_encrypt_mm_interconnect_0_cmd_mux
AES_encrypt.mm_interconnect_0.cmd_mux_001,AES_encrypt_mm_interconnect_0_cmd_mux
AES_encrypt.mm_interconnect_0.cmd_mux_002,AES_encrypt_mm_interconnect_0_cmd_mux
AES_encrypt.mm_interconnect_0.cmd_mux_003,AES_encrypt_mm_interconnect_0_cmd_mux
AES_encrypt.mm_interconnect_0.cmd_mux_004,AES_encrypt_mm_interconnect_0_cmd_mux_004
AES_encrypt.mm_interconnect_0.cmd_mux_007,AES_encrypt_mm_interconnect_0_cmd_mux_004
AES_encrypt.mm_interconnect_0.cmd_mux_005,AES_encrypt_mm_interconnect_0_cmd_mux_005
AES_encrypt.mm_interconnect_0.cmd_mux_006,AES_encrypt_mm_interconnect_0_cmd_mux_005
AES_encrypt.mm_interconnect_0.rsp_demux,AES_encrypt_mm_interconnect_0_rsp_demux
AES_encrypt.mm_interconnect_0.rsp_demux_001,AES_encrypt_mm_interconnect_0_rsp_demux
AES_encrypt.mm_interconnect_0.rsp_demux_002,AES_encrypt_mm_interconnect_0_rsp_demux
AES_encrypt.mm_interconnect_0.rsp_demux_003,AES_encrypt_mm_interconnect_0_rsp_demux
AES_encrypt.mm_interconnect_0.rsp_demux_004,AES_encrypt_mm_interconnect_0_rsp_demux_004
AES_encrypt.mm_interconnect_0.rsp_demux_007,AES_encrypt_mm_interconnect_0_rsp_demux_004
AES_encrypt.mm_interconnect_0.rsp_demux_005,AES_encrypt_mm_interconnect_0_rsp_demux_005
AES_encrypt.mm_interconnect_0.rsp_demux_006,AES_encrypt_mm_interconnect_0_rsp_demux_005
AES_encrypt.mm_interconnect_0.rsp_mux,AES_encrypt_mm_interconnect_0_rsp_mux
AES_encrypt.mm_interconnect_0.rsp_mux_001,AES_encrypt_mm_interconnect_0_rsp_mux
AES_encrypt.mm_interconnect_0.rsp_mux_002,AES_encrypt_mm_interconnect_0_rsp_mux_002
AES_encrypt.mm_interconnect_0.rsp_mux_003,AES_encrypt_mm_interconnect_0_rsp_mux_002
AES_encrypt.mm_interconnect_0.avalon_st_adapter,AES_encrypt_mm_interconnect_0_avalon_st_adapter
AES_encrypt.mm_interconnect_0.avalon_st_adapter.error_adapter_0,AES_encrypt_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AES_encrypt.mm_interconnect_0.avalon_st_adapter_001,AES_encrypt_mm_interconnect_0_avalon_st_adapter
AES_encrypt.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,AES_encrypt_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AES_encrypt.mm_interconnect_0.avalon_st_adapter_002,AES_encrypt_mm_interconnect_0_avalon_st_adapter
AES_encrypt.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,AES_encrypt_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AES_encrypt.mm_interconnect_0.avalon_st_adapter_003,AES_encrypt_mm_interconnect_0_avalon_st_adapter
AES_encrypt.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,AES_encrypt_mm_interconnect_0_avalon_st_adapter_error_adapter_0
AES_encrypt.irq_mapper,AES_encrypt_irq_mapper
AES_encrypt.rst_controller,altera_reset_controller
