
istflow -prj "C:/Users/Public/DTS/reveal_ex/XO/counter_rel.rvl" -design "Reveal_xo_impl1.rvp" 
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="2"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.8_x64/tcltk/bin/tclsh" "C:/Users/Public/DTS/reveal_ex/XO/impl1/reveal_workspace/tmpreveal/counter_rel_generate.tcl".
all messages logged in file C:/Users/Public/DTS/reveal_ex/XO/impl1/reveal_error.log

Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/XO/impl1/reveal_workspace/counter_rel/counter_top_la0_bb.v. VERI-1482
all messages logged in file C:/Users/Public/DTS/reveal_ex/XO/impl1/reveal_error.log

Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/XO/impl1/reveal_workspace/tmpreveal/counter_top_reveal_coretop.v. VERI-1482
Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/XO/source/counter_top.v. VERI-1482
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/Public/DTS/reveal_ex/XO/source/counter_top.v(2): " arg1="counter_top" arg2="C:/Users/Public/DTS/reveal_ex/XO/source/counter_top.v" arg3="2"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/Public/DTS/reveal_ex/XO/source/counter_top.v(29): " arg1="counter_top" arg2="C:/Users/Public/DTS/reveal_ex/XO/source/counter_top.v" arg3="29"  />
(VERI-1491) Pretty printing all modules in library work to file C:/Users/Public/DTS/reveal_ex/XO/impl1/reveal_workspace/tmpreveal/counter_top_rvl.v
Lpf file 'C:/Users/Public/DTS/reveal_ex/XO/Reveal_xo.lpf' is updated.

synpwrap -msg -prj "Reveal_xo_impl1_synplify.tcl" -log "Reveal_xo_impl1.srf"
Copyright (C) 1992-2016 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.8.0.115.3
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Reveal_xo_impl1.srf
#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul  4 2016
#install: C:\lscc\diamond\3.8_x64\synpbase
#OS: Windows 7 6.1
#Hostname: L-8X3YD72

# Fri Apr 28 11:13:54 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\XO\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\XO\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\XO\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v" (library work)
Verilog syntax check successful!
Selecting top level module counter_top
@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo.v":1372:7:1372:10|Synthesizing module OSCC in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo.v":989:7:989:9|Synthesizing module VHI in library work.







@N: CG364 :"C:\Users\Public\DTS\reveal_ex\XO\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v":11:7:11:26|Synthesizing module counter_top_la0_trig in library work.



@N: CG364 :"C:\Users\Public\DTS\reveal_ex\XO\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":12:7:12:21|Synthesizing module counter_top_la0 in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.

@N: CG364 :"C:\Users\Public\DTS\reveal_ex\XO\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.

@W: CG360 :"C:\Users\Public\DTS\reveal_ex\XO\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":15:29:15:39|Removing wire trigger_out, as there is no assignment to it.
@N: CG364 :"C:\Users\Public\DTS\reveal_ex\XO\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":50:7:50:17|Synthesizing module counter_top in library work.

@N: CL159 :"C:\Users\Public\DTS\reveal_ex\XO\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"C:\Users\Public\DTS\reveal_ex\XO\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":62:7:62:16|Input trigger_en is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 87MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 11:13:55 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 11:13:56 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 11:13:56 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 11:13:57 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Public\DTS\reveal_ex\XO\impl1\Reveal_xo_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\Public\DTS\reveal_ex\XO\impl1\Reveal_xo_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=3  set on top level netlist counter_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock        Clock                     Clock
Clock                                     Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------
System                                    240.6 MHz     4.156         system       system_clkgroup           0    
counter_top|clk1                          168.5 MHz     5.934         inferred     Autoconstr_clkgroup_0     195  
reveal_coretop|jtck_inferred_clock[0]     162.0 MHz     6.172         inferred     Autoconstr_clkgroup_1     165  
==================================================================================================================


Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 28 11:13:58 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 150MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 150MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 150MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.41ns		 472 /       344
   2		0h:00m:02s		    -3.02ns		 463 /       344
   3		0h:00m:02s		    -3.04ns		 463 /       344
   4		0h:00m:02s		    -2.79ns		 462 /       344
   5		0h:00m:02s		    -3.04ns		 463 /       344
   6		0h:00m:02s		    -3.04ns		 462 /       344
   7		0h:00m:02s		    -2.79ns		 463 /       344
   8		0h:00m:02s		    -3.04ns		 462 /       344
Timing driven replication report
Added 7 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   9		0h:00m:03s		    -2.58ns		 507 /       351
  10		0h:00m:03s		    -2.64ns		 509 /       351
  11		0h:00m:04s		    -2.21ns		 511 /       351
  12		0h:00m:04s		    -2.64ns		 515 /       351
  13		0h:00m:04s		    -2.21ns		 516 /       351
  14		0h:00m:04s		    -2.51ns		 516 /       351
  15		0h:00m:04s		    -2.21ns		 516 /       351
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  16		0h:00m:04s		    -2.21ns		 515 /       359
  17		0h:00m:04s		    -2.58ns		 516 /       359
  18		0h:00m:04s		    -2.39ns		 518 /       359
  19		0h:00m:04s		    -2.58ns		 519 /       359
  20		0h:00m:04s		    -2.21ns		 518 /       359

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 169MB peak: 170MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 171MB peak: 171MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 359 clock pin(s) of sequential element(s)
0 instances converted, 359 sequential instances remain driven by gated/generated clocks

======================================================================================================================================================== Gated/Generated Clocks ========================================================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                                             Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCinst0                                                  OSCC                   194        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_precnt_val[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       counter_top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16             165        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr_d4         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 135MB peak: 172MB)

Writing Analyst data base C:\Users\Public\DTS\reveal_ex\XO\impl1\synwork\Reveal_xo_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 168MB peak: 172MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Public\DTS\reveal_ex\XO\impl1\Reveal_xo_impl1.edi
L-2016.03L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 172MB peak: 175MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 171MB peak: 175MB)

@W: MT246 :"c:\users\public\dts\reveal_ex\xo\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":40:15:40:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v":2159:8:2159:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock counter_top|clk1 with period 6.08ns. Please declare a user-defined clock on object "n:clk1"
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 8.97ns. Please declare a user-defined clock on object "n:counter_top_reveal_coretop_instance.jtck[0]"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Apr 28 11:14:05 2017
#


Top view:               counter_top
Requested Frequency:    111.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -1.583

                                          Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------
counter_top|clk1                          164.4 MHz     139.8 MHz     6.081         7.154         -1.073     inferred     Autoconstr_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]     111.5 MHz     94.8 MHz      8.971         10.554        -1.583     inferred     Autoconstr_clkgroup_1
System                                    222.1 MHz     188.8 MHz     4.502         5.297         -0.795     system       system_clkgroup      
===============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  4.502       -0.795  |  No paths    -       |  No paths    -       |  No paths    -    
System                                 counter_top|clk1                       |  6.081       3.024   |  No paths    -       |  No paths    -       |  No paths    -    
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  8.971       -0.127  |  No paths    -    
counter_top|clk1                       System                                 |  6.081       -0.157  |  No paths    -       |  No paths    -       |  No paths    -    
counter_top|clk1                       counter_top|clk1                       |  6.081       -1.073  |  No paths    -       |  No paths    -       |  No paths    -    
counter_top|clk1                       reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -       |  No paths    -       |  No paths    -       |  8.971       1.445
reveal_coretop|jtck_inferred_clock[0]  counter_top|clk1                       |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  8.971       -1.583  |  No paths    -       |  No paths    -    
=======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter_top|clk1
====================================



Starting Points with Worst Slack
********************************

                                                                                       Starting                                                        Arrival           
Instance                                                                               Reference            Type        Pin     Net                    Time        Slack 
                                                                                       Clock                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[0]     counter_top|clk1     FD1P3DX     Q       tm_wr_addr_cntr[0]     1.612       -1.073
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[1]     counter_top|clk1     FD1P3DX     Q       tm_wr_addr_cntr[1]     1.612       -1.073
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[0]      counter_top|clk1     FD1P3DX     Q       post_trig_cntr[0]      1.552       -1.013
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[1]      counter_top|clk1     FD1P3DX     Q       post_trig_cntr[1]      1.552       -1.013
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[2]     counter_top|clk1     FD1P3DX     Q       tm_wr_addr_cntr[2]     1.612       -0.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[3]     counter_top|clk1     FD1P3DX     Q       tm_wr_addr_cntr[3]     1.612       -0.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[0]       counter_top|clk1     FD1P3DX     Q       pre_trig_cntr[0]       1.456       -0.917
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[1]       counter_top|clk1     FD1P3DX     Q       pre_trig_cntr[1]       1.456       -0.917
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[4]     counter_top|clk1     FD1P3DX     Q       tm_wr_addr_cntr[4]     1.612       -0.817
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[5]     counter_top|clk1     FD1P3DX     Q       tm_wr_addr_cntr[5]     1.612       -0.817
=========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                       Starting                                                           Required           
Instance                                                                               Reference            Type        Pin     Net                       Time         Slack 
                                                                                       Clock                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[6]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_lm[6]     5.078        -1.073
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[7]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_lm[7]     5.078        -1.073
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[6]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_lm[6]      5.078        -1.013
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_lm[7]      5.078        -1.013
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[4]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_lm[4]     5.078        -0.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[5]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_lm[5]     5.078        -0.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[6]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_lm[6]       5.078        -0.917
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[7]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_lm[7]       5.078        -0.917
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[4]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_lm[4]      5.078        -0.885
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[5]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_lm[5]      5.078        -0.885
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.081
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.078

    - Propagation time:                      6.152
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.073

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[0] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[7] / D
    The start point is clocked by            counter_top|clk1 [rising] on pin CK
    The end   point is clocked by            counter_top|clk1 [rising] on pin CK

Instance / Net                                                                                            Pin       Pin               Arrival     No. of    
Name                                                                                         Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[0]           FD1P3DX      Q         Out     1.612     1.612       -         
tm_wr_addr_cntr[0]                                                                           Net          -         -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[0]     CCU2         A0        In      0.000     1.612       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[0]     CCU2         COUT1     Out     1.761     3.373       -         
tm_wr_addr_cntr_cry[1]                                                                       Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[2]     CCU2         CIN       In      0.000     3.373       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[2]     CCU2         COUT1     Out     0.128     3.501       -         
tm_wr_addr_cntr_cry[3]                                                                       Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[4]     CCU2         CIN       In      0.000     3.501       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[4]     CCU2         COUT1     Out     0.128     3.629       -         
tm_wr_addr_cntr_cry[5]                                                                       Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[6]     CCU2         CIN       In      0.000     3.629       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[6]     CCU2         S1        Out     1.766     5.394       -         
tm_wr_addr_cntr_s[7]                                                                         Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_lm_0[7]      ORCALUT4     D         In      0.000     5.394       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_lm_0[7]      ORCALUT4     Z         Out     0.757     6.152       -         
tm_wr_addr_cntr_lm[7]                                                                        Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[7]           FD1P3DX      D         In      0.000     6.152       -         
============================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      6.081
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.078

    - Propagation time:                      6.152
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.073

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[1] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[7] / D
    The start point is clocked by            counter_top|clk1 [rising] on pin CK
    The end   point is clocked by            counter_top|clk1 [rising] on pin CK

Instance / Net                                                                                            Pin       Pin               Arrival     No. of    
Name                                                                                         Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[1]           FD1P3DX      Q         Out     1.612     1.612       -         
tm_wr_addr_cntr[1]                                                                           Net          -         -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[0]     CCU2         A1        In      0.000     1.612       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[0]     CCU2         COUT1     Out     1.761     3.373       -         
tm_wr_addr_cntr_cry[1]                                                                       Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[2]     CCU2         CIN       In      0.000     3.373       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[2]     CCU2         COUT1     Out     0.128     3.501       -         
tm_wr_addr_cntr_cry[3]                                                                       Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[4]     CCU2         CIN       In      0.000     3.501       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[4]     CCU2         COUT1     Out     0.128     3.629       -         
tm_wr_addr_cntr_cry[5]                                                                       Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[6]     CCU2         CIN       In      0.000     3.629       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[6]     CCU2         S1        Out     1.766     5.394       -         
tm_wr_addr_cntr_s[7]                                                                         Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_lm_0[7]      ORCALUT4     D         In      0.000     5.394       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_lm_0[7]      ORCALUT4     Z         Out     0.757     6.152       -         
tm_wr_addr_cntr_lm[7]                                                                        Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[7]           FD1P3DX      D         In      0.000     6.152       -         
============================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      6.081
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.078

    - Propagation time:                      6.152
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.073

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[0] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[6] / D
    The start point is clocked by            counter_top|clk1 [rising] on pin CK
    The end   point is clocked by            counter_top|clk1 [rising] on pin CK

Instance / Net                                                                                            Pin       Pin               Arrival     No. of    
Name                                                                                         Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[0]           FD1P3DX      Q         Out     1.612     1.612       -         
tm_wr_addr_cntr[0]                                                                           Net          -         -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[0]     CCU2         A0        In      0.000     1.612       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[0]     CCU2         COUT1     Out     1.761     3.373       -         
tm_wr_addr_cntr_cry[1]                                                                       Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[2]     CCU2         CIN       In      0.000     3.373       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[2]     CCU2         COUT1     Out     0.128     3.501       -         
tm_wr_addr_cntr_cry[3]                                                                       Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[4]     CCU2         CIN       In      0.000     3.501       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[4]     CCU2         COUT1     Out     0.128     3.629       -         
tm_wr_addr_cntr_cry[5]                                                                       Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[6]     CCU2         CIN       In      0.000     3.629       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[6]     CCU2         S0        Out     1.766     5.394       -         
tm_wr_addr_cntr_s[6]                                                                         Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_lm_0[6]      ORCALUT4     D         In      0.000     5.394       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_lm_0[6]      ORCALUT4     Z         Out     0.757     6.152       -         
tm_wr_addr_cntr_lm[6]                                                                        Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[6]           FD1P3DX      D         In      0.000     6.152       -         
============================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      6.081
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.078

    - Propagation time:                      6.152
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.073

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[1] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[6] / D
    The start point is clocked by            counter_top|clk1 [rising] on pin CK
    The end   point is clocked by            counter_top|clk1 [rising] on pin CK

Instance / Net                                                                                            Pin       Pin               Arrival     No. of    
Name                                                                                         Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[1]           FD1P3DX      Q         Out     1.612     1.612       -         
tm_wr_addr_cntr[1]                                                                           Net          -         -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[0]     CCU2         A1        In      0.000     1.612       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[0]     CCU2         COUT1     Out     1.761     3.373       -         
tm_wr_addr_cntr_cry[1]                                                                       Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[2]     CCU2         CIN       In      0.000     3.373       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[2]     CCU2         COUT1     Out     0.128     3.501       -         
tm_wr_addr_cntr_cry[3]                                                                       Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[4]     CCU2         CIN       In      0.000     3.501       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[4]     CCU2         COUT1     Out     0.128     3.629       -         
tm_wr_addr_cntr_cry[5]                                                                       Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[6]     CCU2         CIN       In      0.000     3.629       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_cry_0[6]     CCU2         S0        Out     1.766     5.394       -         
tm_wr_addr_cntr_s[6]                                                                         Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_lm_0[6]      ORCALUT4     D         In      0.000     5.394       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr_lm_0[6]      ORCALUT4     Z         Out     0.757     6.152       -         
tm_wr_addr_cntr_lm[6]                                                                        Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[6]           FD1P3DX      D         In      0.000     6.152       -         
============================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      6.081
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.078

    - Propagation time:                      6.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.013

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[0] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7] / D
    The start point is clocked by            counter_top|clk1 [rising] on pin CK
    The end   point is clocked by            counter_top|clk1 [rising] on pin CK

Instance / Net                                                                                             Pin       Pin               Arrival     No. of    
Name                                                                                          Type         Name      Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[0]             FD1P3DX      Q         Out     1.552     1.552       -         
post_trig_cntr[0]                                                                             Net          -         -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]       CCU2         A0        In      0.000     1.552       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]       CCU2         COUT1     Out     1.761     3.313       -         
post_trig_cntr_cry[1]                                                                         Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[2]       CCU2         CIN       In      0.000     3.313       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[2]       CCU2         COUT1     Out     0.128     3.441       -         
post_trig_cntr_cry[3]                                                                         Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[4]       CCU2         CIN       In      0.000     3.441       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[4]       CCU2         COUT1     Out     0.128     3.569       -         
post_trig_cntr_cry[5]                                                                         Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[6]       CCU2         CIN       In      0.000     3.569       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[6]       CCU2         S1        Out     1.766     5.335       -         
post_trig_cntr_s[7]                                                                           Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_lm_0_mb[7]     ORCALUT4     C         In      0.000     5.335       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_lm_0_mb[7]     ORCALUT4     Z         Out     0.757     6.091       -         
post_trig_cntr_lm[7]                                                                          Net          -         -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]             FD1P3DX      D         In      0.000     6.091       -         
=============================================================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                                        Starting                                                                     Arrival           
Instance                                                                                Reference                                 Type        Pin     Net            Time        Slack 
                                                                                        Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[0]        reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       bit_cnt[0]     1.660       -1.583
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[1]        reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       bit_cnt[1]     1.660       -1.583
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[4]        reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       bit_cnt[4]     1.660       -1.583
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[5]        reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       bit_cnt[5]     1.660       -1.583
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]        1.923       -1.331
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[29]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[13]       1.792       -1.175
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[28]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[12]       1.774       -1.157
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[17]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[1]        1.896       -1.085
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[25]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[9]        1.839       -1.059
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[18]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]        1.853       -1.017
=======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                        Starting                                                                        Required           
Instance                                                                                Reference                                 Type        Pin     Net               Time         Slack 
                                                                                        Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5     7.968        -1.583
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]         reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       tm_crc_7[0]       7.968        0.022 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[1]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_26_i            7.968        0.130 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[4]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_22_i            7.968        0.130 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[5]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_20_i            7.968        1.052 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[6]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_691_i           7.968        1.052 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[7]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_16_i            7.968        1.052 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[8]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_690_i           7.968        1.052 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[9]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_689_i           7.968        1.052 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[10]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_688_i           7.968        1.052 
===========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.971
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.968

    - Propagation time:                      9.551
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.583

    Number of logic level(s):                7
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[0] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[0]             FD1P3DX      Q        Out     1.660     1.660       -         
bit_cnt[0]                                                                                   Net          -        -       -         -           5         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_47     ORCALUT4     A        In      0.000     1.660       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_47     ORCALUT4     Z        Out     1.189     2.849       -         
g0_5_3                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_41     ORCALUT4     D        In      0.000     2.849       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_41     ORCALUT4     Z        Out     1.189     4.038       -         
parity_calc_RNO_41                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     B        In      0.000     4.038       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     Z        Out     1.189     5.227       -         
g2_0                                                                                         Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_15     ORCALUT4     B        In      0.000     5.227       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_15     ORCALUT4     Z        Out     1.189     6.416       -         
parity_calc_RNO_15                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_6      ORCALUT4     C        In      0.000     6.416       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_6      ORCALUT4     Z        Out     1.189     7.605       -         
g4_2                                                                                         Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_0      ORCALUT4     C        In      0.000     7.605       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_0      ORCALUT4     Z        Out     1.189     8.794       -         
N_9_i                                                                                        Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     A        In      0.000     8.794       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     Z        Out     0.757     9.551       -         
parity_calc_5                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc            FD1P3DX      D        In      0.000     9.551       -         
===========================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      8.971
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.968

    - Propagation time:                      9.551
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.583

    Number of logic level(s):                7
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[1] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[1]             FD1P3DX      Q        Out     1.660     1.660       -         
bit_cnt[1]                                                                                   Net          -        -       -         -           5         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_47     ORCALUT4     B        In      0.000     1.660       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_47     ORCALUT4     Z        Out     1.189     2.849       -         
g0_5_3                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_41     ORCALUT4     D        In      0.000     2.849       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_41     ORCALUT4     Z        Out     1.189     4.038       -         
parity_calc_RNO_41                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     B        In      0.000     4.038       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     Z        Out     1.189     5.227       -         
g2_0                                                                                         Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_15     ORCALUT4     B        In      0.000     5.227       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_15     ORCALUT4     Z        Out     1.189     6.416       -         
parity_calc_RNO_15                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_6      ORCALUT4     C        In      0.000     6.416       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_6      ORCALUT4     Z        Out     1.189     7.605       -         
g4_2                                                                                         Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_0      ORCALUT4     C        In      0.000     7.605       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_0      ORCALUT4     Z        Out     1.189     8.794       -         
N_9_i                                                                                        Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     A        In      0.000     8.794       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     Z        Out     0.757     9.551       -         
parity_calc_5                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc            FD1P3DX      D        In      0.000     9.551       -         
===========================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      8.971
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.968

    - Propagation time:                      9.551
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.583

    Number of logic level(s):                7
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[4] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[4]             FD1P3DX      Q        Out     1.660     1.660       -         
bit_cnt[4]                                                                                   Net          -        -       -         -           5         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_47     ORCALUT4     C        In      0.000     1.660       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_47     ORCALUT4     Z        Out     1.189     2.849       -         
g0_5_3                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_41     ORCALUT4     D        In      0.000     2.849       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_41     ORCALUT4     Z        Out     1.189     4.038       -         
parity_calc_RNO_41                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     B        In      0.000     4.038       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     Z        Out     1.189     5.227       -         
g2_0                                                                                         Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_15     ORCALUT4     B        In      0.000     5.227       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_15     ORCALUT4     Z        Out     1.189     6.416       -         
parity_calc_RNO_15                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_6      ORCALUT4     C        In      0.000     6.416       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_6      ORCALUT4     Z        Out     1.189     7.605       -         
g4_2                                                                                         Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_0      ORCALUT4     C        In      0.000     7.605       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_0      ORCALUT4     Z        Out     1.189     8.794       -         
N_9_i                                                                                        Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     A        In      0.000     8.794       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     Z        Out     0.757     9.551       -         
parity_calc_5                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc            FD1P3DX      D        In      0.000     9.551       -         
===========================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      8.971
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.968

    - Propagation time:                      9.551
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.583

    Number of logic level(s):                7
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[5] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[5]             FD1P3DX      Q        Out     1.660     1.660       -         
bit_cnt[5]                                                                                   Net          -        -       -         -           5         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_47     ORCALUT4     D        In      0.000     1.660       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_47     ORCALUT4     Z        Out     1.189     2.849       -         
g0_5_3                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_41     ORCALUT4     D        In      0.000     2.849       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_41     ORCALUT4     Z        Out     1.189     4.038       -         
parity_calc_RNO_41                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     B        In      0.000     4.038       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_27     ORCALUT4     Z        Out     1.189     5.227       -         
g2_0                                                                                         Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_15     ORCALUT4     B        In      0.000     5.227       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_15     ORCALUT4     Z        Out     1.189     6.416       -         
parity_calc_RNO_15                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_6      ORCALUT4     C        In      0.000     6.416       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_6      ORCALUT4     Z        Out     1.189     7.605       -         
g4_2                                                                                         Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_0      ORCALUT4     C        In      0.000     7.605       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_0      ORCALUT4     Z        Out     1.189     8.794       -         
N_9_i                                                                                        Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     A        In      0.000     8.794       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     Z        Out     0.757     9.551       -         
parity_calc_5                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc            FD1P3DX      D        In      0.000     9.551       -         
===========================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      8.971
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.968

    - Propagation time:                      9.299
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.331

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16]              FD1P3DX      Q        Out     1.923     1.923       -         
addr[0]                                                                                          Net          -        -       -         -           51        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     A        In      0.000     1.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     Z        Out     1.189     3.112       -         
N_91                                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     A        In      0.000     3.112       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     Z        Out     0.337     3.449       -         
rd_dout_tcnt[0]                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig_1[0]              ORCALUT4     A        In      0.000     3.449       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig_1[0]              ORCALUT4     Z        Out     1.189     4.638       -         
rd_dout_trig_1[0]                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     A        In      0.000     4.638       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     Z        Out     0.337     4.975       -         
rd_dout_trig[0]                                                                                  Net          -        -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_16         ORCALUT4     B        In      0.000     4.975       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_16         ORCALUT4     Z        Out     1.189     6.164       -         
parity_calc_RNO_16                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_6          ORCALUT4     D        In      0.000     6.164       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_6          ORCALUT4     Z        Out     1.189     7.353       -         
g4_2                                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_0          ORCALUT4     C        In      0.000     7.353       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_0          ORCALUT4     Z        Out     1.189     8.542       -         
N_9_i                                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     A        In      0.000     8.542       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     Z        Out     0.757     9.299       -         
parity_calc_5                                                                                    Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     9.299       -         
===============================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                  Starting                                                            Arrival           
Instance                                                                                          Reference     Type              Pin           Net                   Time        Slack 
                                                                                                  Clock                                                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                             System        jtagconn16        ip_enable     ip_enable[0]          0.000       -0.795
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                             System        jtagconn16        jce2          jce2[0]               0.000       -0.795
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                             System        jtagconn16        jshift        jshift[0]             0.000       -0.795
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2     Q[0]          tt_out[0]             0.000       3.024 
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                             System        jtagconn16        jrstn         jrstn[0]              0.000       3.313 
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                             System        jtagconn16        jtdi          jtdi[0]               0.000       6.022 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem                   System        pmi_ram_dp_Z4     Q[0]          trace_dout_int[0]     0.000       8.688 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem                   System        pmi_ram_dp_Z4     Q[1]          trace_dout_int[1]     0.000       8.688 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem                   System        pmi_ram_dp_Z4     Q[2]          trace_dout_int[2]     0.000       8.688 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem                   System        pmi_ram_dp_Z4     Q[3]          trace_dout_int[3]     0.000       8.688 
========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                         Starting                                                      Required           
Instance                                                                                 Reference     Type              Pin         Net               Time         Slack 
                                                                                         Clock                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                    System        jtagconn16        er2_tdo     er2_tdo[0]        4.502        -0.795
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc        System        FD1P3DX           D           parity_calc_5     7.968        -0.127
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]          System        FD1P3BX           D           tm_crc_7[0]       7.968        1.847 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.state_cntr[0]     System        FD1S3DX           D           N_218_i           5.078        3.024 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_out_reg        System        FD1S3DX           D           te_out_reg_4      5.078        3.024 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem          System        pmi_ram_dp_Z4     Reset       reset_n_i         4.502        3.313 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]          System        FD1P3BX           SP          un1_jtdo_4_i      8.777        3.577 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[1]          System        FD1P3BX           SP          un1_jtdo_4_i      8.777        3.577 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[2]          System        FD1P3BX           SP          un1_jtdo_4_i      8.777        3.577 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[3]          System        FD1P3BX           SP          un1_jtdo_4_i      8.777        3.577 
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.502
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.502

    - Propagation time:                      5.297
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.795

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                  Pin           Pin               Arrival     No. of    
Name                                                                                                             Type           Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                            jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                                     Net            -             -       -         -           67        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jce2_RNI9SJP                               ORCALUT4       A             In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jce2_RNI9SJP                               ORCALUT4       Z             Out     1.189     1.189       -         
jce2_RNI9SJP                                                                                                     Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.r_w_fast_RNIUOKC1                          ORCALUT4       B             In      0.000     1.189       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.r_w_fast_RNIUOKC1                          ORCALUT4       Z             Out     1.189     2.378       -         
r_w_fast_RNIUOKC1                                                                                                Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIP7QA3[3]                        ORCALUT4       D             In      0.000     2.378       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIP7QA3[3]                        ORCALUT4       Z             Out     1.393     3.771       -         
un1_jtdo_3_d                                                                                                     Net            -             -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_RNIA1I64[0]                      ORCALUT4       B             In      0.000     3.771       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_RNIA1I64[0]                      ORCALUT4       Z             Out     1.189     4.960       -         
g3_0_0                                                                                                           Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2_RNI7CILF     ORCALUT4       C             In      0.000     4.960       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2_RNI7CILF     ORCALUT4       Z             Out     0.337     5.297       -         
jtdo                                                                                                             Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                            jtagconn16     er2_tdo       In      0.000     5.297       -         
======================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.502
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.502

    - Propagation time:                      5.297
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.795

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                                             Type           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                            jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                          Net            -           -       -         -           14        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jce2_RNI9SJP                               ORCALUT4       B           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jce2_RNI9SJP                               ORCALUT4       Z           Out     1.189     1.189       -         
jce2_RNI9SJP                                                                                                     Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.r_w_fast_RNIUOKC1                          ORCALUT4       B           In      0.000     1.189       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.r_w_fast_RNIUOKC1                          ORCALUT4       Z           Out     1.189     2.378       -         
r_w_fast_RNIUOKC1                                                                                                Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIP7QA3[3]                        ORCALUT4       D           In      0.000     2.378       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIP7QA3[3]                        ORCALUT4       Z           Out     1.393     3.771       -         
un1_jtdo_3_d                                                                                                     Net            -           -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_RNIA1I64[0]                      ORCALUT4       B           In      0.000     3.771       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_RNIA1I64[0]                      ORCALUT4       Z           Out     1.189     4.960       -         
g3_0_0                                                                                                           Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2_RNI7CILF     ORCALUT4       C           In      0.000     4.960       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2_RNI7CILF     ORCALUT4       Z           Out     0.337     5.297       -         
jtdo                                                                                                             Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                            jtagconn16     er2_tdo     In      0.000     5.297       -         
====================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.502
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.502

    - Propagation time:                      5.297
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.795

    Number of logic level(s):                5
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                                                                             Type           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                            jtagconn16     jshift      Out     0.000     0.000       -         
jshift[0]                                                                                                        Net            -           -       -         -           36        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jce2_RNI9SJP                               ORCALUT4       C           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jce2_RNI9SJP                               ORCALUT4       Z           Out     1.189     1.189       -         
jce2_RNI9SJP                                                                                                     Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.r_w_fast_RNIUOKC1                          ORCALUT4       B           In      0.000     1.189       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.r_w_fast_RNIUOKC1                          ORCALUT4       Z           Out     1.189     2.378       -         
r_w_fast_RNIUOKC1                                                                                                Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIP7QA3[3]                        ORCALUT4       D           In      0.000     2.378       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIP7QA3[3]                        ORCALUT4       Z           Out     1.393     3.771       -         
un1_jtdo_3_d                                                                                                     Net            -           -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_RNIA1I64[0]                      ORCALUT4       B           In      0.000     3.771       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_RNIA1I64[0]                      ORCALUT4       Z           Out     1.189     4.960       -         
g3_0_0                                                                                                           Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2_RNI7CILF     ORCALUT4       C           In      0.000     4.960       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2_RNI7CILF     ORCALUT4       Z           Out     0.337     5.297       -         
jtdo                                                                                                             Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                            jtagconn16     er2_tdo     In      0.000     5.297       -         
====================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      8.971
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.968

    - Propagation time:                      8.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.127

    Number of logic level(s):                7
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                          Type           Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                         jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                  Net            -             -       -         -           67        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jce2_RNI9SJP            ORCALUT4       A             In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jce2_RNI9SJP            ORCALUT4       Z             Out     1.189     1.189       -         
jce2_RNI9SJP                                                                                  Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.r_w_fast_RNIUOKC1       ORCALUT4       B             In      0.000     1.189       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.r_w_fast_RNIUOKC1       ORCALUT4       Z             Out     1.189     2.378       -         
r_w_fast_RNIUOKC1                                                                             Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIP7QA3[3]     ORCALUT4       D             In      0.000     2.378       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIP7QA3[3]     ORCALUT4       Z             Out     1.393     3.771       -         
un1_jtdo_3_d                                                                                  Net            -             -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_22      ORCALUT4       B             In      0.000     3.771       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_22      ORCALUT4       Z             Out     1.189     4.960       -         
parity_calc_RNO_22                                                                            Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_11      ORCALUT4       B             In      0.000     4.960       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_11      ORCALUT4       Z             Out     1.189     6.149       -         
parity_calc_RNO_11                                                                            Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_2       ORCALUT4       C             In      0.000     6.149       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_2       ORCALUT4       Z             Out     1.189     7.338       -         
N_35                                                                                          Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO         ORCALUT4       C             In      0.000     7.338       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO         ORCALUT4       Z             Out     0.757     8.095       -         
parity_calc_5                                                                                 Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc             FD1P3DX        D             In      0.000     8.095       -         
===================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      8.971
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.968

    - Propagation time:                      8.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.127

    Number of logic level(s):                7
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                          Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                         jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                                       Net            -        -       -         -           14        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jce2_RNI9SJP            ORCALUT4       B        In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jce2_RNI9SJP            ORCALUT4       Z        Out     1.189     1.189       -         
jce2_RNI9SJP                                                                                  Net            -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.r_w_fast_RNIUOKC1       ORCALUT4       B        In      0.000     1.189       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.r_w_fast_RNIUOKC1       ORCALUT4       Z        Out     1.189     2.378       -         
r_w_fast_RNIUOKC1                                                                             Net            -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIP7QA3[3]     ORCALUT4       D        In      0.000     2.378       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIP7QA3[3]     ORCALUT4       Z        Out     1.393     3.771       -         
un1_jtdo_3_d                                                                                  Net            -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_22      ORCALUT4       B        In      0.000     3.771       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_22      ORCALUT4       Z        Out     1.189     4.960       -         
parity_calc_RNO_22                                                                            Net            -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_11      ORCALUT4       B        In      0.000     4.960       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_11      ORCALUT4       Z        Out     1.189     6.149       -         
parity_calc_RNO_11                                                                            Net            -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_2       ORCALUT4       C        In      0.000     6.149       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_2       ORCALUT4       Z        Out     1.189     7.338       -         
N_35                                                                                          Net            -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO         ORCALUT4       C        In      0.000     7.338       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO         ORCALUT4       Z        Out     0.757     8.095       -         
parity_calc_5                                                                                 Net            -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc             FD1P3DX        D        In      0.000     8.095       -         
==============================================================================================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 171MB peak: 175MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 171MB peak: 175MB)

---------------------------------------
Resource Usage Report
Part: lamxo2280e-3

Register bits: 359 of 2280 (16%)
PIC Latch:       0
I/O cells:       5


Details:
CCU2:           46
FD1P3AX:        18
FD1P3BX:        33
FD1P3DX:        229
FD1S3BX:        1
FD1S3DX:        78
GSR:            1
IB:             1
INV:            14
OB:             4
ORCALUT4:       501
OSCC:           1
PFUMX:          8
PUR:            1
VHI:            10
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 34MB peak: 175MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Fri Apr 28 11:14:05 2017

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "C:/lscc/diamond/3.8_x64/module" -ic reveal -nopropwarn -l "MachXO" -d LAMXO2280E -path "C:/Users/Public/DTS/reveal_ex/XO/impl1" -path "C:/Users/Public/DTS/reveal_ex/XO"   "C:/Users/Public/DTS/reveal_ex/XO/impl1/Reveal_xo_impl1.edi" "Reveal_xo_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to Reveal_xo_impl1.ngo...

Generating edif netlist for IP cell pmi_ram_dpxbnonesadr112112p12cfaddf.edn


C:\Users\Public\DTS\reveal_ex\XO\impl1>"C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch mj5g00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr112112p12cfaddf -pmi 
SCUBA, Version Diamond (64-bit) 3.8.0.115.3
Fri Apr 28 11:14:07 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mj5g00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr112112p12cfaddf -pmi 
    Circuit name     : pmi_ram_dpXbnonesadr112112p12cfaddf
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[0:0], RdAddress[0:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpXbnonesadr112112p12cfaddf.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpXbnonesadr112112p12cfaddf.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpXbnonesadr112112p12cfaddf.ngo...

Generating edif netlist for IP cell pmi_ram_dpxbnonesadr6825668256p13183b91.edn


C:\Users\Public\DTS\reveal_ex\XO\impl1>"C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch mj5g00 -type bram -wp 10 -rp 0011 -data_width 6 -num_rows 256 -rdata_width 6 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr6825668256p13183b91 -pmi 
SCUBA, Version Diamond (64-bit) 3.8.0.115.3
Fri Apr 28 11:14:07 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mj5g00 -type bram -wp 10 -rp 0011 -data_width 6 -num_rows 256 -rdata_width 6 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr6825668256p13183b91 -pmi 
    Circuit name     : pmi_ram_dpXbnonesadr6825668256p13183b91
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[7:0], RdAddress[7:0], Data[5:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[5:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpXbnonesadr6825668256p13183b91.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpXbnonesadr6825668256p13183b91.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpXbnonesadr6825668256p13183b91.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO" -d LAMXO2280E  -p "C:/lscc/diamond/3.8_x64/ispfpga/mj5g00/data"  -p "C:/Users/Public/DTS/reveal_ex/XO/impl1" -p "C:/Users/Public/DTS/reveal_ex/XO" -p "C:/Users/Public/DTS/reveal_ex/XO/impl1/reveal_workspace/counter_rel"  "Reveal_xo_impl1.ngo" "Reveal_xo_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Reveal_xo_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mj5g00e/data/mj5gelib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Users/Public/DTS/reveal_ex/XO/impl1/pmi_ram_dpxbnonesadr112112p12cfaddf.ngo'...
Loading NGO design 'C:/Users/Public/DTS/reveal_ex/XO/impl1/pmi_ram_dpxbnonesadr6825668256p13183b91.ngo'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.8_x64/ispfpga/mj5g00/data/mj5ghub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_2" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_4" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_2_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_2_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_2_0_S1" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_2_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_4_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_4_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_4_0_S1" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_4_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[2]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[4]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[6]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[8]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[10]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[12]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[14]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_COUT1[14]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_COUT1[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry[4]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_COUT1[4]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_COUT1[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[2]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[4]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[6]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry[2]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry[4]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry[6]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[4]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[6]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry[2]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry[4]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry[6]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_COUT1[6]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_COUT1[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_COUT1[6]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_COUT1[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_COUT1[6]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_COUT1[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_COUT1[6]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_COUT1[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_0" arg2="un3_cnt_cry_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_2" arg2="un3_cnt_cry_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_4" arg2="un3_cnt_cry_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_6" arg2="un3_cnt_cry_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_8" arg2="un3_cnt_cry_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_10" arg2="un3_cnt_cry_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_12" arg2="un3_cnt_cry_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_14" arg2="un3_cnt_cry_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_16" arg2="un3_cnt_cry_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_18" arg2="un3_cnt_cry_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_20" arg2="un3_cnt_cry_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_22" arg2="un3_cnt_cry_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_24" arg2="un3_cnt_cry_24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_26" arg2="un3_cnt_cry_26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_28" arg2="un3_cnt_cry_28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_30" arg2="un3_cnt_cry_30"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_0_0_S0" arg2="un3_cnt_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_30_0_COUT1" arg2="un3_cnt_cry_30_0_COUT1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mj5ghub/tdoa" arg2="mj5ghub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mj5ghub/cdn" arg2="mj5ghub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mj5ghub/ip_enable_15" arg2="mj5ghub/ip_enable_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mj5ghub/genblk0_genblk4_un1_jtagd_u_1" arg2="mj5ghub/genblk0_genblk4_un1_jtagd_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mj5ghub/genblk0_genblk4_un1_jtagd_u" arg2="mj5ghub/genblk0_genblk4_un1_jtagd_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mj5ghub/rom_rd_addr_cry_0" arg2="mj5ghub/rom_rd_addr_cry_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mj5ghub/rom_rd_addr_cry_2" arg2="mj5ghub/rom_rd_addr_cry_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mj5ghub/rom_rd_addr_cry_4" arg2="mj5ghub/rom_rd_addr_cry_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mj5ghub/rom_rd_addr_cry_6" arg2="mj5ghub/rom_rd_addr_cry_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mj5ghub/rom_rd_addr_cry_0_COUT1_6" arg2="mj5ghub/rom_rd_addr_cry_0_COUT1_6"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="75"  />

Design Results:
   1063 blocks expanded
Complete the first expansion.
Writing 'Reveal_xo_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO" -p LAMXO2280E -t TQFP100 -s 3 -oc Automotive   "Reveal_xo_impl1.ngd" -o "Reveal_xo_impl1_map.ncd" -pr "Reveal_xo_impl1.prf" -mp "Reveal_xo_impl1.mrp" -lpf "C:/Users/Public/DTS/reveal_ex/XO/impl1/Reveal_xo_impl1_synplify.lpf" -lpf "C:/Users/Public/DTS/reveal_ex/XO/Reveal_xo.lpf"             
map:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Reveal_xo_impl1.ngd
   Picdevice="LAMXO2280E"

   Pictype="TQFP100"

   Picspeed=3

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LAMXO2280ETQFP100, Performance used: 3.

Loading device for application map from file 'mj5g21x17.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.26.
Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="rstn_c"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12cfaddf_0_0_0"  />



Design Summary:
   Number of PFU registers:   407 out of  2280 (18%)
   Number of SLICEs:       430 out of  1140 (38%)
      SLICEs as Logic/ROM:    430 out of  1140 (38%)
      SLICEs as RAM:            0 out of   240 (0%)
      SLICEs as Carry:         50 out of  1140 (4%)
   Number of LUT4s:        627 out of  2280 (28%)
      Number used as logic LUTs:        527
      Number used as distributed RAM:     0
      Number used as ripple logic:      100
      Number used as shift registers:     0
   Number of external PIOs: 5 out of 73 (7%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  2 out of 3 (67%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   Number of TSALL: 0 out of 1 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk1: 117 loads, 117 rising, 0 falling (Driver: OSCinst0 )
     Net jtaghub16_jtck: 131 loads, 0 rising, 131 falling (Driver: mj5ghub/genblk0_genblk4_jtagd_u )
   Number of Clock Enables:  42
     Net jtaghub16_ip_enable0: 28 loads, 28 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 3 loads, 3 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 3 loads, 3 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnte: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg0_read8: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg0_0_sqmuxa: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/un1_jtdo_4_i: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa: 6 loads, 6 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_38: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_46_i: 7 loads, 7 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/shift_regce[15]: 18 loads, 18 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/sample_en_d: 11 loads, 11 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_9_i: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/armed_RNITT1M: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_766_i: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_778_i: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/un1_rd_dout_tm55_i: 6 loads, 6 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntre: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/armed_RNIBSSV1: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_pre_trig_frm_0_sqmuxa: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_post_trig_frm_0_sqmuxa: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/force_trig_2_sqmuxa_i_0_0: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 7 loads, 7 LSLICEs
     Net mj5ghub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net mj5ghub/N_45_i: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net rstn_c merged into GSR:  32
   Number of LSRs:  2
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n: 90 loads, 89 LSLICEs
     Net mj5ghub/jrstn_int: 128 loads, 128 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net mj5ghub/jrstn_int: 132 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n: 90 loads
     Net jtaghub16_ip_enable0: 59 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[0]: 51 loads
     Net jtaghub16_jshift: 49 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[1]: 40 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[2]: 28 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_47: 28 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/capture_dr: 27 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[9]: 25 loads
 

   Number of warnings:  2
   Number of errors:    0



INFO: Design contains EBR with ASYNC Reset Mode that has a limitation:
The use of the EBR block asynchronous reset requires that certain timing
be met between the clock and the reset within the memory block. 
See the device specific data sheet for additional details.


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 36 MB

Dumping design to file Reveal_xo_impl1_map.ncd.

mpartrce -p "Reveal_xo_impl1.p2t" -f "Reveal_xo_impl1.p3t" -tf "Reveal_xo_impl1.pt" "Reveal_xo_impl1_map.ncd" "Reveal_xo_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Reveal_xo_impl1_map.ncd"
Fri Apr 28 11:14:08 2017

PAR: Place And Route Diamond (64-bit) 3.8.0.115.3.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF Reveal_xo_impl1_map.ncd Reveal_xo_impl1.dir/5_1.ncd Reveal_xo_impl1.prf
Preference file: Reveal_xo_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Reveal_xo_impl1_map.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LAMXO2280E
Package:     TQFP100
Performance: 3
Loading device for application par from file 'mj5g21x17.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.26.
Performance Hardware Data Status: Version 1.94.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   GSR                1/1           100% used
   OSC                1/1           100% used
   PIO (prelim)       5/271           1% used
                      5/73            6% bonded
   JTAG               1/1           100% used
   EBR                2/3            66% used
   SLICE            430/1140         37% used



INFO: Design contains EBR with ASYNC reset mode that has a limitation. The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
Number of Signals: 1036
Number of Connections: 3042

Pin Constraint Summary:
   0 out of 5 pins locked (0% locked).

The following 2 signals are selected to use the primary clock routing resources:
    jtaghub16_jtck (driver: mj5ghub/genblk0_genblk4_jtagd_u, clk load #: 132)
    clk1 (driver: OSCinst0, clk load #: 120)

The following 3 signals are selected to use the secondary clock routing resources:
    mj5ghub/jrstn_int (driver: mj5ghub/genblk0_genblk4_jtagd_u, clk load #: 0, sr load #: 128, ce load #: 0)
    counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n (driver: SLICE_451, clk load #: 0, sr load #: 91, ce load #: 0)
    jtaghub16_ip_enable0 (driver: SLICE_451, clk load #: 0, sr load #: 0, ce load #: 28)

No signal is selected as GOE.
.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 507826.
Finished Placer Phase 1.  REAL time: 8 secs 

Starting Placer Phase 2.
.
Placer score =  505335
Finished Placer Phase 2.  REAL time: 8 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 4 (0%)
  PLL        : 0 out of 2 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "mj5ghub/genblk0_genblk4_jtagd_u" on site "JTAG", clk load = 132
  PRIMARY "clk1" from comp "OSCinst0" on site "OSC", clk load = 120
  SECONDARY "mj5ghub/jrstn_int" from JRST on comp "mj5ghub/genblk0_genblk4_jtagd_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 128
  SECONDARY "counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n" from F0 on comp "SLICE_451" on site "R12C2B", clk load = 0, ce load = 0, sr load = 91
  SECONDARY "jtaghub16_ip_enable0" from Q0 on comp "SLICE_451" on site "R12C2B", clk load = 0, ce load = 28, sr load = 0

  PRIMARY  : 2 out of 4 (50%)
  SECONDARY: 3 out of 4 (75%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   5 out of 271 (1.8%) PIO sites used.
   5 out of 73 (6.8%) bonded PIO sites used.
   Number of PIO comps: 5; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 9 (  0%)  | -          | -          | -          |
| 1        | 0 / 9 (  0%)  | -          | -          | -          |
| 2        | 0 / 10 (  0%) | -          | -          | -          |
| 3        | 1 / 11 (  9%) | -          | -          | -          |
| 4        | 2 / 8 ( 25%)  | 2.5V       | -          | -          |
| 5        | 2 / 5 ( 40%)  | 2.5V       | -          | -          |
| 6        | 0 / 10 (  0%) | -          | -          | -          |
| 7        | 0 / 11 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

Total placer CPU time: 7 secs 

Dumping design to file Reveal_xo_impl1.dir/5_1.ncd.

0 connections routed; 3042 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 9 secs 

Start NBR router at 11:14:17 04/28/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 11:14:17 04/28/17

Start NBR section for initial routing at 11:14:17 04/28/17
Level 4, iteration 1
82(0.09%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 39.219ns/0.000ns; real time: 10 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 11:14:18 04/28/17
Level 4, iteration 1
39(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 39.219ns/0.000ns; real time: 10 secs 
Level 4, iteration 2
15(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 39.219ns/0.000ns; real time: 10 secs 
Level 4, iteration 3
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 39.219ns/0.000ns; real time: 10 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 39.219ns/0.000ns; real time: 10 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 39.219ns/0.000ns; real time: 10 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 11:14:18 04/28/17

Start NBR section for re-routing at 11:14:18 04/28/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 39.219ns/0.000ns; real time: 10 secs 

Start NBR section for post-routing at 11:14:18 04/28/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 39.219ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 10 secs 
Total REAL time: 11 secs 
Completely routed.
End of route.  3042 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Reveal_xo_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 39.219
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.183
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 10 secs 
Total REAL time to completion: 11 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "Reveal_xo_impl1.pt" -o "Reveal_xo_impl1.twr" "Reveal_xo_impl1.ncd" "Reveal_xo_impl1.prf"
trce:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file reveal_xo_impl1.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LAMXO2280E
Package:     TQFP100
Performance: 3
Loading device for application trce from file 'mj5g21x17.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.26.
Performance Hardware Data Status: Version 1.94.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3
Fri Apr 28 11:14:20 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o Reveal_xo_impl1.twr -gui Reveal_xo_impl1.ncd Reveal_xo_impl1.prf 
Design file:     reveal_xo_impl1.ncd
Preference file: reveal_xo_impl1.prf
Device,speed:    LAMXO2280E,3
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1385 paths, 1 nets, and 3042 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3
Fri Apr 28 11:14:20 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o Reveal_xo_impl1.twr -gui Reveal_xo_impl1.ncd Reveal_xo_impl1.prf 
Design file:     reveal_xo_impl1.ncd
Preference file: reveal_xo_impl1.prf
Device,speed:    LAMXO2280E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1385 paths, 1 nets, and 3042 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

bitgen -w "Reveal_xo_impl1.ncd" -f "Reveal_xo_impl1.t2b" "Reveal_xo_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.8.0.115.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Reveal_xo_impl1.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LAMXO2280E
Package:     TQFP100
Performance: 3
Loading device for application Bitgen from file 'mj5g21x17.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.26.
Performance Hardware Data Status: Version 1.94.

Running DRC.
INFO: Design contains EBR with ASYNC reset mode that has a limitation. The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Reveal_xo_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "Reveal_xo_impl1.bit".

ddtcmd -dev LAMXO2280E-XXTN100 -if "Reveal_xo_impl1.bit" -oft -jed -of "Reveal_xo_impl1.jed"  -comment "Reveal_xo_impl1.alt" 
Lattice Diamond Deployment Tool 3.8 Command Line

Loading Programmer Device Database...

Generating JED.....
Device Name: LAMXO2280E-XXTN100
Reading Input File: Reveal_xo_impl1.bit
Output File: Reveal_xo_impl1.jed
Comment file Reveal_xo_impl1.alt.
Generating JEDEC.....
File Reveal_xo_impl1.jed generated successfully.
Lattice Diamond Deployment Tool has exited successfully.

