# project 2
Design and verify a half adder using verilog behavioral style design.

## Interface Definition
The module should have the following interface:

```verilog
input       a     - First opperand
input       b     - Second opperand
output reg  sum   - Adder output
output reg  Carry - Overload bit
```

