Name;Direction;Width;Left (higher) bound;Right (lower) bound;Type;Type definition;Default value;Description;Ad-hoc;
m1_ack;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;;false;
m1_addr;in;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;;false;
m1_data;inout;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;;false;
m1_stb;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;;false;
m2_ack;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;;false;
m2_addr;in;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;;false;
m2_data;inout;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;;false;
m2_stb;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;;false;
s1_ack;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;;false;
s1_addr;out;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;;false;
s1_data;inout;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;;false;
s1_stb;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;;false;
s2_ack;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;;false;
s2_addr;out;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;;false;
s2_data;inout;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;;false;
s2_stb;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;;false;
m3_ack;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;;false;
m3_addr;in;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;;false;
m3_data;inout;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;;false;
m3_stb;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;;false;
