Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jan  5 16:13:33 2021
| Host         : DESKTOP-6C35MAJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |               5 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+--------------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------+---------------+--------------------------+------------------+----------------+
| ~U4/ACTUALSTATE[1] |               |                          |                1 |              1 |
|  clk_IBUF_BUFG     |               | U3/R                     |                1 |              1 |
|  U1/clk16_x        |               |                          |                1 |              2 |
|  clk_IBUF_BUFG     |               |                          |                3 |              3 |
|  clk_IBUF_BUFG     | U1/clk16_x    | U3/R                     |                1 |              3 |
|  clk_IBUF_BUFG     | U1/clk16_x    |                          |                4 |              6 |
|  clk_IBUF_BUFG     |               | U1/baud_count[9]_i_1_n_0 |                3 |              9 |
+--------------------+---------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 3      |                     2 |
| 6      |                     1 |
| 9      |                     1 |
+--------+-----------------------+


