

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_736_1'
================================================================
* Date:           Tue Jun 18 12:24:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.530 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65|  0.325 us|  0.325 us|   65|   65|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_736_1  |       63|       63|         1|          1|          1|    63|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      44|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|        8|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        8|      71|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln708_fu_84_p2   |         +|   0|  0|  14|           7|           1|
    |mptr_fu_106_p2       |         +|   0|  0|  17|          10|          10|
    |icmp_ln736_fu_74_p2  |      icmp|   0|  0|  13|           6|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  44|          23|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_load  |   9|          2|    6|         12|
    |idx_fu_42                  |   9|          2|    6|         12|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  27|          6|   13|         26|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |idx_fu_42    |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_736_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_736_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_736_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_736_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_736_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_736_1|  return value|
|out_buf            |   in|   10|     ap_none|                                   out_buf|        scalar|
|HuffBuff_address0  |  out|    8|   ap_memory|                                  HuffBuff|         array|
|HuffBuff_ce0       |  out|    1|   ap_memory|                                  HuffBuff|         array|
|HuffBuff_we0       |  out|    1|   ap_memory|                                  HuffBuff|         array|
|HuffBuff_d0        |  out|   32|   ap_memory|                                  HuffBuff|         array|
+-------------------+-----+-----+------------+------------------------------------------+--------------+

