TimeQuest Timing Analyzer report for i2c_eeprom_test
Sun Mar 31 22:46:08 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; i2c_eeprom_test                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6F17C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   1.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 189.32 MHz ; 189.32 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -4.282 ; -706.770           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.434 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -407.464                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.282 ; timer[5]                            ; timer[18]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.199      ;
; -4.282 ; timer[5]                            ; timer[17]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.199      ;
; -4.282 ; timer[5]                            ; timer[19]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.199      ;
; -4.282 ; timer[5]                            ; timer[23]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.199      ;
; -4.282 ; timer[5]                            ; timer[22]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.199      ;
; -4.282 ; timer[5]                            ; timer[29]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.199      ;
; -4.282 ; timer[5]                            ; timer[27]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.199      ;
; -4.282 ; timer[5]                            ; timer[28]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.199      ;
; -4.273 ; timer[8]                            ; timer[18]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.190      ;
; -4.273 ; timer[8]                            ; timer[17]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.190      ;
; -4.273 ; timer[8]                            ; timer[19]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.190      ;
; -4.273 ; timer[8]                            ; timer[23]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.190      ;
; -4.273 ; timer[8]                            ; timer[22]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.190      ;
; -4.273 ; timer[8]                            ; timer[29]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.190      ;
; -4.273 ; timer[8]                            ; timer[27]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.190      ;
; -4.273 ; timer[8]                            ; timer[28]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.190      ;
; -4.156 ; timer[26]                           ; timer[18]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.582      ;
; -4.156 ; timer[26]                           ; timer[17]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.582      ;
; -4.156 ; timer[26]                           ; timer[19]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.582      ;
; -4.156 ; timer[26]                           ; timer[23]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.582      ;
; -4.156 ; timer[26]                           ; timer[22]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.582      ;
; -4.156 ; timer[26]                           ; timer[29]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.582      ;
; -4.156 ; timer[26]                           ; timer[27]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.582      ;
; -4.156 ; timer[26]                           ; timer[28]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.582      ;
; -4.126 ; timer[24]                           ; timer[18]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.552      ;
; -4.126 ; timer[24]                           ; timer[17]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.552      ;
; -4.126 ; timer[24]                           ; timer[19]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.552      ;
; -4.126 ; timer[24]                           ; timer[23]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.552      ;
; -4.126 ; timer[24]                           ; timer[22]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.552      ;
; -4.126 ; timer[24]                           ; timer[29]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.552      ;
; -4.126 ; timer[24]                           ; timer[27]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.552      ;
; -4.126 ; timer[24]                           ; timer[28]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.552      ;
; -4.117 ; timer[1]                            ; timer[18]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.034      ;
; -4.117 ; timer[1]                            ; timer[17]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.034      ;
; -4.117 ; timer[1]                            ; timer[19]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.034      ;
; -4.117 ; timer[1]                            ; timer[23]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.034      ;
; -4.117 ; timer[1]                            ; timer[22]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.034      ;
; -4.117 ; timer[1]                            ; timer[29]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.034      ;
; -4.117 ; timer[1]                            ; timer[27]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.034      ;
; -4.117 ; timer[1]                            ; timer[28]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.034      ;
; -4.109 ; timer[20]                           ; timer[18]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.535      ;
; -4.109 ; timer[20]                           ; timer[17]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.535      ;
; -4.109 ; timer[20]                           ; timer[19]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.535      ;
; -4.109 ; timer[20]                           ; timer[23]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.535      ;
; -4.109 ; timer[20]                           ; timer[22]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.535      ;
; -4.109 ; timer[20]                           ; timer[29]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.535      ;
; -4.109 ; timer[20]                           ; timer[27]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.535      ;
; -4.109 ; timer[20]                           ; timer[28]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.535      ;
; -4.096 ; timer[7]                            ; timer[18]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.013      ;
; -4.096 ; timer[7]                            ; timer[17]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.013      ;
; -4.096 ; timer[7]                            ; timer[19]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.013      ;
; -4.096 ; timer[7]                            ; timer[23]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.013      ;
; -4.096 ; timer[7]                            ; timer[22]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.013      ;
; -4.096 ; timer[7]                            ; timer[29]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.013      ;
; -4.096 ; timer[7]                            ; timer[27]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.013      ;
; -4.096 ; timer[7]                            ; timer[28]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 5.013      ;
; -4.042 ; timer[28]                           ; timer[18]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.962      ;
; -4.042 ; timer[28]                           ; timer[17]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.962      ;
; -4.042 ; timer[28]                           ; timer[19]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.962      ;
; -4.042 ; timer[28]                           ; timer[23]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.962      ;
; -4.042 ; timer[28]                           ; timer[22]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.962      ;
; -4.042 ; timer[28]                           ; timer[29]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.962      ;
; -4.042 ; timer[28]                           ; timer[27]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.962      ;
; -4.042 ; timer[28]                           ; timer[28]                           ; clk          ; clk         ; 1.000        ; -0.081     ; 4.962      ;
; -4.029 ; timer[31]                           ; timer[18]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.455      ;
; -4.029 ; timer[31]                           ; timer[17]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.455      ;
; -4.029 ; timer[31]                           ; timer[19]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.455      ;
; -4.029 ; timer[31]                           ; timer[23]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.455      ;
; -4.029 ; timer[31]                           ; timer[22]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.455      ;
; -4.029 ; timer[31]                           ; timer[29]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.455      ;
; -4.029 ; timer[31]                           ; timer[27]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.455      ;
; -4.029 ; timer[31]                           ; timer[28]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.455      ;
; -4.010 ; ax_bounce:ax_debounce_m0|q_reg[28]  ; ax_bounce:ax_debounce_m0|q_reg[0]   ; clk          ; clk         ; 1.000        ; -0.577     ; 4.434      ;
; -4.007 ; timer[3]                            ; timer[18]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 4.924      ;
; -4.007 ; timer[3]                            ; timer[17]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 4.924      ;
; -4.007 ; timer[3]                            ; timer[19]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 4.924      ;
; -4.007 ; timer[3]                            ; timer[23]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 4.924      ;
; -4.007 ; timer[3]                            ; timer[22]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 4.924      ;
; -4.007 ; timer[3]                            ; timer[29]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 4.924      ;
; -4.007 ; timer[3]                            ; timer[27]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 4.924      ;
; -4.007 ; timer[3]                            ; timer[28]                           ; clk          ; clk         ; 1.000        ; -0.084     ; 4.924      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[20] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[26] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[28] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.996 ; seg_scan:seg_scan_m0|scan_timer[22] ; seg_scan:seg_scan_m0|scan_timer[30] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.916      ;
; -3.995 ; timer[25]                           ; timer[18]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.421      ;
; -3.995 ; timer[25]                           ; timer[17]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.421      ;
; -3.995 ; timer[25]                           ; timer[19]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.421      ;
; -3.995 ; timer[25]                           ; timer[23]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.421      ;
; -3.995 ; timer[25]                           ; timer[22]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.421      ;
; -3.995 ; timer[25]                           ; timer[29]                           ; clk          ; clk         ; 1.000        ; -0.575     ; 4.421      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.434 ; ax_bounce:ax_debounce_m0|button_out                                                                                     ; ax_bounce:ax_debounce_m0|button_out                                                                                     ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_scan:seg_scan_m0|scan_sel[3]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[3]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state.S_WRITE                                                                                                           ; state.S_WRITE                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state.S_WAIT                                                                                                            ; state.S_WAIT                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state.S_IDLE                                                                                                            ; state.S_IDLE                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state.S_READ                                                                                                            ; state.S_READ                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_write_req                                                                                                           ; i2c_write_req                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                        ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|stop                                                                                   ; i2c_master_top:i2c_master_top_m0|stop                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|read                                                                                   ; i2c_master_top:i2c_master_top_m0|read                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|write                                                                                  ; i2c_master_top:i2c_master_top_m0|write                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                   ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                           ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_read_req                                                                                                            ; i2c_read_req                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                  ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|start                                                                                  ; i2c_master_top:i2c_master_top_m0|start                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; timer[0]                                                                                                                ; timer[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; seg_scan:seg_scan_m0|scan_sel[0]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.485 ; i2c_master_top:i2c_master_top_m0|state.S_WAIT                                                                           ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.778      ;
; 0.486 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.778      ;
; 0.487 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL_oen       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.779      ;
; 0.491 ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                           ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.784      ;
; 0.493 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.785      ;
; 0.502 ; i2c_master_top:i2c_master_top_m0|state.S_WR_ERR_NACK                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.509 ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                        ; i2c_master_top:i2c_master_top_m0|state.S_WR_ACK                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                        ; i2c_master_top:i2c_master_top_m0|state.S_RD_ACK                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.804      ;
; 0.513 ; i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                        ; i2c_master_top:i2c_master_top_m0|stop                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.806      ;
; 0.526 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                   ; i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.818      ;
; 0.526 ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                   ; i2c_master_top:i2c_master_top_m0|txr[0]                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; seg_scan:seg_scan_m0|seg_sel[5]                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.822      ;
; 0.534 ; i2c_master_top:i2c_master_top_m0|state.S_RD_ACK                                                                         ; i2c_master_top:i2c_master_top_m0|state.S_WAIT                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.827      ;
; 0.543 ; state.S_WAIT                                                                                                            ; state.S_WRITE                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.836      ;
; 0.545 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DATA                                                                        ; i2c_master_top:i2c_master_top_m0|txr[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.837      ;
; 0.551 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.843      ;
; 0.560 ; read_data[7]                                                                                                            ; read_data[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.853      ;
; 0.584 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.877      ;
; 0.590 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.883      ;
; 0.602 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.895      ;
; 0.604 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.897      ;
; 0.620 ; timer[14]                                                                                                               ; timer[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.577      ; 1.409      ;
; 0.622 ; seg_scan:seg_scan_m0|scan_timer[3]                                                                                      ; seg_scan:seg_scan_m0|scan_timer[4]                                                                                      ; clk          ; clk         ; 0.000        ; 0.574      ; 1.408      ;
; 0.624 ; seg_scan:seg_scan_m0|scan_timer[9]                                                                                      ; seg_scan:seg_scan_m0|scan_timer[10]                                                                                     ; clk          ; clk         ; 0.000        ; 0.574      ; 1.410      ;
; 0.625 ; seg_scan:seg_scan_m0|scan_timer[23]                                                                                     ; seg_scan:seg_scan_m0|scan_timer[24]                                                                                     ; clk          ; clk         ; 0.000        ; 0.574      ; 1.411      ;
; 0.628 ; ax_bounce:ax_debounce_m0|button_out_d0                                                                                  ; ax_bounce:ax_debounce_m0|button_negedge                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.921      ;
; 0.630 ; timer[19]                                                                                                               ; timer[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.575      ; 1.417      ;
; 0.631 ; timer[29]                                                                                                               ; timer[30]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.575      ; 1.418      ;
; 0.633 ; seg_scan:seg_scan_m0|scan_timer[30]                                                                                     ; seg_scan:seg_scan_m0|scan_timer[31]                                                                                     ; clk          ; clk         ; 0.000        ; 0.574      ; 1.419      ;
; 0.634 ; seg_scan:seg_scan_m0|scan_timer[28]                                                                                     ; seg_scan:seg_scan_m0|scan_timer[29]                                                                                     ; clk          ; clk         ; 0.000        ; 0.574      ; 1.420      ;
; 0.637 ; timer[13]                                                                                                               ; timer[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.577      ; 1.426      ;
; 0.639 ; timer[19]                                                                                                               ; timer[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.575      ; 1.426      ;
; 0.640 ; timer[29]                                                                                                               ; timer[31]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.575      ; 1.427      ;
; 0.640 ; seg_scan:seg_scan_m0|scan_timer[2]                                                                                      ; seg_scan:seg_scan_m0|scan_timer[4]                                                                                      ; clk          ; clk         ; 0.000        ; 0.574      ; 1.426      ;
; 0.641 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                     ; seg_scan:seg_scan_m0|scan_timer[24]                                                                                     ; clk          ; clk         ; 0.000        ; 0.574      ; 1.427      ;
; 0.642 ; seg_scan:seg_scan_m0|scan_timer[8]                                                                                      ; seg_scan:seg_scan_m0|scan_timer[10]                                                                                     ; clk          ; clk         ; 0.000        ; 0.574      ; 1.428      ;
; 0.649 ; i2c_master_top:i2c_master_top_m0|state.S_WR_REG_ADDR                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_DATA                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.941      ;
; 0.650 ; i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.942      ;
; 0.656 ; timer[23]                                                                                                               ; timer[24]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.575      ; 1.443      ;
; 0.665 ; timer[23]                                                                                                               ; timer[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.575      ; 1.452      ;
; 0.667 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.960      ;
; 0.667 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.960      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 206.57 MHz ; 206.57 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.841 ; -638.401          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.384 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -407.464                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.841 ; timer[5]                                                                                                             ; timer[18]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.771      ;
; -3.841 ; timer[5]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.771      ;
; -3.841 ; timer[5]                                                                                                             ; timer[19]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.771      ;
; -3.841 ; timer[5]                                                                                                             ; timer[23]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.771      ;
; -3.841 ; timer[5]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.771      ;
; -3.841 ; timer[5]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.771      ;
; -3.841 ; timer[5]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.771      ;
; -3.841 ; timer[5]                                                                                                             ; timer[28]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.771      ;
; -3.834 ; timer[8]                                                                                                             ; timer[18]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.764      ;
; -3.834 ; timer[8]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.764      ;
; -3.834 ; timer[8]                                                                                                             ; timer[19]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.764      ;
; -3.834 ; timer[8]                                                                                                             ; timer[23]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.764      ;
; -3.834 ; timer[8]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.764      ;
; -3.834 ; timer[8]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.764      ;
; -3.834 ; timer[8]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.764      ;
; -3.834 ; timer[8]                                                                                                             ; timer[28]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.764      ;
; -3.785 ; timer[26]                                                                                                            ; timer[18]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.250      ;
; -3.785 ; timer[26]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.250      ;
; -3.785 ; timer[26]                                                                                                            ; timer[19]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.250      ;
; -3.785 ; timer[26]                                                                                                            ; timer[23]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.250      ;
; -3.785 ; timer[26]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.250      ;
; -3.785 ; timer[26]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.250      ;
; -3.785 ; timer[26]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.250      ;
; -3.785 ; timer[26]                                                                                                            ; timer[28]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.250      ;
; -3.780 ; timer[1]                                                                                                             ; timer[18]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.710      ;
; -3.780 ; timer[1]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.710      ;
; -3.780 ; timer[1]                                                                                                             ; timer[19]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.710      ;
; -3.780 ; timer[1]                                                                                                             ; timer[23]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.710      ;
; -3.780 ; timer[1]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.710      ;
; -3.780 ; timer[1]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.710      ;
; -3.780 ; timer[1]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.710      ;
; -3.780 ; timer[1]                                                                                                             ; timer[28]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.710      ;
; -3.724 ; timer[24]                                                                                                            ; timer[18]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.189      ;
; -3.724 ; timer[24]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.189      ;
; -3.724 ; timer[24]                                                                                                            ; timer[19]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.189      ;
; -3.724 ; timer[24]                                                                                                            ; timer[23]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.189      ;
; -3.724 ; timer[24]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.189      ;
; -3.724 ; timer[24]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.189      ;
; -3.724 ; timer[24]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.189      ;
; -3.724 ; timer[24]                                                                                                            ; timer[28]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.189      ;
; -3.713 ; timer[20]                                                                                                            ; timer[18]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.178      ;
; -3.713 ; timer[20]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.178      ;
; -3.713 ; timer[20]                                                                                                            ; timer[19]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.178      ;
; -3.713 ; timer[20]                                                                                                            ; timer[23]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.178      ;
; -3.713 ; timer[20]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.178      ;
; -3.713 ; timer[20]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.178      ;
; -3.713 ; timer[20]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.178      ;
; -3.713 ; timer[20]                                                                                                            ; timer[28]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.178      ;
; -3.675 ; timer[7]                                                                                                             ; timer[18]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.605      ;
; -3.675 ; timer[7]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.605      ;
; -3.675 ; timer[7]                                                                                                             ; timer[19]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.605      ;
; -3.675 ; timer[7]                                                                                                             ; timer[23]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.605      ;
; -3.675 ; timer[7]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.605      ;
; -3.675 ; timer[7]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.605      ;
; -3.675 ; timer[7]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.605      ;
; -3.675 ; timer[7]                                                                                                             ; timer[28]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.605      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[16]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[17]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[18]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[19]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[20]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[21]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[22]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[23]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[25]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[26]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[27]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[28]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.673 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                  ; seg_scan:seg_scan_m0|scan_timer[30]                                                                              ; clk          ; clk         ; 1.000        ; -0.073     ; 4.602      ;
; -3.664 ; timer[28]                                                                                                            ; timer[18]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.594      ;
; -3.664 ; timer[28]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.594      ;
; -3.664 ; timer[28]                                                                                                            ; timer[19]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.594      ;
; -3.664 ; timer[28]                                                                                                            ; timer[23]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.594      ;
; -3.664 ; timer[28]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.594      ;
; -3.664 ; timer[28]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.594      ;
; -3.664 ; timer[28]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.594      ;
; -3.664 ; timer[28]                                                                                                            ; timer[28]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.594      ;
; -3.635 ; ax_bounce:ax_debounce_m0|q_reg[28]                                                                                   ; ax_bounce:ax_debounce_m0|q_reg[0]                                                                                ; clk          ; clk         ; 1.000        ; -0.538     ; 4.099      ;
; -3.634 ; timer[25]                                                                                                            ; timer[18]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.099      ;
; -3.634 ; timer[25]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.099      ;
; -3.634 ; timer[25]                                                                                                            ; timer[19]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.099      ;
; -3.634 ; timer[25]                                                                                                            ; timer[23]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.099      ;
; -3.634 ; timer[25]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.099      ;
; -3.634 ; timer[25]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.099      ;
; -3.634 ; timer[25]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.099      ;
; -3.634 ; timer[25]                                                                                                            ; timer[28]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.099      ;
; -3.632 ; timer[31]                                                                                                            ; timer[18]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.097      ;
; -3.632 ; timer[31]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.097      ;
; -3.632 ; timer[31]                                                                                                            ; timer[19]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.097      ;
; -3.632 ; timer[31]                                                                                                            ; timer[23]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.097      ;
; -3.632 ; timer[31]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.097      ;
; -3.632 ; timer[31]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.097      ;
; -3.632 ; timer[31]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.097      ;
; -3.632 ; timer[31]                                                                                                            ; timer[28]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.537     ; 4.097      ;
; -3.614 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11] ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; clk          ; clk         ; 1.000        ; 0.373      ; 4.989      ;
; -3.603 ; ax_bounce:ax_debounce_m0|q_reg[26]                                                                                   ; ax_bounce:ax_debounce_m0|q_reg[0]                                                                                ; clk          ; clk         ; 1.000        ; -0.074     ; 4.531      ;
; -3.597 ; timer[5]                                                                                                             ; timer[2]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.527      ;
; -3.597 ; timer[5]                                                                                                             ; timer[1]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.527      ;
; -3.597 ; timer[5]                                                                                                             ; timer[3]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.527      ;
; -3.597 ; timer[5]                                                                                                             ; timer[6]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.072     ; 4.527      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; ax_bounce:ax_debounce_m0|button_out                                                                                     ; ax_bounce:ax_debounce_m0|button_out                                                                                     ; clk          ; clk         ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|start                                                                                  ; i2c_master_top:i2c_master_top_m0|start                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_scan:seg_scan_m0|scan_sel[3]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[3]                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state.S_WRITE                                                                                                           ; state.S_WRITE                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state.S_WAIT                                                                                                            ; state.S_WAIT                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state.S_IDLE                                                                                                            ; state.S_IDLE                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state.S_READ                                                                                                            ; state.S_READ                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_write_req                                                                                                           ; i2c_write_req                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                        ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|stop                                                                                   ; i2c_master_top:i2c_master_top_m0|stop                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                  ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|read                                                                                   ; i2c_master_top:i2c_master_top_m0|read                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|write                                                                                  ; i2c_master_top:i2c_master_top_m0|write                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                   ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                           ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_read_req                                                                                                            ; i2c_read_req                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; timer[0]                                                                                                                ; timer[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; seg_scan:seg_scan_m0|scan_sel[0]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.449 ; i2c_master_top:i2c_master_top_m0|state.S_WAIT                                                                           ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.716      ;
; 0.450 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.717      ;
; 0.450 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL_oen       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.717      ;
; 0.456 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.723      ;
; 0.457 ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                           ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.724      ;
; 0.469 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.736      ;
; 0.472 ; i2c_master_top:i2c_master_top_m0|state.S_WR_ERR_NACK                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.739      ;
; 0.477 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                        ; i2c_master_top:i2c_master_top_m0|state.S_RD_ACK                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                        ; i2c_master_top:i2c_master_top_m0|state.S_WR_ACK                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                        ; i2c_master_top:i2c_master_top_m0|stop                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.748      ;
; 0.482 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.749      ;
; 0.486 ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.753      ;
; 0.487 ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; seg_scan:seg_scan_m0|seg_sel[5]                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.754      ;
; 0.488 ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.755      ;
; 0.493 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                   ; i2c_master_top:i2c_master_top_m0|txr[0]                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                   ; i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.761      ;
; 0.500 ; i2c_master_top:i2c_master_top_m0|state.S_RD_ACK                                                                         ; i2c_master_top:i2c_master_top_m0|state.S_WAIT                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.767      ;
; 0.509 ; state.S_WAIT                                                                                                            ; state.S_WRITE                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.776      ;
; 0.510 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DATA                                                                        ; i2c_master_top:i2c_master_top_m0|txr[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.778      ;
; 0.514 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.781      ;
; 0.525 ; read_data[7]                                                                                                            ; read_data[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.792      ;
; 0.544 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.811      ;
; 0.551 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.818      ;
; 0.561 ; timer[14]                                                                                                               ; timer[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.542      ; 1.298      ;
; 0.562 ; seg_scan:seg_scan_m0|scan_timer[3]                                                                                      ; seg_scan:seg_scan_m0|scan_timer[4]                                                                                      ; clk          ; clk         ; 0.000        ; 0.537      ; 1.294      ;
; 0.562 ; timer[19]                                                                                                               ; timer[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.537      ; 1.294      ;
; 0.562 ; timer[29]                                                                                                               ; timer[30]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.537      ; 1.294      ;
; 0.565 ; seg_scan:seg_scan_m0|scan_timer[28]                                                                                     ; seg_scan:seg_scan_m0|scan_timer[29]                                                                                     ; clk          ; clk         ; 0.000        ; 0.537      ; 1.297      ;
; 0.565 ; seg_scan:seg_scan_m0|scan_timer[30]                                                                                     ; seg_scan:seg_scan_m0|scan_timer[31]                                                                                     ; clk          ; clk         ; 0.000        ; 0.537      ; 1.297      ;
; 0.567 ; seg_scan:seg_scan_m0|scan_timer[9]                                                                                      ; seg_scan:seg_scan_m0|scan_timer[10]                                                                                     ; clk          ; clk         ; 0.000        ; 0.537      ; 1.299      ;
; 0.568 ; seg_scan:seg_scan_m0|scan_timer[23]                                                                                     ; seg_scan:seg_scan_m0|scan_timer[24]                                                                                     ; clk          ; clk         ; 0.000        ; 0.537      ; 1.300      ;
; 0.568 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.835      ;
; 0.570 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.837      ;
; 0.571 ; timer[13]                                                                                                               ; timer[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.542      ; 1.308      ;
; 0.577 ; timer[29]                                                                                                               ; timer[31]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.537      ; 1.309      ;
; 0.577 ; timer[19]                                                                                                               ; timer[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.537      ; 1.309      ;
; 0.577 ; seg_scan:seg_scan_m0|scan_timer[22]                                                                                     ; seg_scan:seg_scan_m0|scan_timer[24]                                                                                     ; clk          ; clk         ; 0.000        ; 0.537      ; 1.309      ;
; 0.579 ; seg_scan:seg_scan_m0|scan_timer[2]                                                                                      ; seg_scan:seg_scan_m0|scan_timer[4]                                                                                      ; clk          ; clk         ; 0.000        ; 0.537      ; 1.311      ;
; 0.581 ; seg_scan:seg_scan_m0|scan_timer[8]                                                                                      ; seg_scan:seg_scan_m0|scan_timer[10]                                                                                     ; clk          ; clk         ; 0.000        ; 0.537      ; 1.313      ;
; 0.582 ; ax_bounce:ax_debounce_m0|button_out_d0                                                                                  ; ax_bounce:ax_debounce_m0|button_negedge                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.850      ;
; 0.587 ; timer[23]                                                                                                               ; timer[24]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.537      ; 1.319      ;
; 0.603 ; timer[23]                                                                                                               ; timer[25]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.537      ; 1.335      ;
; 0.605 ; i2c_master_top:i2c_master_top_m0|state.S_WR_REG_ADDR                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_DATA                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.873      ;
; 0.605 ; i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.873      ;
; 0.620 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.888      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.237 ; -157.129          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -356.562                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                     ;
+--------+-----------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.237 ; timer[5]                          ; timer[18]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.188      ;
; -1.237 ; timer[5]                          ; timer[17]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.188      ;
; -1.237 ; timer[5]                          ; timer[19]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.188      ;
; -1.237 ; timer[5]                          ; timer[23]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.188      ;
; -1.237 ; timer[5]                          ; timer[22]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.188      ;
; -1.237 ; timer[5]                          ; timer[29]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.188      ;
; -1.237 ; timer[5]                          ; timer[27]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.188      ;
; -1.237 ; timer[5]                          ; timer[28]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.188      ;
; -1.233 ; timer[8]                          ; timer[18]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.184      ;
; -1.233 ; timer[8]                          ; timer[17]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.184      ;
; -1.233 ; timer[8]                          ; timer[19]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.184      ;
; -1.233 ; timer[8]                          ; timer[23]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.184      ;
; -1.233 ; timer[8]                          ; timer[22]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.184      ;
; -1.233 ; timer[8]                          ; timer[29]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.184      ;
; -1.233 ; timer[8]                          ; timer[27]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.184      ;
; -1.233 ; timer[8]                          ; timer[28]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.184      ;
; -1.201 ; timer[26]                         ; timer[18]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.952      ;
; -1.201 ; timer[26]                         ; timer[17]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.952      ;
; -1.201 ; timer[26]                         ; timer[19]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.952      ;
; -1.201 ; timer[26]                         ; timer[23]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.952      ;
; -1.201 ; timer[26]                         ; timer[22]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.952      ;
; -1.201 ; timer[26]                         ; timer[29]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.952      ;
; -1.201 ; timer[26]                         ; timer[27]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.952      ;
; -1.201 ; timer[26]                         ; timer[28]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.952      ;
; -1.191 ; timer[24]                         ; timer[18]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.942      ;
; -1.191 ; timer[24]                         ; timer[17]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.942      ;
; -1.191 ; timer[24]                         ; timer[19]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.942      ;
; -1.191 ; timer[24]                         ; timer[23]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.942      ;
; -1.191 ; timer[24]                         ; timer[22]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.942      ;
; -1.191 ; timer[24]                         ; timer[29]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.942      ;
; -1.191 ; timer[24]                         ; timer[27]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.942      ;
; -1.191 ; timer[24]                         ; timer[28]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.942      ;
; -1.182 ; ax_bounce:ax_debounce_m0|q_reg[1] ; ax_bounce:ax_debounce_m0|q_reg[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.133      ;
; -1.175 ; timer[1]                          ; timer[18]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.126      ;
; -1.175 ; timer[1]                          ; timer[17]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.126      ;
; -1.175 ; timer[1]                          ; timer[19]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.126      ;
; -1.175 ; timer[1]                          ; timer[23]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.126      ;
; -1.175 ; timer[1]                          ; timer[22]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.126      ;
; -1.175 ; timer[1]                          ; timer[29]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.126      ;
; -1.175 ; timer[1]                          ; timer[27]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.126      ;
; -1.175 ; timer[1]                          ; timer[28]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.126      ;
; -1.171 ; ax_bounce:ax_debounce_m0|q_reg[0] ; ax_bounce:ax_debounce_m0|q_reg[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.122      ;
; -1.168 ; timer[20]                         ; timer[18]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.919      ;
; -1.168 ; timer[20]                         ; timer[17]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.919      ;
; -1.168 ; timer[20]                         ; timer[19]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.919      ;
; -1.168 ; timer[20]                         ; timer[23]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.919      ;
; -1.168 ; timer[20]                         ; timer[22]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.919      ;
; -1.168 ; timer[20]                         ; timer[29]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.919      ;
; -1.168 ; timer[20]                         ; timer[27]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.919      ;
; -1.168 ; timer[20]                         ; timer[28]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.919      ;
; -1.166 ; timer[28]                         ; timer[18]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.117      ;
; -1.166 ; timer[28]                         ; timer[17]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.117      ;
; -1.166 ; timer[28]                         ; timer[19]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.117      ;
; -1.166 ; timer[28]                         ; timer[23]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.117      ;
; -1.166 ; timer[28]                         ; timer[22]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.117      ;
; -1.166 ; timer[28]                         ; timer[29]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.117      ;
; -1.166 ; timer[28]                         ; timer[27]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.117      ;
; -1.166 ; timer[28]                         ; timer[28]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.117      ;
; -1.152 ; timer[7]                          ; timer[18]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.103      ;
; -1.152 ; timer[7]                          ; timer[17]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.103      ;
; -1.152 ; timer[7]                          ; timer[19]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.103      ;
; -1.152 ; timer[7]                          ; timer[23]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.103      ;
; -1.152 ; timer[7]                          ; timer[22]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.103      ;
; -1.152 ; timer[7]                          ; timer[29]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.103      ;
; -1.152 ; timer[7]                          ; timer[27]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.103      ;
; -1.152 ; timer[7]                          ; timer[28]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.103      ;
; -1.146 ; timer[31]                         ; timer[18]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[31]                         ; timer[17]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[31]                         ; timer[19]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[31]                         ; timer[23]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[31]                         ; timer[22]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[31]                         ; timer[29]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[31]                         ; timer[27]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[31]                         ; timer[28]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[25]                         ; timer[18]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[25]                         ; timer[17]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[25]                         ; timer[19]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[25]                         ; timer[23]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[25]                         ; timer[22]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[25]                         ; timer[29]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[25]                         ; timer[27]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.146 ; timer[25]                         ; timer[28]                          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.897      ;
; -1.130 ; ax_bounce:ax_debounce_m0|q_reg[5] ; ax_bounce:ax_debounce_m0|q_reg[31] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.081      ;
; -1.126 ; timer[3]                          ; timer[18]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.077      ;
; -1.126 ; timer[3]                          ; timer[17]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.077      ;
; -1.126 ; timer[3]                          ; timer[19]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.077      ;
; -1.126 ; timer[3]                          ; timer[23]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.077      ;
; -1.126 ; timer[3]                          ; timer[22]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.077      ;
; -1.126 ; timer[3]                          ; timer[29]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.077      ;
; -1.126 ; timer[3]                          ; timer[27]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.077      ;
; -1.126 ; timer[3]                          ; timer[28]                          ; clk          ; clk         ; 1.000        ; -0.036     ; 2.077      ;
; -1.125 ; timer[5]                          ; timer[2]                           ; clk          ; clk         ; 1.000        ; -0.036     ; 2.076      ;
; -1.125 ; timer[5]                          ; timer[1]                           ; clk          ; clk         ; 1.000        ; -0.036     ; 2.076      ;
; -1.125 ; timer[5]                          ; timer[3]                           ; clk          ; clk         ; 1.000        ; -0.036     ; 2.076      ;
; -1.125 ; timer[5]                          ; timer[6]                           ; clk          ; clk         ; 1.000        ; -0.036     ; 2.076      ;
; -1.125 ; timer[5]                          ; timer[4]                           ; clk          ; clk         ; 1.000        ; -0.036     ; 2.076      ;
; -1.125 ; timer[5]                          ; timer[5]                           ; clk          ; clk         ; 1.000        ; -0.036     ; 2.076      ;
; -1.125 ; timer[5]                          ; timer[7]                           ; clk          ; clk         ; 1.000        ; -0.036     ; 2.076      ;
; -1.125 ; timer[5]                          ; timer[8]                           ; clk          ; clk         ; 1.000        ; -0.036     ; 2.076      ;
; -1.125 ; timer[5]                          ; timer[9]                           ; clk          ; clk         ; 1.000        ; -0.036     ; 2.076      ;
+--------+-----------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; ax_bounce:ax_debounce_m0|button_out                                                                                     ; ax_bounce:ax_debounce_m0|button_out                                                                                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; state.S_WRITE                                                                                                           ; state.S_WRITE                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state.S_WAIT                                                                                                            ; state.S_WAIT                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state.S_IDLE                                                                                                            ; state.S_IDLE                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state.S_READ                                                                                                            ; state.S_READ                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_scan:seg_scan_m0|scan_sel[3]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[3]                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_write_req                                                                                                           ; i2c_write_req                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                        ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|stop                                                                                   ; i2c_master_top:i2c_master_top_m0|stop                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                  ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|start                                                                                  ; i2c_master_top:i2c_master_top_m0|start                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|read                                                                                   ; i2c_master_top:i2c_master_top_m0|read                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|write                                                                                  ; i2c_master_top:i2c_master_top_m0|write                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                   ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                           ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_read_req                                                                                                            ; i2c_read_req                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer[0]                                                                                                                ; timer[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; seg_scan:seg_scan_m0|scan_sel[0]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[0]                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; i2c_master_top:i2c_master_top_m0|state.S_WR_ERR_NACK                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.198 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                        ; i2c_master_top:i2c_master_top_m0|state.S_RD_ACK                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; i2c_master_top:i2c_master_top_m0|state.S_WAIT                                                                           ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                        ; i2c_master_top:i2c_master_top_m0|state.S_WR_ACK                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA           ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL_oen       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                        ; i2c_master_top:i2c_master_top_m0|stop                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                           ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.324      ;
; 0.206 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                   ; i2c_master_top:i2c_master_top_m0|txr[0]                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                   ; i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; i2c_master_top:i2c_master_top_m0|state.S_RD_ACK                                                                         ; i2c_master_top:i2c_master_top_m0|state.S_WAIT                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.213 ; state.S_WAIT                                                                                                            ; state.S_WRITE                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.334      ;
; 0.215 ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.335      ;
; 0.217 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DATA                                                                        ; i2c_master_top:i2c_master_top_m0|txr[1]                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.337      ;
; 0.220 ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; seg_scan:seg_scan_m0|seg_sel[5]                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.340      ;
; 0.220 ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                        ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.340      ;
; 0.234 ; read_data[7]                                                                                                            ; read_data[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.354      ;
; 0.243 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.363      ;
; 0.245 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.365      ;
; 0.247 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.367      ;
; 0.250 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.370      ;
; 0.253 ; seg_scan:seg_scan_m0|scan_timer[3]                                                                                      ; seg_scan:seg_scan_m0|scan_timer[4]                                                                                      ; clk          ; clk         ; 0.000        ; 0.236      ; 0.573      ;
; 0.253 ; ax_bounce:ax_debounce_m0|button_out_d0                                                                                  ; ax_bounce:ax_debounce_m0|button_negedge                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; timer[14]                                                                                                               ; timer[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.236      ; 0.574      ;
; 0.255 ; seg_scan:seg_scan_m0|scan_timer[9]                                                                                      ; seg_scan:seg_scan_m0|scan_timer[10]                                                                                     ; clk          ; clk         ; 0.000        ; 0.236      ; 0.575      ;
; 0.255 ; seg_scan:seg_scan_m0|scan_timer[23]                                                                                     ; seg_scan:seg_scan_m0|scan_timer[24]                                                                                     ; clk          ; clk         ; 0.000        ; 0.236      ; 0.575      ;
; 0.257 ; i2c_master_top:i2c_master_top_m0|state.S_WR_REG_ADDR                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_DATA                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.378      ;
; 0.263 ; i2c_master_top:i2c_master_top_m0|txr[4]                                                                                 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; timer[19]                                                                                                               ; timer[20]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.236      ; 0.584      ;
; 0.264 ; timer[29]                                                                                                               ; timer[30]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.236      ; 0.584      ;
; 0.265 ; seg_scan:seg_scan_m0|scan_timer[30]                                                                                     ; seg_scan:seg_scan_m0|scan_timer[31]                                                                                     ; clk          ; clk         ; 0.000        ; 0.236      ; 0.585      ;
; 0.265 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; seg_scan:seg_scan_m0|scan_timer[28]                                                                                     ; seg_scan:seg_scan_m0|scan_timer[29]                                                                                     ; clk          ; clk         ; 0.000        ; 0.236      ; 0.586      ;
; 0.266 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_ERR_NACK                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; i2c_master_top:i2c_master_top_m0|txr[7]                                                                                 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; timer[13]                                                                                                               ; timer[15]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.236      ; 0.586      ;
; 0.267 ; timer[29]                                                                                                               ; timer[31]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.236      ; 0.587      ;
; 0.267 ; timer[19]                                                                                                               ; timer[21]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.236      ; 0.587      ;
; 0.267 ; seg_scan:seg_scan_m0|scan_timer[2]                                                                                      ; seg_scan:seg_scan_m0|scan_timer[4]                                                                                      ; clk          ; clk         ; 0.000        ; 0.236      ; 0.587      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.282   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -4.282   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -706.77  ; 0.0   ; 0.0      ; 0.0     ; -407.464            ;
;  clk             ; -706.770 ; 0.000 ; N/A      ; N/A     ; -407.464            ;
+------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin         ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; seg_sel[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_scl     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------+
; Input Transition Times                                     ;
+---------+--------------+-----------------+-----------------+
; Pin     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------+--------------+-----------------+-----------------+
; i2c_sda ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i2c_scl ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key1    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg_sel[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg_data[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg_data[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; seg_data[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg_data[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; i2c_sda     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; i2c_scl     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg_sel[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg_data[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg_data[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; seg_data[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg_data[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; i2c_sda     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg_sel[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; seg_sel[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg_data[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg_data[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; seg_data[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg_data[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; i2c_sda     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; i2c_scl     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 6558     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 6558     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 272   ; 272  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i2c_scl    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sda    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; i2c_scl     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sda     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i2c_scl    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sda    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; i2c_scl     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sda     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Mar 31 22:46:05 2019
Info: Command: quartus_sta i2c_eeprom_test -c i2c_eeprom_test
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'i2c_eeprom_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.282            -706.770 clk 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -407.464 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.841
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.841            -638.401 clk 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -407.464 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.237            -157.129 clk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -356.562 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Sun Mar 31 22:46:08 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


