============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 17:12:28 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(83)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(84)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6278 instances
RUN-0007 : 2460 luts, 2236 seqs, 953 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7424 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4961 nets have 2 pins
RUN-1001 : 1534 nets have [3 - 5] pins
RUN-1001 : 768 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1416     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6276 instances, 2460 luts, 2236 seqs, 1410 slices, 277 macros(1409 instances: 952 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1846 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29708, tnet num: 7422, tinst num: 6276, tnode num: 37057, tedge num: 49043.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.240247s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.5%)

RUN-1004 : used memory is 272 MB, reserved memory is 250 MB, peak memory is 272 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.386789s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85874e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6276.
PHY-3001 : End clustering;  0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.25099e+06, overlap = 48.6875
PHY-3002 : Step(2): len = 1.07807e+06, overlap = 49.8438
PHY-3002 : Step(3): len = 625109, overlap = 87.125
PHY-3002 : Step(4): len = 562241, overlap = 88.75
PHY-3002 : Step(5): len = 438605, overlap = 105.688
PHY-3002 : Step(6): len = 402256, overlap = 114.469
PHY-3002 : Step(7): len = 352342, overlap = 152.562
PHY-3002 : Step(8): len = 326866, overlap = 176.781
PHY-3002 : Step(9): len = 288584, overlap = 190.406
PHY-3002 : Step(10): len = 259753, overlap = 224.312
PHY-3002 : Step(11): len = 240466, overlap = 229.906
PHY-3002 : Step(12): len = 221241, overlap = 257.438
PHY-3002 : Step(13): len = 207355, overlap = 276.125
PHY-3002 : Step(14): len = 195984, overlap = 294.375
PHY-3002 : Step(15): len = 182379, overlap = 309.781
PHY-3002 : Step(16): len = 176699, overlap = 329.719
PHY-3002 : Step(17): len = 167498, overlap = 333.594
PHY-3002 : Step(18): len = 161457, overlap = 355.719
PHY-3002 : Step(19): len = 154512, overlap = 376.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.04757e-06
PHY-3002 : Step(20): len = 161691, overlap = 351.688
PHY-3002 : Step(21): len = 169074, overlap = 340.031
PHY-3002 : Step(22): len = 172911, overlap = 255.438
PHY-3002 : Step(23): len = 183599, overlap = 216.844
PHY-3002 : Step(24): len = 202670, overlap = 161.031
PHY-3002 : Step(25): len = 205321, overlap = 132.812
PHY-3002 : Step(26): len = 205320, overlap = 118.812
PHY-3002 : Step(27): len = 201611, overlap = 112.562
PHY-3002 : Step(28): len = 195011, overlap = 104.156
PHY-3002 : Step(29): len = 191748, overlap = 104
PHY-3002 : Step(30): len = 186534, overlap = 111.5
PHY-3002 : Step(31): len = 181734, overlap = 101.531
PHY-3002 : Step(32): len = 177139, overlap = 87.9375
PHY-3002 : Step(33): len = 177422, overlap = 87.4688
PHY-3002 : Step(34): len = 172624, overlap = 83.4375
PHY-3002 : Step(35): len = 170618, overlap = 85.2812
PHY-3002 : Step(36): len = 168431, overlap = 86.125
PHY-3002 : Step(37): len = 164700, overlap = 81.6875
PHY-3002 : Step(38): len = 163756, overlap = 84.75
PHY-3002 : Step(39): len = 161351, overlap = 93.3438
PHY-3002 : Step(40): len = 161416, overlap = 102.281
PHY-3002 : Step(41): len = 158628, overlap = 99.9688
PHY-3002 : Step(42): len = 157331, overlap = 96.4688
PHY-3002 : Step(43): len = 156466, overlap = 83.25
PHY-3002 : Step(44): len = 153648, overlap = 82.3438
PHY-3002 : Step(45): len = 153406, overlap = 81.0938
PHY-3002 : Step(46): len = 152498, overlap = 77.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.60951e-05
PHY-3002 : Step(47): len = 151633, overlap = 77.875
PHY-3002 : Step(48): len = 151763, overlap = 77.75
PHY-3002 : Step(49): len = 153071, overlap = 76.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.21903e-05
PHY-3002 : Step(50): len = 155283, overlap = 74.8125
PHY-3002 : Step(51): len = 155804, overlap = 74.8125
PHY-3002 : Step(52): len = 160010, overlap = 75
PHY-3002 : Step(53): len = 163787, overlap = 73.5938
PHY-3002 : Step(54): len = 166322, overlap = 73.8125
PHY-3002 : Step(55): len = 168001, overlap = 71.9375
PHY-3002 : Step(56): len = 167906, overlap = 71.375
PHY-3002 : Step(57): len = 168989, overlap = 68.4375
PHY-3002 : Step(58): len = 170763, overlap = 66.8438
PHY-3002 : Step(59): len = 172632, overlap = 60.5625
PHY-3002 : Step(60): len = 172151, overlap = 57.5625
PHY-3002 : Step(61): len = 171659, overlap = 58.9062
PHY-3002 : Step(62): len = 171389, overlap = 58.6875
PHY-3002 : Step(63): len = 170489, overlap = 59.9688
PHY-3002 : Step(64): len = 169394, overlap = 61.4375
PHY-3002 : Step(65): len = 169474, overlap = 58.4062
PHY-3002 : Step(66): len = 168180, overlap = 55.0938
PHY-3002 : Step(67): len = 167799, overlap = 55.7812
PHY-3002 : Step(68): len = 166600, overlap = 53.1875
PHY-3002 : Step(69): len = 166822, overlap = 57.4375
PHY-3002 : Step(70): len = 166648, overlap = 57.1875
PHY-3002 : Step(71): len = 165092, overlap = 57.5312
PHY-3002 : Step(72): len = 164393, overlap = 57.125
PHY-3002 : Step(73): len = 164381, overlap = 55.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.43806e-05
PHY-3002 : Step(74): len = 164513, overlap = 56.0312
PHY-3002 : Step(75): len = 164606, overlap = 56
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000110251
PHY-3002 : Step(76): len = 165337, overlap = 50
PHY-3002 : Step(77): len = 165578, overlap = 51.7812
PHY-3002 : Step(78): len = 169136, overlap = 53.0938
PHY-3002 : Step(79): len = 175070, overlap = 53.625
PHY-3002 : Step(80): len = 174477, overlap = 51.125
PHY-3002 : Step(81): len = 174216, overlap = 51.0625
PHY-3002 : Step(82): len = 173329, overlap = 46.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024451s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (127.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7424.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 214296, over cnt = 839(2%), over = 4035, worst = 33
PHY-1001 : End global iterations;  0.348029s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (166.1%)

PHY-1001 : Congestion index: top1 = 54.89, top5 = 39.09, top10 = 31.80, top15 = 27.51.
PHY-3001 : End congestion estimation;  0.463571s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (148.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.173036s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.59213e-06
PHY-3002 : Step(83): len = 179608, overlap = 56.4688
PHY-3002 : Step(84): len = 180177, overlap = 50.5625
PHY-3002 : Step(85): len = 170542, overlap = 64.9375
PHY-3002 : Step(86): len = 169954, overlap = 66.0312
PHY-3002 : Step(87): len = 163672, overlap = 77.5938
PHY-3002 : Step(88): len = 163327, overlap = 77.25
PHY-3002 : Step(89): len = 160266, overlap = 79.625
PHY-3002 : Step(90): len = 159875, overlap = 81.875
PHY-3002 : Step(91): len = 159569, overlap = 84.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.11843e-05
PHY-3002 : Step(92): len = 158080, overlap = 86.7812
PHY-3002 : Step(93): len = 158046, overlap = 85.375
PHY-3002 : Step(94): len = 158016, overlap = 85.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.23685e-05
PHY-3002 : Step(95): len = 162175, overlap = 85.3438
PHY-3002 : Step(96): len = 162540, overlap = 85.6562
PHY-3002 : Step(97): len = 165887, overlap = 89.5625
PHY-3002 : Step(98): len = 166675, overlap = 90.7188
PHY-3002 : Step(99): len = 167816, overlap = 88.6562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 610/7424.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 195808, over cnt = 848(2%), over = 3805, worst = 43
PHY-1001 : End global iterations;  0.320877s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (165.6%)

PHY-1001 : Congestion index: top1 = 53.56, top5 = 38.52, top10 = 31.11, top15 = 26.65.
PHY-3001 : End congestion estimation;  0.430147s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (148.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169042s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.15126e-05
PHY-3002 : Step(100): len = 167048, overlap = 280.219
PHY-3002 : Step(101): len = 167272, overlap = 277.875
PHY-3002 : Step(102): len = 171647, overlap = 225.438
PHY-3002 : Step(103): len = 166896, overlap = 232.312
PHY-3002 : Step(104): len = 166631, overlap = 232.844
PHY-3002 : Step(105): len = 166582, overlap = 232.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.24476e-05
PHY-3002 : Step(106): len = 177023, overlap = 164.562
PHY-3002 : Step(107): len = 178899, overlap = 157.562
PHY-3002 : Step(108): len = 185902, overlap = 116.531
PHY-3002 : Step(109): len = 187254, overlap = 113.188
PHY-3002 : Step(110): len = 189508, overlap = 91.2812
PHY-3002 : Step(111): len = 189135, overlap = 81.8438
PHY-3002 : Step(112): len = 189147, overlap = 75.3438
PHY-3002 : Step(113): len = 187475, overlap = 81.1562
PHY-3002 : Step(114): len = 187360, overlap = 77.375
PHY-3002 : Step(115): len = 186476, overlap = 79.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.48951e-05
PHY-3002 : Step(116): len = 190948, overlap = 68.0625
PHY-3002 : Step(117): len = 191856, overlap = 63.9688
PHY-3002 : Step(118): len = 194261, overlap = 59.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000158421
PHY-3002 : Step(119): len = 199978, overlap = 54.8438
PHY-3002 : Step(120): len = 203858, overlap = 52.6562
PHY-3002 : Step(121): len = 211723, overlap = 46.375
PHY-3002 : Step(122): len = 213577, overlap = 40.625
PHY-3002 : Step(123): len = 211486, overlap = 39.375
PHY-3002 : Step(124): len = 211173, overlap = 40.1875
PHY-3002 : Step(125): len = 210301, overlap = 39.5938
PHY-3002 : Step(126): len = 210322, overlap = 37.75
PHY-3002 : Step(127): len = 210732, overlap = 34.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000316841
PHY-3002 : Step(128): len = 214263, overlap = 35.5
PHY-3002 : Step(129): len = 217453, overlap = 37
PHY-3002 : Step(130): len = 221100, overlap = 34.7188
PHY-3002 : Step(131): len = 223698, overlap = 35.6875
PHY-3002 : Step(132): len = 226111, overlap = 30.625
PHY-3002 : Step(133): len = 227686, overlap = 27.8125
PHY-3002 : Step(134): len = 228577, overlap = 26.7188
PHY-3002 : Step(135): len = 228434, overlap = 25.1562
PHY-3002 : Step(136): len = 228018, overlap = 21.8125
PHY-3002 : Step(137): len = 227705, overlap = 20.6875
PHY-3002 : Step(138): len = 226514, overlap = 21.125
PHY-3002 : Step(139): len = 225843, overlap = 19
PHY-3002 : Step(140): len = 225618, overlap = 18.1562
PHY-3002 : Step(141): len = 225012, overlap = 15.375
PHY-3002 : Step(142): len = 224901, overlap = 17.5312
PHY-3002 : Step(143): len = 225123, overlap = 16.5938
PHY-3002 : Step(144): len = 225321, overlap = 16.5312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000633683
PHY-3002 : Step(145): len = 226944, overlap = 15.5938
PHY-3002 : Step(146): len = 227897, overlap = 14.9062
PHY-3002 : Step(147): len = 229455, overlap = 14.9062
PHY-3002 : Step(148): len = 230252, overlap = 14.3438
PHY-3002 : Step(149): len = 231453, overlap = 15.0312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0011647
PHY-3002 : Step(150): len = 232724, overlap = 15.1875
PHY-3002 : Step(151): len = 234505, overlap = 14.6562
PHY-3002 : Step(152): len = 238042, overlap = 15.625
PHY-3002 : Step(153): len = 240417, overlap = 15.9375
PHY-3002 : Step(154): len = 242208, overlap = 15.5
PHY-3002 : Step(155): len = 244100, overlap = 16.0625
PHY-3002 : Step(156): len = 245572, overlap = 15.3125
PHY-3002 : Step(157): len = 246447, overlap = 14.5625
PHY-3002 : Step(158): len = 247260, overlap = 13.0625
PHY-3002 : Step(159): len = 247566, overlap = 12.1562
PHY-3002 : Step(160): len = 247704, overlap = 11.75
PHY-3002 : Step(161): len = 247870, overlap = 12
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00232939
PHY-3002 : Step(162): len = 248431, overlap = 11.4062
PHY-3002 : Step(163): len = 249886, overlap = 12.3125
PHY-3002 : Step(164): len = 251845, overlap = 12.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29708, tnet num: 7422, tinst num: 6276, tnode num: 37057, tedge num: 49043.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.280489s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.1%)

RUN-1004 : used memory is 312 MB, reserved memory is 292 MB, peak memory is 325 MB
OPT-1001 : Total overflow 171.72 peak overflow 1.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 107/7424.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 309048, over cnt = 1069(3%), over = 3296, worst = 22
PHY-1001 : End global iterations;  0.552180s wall, 0.843750s user + 0.046875s system = 0.890625s CPU (161.3%)

PHY-1001 : Congestion index: top1 = 40.91, top5 = 33.00, top10 = 28.86, top15 = 26.38.
PHY-1001 : End incremental global routing;  0.674011s wall, 0.953125s user + 0.046875s system = 1.000000s CPU (148.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.187166s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.987540s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (132.9%)

OPT-1001 : Current memory(MB): used = 319, reserve = 300, peak = 325.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6138/7424.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 309048, over cnt = 1069(3%), over = 3296, worst = 22
PHY-1002 : len = 320560, over cnt = 632(1%), over = 1673, worst = 21
PHY-1002 : len = 330984, over cnt = 211(0%), over = 516, worst = 12
PHY-1002 : len = 332712, over cnt = 120(0%), over = 294, worst = 12
PHY-1002 : len = 334504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.502017s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (124.5%)

PHY-1001 : Congestion index: top1 = 35.58, top5 = 29.37, top10 = 26.45, top15 = 24.56.
OPT-1001 : End congestion update;  0.616284s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (119.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.140752s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.9%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.757183s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (115.6%)

OPT-1001 : Current memory(MB): used = 323, reserve = 303, peak = 325.
OPT-1001 : End physical optimization;  3.083790s wall, 3.500000s user + 0.046875s system = 3.546875s CPU (115.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2460 LUT to BLE ...
SYN-4008 : Packed 2460 LUT and 1140 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 549 SEQ with LUT/SLICE
SYN-4006 : 932 single LUT's are left
SYN-4006 : 547 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3007/5649 primitive instances ...
PHY-3001 : End packing;  0.286762s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.1%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3307 instances
RUN-1001 : 1567 mslices, 1568 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6357 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3865 nets have 2 pins
RUN-1001 : 1546 nets have [3 - 5] pins
RUN-1001 : 786 nets have [6 - 10] pins
RUN-1001 : 84 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 3305 instances, 3135 slices, 277 macros(1409 instances: 952 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1070 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 252314, Over = 41.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3191/6357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 325232, over cnt = 393(1%), over = 575, worst = 6
PHY-1002 : len = 326440, over cnt = 266(0%), over = 367, worst = 6
PHY-1002 : len = 329400, over cnt = 92(0%), over = 118, worst = 5
PHY-1002 : len = 330592, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 330648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.594028s wall, 0.718750s user + 0.093750s system = 0.812500s CPU (136.8%)

PHY-1001 : Congestion index: top1 = 34.91, top5 = 29.03, top10 = 25.96, top15 = 24.03.
PHY-3001 : End congestion estimation;  0.742588s wall, 0.875000s user + 0.093750s system = 0.968750s CPU (130.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25872, tnet num: 6355, tinst num: 3305, tnode num: 31224, tedge num: 44543.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.287581s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (99.5%)

RUN-1004 : used memory is 330 MB, reserved memory is 311 MB, peak memory is 330 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.462079s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.46796e-05
PHY-3002 : Step(165): len = 240845, overlap = 42.25
PHY-3002 : Step(166): len = 232537, overlap = 48.25
PHY-3002 : Step(167): len = 221052, overlap = 52.75
PHY-3002 : Step(168): len = 216018, overlap = 56.75
PHY-3002 : Step(169): len = 214486, overlap = 58.25
PHY-3002 : Step(170): len = 212342, overlap = 63.5
PHY-3002 : Step(171): len = 211520, overlap = 65.25
PHY-3002 : Step(172): len = 211002, overlap = 66.25
PHY-3002 : Step(173): len = 209721, overlap = 65.5
PHY-3002 : Step(174): len = 209586, overlap = 65.25
PHY-3002 : Step(175): len = 208952, overlap = 63
PHY-3002 : Step(176): len = 208969, overlap = 64.25
PHY-3002 : Step(177): len = 209013, overlap = 65.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.93592e-05
PHY-3002 : Step(178): len = 214734, overlap = 55.5
PHY-3002 : Step(179): len = 217145, overlap = 53.5
PHY-3002 : Step(180): len = 222426, overlap = 45.5
PHY-3002 : Step(181): len = 220827, overlap = 45.75
PHY-3002 : Step(182): len = 220674, overlap = 46.5
PHY-3002 : Step(183): len = 219748, overlap = 45.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155542
PHY-3002 : Step(184): len = 227638, overlap = 37.25
PHY-3002 : Step(185): len = 230775, overlap = 32.5
PHY-3002 : Step(186): len = 235701, overlap = 27.25
PHY-3002 : Step(187): len = 237796, overlap = 26.25
PHY-3002 : Step(188): len = 236486, overlap = 26.75
PHY-3002 : Step(189): len = 235892, overlap = 29.5
PHY-3002 : Step(190): len = 234033, overlap = 29
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000264971
PHY-3002 : Step(191): len = 239147, overlap = 26
PHY-3002 : Step(192): len = 242587, overlap = 24.75
PHY-3002 : Step(193): len = 244245, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000529943
PHY-3002 : Step(194): len = 247612, overlap = 24
PHY-3002 : Step(195): len = 251991, overlap = 24.75
PHY-3002 : Step(196): len = 254578, overlap = 22.5
PHY-3002 : Step(197): len = 255461, overlap = 22.5
PHY-3002 : Step(198): len = 255578, overlap = 19
PHY-3002 : Step(199): len = 254891, overlap = 18.75
PHY-3002 : Step(200): len = 255027, overlap = 18.25
PHY-3002 : Step(201): len = 256016, overlap = 18.5
PHY-3002 : Step(202): len = 256690, overlap = 18.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00105989
PHY-3002 : Step(203): len = 259150, overlap = 18.5
PHY-3002 : Step(204): len = 261832, overlap = 20
PHY-3002 : Step(205): len = 264204, overlap = 19.25
PHY-3002 : Step(206): len = 265308, overlap = 18.25
PHY-3002 : Step(207): len = 265798, overlap = 17
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00193655
PHY-3002 : Step(208): len = 267059, overlap = 17.25
PHY-3002 : Step(209): len = 268733, overlap = 17
PHY-3002 : Step(210): len = 272927, overlap = 17.5
PHY-3002 : Step(211): len = 274774, overlap = 15
PHY-3002 : Step(212): len = 274579, overlap = 16
PHY-3002 : Step(213): len = 274266, overlap = 16.25
PHY-3002 : Step(214): len = 274219, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.954879s wall, 0.578125s user + 1.843750s system = 2.421875s CPU (253.6%)

PHY-3001 : Trial Legalized: Len = 287430
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 142/6357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 355704, over cnt = 569(1%), over = 908, worst = 8
PHY-1002 : len = 358752, over cnt = 327(0%), over = 455, worst = 5
PHY-1002 : len = 363056, over cnt = 61(0%), over = 76, worst = 5
PHY-1002 : len = 363736, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 363864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.969495s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (141.8%)

PHY-1001 : Congestion index: top1 = 34.85, top5 = 29.71, top10 = 26.77, top15 = 24.80.
PHY-3001 : End congestion estimation;  1.128045s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (135.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.164304s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000127084
PHY-3002 : Step(215): len = 269129, overlap = 1.5
PHY-3002 : Step(216): len = 258861, overlap = 8.5
PHY-3002 : Step(217): len = 256148, overlap = 9.75
PHY-3002 : Step(218): len = 255684, overlap = 10.75
PHY-3002 : Step(219): len = 255153, overlap = 9
PHY-3002 : Step(220): len = 254859, overlap = 9.75
PHY-3002 : Step(221): len = 254326, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009295s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 259706, Over = 0
PHY-3001 : Spreading special nets. 31 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032850s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.1%)

PHY-3001 : 36 instances has been re-located, deltaX = 7, deltaY = 20, maxDist = 1.
PHY-3001 : Final: Len = 260116, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25872, tnet num: 6355, tinst num: 3305, tnode num: 31224, tedge num: 44543.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.404668s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.1%)

RUN-1004 : used memory is 333 MB, reserved memory is 317 MB, peak memory is 339 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1639/6357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 330304, over cnt = 492(1%), over = 737, worst = 6
PHY-1002 : len = 333264, over cnt = 250(0%), over = 333, worst = 5
PHY-1002 : len = 335304, over cnt = 116(0%), over = 136, worst = 4
PHY-1002 : len = 335824, over cnt = 83(0%), over = 90, worst = 2
PHY-1002 : len = 336712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.794840s wall, 1.156250s user + 0.062500s system = 1.218750s CPU (153.3%)

PHY-1001 : Congestion index: top1 = 31.23, top5 = 27.39, top10 = 24.92, top15 = 23.26.
PHY-1001 : End incremental global routing;  0.947583s wall, 1.296875s user + 0.062500s system = 1.359375s CPU (143.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.178585s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.247983s wall, 1.593750s user + 0.062500s system = 1.656250s CPU (132.7%)

OPT-1001 : Current memory(MB): used = 336, reserve = 318, peak = 339.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5402/6357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 336712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041784s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.2%)

PHY-1001 : Congestion index: top1 = 31.23, top5 = 27.39, top10 = 24.92, top15 = 23.26.
OPT-1001 : End congestion update;  0.165266s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122076s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.4%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.287466s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (103.3%)

OPT-1001 : Current memory(MB): used = 337, reserve = 319, peak = 339.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121506s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5402/6357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 336712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.046122s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.6%)

PHY-1001 : Congestion index: top1 = 31.23, top5 = 27.39, top10 = 24.92, top15 = 23.26.
PHY-1001 : End incremental global routing;  0.175209s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.164152s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5402/6357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 336712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042737s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.7%)

PHY-1001 : Congestion index: top1 = 31.23, top5 = 27.39, top10 = 24.92, top15 = 23.26.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.120836s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.742336s wall, 4.296875s user + 0.078125s system = 4.375000s CPU (116.9%)

RUN-1003 : finish command "place" in  23.198421s wall, 41.312500s user + 11.953125s system = 53.265625s CPU (229.6%)

RUN-1004 : used memory is 310 MB, reserved memory is 291 MB, peak memory is 339 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3307 instances
RUN-1001 : 1567 mslices, 1568 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6357 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3865 nets have 2 pins
RUN-1001 : 1546 nets have [3 - 5] pins
RUN-1001 : 786 nets have [6 - 10] pins
RUN-1001 : 84 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25872, tnet num: 6355, tinst num: 3305, tnode num: 31224, tedge num: 44543.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.284252s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.8%)

RUN-1004 : used memory is 327 MB, reserved memory is 310 MB, peak memory is 362 MB
PHY-1001 : 1567 mslices, 1568 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 322272, over cnt = 561(1%), over = 902, worst = 8
PHY-1002 : len = 325840, over cnt = 311(0%), over = 437, worst = 5
PHY-1002 : len = 329152, over cnt = 127(0%), over = 159, worst = 4
PHY-1002 : len = 330768, over cnt = 13(0%), over = 18, worst = 3
PHY-1002 : len = 331000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.843300s wall, 1.390625s user + 0.078125s system = 1.468750s CPU (174.2%)

PHY-1001 : Congestion index: top1 = 31.88, top5 = 27.49, top10 = 24.84, top15 = 23.09.
PHY-1001 : End global routing;  0.978687s wall, 1.531250s user + 0.078125s system = 1.609375s CPU (164.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 358, reserve = 341, peak = 362.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 609, reserve = 594, peak = 609.
PHY-1001 : End build detailed router design. 3.926852s wall, 3.859375s user + 0.046875s system = 3.906250s CPU (99.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.038196s wall, 4.031250s user + 0.000000s system = 4.031250s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 642, reserve = 628, peak = 642.
PHY-1001 : End phase 1; 4.044421s wall, 4.046875s user + 0.000000s system = 4.046875s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 2626 net; 2.069799s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (100.4%)

PHY-1022 : len = 886816, over cnt = 110(0%), over = 110, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 646, reserve = 632, peak = 646.
PHY-1001 : End initial routed; 10.415876s wall, 19.609375s user + 0.125000s system = 19.734375s CPU (189.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5142(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.622331s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 653, reserve = 639, peak = 653.
PHY-1001 : End phase 2; 12.038286s wall, 21.203125s user + 0.140625s system = 21.343750s CPU (177.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 886816, over cnt = 110(0%), over = 110, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.025717s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 885240, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.131748s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (154.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 885000, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.062211s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 885040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.051755s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5142(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.611269s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 24 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.776527s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 688, reserve = 676, peak = 688.
PHY-1001 : End phase 3; 2.833283s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (102.6%)

PHY-1003 : Routed, final wirelength = 885040
PHY-1001 : Current memory(MB): used = 690, reserve = 677, peak = 690.
PHY-1001 : End export database. 0.023838s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.1%)

PHY-1001 : End detail routing;  23.140908s wall, 32.312500s user + 0.203125s system = 32.515625s CPU (140.5%)

RUN-1003 : finish command "route" in  25.657031s wall, 35.375000s user + 0.281250s system = 35.656250s CPU (139.0%)

RUN-1004 : used memory is 656 MB, reserved memory is 643 MB, peak memory is 690 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5372   out of  19600   27.41%
#reg                     2239   out of  19600   11.42%
#le                      5918
  #lut only              3679   out of   5918   62.17%
  #reg only               546   out of   5918    9.23%
  #lut&reg               1693   out of   5918   28.61%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                           Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                1012
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                             193
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                             42
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                             35
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_43.q0                                     23
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_43.q1                                     17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg8_syn_51.f1    10
#8        u_image_process/wrreq                                      GCLK               lslice             u_camera_init/u_i2c_write/sel6_syn_1578.f0                       9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                 6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                             0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                             0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5918   |3962    |1410    |2239    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |768    |501     |161     |385     |2       |0       |
|    command1                          |command                                    |50     |50      |0       |39      |0       |0       |
|    control1                          |control_interface                          |94     |54      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |19     |19      |0       |4       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |131    |65      |18      |102     |1       |0       |
|      dcfifo_component                |softfifo                                   |131    |65      |18      |102     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |20      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |25      |0       |37      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |125    |73      |18      |95      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |73      |18      |95      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |21      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |29      |0       |35      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |110    |66      |44      |24      |0       |0       |
|  u_camera_init                       |camera_init                                |571    |556     |9       |88      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |176    |176     |0       |47      |0       |0       |
|  u_camera_reader                     |camera_reader                              |95     |55      |17      |57      |0       |0       |
|  u_image_process                     |image_process                              |4147   |2579    |1169    |1625    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |169    |121     |45      |87      |2       |0       |
|      u_three_martix_4                |three_martix                               |162    |116     |45      |80      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |180    |116     |45      |88      |2       |0       |
|      u_three_martix_3                |three_martix                               |168    |110     |45      |76      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |913    |633     |249     |246     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |743    |427     |235     |275     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |507    |306     |190     |136     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |83     |53      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |82     |52      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |236    |121     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |728    |443     |235     |264     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |502    |312     |190     |124     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |83     |53      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |91     |61      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |226    |131     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |723    |422     |235     |265     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |230    |119     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |83     |33      |14      |60      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |383    |214     |92      |183     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |150    |101     |47      |45      |0       |0       |
|      u_three_martix_2                |three_martix                               |233    |113     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |1      |1       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |35     |35      |0       |24      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |166    |144     |10      |22      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3784  
    #2          2       675   
    #3          3       563   
    #4          4       255   
    #5        5-10      796   
    #6        11-50     124   
    #7       51-100      7    
    #8       101-500     5    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3305
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6357, pip num: 61489
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 24
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3097 valid insts, and 187309 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.694528s wall, 71.484375s user + 0.531250s system = 72.015625s CPU (1264.6%)

RUN-1004 : used memory is 659 MB, reserved memory is 650 MB, peak memory is 840 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_171228.log"
