Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Dec  2 13:46:10 2018
| Host         : Linux-Laptop running 64-bit unknown
| Command      : report_methodology -file vending_machine_methodology_drc_routed.rpt -pb vending_machine_methodology_drc_routed.pb -rpx vending_machine_methodology_drc_routed.rpx
| Design       : vending_machine
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 409
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                         | 153        |
| TIMING-17 | Warning  | Non-clocked sequential cell                          | 151        |
| TIMING-18 | Warning  | Missing input or output delay                        | 19         |
| TIMING-20 | Warning  | Non-clocked latch                                    | 84         |
| XDCC-4    | Warning  | User Clock constraint overwritten with the same name | 1          |
| XDCC-8    | Warning  | User Clock constraint overwritten on the same source | 1          |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell change_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell change_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell change_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell change_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell change_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell change_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell change_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell change_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell change_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell dimeSW/num_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell dimeSW/totalMoney_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell dimeSW/totalMoney_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[4]_C/CLR, totalMoney_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell dimeSW/totalMoney_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell dimeSW/totalMoney_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[6]_C/CLR, totalMoney_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell negative_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) negative_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell nickelSW/change_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[0]_C/CLR, change_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell nickelSW/change_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[1]_C/CLR, change_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell nickelSW/change_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[2]_C/CLR, change_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell nickelSW/change_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[3]_C/CLR, change_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell nickelSW/change_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[4]_C/CLR, change_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell nickelSW/change_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[5]_C/CLR, change_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell nickelSW/change_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[6]_C/CLR, change_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell nickelSW/change_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[7]_C/CLR, change_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell nickelSW/change_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) change_reg[8]_C/CLR, change_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[0]_C/CLR, coins_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[1]_C/CLR, coins_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[2]_C/CLR, coins_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[3]_C/CLR, coins_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[4]_C/CLR, coins_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[5]_C/CLR, coins_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[6]_C/CLR, coins_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[7]_C/CLR, coins_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell nickelSW/coins_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) coins_reg[8]_C/CLR, coins_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell nickelSW/decimal_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) decimal_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell nickelSW/dispAN0_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[0]_C/CLR, dispAN0_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell nickelSW/dispAN0_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[7]_C/CLR, dispAN0_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell nickelSW/dispAN1_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[7]_C/CLR, dispAN1_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell nickelSW/dispAN2_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[0]_C/CLR, dispAN2_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell nickelSW/dispAN2_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[7]_C/CLR, dispAN2_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell nickelSW/dispAN3_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[0]_C/CLR, dispAN3_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell nickelSW/dispAN3_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[7]_C/CLR, dispAN3_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell nickelSW/negative_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) negative_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[0]_C/CLR, num_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[1]_C/CLR, num_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[2]_C/CLR, num_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[3]_C/CLR, num_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[4]_C/CLR, num_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[5]_C/CLR, num_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[6]_C/CLR, num_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[7]_C/CLR, num_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[8]_C/CLR, num_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell nickelSW/num_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell nickelSW/select_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[0]_C/CLR, select_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell nickelSW/select_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[1]_C/CLR, select_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell nickelSW/select_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[4]_C/CLR, select_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell nickelSW/select_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[5]_C/CLR, select_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell nickelSW/select_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[6]_C/CLR, select_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell nickelSW/select_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[7]_C/CLR, select_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell nickelSW/totalMoney_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell nickelSW/totalMoney_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[0]_C/CLR, totalMoney_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell nickelSW/totalMoney_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell nickelSW/totalMoney_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[1]_C/CLR, totalMoney_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell nickelSW/totalMoney_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell nickelSW/totalMoney_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[2]_C/CLR, totalMoney_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell nickelSW/totalMoney_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell nickelSW/totalMoney_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[3]_C/CLR, totalMoney_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell nickelSW/totalMoney_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[7]_C/CLR, totalMoney_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell nickelSW/totalMoney_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell nickelSW/totalMoney_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[8]_C/CLR, totalMoney_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell num_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell quarterSW/num_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) num_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell quarterSW/totalMoney_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell quarterSW/totalMoney_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[5]_C/CLR, totalMoney_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell quarterSW/totalMoney_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) totalMoney_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell select_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell select_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell select_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell select_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell select_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell select_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) select_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[1]_C/CLR, dispAN0_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[2]_C/CLR, dispAN0_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[3]_C/CLR, dispAN0_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[4]_C/CLR, dispAN0_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[5]_C/CLR, dispAN0_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[6]_C/CLR, dispAN0_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN0_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN0_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[0]_C/CLR, dispAN1_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[1]_C/CLR, dispAN1_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[2]_C/CLR, dispAN1_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[3]_C/CLR, dispAN1_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[4]_C/CLR, dispAN1_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[5]_C/CLR, dispAN1_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[6]_C/CLR, dispAN1_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN1_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN1_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[1]_C/CLR, dispAN2_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#129 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#130 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[2]_C/CLR, dispAN2_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#131 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#132 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[3]_C/CLR, dispAN2_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#133 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#134 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[4]_C/CLR, dispAN2_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#135 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#136 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[5]_C/CLR, dispAN2_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#137 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#138 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[6]_C/CLR, dispAN2_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#139 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN2_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN2_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#140 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#141 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#142 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[1]_C/CLR, dispAN3_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#143 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#144 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[2]_C/CLR, dispAN3_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#145 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#146 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[3]_C/CLR, dispAN3_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#147 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#148 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[4]_C/CLR, dispAN3_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#149 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#150 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[5]_C/CLR, dispAN3_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#151 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#152 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[6]_C/CLR, dispAN3_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#153 Warning
LUT drives async reset alert  
LUT cell toDisp/dispAN3_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dispAN3_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin change_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin change_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin change_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin change_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin change_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin change_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin change_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin change_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin change_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin change_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin change_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin change_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin change_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin change_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin change_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin change_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin change_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin change_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin coins_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin coins_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin coins_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin coins_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin coins_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin coins_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin coins_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin coins_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin coins_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin coins_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin coins_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin coins_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin coins_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin coins_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin coins_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin coins_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin coins_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin coins_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin decimal_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin dispAN0_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin dispAN1_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin dispAN2_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin dispAN3_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin negative_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin num_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin num_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin num_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin num_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin num_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin num_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin num_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin num_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin num_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin num_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin num_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin num_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin num_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin num_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin num_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin num_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin num_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin num_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin num_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin select_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin select_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin select_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin select_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin select_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin select_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Warning
Non-clocked sequential cell  
The clock pin select_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Warning
Non-clocked sequential cell  
The clock pin select_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Warning
Non-clocked sequential cell  
The clock pin select_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Warning
Non-clocked sequential cell  
The clock pin select_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Warning
Non-clocked sequential cell  
The clock pin select_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Warning
Non-clocked sequential cell  
The clock pin select_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Warning
Non-clocked sequential cell  
The clock pin totalMoney_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on coinsDisp_n relative to clock(s) external_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dime_n relative to clock(s) external_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dollar_n relative to clock(s) external_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on fifty_n relative to clock(s) external_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on five_n relative to clock(s) external_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on nickel_n relative to clock(s) external_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on quarter_n relative to clock(s) external_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on anx[0] relative to clock(s) external_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on anx[1] relative to clock(s) external_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on anx[2] relative to clock(s) external_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on anx[3] relative to clock(s) external_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on value[0] relative to clock(s) external_clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on value[1] relative to clock(s) external_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on value[2] relative to clock(s) external_clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on value[3] relative to clock(s) external_clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on value[4] relative to clock(s) external_clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on value[5] relative to clock(s) external_clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on value[6] relative to clock(s) external_clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on value[7] relative to clock(s) external_clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch change_reg[0]_LDC cannot be properly analyzed as its control pin change_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch change_reg[1]_LDC cannot be properly analyzed as its control pin change_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch change_reg[2]_LDC cannot be properly analyzed as its control pin change_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch change_reg[3]_LDC cannot be properly analyzed as its control pin change_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch change_reg[4]_LDC cannot be properly analyzed as its control pin change_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch change_reg[5]_LDC cannot be properly analyzed as its control pin change_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch change_reg[6]_LDC cannot be properly analyzed as its control pin change_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch change_reg[7]_LDC cannot be properly analyzed as its control pin change_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch change_reg[8]_LDC cannot be properly analyzed as its control pin change_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch coins_reg[0]_LDC cannot be properly analyzed as its control pin coins_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch coins_reg[1]_LDC cannot be properly analyzed as its control pin coins_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch coins_reg[2]_LDC cannot be properly analyzed as its control pin coins_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch coins_reg[3]_LDC cannot be properly analyzed as its control pin coins_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch coins_reg[4]_LDC cannot be properly analyzed as its control pin coins_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch coins_reg[5]_LDC cannot be properly analyzed as its control pin coins_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch coins_reg[6]_LDC cannot be properly analyzed as its control pin coins_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch coins_reg[7]_LDC cannot be properly analyzed as its control pin coins_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch coins_reg[8]_LDC cannot be properly analyzed as its control pin coins_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch dispAN0_reg[0]_LDC cannot be properly analyzed as its control pin dispAN0_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch dispAN0_reg[1]_LDC cannot be properly analyzed as its control pin dispAN0_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch dispAN0_reg[2]_LDC cannot be properly analyzed as its control pin dispAN0_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch dispAN0_reg[3]_LDC cannot be properly analyzed as its control pin dispAN0_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch dispAN0_reg[4]_LDC cannot be properly analyzed as its control pin dispAN0_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch dispAN0_reg[5]_LDC cannot be properly analyzed as its control pin dispAN0_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch dispAN0_reg[6]_LDC cannot be properly analyzed as its control pin dispAN0_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch dispAN0_reg[7]_LDC cannot be properly analyzed as its control pin dispAN0_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch dispAN1_reg[0]_LDC cannot be properly analyzed as its control pin dispAN1_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch dispAN1_reg[1]_LDC cannot be properly analyzed as its control pin dispAN1_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch dispAN1_reg[2]_LDC cannot be properly analyzed as its control pin dispAN1_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch dispAN1_reg[3]_LDC cannot be properly analyzed as its control pin dispAN1_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch dispAN1_reg[4]_LDC cannot be properly analyzed as its control pin dispAN1_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch dispAN1_reg[5]_LDC cannot be properly analyzed as its control pin dispAN1_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch dispAN1_reg[6]_LDC cannot be properly analyzed as its control pin dispAN1_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch dispAN1_reg[7]_LDC cannot be properly analyzed as its control pin dispAN1_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch dispAN2_reg[0]_LDC cannot be properly analyzed as its control pin dispAN2_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch dispAN2_reg[1]_LDC cannot be properly analyzed as its control pin dispAN2_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch dispAN2_reg[2]_LDC cannot be properly analyzed as its control pin dispAN2_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch dispAN2_reg[3]_LDC cannot be properly analyzed as its control pin dispAN2_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch dispAN2_reg[4]_LDC cannot be properly analyzed as its control pin dispAN2_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch dispAN2_reg[5]_LDC cannot be properly analyzed as its control pin dispAN2_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch dispAN2_reg[6]_LDC cannot be properly analyzed as its control pin dispAN2_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch dispAN2_reg[7]_LDC cannot be properly analyzed as its control pin dispAN2_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch dispAN3_reg[0]_LDC cannot be properly analyzed as its control pin dispAN3_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch dispAN3_reg[1]_LDC cannot be properly analyzed as its control pin dispAN3_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch dispAN3_reg[2]_LDC cannot be properly analyzed as its control pin dispAN3_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch dispAN3_reg[3]_LDC cannot be properly analyzed as its control pin dispAN3_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch dispAN3_reg[4]_LDC cannot be properly analyzed as its control pin dispAN3_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch dispAN3_reg[5]_LDC cannot be properly analyzed as its control pin dispAN3_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch dispAN3_reg[6]_LDC cannot be properly analyzed as its control pin dispAN3_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch dispAN3_reg[7]_LDC cannot be properly analyzed as its control pin dispAN3_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch negative_reg_LDC cannot be properly analyzed as its control pin negative_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch num_reg[0]_LDC cannot be properly analyzed as its control pin num_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch num_reg[1]_LDC cannot be properly analyzed as its control pin num_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch num_reg[2]_LDC cannot be properly analyzed as its control pin num_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch num_reg[3]_LDC cannot be properly analyzed as its control pin num_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch num_reg[4]_LDC cannot be properly analyzed as its control pin num_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch num_reg[5]_LDC cannot be properly analyzed as its control pin num_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch num_reg[6]_LDC cannot be properly analyzed as its control pin num_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch num_reg[7]_LDC cannot be properly analyzed as its control pin num_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch num_reg[8]_LDC cannot be properly analyzed as its control pin num_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch num_reg[9]_LDC cannot be properly analyzed as its control pin num_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch select_reg[0]_LDC cannot be properly analyzed as its control pin select_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch select_reg[1]_LDC cannot be properly analyzed as its control pin select_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch select_reg[4]_LDC cannot be properly analyzed as its control pin select_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch select_reg[5]_LDC cannot be properly analyzed as its control pin select_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch select_reg[6]_LDC cannot be properly analyzed as its control pin select_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch select_reg[7]_LDC cannot be properly analyzed as its control pin select_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch toDisp/sseg_reg[0] cannot be properly analyzed as its control pin toDisp/sseg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch toDisp/sseg_reg[1] cannot be properly analyzed as its control pin toDisp/sseg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch toDisp/sseg_reg[2] cannot be properly analyzed as its control pin toDisp/sseg_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch toDisp/sseg_reg[3] cannot be properly analyzed as its control pin toDisp/sseg_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch toDisp/sseg_reg[4] cannot be properly analyzed as its control pin toDisp/sseg_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch toDisp/sseg_reg[5] cannot be properly analyzed as its control pin toDisp/sseg_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch toDisp/sseg_reg[6] cannot be properly analyzed as its control pin toDisp/sseg_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch toDisp/sseg_reg[7] cannot be properly analyzed as its control pin toDisp/sseg_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch totalMoney_reg[0]_LDC cannot be properly analyzed as its control pin totalMoney_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch totalMoney_reg[1]_LDC cannot be properly analyzed as its control pin totalMoney_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch totalMoney_reg[2]_LDC cannot be properly analyzed as its control pin totalMoney_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch totalMoney_reg[3]_LDC cannot be properly analyzed as its control pin totalMoney_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch totalMoney_reg[4]_LDC cannot be properly analyzed as its control pin totalMoney_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch totalMoney_reg[5]_LDC cannot be properly analyzed as its control pin totalMoney_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch totalMoney_reg[6]_LDC cannot be properly analyzed as its control pin totalMoney_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch totalMoney_reg[7]_LDC cannot be properly analyzed as its control pin totalMoney_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch totalMoney_reg[8]_LDC cannot be properly analyzed as its control pin totalMoney_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 10.000 -name external_clock [get_ports clk] (Source: /home/yellowsnow4free/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc (Line: 158))
Previous: create_clock -period 10.000 -name external_clock [get_ports clk] (Source: /home/yellowsnow4free/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc (Line: 60))
Related violations: <none>

XDCC-8#1 Warning
User Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous user clock constraint defined on the same source.
New: create_clock -period 10.000 -name external_clock [get_ports clk] (Source: /home/yellowsnow4free/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc (Line: 158))
Previous: create_clock -period 10.000 -name external_clock [get_ports clk] (Source: /home/yellowsnow4free/Documents/GitHub/TheVendingMachine/Vivado/src/xdc/board_io.xdc (Line: 60))
Related violations: <none>


