// Seed: 688668637
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    output logic id_3,
    output tri0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output logic id_8
);
  always @(-1 % id_7 == id_7)
    case (id_6)
      -1: id_8 = 1 ^ -1 ^ 1 ^ 1 < id_0;
      -1: id_3 = -1 ** "" + 1 - id_7;
      1: begin : LABEL_0
        id_3 = 1'b0;
      end
      default: id_3 = -1;
    endcase
  logic id_10;
  ;
endmodule
module module_0 #(
    parameter id_17 = 32'd26
) (
    output logic id_0,
    input wand id_1,
    input uwire id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input wor id_8,
    output logic id_9,
    input supply1 module_1,
    input tri id_11,
    input wor id_12,
    output logic id_13,
    output logic id_14,
    output logic id_15,
    output logic id_16,
    input uwire _id_17,
    input wand id_18
);
  assign id_9  = -1;
  assign id_13 = 1 ? id_4 : id_17;
  logic [-1 : id_17] id_20, id_21;
  always @(posedge 1 == id_11 or posedge -1'd0) begin : LABEL_0
    id_15 <= -1;
  end
  localparam id_22 = 1 > -1;
  parameter integer id_23 = -1 == -1;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_7,
      id_9,
      id_6,
      id_3,
      id_4,
      id_7,
      id_15
  );
  assign modCall_1.id_5 = 0;
  wire id_24;
  initial begin : LABEL_1
    id_9 = -1'b0;
    id_15#(
        .id_8 (id_23[-1 : 1]),
        .id_10(id_23 - id_23[-1]),
        .id_18(1),
        .id_20(1),
        .id_22(1),
        .id_10(1),
        .id_11("" * id_23),
        .id_20(-1'b0 == id_22),
        .id_24(-1),
        .id_2 ((id_22))
    ) <= -1;
    id_20 = #id_25 -1;
    id_25 <= -1;
    id_14 <= id_2;
    id_13 <= -1;
    if (id_22)
      if (-1)
        if (1) id_0 <= 1'h0;
        else assign id_15 = id_11;
      else id_16 <= 1;
  end
endmodule
