<!DOCTYPE html>
<html>

  <head>
    <meta charset='utf-8' />
    <meta http-equiv="X-UA-Compatible" content="chrome=1" />
    <meta name="description" content="USB DE2-FPGA VHDL  : Hardware interface for USB controller on DE2 FPGA Platform" />

    <link rel="stylesheet" type="text/css" media="screen" href="stylesheets/stylesheet.css">

    <title>USB DE2-FPGA VHDL </title>
  </head>

  <body>

    <!-- HEADER -->
    <div id="header_wrap" class="outer">
        <header class="inner">
          <a id="forkme_banner" href="https://github.com/mzakharo/usb-de2-fpga">View on GitHub</a>

          <h1 id="project_title">USB DE2-FPGA VHDL </h1>
          <h2 id="project_tagline">Hardware interface for USB controller on DE2 FPGA Platform</h2>

            <section id="downloads">
              <a class="zip_download_link" href="https://github.com/mzakharo/usb-de2-fpga/zipball/master">Download this project as a .zip file</a>
              <a class="tar_download_link" href="https://github.com/mzakharo/usb-de2-fpga/tarball/master">Download this project as a tar.gz file</a>
            </section>
        </header>
    </div>

    <!-- MAIN CONTENT -->
    <div id="main_content_wrap" class="outer">
      <section id="main_content" class="inner">
        <p>Using only VHDL to develop a standalone (NIOS II free) interface to the ISP1362 USB device present on Altera DE2 Education board. </p>

<p>The interface is designed to replace legacy uart connections that are used for interfacing with PC, and utilize a more reliable, faster, and versatile USB 2.0 connection.</p>

<p>Features:</p>

<ul>
<li>FMAX of 420MHz -  limit due to minimum period restriction (max I/O toggle rate)</li>
<li>Organization: design is split in multiple files, based on common functionality</li>
<li>Simple and reliable: support for bulk transfers on 2 endpoints (IN/OUT).</li>
</ul><p>Future enhancements</p>

<ul>
<li>Transfer rate:  USB interface supports speed up to 1MBps - current design only transfers 1 byte per USB transaction, which translates to large protocol overhead and lower transfer rates.</li>
<li>Hardware flow control:  ISP1362 has built in flow control features to detect overflow/underflow conditions. Currently these conditions must be avoided by the host software application.</li>
</ul>
      </section>
    </div>

    <!-- FOOTER  -->
    <div id="footer_wrap" class="outer">
      <footer class="inner">
        <p class="copyright">USB DE2-FPGA VHDL  maintained by <a href="https://github.com/mzakharo">mzakharo</a></p>
        <p>Published with <a href="http://pages.github.com">GitHub Pages</a></p>
      </footer>
    </div>

              <script type="text/javascript">
            var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");
            document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));
          </script>
          <script type="text/javascript">
            try {
              var pageTracker = _gat._getTracker("UA-17760683-2");
            pageTracker._trackPageview();
            } catch(err) {}
          </script>


  </body>
</html>
