Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb 20 13:15:14 2023
| Host         : Binh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.267        0.000                      0                  132        0.206        0.000                      0                  132        0.264        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
osc        {0.000 5.000}        10.000          100.000         
  OCLKB0   {0.000 1.562}        3.125           320.000         
  clk      {0.000 3.125}        6.250           160.000         
  clk_fb   {0.000 5.000}        10.000          100.000         
  clk_ref  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
osc                                                                                                                                                             3.000        0.000                       0                     1  
  OCLKB0                                                                                                                                                        0.970        0.000                       0                    23  
  clk               1.267        0.000                      0                  132        0.206        0.000                      0                  132        2.625        0.000                       0                    59  
  clk_fb                                                                                                                                                        8.751        0.000                       0                     2  
  clk_ref                                                                                                                                                       0.264        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        OCLKB0                      
(none)        clk                         
(none)        clk_fb                      
(none)        clk_ref                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  osc
  To Clock:  osc

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         osc
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { osc }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  OCLKB0
  To Clock:  OCLKB0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OCLKB0
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { clkgen0/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.125       0.970      BUFGCTRL_X0Y17   clkgen0/clk_ddr_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.125       1.458      OLOGIC_X1Y18     cas_n_ser/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.125       1.458      OLOGIC_X1Y16     genblk1[0].bank_ser/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.125       1.458      OLOGIC_X1Y22     genblk1[1].bank_ser/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.125       1.458      OLOGIC_X1Y20     genblk1[2].bank_ser/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.125       1.458      OLOGIC_X1Y19     genblk2[0].addr_ser/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.125       1.458      OLOGIC_X1Y12     genblk2[10].addr_ser/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.125       1.458      OLOGIC_X1Y5      genblk2[11].addr_ser/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.125       1.458      OLOGIC_X1Y3      genblk2[12].addr_ser/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.125       1.458      OLOGIC_X1Y1      genblk2[13].addr_ser/OSERDESE2_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            genblk2[13].addr_ser/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 0.478ns (12.335%)  route 3.397ns (87.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 12.124 - 6.250 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.631     6.199    clk_BUFG
    SLICE_X64Y17         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     6.677 r  rst_i_reg/Q
                         net (fo=52, routed)          3.397    10.074    genblk2[13].addr_ser/rst_i
    OLOGIC_X1Y1          OSERDESE2                                    r  genblk2[13].addr_ser/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    E3                                                0.000     6.250 r  osc (IN)
                         net (fo=0)                   0.000     6.250    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162     8.830    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.913 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    10.494    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.585 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.539    12.124    genblk2[13].addr_ser/clk_BUFG
    OLOGIC_X1Y1          OSERDESE2                                    r  genblk2[13].addr_ser/OSERDESE2_inst/CLKDIV
                         clock pessimism              0.311    12.435    
                         clock uncertainty           -0.074    12.361    
    OLOGIC_X1Y1          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.341    genblk2[13].addr_ser/OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         11.341    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            genblk2[8].addr_ser/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.478ns (12.769%)  route 3.266ns (87.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.874ns = ( 12.124 - 6.250 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.631     6.199    clk_BUFG
    SLICE_X64Y17         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     6.677 r  rst_i_reg/Q
                         net (fo=52, routed)          3.266     9.942    genblk2[8].addr_ser/rst_i
    OLOGIC_X1Y2          OSERDESE2                                    r  genblk2[8].addr_ser/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    E3                                                0.000     6.250 r  osc (IN)
                         net (fo=0)                   0.000     6.250    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162     8.830    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.913 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    10.494    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.585 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.539    12.124    genblk2[8].addr_ser/clk_BUFG
    OLOGIC_X1Y2          OSERDESE2                                    r  genblk2[8].addr_ser/OSERDESE2_inst/CLKDIV
                         clock pessimism              0.311    12.435    
                         clock uncertainty           -0.074    12.361    
    OLOGIC_X1Y2          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.341    genblk2[8].addr_ser/OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         11.341    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            genblk2[12].addr_ser/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.478ns (12.811%)  route 3.253ns (87.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 12.123 - 6.250 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.631     6.199    clk_BUFG
    SLICE_X64Y17         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     6.677 r  rst_i_reg/Q
                         net (fo=52, routed)          3.253     9.930    genblk2[12].addr_ser/rst_i
    OLOGIC_X1Y3          OSERDESE2                                    r  genblk2[12].addr_ser/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    E3                                                0.000     6.250 r  osc (IN)
                         net (fo=0)                   0.000     6.250    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162     8.830    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.913 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    10.494    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.585 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.538    12.123    genblk2[12].addr_ser/clk_BUFG
    OLOGIC_X1Y3          OSERDESE2                                    r  genblk2[12].addr_ser/OSERDESE2_inst/CLKDIV
                         clock pessimism              0.311    12.434    
                         clock uncertainty           -0.074    12.360    
    OLOGIC_X1Y3          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.340    genblk2[12].addr_ser/OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         11.340    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            genblk2[5].addr_ser/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.478ns (13.355%)  route 3.101ns (86.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.873ns = ( 12.123 - 6.250 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.631     6.199    clk_BUFG
    SLICE_X64Y17         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     6.677 r  rst_i_reg/Q
                         net (fo=52, routed)          3.101     9.778    genblk2[5].addr_ser/rst_i
    OLOGIC_X1Y4          OSERDESE2                                    r  genblk2[5].addr_ser/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    E3                                                0.000     6.250 r  osc (IN)
                         net (fo=0)                   0.000     6.250    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162     8.830    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.913 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    10.494    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.585 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.538    12.123    genblk2[5].addr_ser/clk_BUFG
    OLOGIC_X1Y4          OSERDESE2                                    r  genblk2[5].addr_ser/OSERDESE2_inst/CLKDIV
                         clock pessimism              0.311    12.434    
                         clock uncertainty           -0.074    12.360    
    OLOGIC_X1Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.340    genblk2[5].addr_ser/OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         11.340    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            genblk2[11].addr_ser/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.478ns (13.402%)  route 3.089ns (86.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 12.122 - 6.250 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.631     6.199    clk_BUFG
    SLICE_X64Y17         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     6.677 r  rst_i_reg/Q
                         net (fo=52, routed)          3.089     9.766    genblk2[11].addr_ser/rst_i
    OLOGIC_X1Y5          OSERDESE2                                    r  genblk2[11].addr_ser/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    E3                                                0.000     6.250 r  osc (IN)
                         net (fo=0)                   0.000     6.250    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162     8.830    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.913 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    10.494    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.585 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.537    12.122    genblk2[11].addr_ser/clk_BUFG
    OLOGIC_X1Y5          OSERDESE2                                    r  genblk2[11].addr_ser/OSERDESE2_inst/CLKDIV
                         clock pessimism              0.311    12.433    
                         clock uncertainty           -0.074    12.359    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.339    genblk2[11].addr_ser/OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 state_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cas_n_ser/OSERDESE2_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.850ns (23.178%)  route 2.817ns (76.822%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 12.116 - 6.250 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.629     6.197    clk_BUFG
    SLICE_X62Y18         FDSE                                         r  state_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDSE (Prop_fdse_C_Q)         0.456     6.653 r  state_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.972     7.625    cas_n_ser/state_ctr_q_reg[0]
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  cas_n_ser/OSERDESE2_inst_i_3__0/O
                         net (fo=7, routed)           0.473     8.222    cas_n_ser/state_ctr_q_reg_0_sn_1
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.346 r  cas_n_ser/OSERDESE2_inst_i_2__3/O
                         net (fo=1, routed)           0.850     9.196    cas_n_ser/OSERDESE2_inst_i_2__3_n_0
    SLICE_X64Y18         LUT3 (Prop_lut3_I1_O)        0.146     9.342 r  cas_n_ser/OSERDESE2_inst_i_1__2/O
                         net (fo=2, routed)           0.522     9.864    cas_n_ser/OSERDESE2_inst_i_1__2_n_0
    OLOGIC_X1Y18         OSERDESE2                                    r  cas_n_ser/OSERDESE2_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    E3                                                0.000     6.250 r  osc (IN)
                         net (fo=0)                   0.000     6.250    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162     8.830    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.913 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    10.494    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.585 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.531    12.116    cas_n_ser/clk_BUFG
    OLOGIC_X1Y18         OSERDESE2                                    r  cas_n_ser/OSERDESE2_inst/CLKDIV
                         clock pessimism              0.311    12.427    
                         clock uncertainty           -0.074    12.353    
    OLOGIC_X1Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.829    11.524    cas_n_ser/OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 state_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cas_n_ser/OSERDESE2_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.850ns (23.179%)  route 2.817ns (76.821%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 12.116 - 6.250 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.629     6.197    clk_BUFG
    SLICE_X62Y18         FDSE                                         r  state_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDSE (Prop_fdse_C_Q)         0.456     6.653 r  state_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.972     7.625    cas_n_ser/state_ctr_q_reg[0]
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  cas_n_ser/OSERDESE2_inst_i_3__0/O
                         net (fo=7, routed)           0.473     8.222    cas_n_ser/state_ctr_q_reg_0_sn_1
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.346 r  cas_n_ser/OSERDESE2_inst_i_2__3/O
                         net (fo=1, routed)           0.850     9.196    cas_n_ser/OSERDESE2_inst_i_2__3_n_0
    SLICE_X64Y18         LUT3 (Prop_lut3_I1_O)        0.146     9.342 r  cas_n_ser/OSERDESE2_inst_i_1__2/O
                         net (fo=2, routed)           0.522     9.864    cas_n_ser/OSERDESE2_inst_i_1__2_n_0
    OLOGIC_X1Y18         OSERDESE2                                    r  cas_n_ser/OSERDESE2_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    E3                                                0.000     6.250 r  osc (IN)
                         net (fo=0)                   0.000     6.250    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162     8.830    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.913 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    10.494    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.585 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.531    12.116    cas_n_ser/clk_BUFG
    OLOGIC_X1Y18         OSERDESE2                                    r  cas_n_ser/OSERDESE2_inst/CLKDIV
                         clock pessimism              0.311    12.427    
                         clock uncertainty           -0.074    12.353    
    OLOGIC_X1Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.829    11.524    cas_n_ser/OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            genblk2[7].addr_ser/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.478ns (13.997%)  route 2.937ns (86.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 12.122 - 6.250 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.631     6.199    clk_BUFG
    SLICE_X64Y17         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     6.677 r  rst_i_reg/Q
                         net (fo=52, routed)          2.937     9.614    genblk2[7].addr_ser/rst_i
    OLOGIC_X1Y6          OSERDESE2                                    r  genblk2[7].addr_ser/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    E3                                                0.000     6.250 r  osc (IN)
                         net (fo=0)                   0.000     6.250    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162     8.830    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.913 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    10.494    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.585 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.537    12.122    genblk2[7].addr_ser/clk_BUFG
    OLOGIC_X1Y6          OSERDESE2                                    r  genblk2[7].addr_ser/OSERDESE2_inst/CLKDIV
                         clock pessimism              0.311    12.433    
                         clock uncertainty           -0.074    12.359    
    OLOGIC_X1Y6          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.339    genblk2[7].addr_ser/OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ser_ck/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.478ns (14.659%)  route 2.783ns (85.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 12.122 - 6.250 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.631     6.199    clk_BUFG
    SLICE_X64Y17         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.478     6.677 r  rst_i_reg/Q
                         net (fo=52, routed)          2.783     9.460    ser_ck/rst_i
    OLOGIC_X1Y8          OSERDESE2                                    r  ser_ck/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    E3                                                0.000     6.250 r  osc (IN)
                         net (fo=0)                   0.000     6.250    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162     8.830    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.913 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    10.494    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.585 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.537    12.122    ser_ck/clk_BUFG
    OLOGIC_X1Y8          OSERDESE2                                    r  ser_ck/OSERDESE2_inst/CLKDIV
                         clock pessimism              0.311    12.433    
                         clock uncertainty           -0.074    12.359    
    OLOGIC_X1Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    11.339    ser_ck/OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 state_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            we_n_ser/OSERDESE2_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.828ns (22.743%)  route 2.813ns (77.257%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.859ns = ( 12.109 - 6.250 ) 
    Source Clock Delay      (SCD):    6.194ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.626     6.194    clk_BUFG
    SLICE_X62Y21         FDSE                                         r  state_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDSE (Prop_fdse_C_Q)         0.456     6.650 r  state_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.859     7.509    ras_n_ser/state_ctr_q_reg[14]
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.633 r  ras_n_ser/OSERDESE2_inst_i_2__2/O
                         net (fo=11, routed)          0.599     8.232    we_n_ser/OSERDESE2_inst_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.356 f  we_n_ser/OSERDESE2_inst_i_2__0/O
                         net (fo=1, routed)           0.504     8.860    we_n_ser/OSERDESE2_inst_i_2__0_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.984 r  we_n_ser/OSERDESE2_inst_i_1__1/O
                         net (fo=2, routed)           0.851     9.835    we_n_ser/OSERDESE2_inst_i_1__1_n_0
    OLOGIC_X1Y23         OSERDESE2                                    r  we_n_ser/OSERDESE2_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    E3                                                0.000     6.250 r  osc (IN)
                         net (fo=0)                   0.000     6.250    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.162     8.830    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.913 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    10.494    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.585 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.524    12.109    we_n_ser/clk_BUFG
    OLOGIC_X1Y23         OSERDESE2                                    r  we_n_ser/OSERDESE2_inst/CLKDIV
                         clock pessimism              0.311    12.420    
                         clock uncertainty           -0.074    12.346    
    OLOGIC_X1Y23         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.721    we_n_ser/OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         11.721    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  1.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clkgen0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            clkgen0/locked_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.849    clkgen0/clk_BUFG
    SLICE_X63Y17         FDRE                                         r  clkgen0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  clkgen0/counter_reg[2]/Q
                         net (fo=5, routed)           0.154     2.145    clkgen0/counter_reg[2]
    SLICE_X64Y17         LUT5 (Prop_lut5_I1_O)        0.045     2.190 r  clkgen0/locked_q_i_1/O
                         net (fo=1, routed)           0.000     2.190    clkgen0/locked_q_i_1_n_0
    SLICE_X64Y17         FDRE                                         r  clkgen0/locked_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.860     2.396    clkgen0/clk_BUFG
    SLICE_X64Y17         FDRE                                         r  clkgen0/locked_q_reg/C
                         clock pessimism             -0.533     1.863    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.120     1.983    clkgen0/locked_q_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 state_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cke_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.524%)  route 0.168ns (47.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.846    clk_BUFG
    SLICE_X62Y20         FDSE                                         r  state_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDSE (Prop_fdse_C_Q)         0.141     1.987 f  state_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.168     2.156    state_ctr_q_reg[8]
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.045     2.201 r  cke_q_i_1/O
                         net (fo=1, routed)           0.000     2.201    cke_q_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  cke_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.858     2.394    clk_BUFG
    SLICE_X64Y19         FDRE                                         r  cke_q_reg/C
                         clock pessimism             -0.533     1.861    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.120     1.981    cke_q_reg
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rd_en_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            rd_en_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.415%)  route 0.168ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.843    clk_BUFG
    SLICE_X64Y26         FDRE                                         r  rd_en_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     2.007 r  rd_en_q_reg[2]/Q
                         net (fo=1, routed)           0.168     2.175    rd_en_q[2]
    SLICE_X64Y28         FDRE                                         r  rd_en_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.392    clk_BUFG
    SLICE_X64Y28         FDRE                                         r  rd_en_q_reg[1]/C
                         clock pessimism             -0.533     1.859    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.059     1.918    rd_en_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 rd_en_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            rd_en_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.845    clk_BUFG
    SLICE_X64Y28         FDRE                                         r  rd_en_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     2.009 r  rd_en_q_reg[1]/Q
                         net (fo=1, routed)           0.172     2.182    rd_en_q[1]
    SLICE_X64Y31         FDRE                                         r  rd_en_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.395    clk_BUFG
    SLICE_X64Y31         FDRE                                         r  rd_en_q_reg[0]/C
                         clock pessimism             -0.533     1.862    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.059     1.921    rd_en_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rd_en_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            rd_en_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.845    clk_BUFG
    SLICE_X64Y22         FDRE                                         r  rd_en_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     2.009 r  rd_en_q_reg[4]/Q
                         net (fo=1, routed)           0.176     2.186    rd_en_q[4]
    SLICE_X64Y22         FDRE                                         r  rd_en_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.855     2.391    clk_BUFG
    SLICE_X64Y22         FDRE                                         r  rd_en_q_reg[3]/C
                         clock pessimism             -0.546     1.845    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.059     1.904    rd_en_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            genblk1[1].bank_ser/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.148ns (17.805%)  route 0.683ns (82.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.849    clk_BUFG
    SLICE_X64Y17         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.148     1.997 r  rst_i_reg/Q
                         net (fo=52, routed)          0.683     2.681    genblk1[1].bank_ser/rst_i
    OLOGIC_X1Y22         OSERDESE2                                    r  genblk1[1].bank_ser/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.853     2.389    genblk1[1].bank_ser/clk_BUFG
    OLOGIC_X1Y22         OSERDESE2                                    r  genblk1[1].bank_ser/OSERDESE2_inst/CLKDIV
                         clock pessimism             -0.512     1.877    
    OLOGIC_X1Y22         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     2.383    genblk1[1].bank_ser/OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 clkgen0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            clkgen0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.231ns (55.484%)  route 0.185ns (44.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.849    clkgen0/clk_BUFG
    SLICE_X63Y17         FDRE                                         r  clkgen0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.128     1.977 r  clkgen0/counter_reg[1]/Q
                         net (fo=6, routed)           0.185     2.163    clkgen0/counter_reg[1]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.103     2.266 r  clkgen0/counter[3]_i_3/O
                         net (fo=1, routed)           0.000     2.266    clkgen0/p_0_in[3]
    SLICE_X63Y17         FDRE                                         r  clkgen0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.860     2.396    clkgen0/clk_BUFG
    SLICE_X63Y17         FDRE                                         r  clkgen0/counter_reg[3]/C
                         clock pessimism             -0.547     1.849    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.107     1.956    clkgen0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            we_n_ser/OSERDESE2_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.148ns (17.546%)  route 0.696ns (82.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.849    clk_BUFG
    SLICE_X64Y17         FDRE                                         r  rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.148     1.997 r  rst_i_reg/Q
                         net (fo=52, routed)          0.696     2.693    we_n_ser/rst_i
    OLOGIC_X1Y23         OSERDESE2                                    r  we_n_ser/OSERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.852     2.388    we_n_ser/clk_BUFG
    OLOGIC_X1Y23         OSERDESE2                                    r  we_n_ser/OSERDESE2_inst/CLKDIV
                         clock pessimism             -0.512     1.876    
    OLOGIC_X1Y23         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     2.382    we_n_ser/OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 state_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            state_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.845    clk_BUFG
    SLICE_X62Y21         FDRE                                         r  state_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.986 f  state_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.172     2.158    state_ctr_q_reg[15]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.045     2.203 r  state_ctr_q[12]_i_2/O
                         net (fo=1, routed)           0.000     2.203    state_ctr_q[12]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.266 r  state_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.266    state_ctr_q_reg[12]_i_1_n_4
    SLICE_X62Y21         FDRE                                         r  state_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.856     2.392    clk_BUFG
    SLICE_X62Y21         FDRE                                         r  state_ctr_q_reg[15]/C
                         clock pessimism             -0.547     1.845    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.950    state_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 state_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            state_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.846    clk_BUFG
    SLICE_X62Y20         FDSE                                         r  state_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDSE (Prop_fdse_C_Q)         0.141     1.987 f  state_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.173     2.161    state_ctr_q_reg[11]
    SLICE_X62Y20         LUT1 (Prop_lut1_I0_O)        0.045     2.206 r  state_ctr_q[8]_i_2/O
                         net (fo=1, routed)           0.000     2.206    state_ctr_q[8]_i_2_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.269 r  state_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.269    state_ctr_q_reg[8]_i_1_n_4
    SLICE_X62Y20         FDSE                                         r  state_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.978 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     1.507    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.857     2.393    clk_BUFG
    SLICE_X62Y20         FDSE                                         r  state_ctr_q_reg[11]/C
                         clock pessimism             -0.547     1.846    
    SLICE_X62Y20         FDSE (Hold_fdse_C_D)         0.105     1.951    state_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clkgen0/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.250       4.095      BUFGCTRL_X0Y16   clk_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.250       4.583      ILOGIC_X1Y40     ISERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.250       4.583      OLOGIC_X1Y18     cas_n_ser/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.250       4.583      OLOGIC_X1Y16     genblk1[0].bank_ser/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.250       4.583      OLOGIC_X1Y22     genblk1[1].bank_ser/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.250       4.583      OLOGIC_X1Y20     genblk1[2].bank_ser/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.250       4.583      OLOGIC_X1Y19     genblk2[0].addr_ser/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.250       4.583      OLOGIC_X1Y12     genblk2[10].addr_ser/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.250       4.583      OLOGIC_X1Y5      genblk2[11].addr_ser/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.250       4.583      OLOGIC_X1Y3      genblk2[12].addr_ser/OSERDESE2_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y19     cke_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y19     cke_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y40     led_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y40     led_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y40     led_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y40     led_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y38     led_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y38     led_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y38     led_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y38     led_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y19     cke_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y19     cke_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y40     led_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y40     led_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y40     led_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y40     led_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y38     led_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y38     led_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y38     led_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y38     led_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ref
  To Clock:  clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkgen0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   clkgen0/clk_ref_BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clkgen0/MMCME2_BASE_inst/CLKOUT1



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq[0]
                            (input port)
  Destination:            ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.585ns  (logic 2.585ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddr3_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    genblk4[0].IOBUF_inst/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.865     0.865 r  genblk4[0].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.865    dq0_in
    IDELAY_X1Y40         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.720     2.585 r  IDELAYE2_dq0/DATAOUT
                         net (fo=1, routed)           0.000     2.585    dq0_delayed
    ILOGIC_X1Y40         ISERDESE2                                    r  ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq[0]
                            (input port)
  Destination:            ISERDESE2_inst/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.258ns  (logic 1.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddr3_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    genblk4[0].IOBUF_inst/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.330     0.330 r  genblk4[0].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.000     0.330    dq0_in
    IDELAY_X1Y40         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.927     1.258 r  IDELAYE2_dq0/DATAOUT
                         net (fo=1, routed)           0.000     1.258    dq0_delayed
    ILOGIC_X1Y40         ISERDESE2                                    r  ISERDESE2_inst/DDLY
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  OCLKB0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ser_ck/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_ck_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.422ns  (logic 2.421ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          1.681     6.248    ser_ck/clk_ddr
    OLOGIC_X1Y8          OSERDESE2                                    r  ser_ck/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.720 r  ser_ck/OSERDESE2_inst/OQ
                         net (fo=2, routed)           0.001     6.721    OBUFDS_inst/I
    U9                   OBUFDS (Prop_obufds_I_O)     1.949     8.670 r  OBUFDS_inst/P/O
                         net (fo=0)                   0.000     8.670    ddr3_ck_p
    U9                                                                r  ddr3_ck_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ser_ck/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_ck_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.415ns  (logic 2.413ns (99.917%)  route 0.002ns (0.083%))
  Logic Levels:           2  (INV=1 OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          1.681     6.248    ser_ck/clk_ddr
    OLOGIC_X1Y8          OSERDESE2                                    r  ser_ck/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.720 f  ser_ck/OSERDESE2_inst/OQ
                         net (fo=2, routed)           0.002     6.722    OBUFDS_inst/I
    V9                   INV (Prop_inv_I_O)           0.001     6.723 r  OBUFDS_inst/INV/O
                         net (fo=1, routed)           0.000     6.723    OBUFDS_inst/I_B
    V9                   OBUFDS (Prop_obufds_I_O)     1.940     8.663 r  OBUFDS_inst/N/O
                         net (fo=0)                   0.000     8.663    ddr3_ck_n
    V9                                                                r  ddr3_ck_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[9].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.281ns  (logic 2.280ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          1.680     6.247    genblk2[9].addr_ser/clk_ddr
    OLOGIC_X1Y10         OSERDESE2                                    r  genblk2[9].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y10         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.719 r  genblk2[9].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     6.720    ddr3_addr_OBUF[9]
    V7                   OBUF (Prop_obuf_I_O)         1.808     8.528 r  ddr3_addr_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.528    ddr3_addr[9]
    V7                                                                r  ddr3_addr[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[6].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.278ns  (logic 2.277ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          1.680     6.247    genblk2[6].addr_ser/clk_ddr
    OLOGIC_X1Y9          OSERDESE2                                    r  genblk2[6].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.719 r  genblk2[6].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     6.720    ddr3_addr_OBUF[6]
    V6                   OBUF (Prop_obuf_I_O)         1.805     8.525 r  ddr3_addr_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.525    ddr3_addr[6]
    V6                                                                r  ddr3_addr[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[7].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.274ns  (logic 2.273ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          1.681     6.248    genblk2[7].addr_ser/clk_ddr
    OLOGIC_X1Y6          OSERDESE2                                    r  genblk2[7].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y6          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.720 r  genblk2[7].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     6.721    ddr3_addr_OBUF[7]
    U7                   OBUF (Prop_obuf_I_O)         1.801     8.522 r  ddr3_addr_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.522    ddr3_addr[7]
    U7                                                                r  ddr3_addr[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[11].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.273ns  (logic 2.272ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          1.681     6.248    genblk2[11].addr_ser/clk_ddr
    OLOGIC_X1Y5          OSERDESE2                                    r  genblk2[11].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y5          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.720 r  genblk2[11].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     6.721    ddr3_addr_OBUF[11]
    U6                   OBUF (Prop_obuf_I_O)         1.800     8.521 r  ddr3_addr_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.521    ddr3_addr[11]
    U6                                                                r  ddr3_addr[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[5].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.271ns  (logic 2.270ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          1.682     6.249    genblk2[5].addr_ser/clk_ddr
    OLOGIC_X1Y4          OSERDESE2                                    r  genblk2[5].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.721 r  genblk2[5].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     6.722    ddr3_addr_OBUF[5]
    R7                   OBUF (Prop_obuf_I_O)         1.798     8.520 r  ddr3_addr_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.520    ddr3_addr[5]
    R7                                                                r  ddr3_addr[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[12].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 2.269ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          1.682     6.249    genblk2[12].addr_ser/clk_ddr
    OLOGIC_X1Y3          OSERDESE2                                    r  genblk2[12].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y3          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.721 r  genblk2[12].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     6.722    ddr3_addr_OBUF[12]
    T6                   OBUF (Prop_obuf_I_O)         1.797     8.520 r  ddr3_addr_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.520    ddr3_addr[12]
    T6                                                                r  ddr3_addr[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[8].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.263ns  (logic 2.262ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          1.683     6.250    genblk2[8].addr_ser/clk_ddr
    OLOGIC_X1Y2          OSERDESE2                                    r  genblk2[8].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.722 r  genblk2[8].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     6.723    ddr3_addr_OBUF[8]
    R8                   OBUF (Prop_obuf_I_O)         1.790     8.514 r  ddr3_addr_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.514    ddr3_addr[8]
    R8                                                                r  ddr3_addr[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[10].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.265ns  (logic 2.264ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          1.680     6.247    genblk2[10].addr_ser/clk_ddr
    OLOGIC_X1Y12         OSERDESE2                                    r  genblk2[10].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.719 r  genblk2[10].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     6.720    ddr3_addr_OBUF[10]
    R6                   OBUF (Prop_obuf_I_O)         1.792     8.512 r  ddr3_addr_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.512    ddr3_addr[10]
    R6                                                                r  ddr3_addr[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 we_n_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_we_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          0.582     1.840    we_n_ser/clk_ddr
    OLOGIC_X1Y23         OSERDESE2                                    r  we_n_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y23         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.017 r  we_n_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     2.018    ddr3_we_n_OBUF
    P5                   OBUF (Prop_obuf_I_O)         0.610     2.628 r  ddr3_we_n_OBUF_inst/O
                         net (fo=0)                   0.000     2.628    ddr3_we_n
    P5                                                                r  ddr3_we_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[2].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.785ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          0.586     1.844    genblk2[2].addr_ser/clk_ddr
    OLOGIC_X1Y17         OSERDESE2                                    r  genblk2[2].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y17         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.021 r  genblk2[2].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     2.022    ddr3_addr_OBUF[2]
    N4                   OBUF (Prop_obuf_I_O)         0.608     2.631 r  ddr3_addr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.631    ddr3_addr[2]
    N4                                                                r  ddr3_addr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cas_n_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_cas_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.786ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          0.586     1.844    cas_n_ser/clk_ddr
    OLOGIC_X1Y18         OSERDESE2                                    r  cas_n_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.021 r  cas_n_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     2.022    ddr3_cas_n_OBUF
    M4                   OBUF (Prop_obuf_I_O)         0.609     2.632 r  ddr3_cas_n_OBUF_inst/O
                         net (fo=0)                   0.000     2.632    ddr3_cas_n
    M4                                                                r  ddr3_cas_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[4].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          0.587     1.845    genblk2[4].addr_ser/clk_ddr
    OLOGIC_X1Y13         OSERDESE2                                    r  genblk2[4].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y13         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.022 r  genblk2[4].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     2.023    ddr3_addr_OBUF[4]
    N6                   OBUF (Prop_obuf_I_O)         0.610     2.633 r  ddr3_addr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.633    ddr3_addr[4]
    N6                                                                r  ddr3_addr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ras_n_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_ras_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          0.583     1.841    ras_n_ser/clk_ddr
    OLOGIC_X1Y21         OSERDESE2                                    r  ras_n_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y21         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.018 r  ras_n_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     2.019    ddr3_ras_n_OBUF
    P3                   OBUF (Prop_obuf_I_O)         0.615     2.635 r  ddr3_ras_n_OBUF_inst/O
                         net (fo=0)                   0.000     2.635    ddr3_ras_n
    P3                                                                r  ddr3_ras_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].bank_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_ba[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          0.583     1.841    genblk1[1].bank_ser/clk_ddr
    OLOGIC_X1Y22         OSERDESE2                                    r  genblk1[1].bank_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.018 r  genblk1[1].bank_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     2.019    ddr3_ba_OBUF[1]
    P4                   OBUF (Prop_obuf_I_O)         0.618     2.638 r  ddr3_ba_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.638    ddr3_ba[1]
    P4                                                                r  ddr3_ba[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[1].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          0.587     1.845    genblk2[1].addr_ser/clk_ddr
    OLOGIC_X1Y14         OSERDESE2                                    r  genblk2[1].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y14         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.022 r  genblk2[1].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     2.023    ddr3_addr_OBUF[1]
    M6                   OBUF (Prop_obuf_I_O)         0.615     2.638 r  ddr3_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.638    ddr3_addr[1]
    M6                                                                r  ddr3_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[0].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          0.584     1.842    genblk2[0].addr_ser/clk_ddr
    OLOGIC_X1Y19         OSERDESE2                                    r  genblk2[0].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y19         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.019 r  genblk2[0].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     2.020    ddr3_addr_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         0.620     2.640 r  ddr3_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.640    ddr3_addr[0]
    R2                                                                r  ddr3_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[3].addr_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_addr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          0.587     1.845    genblk2[3].addr_ser/clk_ddr
    OLOGIC_X1Y15         OSERDESE2                                    r  genblk2[3].addr_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y15         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.022 r  genblk2[3].addr_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     2.023    ddr3_addr_OBUF[3]
    T1                   OBUF (Prop_obuf_I_O)         0.618     2.641 r  ddr3_addr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.641    ddr3_addr[3]
    T1                                                                r  ddr3_addr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].bank_ser/OSERDESE2_inst/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by OCLKB0  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            ddr3_ba[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.799ns  (logic 0.798ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock OCLKB0 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    clkgen0/clk_ddr
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgen0/clk_ddr_BUFG_inst/O
                         net (fo=23, routed)          0.584     1.842    genblk1[2].bank_ser/clk_ddr
    OLOGIC_X1Y20         OSERDESE2                                    r  genblk1[2].bank_ser/OSERDESE2_inst/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.019 r  genblk1[2].bank_ser/OSERDESE2_inst/OQ
                         net (fo=1, routed)           0.001     2.020    ddr3_ba_OBUF[2]
    P2                   OBUF (Prop_obuf_I_O)         0.621     2.641 r  ddr3_ba_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.641    ddr3_ba[2]
    P2                                                                r  ddr3_ba[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 4.057ns (46.394%)  route 4.688ns (53.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.637     6.205    clk_BUFG
    SLICE_X64Y38         FDRE                                         r  led_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     6.723 r  led_q_reg[3]/Q
                         net (fo=1, routed)           4.688    11.411    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539    14.950 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.950    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.743ns  (logic 4.064ns (46.484%)  route 4.679ns (53.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.637     6.205    clk_BUFG
    SLICE_X64Y38         FDRE                                         r  led_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     6.723 r  led_q_reg[2]/Q
                         net (fo=1, routed)           4.679    11.402    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.948 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.948    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.037ns  (logic 3.981ns (65.950%)  route 2.056ns (34.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.638     6.206    clk_BUFG
    SLICE_X65Y40         FDRE                                         r  led_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.456     6.662 r  led_q_reg[0]/Q
                         net (fo=1, routed)           2.056     8.717    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    12.243 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.243    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 3.963ns (66.383%)  route 2.007ns (33.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.638     6.206    clk_BUFG
    SLICE_X65Y40         FDRE                                         r  led_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.456     6.662 r  led_q_reg[1]/Q
                         net (fo=1, routed)           2.007     8.669    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.176 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.176    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ddr3_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.216ns  (logic 2.213ns (52.491%)  route 2.003ns (47.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.639     6.207    clk_BUFG
    SLICE_X65Y41         FDRE                                         r  reset_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.456     6.663 r  reset_n_q_reg/Q
                         net (fo=1, routed)           2.003     8.666    ddr3_reset_n_OBUF
    K6                   OBUF (Prop_obuf_I_O)         1.757    10.422 r  ddr3_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000    10.422    ddr3_reset_n
    K6                                                                r  ddr3_reset_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cke_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ddr3_cke
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.212ns  (logic 2.294ns (54.454%)  route 1.918ns (45.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.810 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     4.471    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  clk_BUFG_inst/O
                         net (fo=57, routed)          1.628     6.196    clk_BUFG
    SLICE_X64Y19         FDRE                                         r  cke_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     6.714 r  cke_q_reg/Q
                         net (fo=1, routed)           1.918     8.632    ddr3_cke_OBUF
    N5                   OBUF (Prop_obuf_I_O)         1.776    10.408 r  ddr3_cke_OBUF_inst/O
                         net (fo=0)                   0.000    10.408    ddr3_cke
    N5                                                                r  ddr3_cke (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ddr3_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.731ns (60.628%)  route 0.475ns (39.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.854    clk_BUFG
    SLICE_X65Y41         FDRE                                         r  reset_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  reset_n_q_reg/Q
                         net (fo=1, routed)           0.475     2.470    ddr3_reset_n_OBUF
    K6                   OBUF (Prop_obuf_I_O)         0.590     3.060 r  ddr3_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     3.060    ddr3_reset_n
    K6                                                                r  ddr3_reset_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cke_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ddr3_cke
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.253ns  (logic 0.773ns (61.663%)  route 0.480ns (38.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.589     1.847    clk_BUFG
    SLICE_X64Y19         FDRE                                         r  cke_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     2.011 r  cke_q_reg/Q
                         net (fo=1, routed)           0.480     2.492    ddr3_cke_OBUF
    N5                   OBUF (Prop_obuf_I_O)         0.609     3.100 r  ddr3_cke_OBUF_inst/O
                         net (fo=0)                   0.000     3.100    ddr3_cke
    N5                                                                r  ddr3_cke (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.349ns (73.560%)  route 0.485ns (26.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.854    clk_BUFG
    SLICE_X65Y40         FDRE                                         r  led_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  led_q_reg[1]/Q
                         net (fo=1, routed)           0.485     2.480    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.689 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.689    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.367ns (73.043%)  route 0.505ns (26.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.854    clk_BUFG
    SLICE_X65Y40         FDRE                                         r  led_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  led_q_reg[0]/Q
                         net (fo=1, routed)           0.505     2.500    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.726 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.726    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.228ns  (logic 1.404ns (43.497%)  route 1.824ns (56.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.595     1.853    clk_BUFG
    SLICE_X64Y38         FDRE                                         r  led_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.164     2.017 r  led_q_reg[3]/Q
                         net (fo=1, routed)           1.824     3.841    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.240     5.082 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.082    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.233ns  (logic 1.411ns (43.628%)  route 1.823ns (56.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     1.233    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clk_BUFG_inst/O
                         net (fo=57, routed)          0.595     1.853    clk_BUFG
    SLICE_X64Y38         FDRE                                         r  led_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.164     2.017 r  led_q_reg[2]/Q
                         net (fo=1, routed)           1.823     3.840    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     5.087 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.087    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen0/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen0/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb fall edge)     5.000     5.000 f  
    E3                                                0.000     5.000 f  osc (IN)
                         net (fo=0)                   0.000     5.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.722    clkgen0/osc_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.810 f  clkgen0/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.824    clkgen0/clk_fb
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clkgen0/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen0/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen0/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.752    clkgen0/clk_fb
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clkgen0/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_ref
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen0/MMCME2_BASE_inst/CLKOUT1
                            (clock source 'clk_ref'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.113ns  (logic 0.096ns (3.084%)  route 3.017ns (96.916%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  osc (IN)
                         net (fo=0)                   0.000     2.500    osc
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.233     5.222    clkgen0/osc_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.310 f  clkgen0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     6.971    clkgen0/clk_ref
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     7.067 f  clkgen0/clk_ref_BUFG_inst/O
                         net (fo=1, routed)           1.355     8.423    clk_ref
    IDELAYCTRL_X1Y0      IDELAYCTRL                                   f  IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen0/MMCME2_BASE_inst/CLKOUT1
                            (clock source 'clk_ref'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 0.026ns (2.576%)  route 0.983ns (97.424%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    clkgen0/osc_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  clkgen0/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    clkgen0/clk_ref
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.259 r  clkgen0/clk_ref_BUFG_inst/O
                         net (fo=1, routed)           0.498     1.756    clk_ref
    IDELAYCTRL_X1Y0      IDELAYCTRL                                   r  IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





