
LAB3_exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027b8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080028c4  080028c4  000128c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028e8  080028e8  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  080028e8  080028e8  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080028e8  080028e8  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028e8  080028e8  000128e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080028ec  080028ec  000128ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080028f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  20000068  08002958  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000150  08002958  00020150  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009683  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b96  00000000  00000000  00029714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002b2b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002bd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d3d  00000000  00000000  0002c670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ba4f  00000000  00000000  000433ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082375  00000000  00000000  0004edfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1171  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028c0  00000000  00000000  000d11c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080028ac 	.word	0x080028ac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080028ac 	.word	0x080028ac

0800014c <isButtonPressed>:
int KeyReg3[3] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};

int TimeOutForKeyPress[3] =  {200, 200, 200};
int button_flag[3] = {0, 0, 0};

int isButtonPressed(int num){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag[num] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[num] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000084 	.word	0x20000084

08000180 <subKeyProcess>:

void subKeyProcess(int num){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	//TODO
	button_flag[num]=1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000084 	.word	0x20000084

080001a0 <getKeyInput>:

void getKeyInput(){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for (int i=0; i < 3; i++){
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e069      	b.n	8000280 <getKeyInput+0xe0>
		KeyReg2[i] = KeyReg1[i];
 80001ac:	4a38      	ldr	r2, [pc, #224]	; (8000290 <getKeyInput+0xf0>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4937      	ldr	r1, [pc, #220]	; (8000294 <getKeyInput+0xf4>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 80001bc:	4a36      	ldr	r2, [pc, #216]	; (8000298 <getKeyInput+0xf8>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	4932      	ldr	r1, [pc, #200]	; (8000290 <getKeyInput+0xf0>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		//Add your button here
		KeyReg0[i] = HAL_GPIO_ReadPin(GPIOC, mode[i]);
 80001cc:	4a33      	ldr	r2, [pc, #204]	; (800029c <getKeyInput+0xfc>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80001d4:	4619      	mov	r1, r3
 80001d6:	4832      	ldr	r0, [pc, #200]	; (80002a0 <getKeyInput+0x100>)
 80001d8:	f001 fb48 	bl	800186c <HAL_GPIO_ReadPin>
 80001dc:	4603      	mov	r3, r0
 80001de:	4619      	mov	r1, r3
 80001e0:	4a2d      	ldr	r2, [pc, #180]	; (8000298 <getKeyInput+0xf8>)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 80001e8:	4a29      	ldr	r2, [pc, #164]	; (8000290 <getKeyInput+0xf0>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f0:	4929      	ldr	r1, [pc, #164]	; (8000298 <getKeyInput+0xf8>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001f8:	429a      	cmp	r2, r3
 80001fa:	d13e      	bne.n	800027a <getKeyInput+0xda>
 80001fc:	4a24      	ldr	r2, [pc, #144]	; (8000290 <getKeyInput+0xf0>)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000204:	4923      	ldr	r1, [pc, #140]	; (8000294 <getKeyInput+0xf4>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800020c:	429a      	cmp	r2, r3
 800020e:	d134      	bne.n	800027a <getKeyInput+0xda>
			if (KeyReg2[i] != KeyReg3[i]){
 8000210:	4a20      	ldr	r2, [pc, #128]	; (8000294 <getKeyInput+0xf4>)
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000218:	4922      	ldr	r1, [pc, #136]	; (80002a4 <getKeyInput+0x104>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000220:	429a      	cmp	r2, r3
 8000222:	d016      	beq.n	8000252 <getKeyInput+0xb2>
				KeyReg3[i] = KeyReg2[i];
 8000224:	4a1b      	ldr	r2, [pc, #108]	; (8000294 <getKeyInput+0xf4>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800022c:	491d      	ldr	r1, [pc, #116]	; (80002a4 <getKeyInput+0x104>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg3[i] == PRESSED_STATE){
 8000234:	4a1b      	ldr	r2, [pc, #108]	; (80002a4 <getKeyInput+0x104>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800023c:	2b00      	cmp	r3, #0
 800023e:	d11c      	bne.n	800027a <getKeyInput+0xda>
					TimeOutForKeyPress[i] = 200;
 8000240:	4a19      	ldr	r2, [pc, #100]	; (80002a8 <getKeyInput+0x108>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	21c8      	movs	r1, #200	; 0xc8
 8000246:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					subKeyProcess(i);
 800024a:	6878      	ldr	r0, [r7, #4]
 800024c:	f7ff ff98 	bl	8000180 <subKeyProcess>
 8000250:	e013      	b.n	800027a <getKeyInput+0xda>
				}
			}

			else{ //press without release
				TimeOutForKeyPress[i]--;
 8000252:	4a15      	ldr	r2, [pc, #84]	; (80002a8 <getKeyInput+0x108>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800025a:	1e5a      	subs	r2, r3, #1
 800025c:	4912      	ldr	r1, [pc, #72]	; (80002a8 <getKeyInput+0x108>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimeOutForKeyPress[i] == 0){
 8000264:	4a10      	ldr	r2, [pc, #64]	; (80002a8 <getKeyInput+0x108>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800026c:	2b00      	cmp	r3, #0
 800026e:	d104      	bne.n	800027a <getKeyInput+0xda>
					KeyReg3[i] = NORMAL_STATE;
 8000270:	4a0c      	ldr	r2, [pc, #48]	; (80002a4 <getKeyInput+0x104>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	2101      	movs	r1, #1
 8000276:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0; i < 3; i++){
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	3301      	adds	r3, #1
 800027e:	607b      	str	r3, [r7, #4]
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	2b02      	cmp	r3, #2
 8000284:	dd92      	ble.n	80001ac <getKeyInput+0xc>
				}
			}
		}
	}
}
 8000286:	bf00      	nop
 8000288:	bf00      	nop
 800028a:	3708      	adds	r7, #8
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}
 8000290:	20000014 	.word	0x20000014
 8000294:	20000020 	.word	0x20000020
 8000298:	20000008 	.word	0x20000008
 800029c:	20000000 	.word	0x20000000
 80002a0:	40011000 	.word	0x40011000
 80002a4:	2000002c 	.word	0x2000002c
 80002a8:	20000038 	.word	0x20000038

080002ac <fsm_auto_run>:

#include "fsm.h"
#include "led_control.h"


void fsm_auto_run(){
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
	switch(status){
 80002b0:	4b88      	ldr	r3, [pc, #544]	; (80004d4 <fsm_auto_run+0x228>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	2b04      	cmp	r3, #4
 80002b6:	f200 81fe 	bhi.w	80006b6 <fsm_auto_run+0x40a>
 80002ba:	a201      	add	r2, pc, #4	; (adr r2, 80002c0 <fsm_auto_run+0x14>)
 80002bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002c0:	080002d5 	.word	0x080002d5
 80002c4:	0800031d 	.word	0x0800031d
 80002c8:	080003eb 	.word	0x080003eb
 80002cc:	08000501 	.word	0x08000501
 80002d0:	080005cf 	.word	0x080005cf
	case INIT:
		resetLight();
 80002d4:	f000 fd80 	bl	8000dd8 <resetLight>
		timerTraffic1 = timeRed / 100;
 80002d8:	4b7f      	ldr	r3, [pc, #508]	; (80004d8 <fsm_auto_run+0x22c>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a7f      	ldr	r2, [pc, #508]	; (80004dc <fsm_auto_run+0x230>)
 80002de:	fb82 1203 	smull	r1, r2, r2, r3
 80002e2:	1152      	asrs	r2, r2, #5
 80002e4:	17db      	asrs	r3, r3, #31
 80002e6:	1ad3      	subs	r3, r2, r3
 80002e8:	4a7d      	ldr	r2, [pc, #500]	; (80004e0 <fsm_auto_run+0x234>)
 80002ea:	6013      	str	r3, [r2, #0]
		timerTraffic2 = timeGreen / 100;
 80002ec:	4b7d      	ldr	r3, [pc, #500]	; (80004e4 <fsm_auto_run+0x238>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	4a7a      	ldr	r2, [pc, #488]	; (80004dc <fsm_auto_run+0x230>)
 80002f2:	fb82 1203 	smull	r1, r2, r2, r3
 80002f6:	1152      	asrs	r2, r2, #5
 80002f8:	17db      	asrs	r3, r3, #31
 80002fa:	1ad3      	subs	r3, r2, r3
 80002fc:	4a7a      	ldr	r2, [pc, #488]	; (80004e8 <fsm_auto_run+0x23c>)
 80002fe:	6013      	str	r3, [r2, #0]
		status = RED1_GREEN2;
 8000300:	4b74      	ldr	r3, [pc, #464]	; (80004d4 <fsm_auto_run+0x228>)
 8000302:	2201      	movs	r2, #1
 8000304:	601a      	str	r2, [r3, #0]
		setTimer(0, timeGreen);
 8000306:	4b77      	ldr	r3, [pc, #476]	; (80004e4 <fsm_auto_run+0x238>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	4619      	mov	r1, r3
 800030c:	2000      	movs	r0, #0
 800030e:	f000 feb9 	bl	8001084 <setTimer>
		setTimer(1, 100);
 8000312:	2164      	movs	r1, #100	; 0x64
 8000314:	2001      	movs	r0, #1
 8000316:	f000 feb5 	bl	8001084 <setTimer>
		break;
 800031a:	e1d5      	b.n	80006c8 <fsm_auto_run+0x41c>
	case RED1_GREEN2:
		onRed1();
 800031c:	f000 fcd8 	bl	8000cd0 <onRed1>
		onGreen2();
 8000320:	f000 fd2e 	bl	8000d80 <onGreen2>
		if(timer_flag[0] == 1){
 8000324:	4b71      	ldr	r3, [pc, #452]	; (80004ec <fsm_auto_run+0x240>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	2b01      	cmp	r3, #1
 800032a:	d108      	bne.n	800033e <fsm_auto_run+0x92>
			status = RED1_YELLOW2;
 800032c:	4b69      	ldr	r3, [pc, #420]	; (80004d4 <fsm_auto_run+0x228>)
 800032e:	2202      	movs	r2, #2
 8000330:	601a      	str	r2, [r3, #0]
			setTimer(0, timeYellow);
 8000332:	4b6f      	ldr	r3, [pc, #444]	; (80004f0 <fsm_auto_run+0x244>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	4619      	mov	r1, r3
 8000338:	2000      	movs	r0, #0
 800033a:	f000 fea3 	bl	8001084 <setTimer>
		}
		if(timer_flag[1] == 1){
 800033e:	4b6b      	ldr	r3, [pc, #428]	; (80004ec <fsm_auto_run+0x240>)
 8000340:	685b      	ldr	r3, [r3, #4]
 8000342:	2b01      	cmp	r3, #1
 8000344:	d11b      	bne.n	800037e <fsm_auto_run+0xd2>
			setTimer(1, 100);
 8000346:	2164      	movs	r1, #100	; 0x64
 8000348:	2001      	movs	r0, #1
 800034a:	f000 fe9b 	bl	8001084 <setTimer>
			timerTraffic1--;
 800034e:	4b64      	ldr	r3, [pc, #400]	; (80004e0 <fsm_auto_run+0x234>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	3b01      	subs	r3, #1
 8000354:	4a62      	ldr	r2, [pc, #392]	; (80004e0 <fsm_auto_run+0x234>)
 8000356:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 8000358:	4b63      	ldr	r3, [pc, #396]	; (80004e8 <fsm_auto_run+0x23c>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	3b01      	subs	r3, #1
 800035e:	4a62      	ldr	r2, [pc, #392]	; (80004e8 <fsm_auto_run+0x23c>)
 8000360:	6013      	str	r3, [r2, #0]
			if(timerTraffic2 <= 0) timerTraffic2 = timeYellow / 100;
 8000362:	4b61      	ldr	r3, [pc, #388]	; (80004e8 <fsm_auto_run+0x23c>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	2b00      	cmp	r3, #0
 8000368:	dc09      	bgt.n	800037e <fsm_auto_run+0xd2>
 800036a:	4b61      	ldr	r3, [pc, #388]	; (80004f0 <fsm_auto_run+0x244>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	4a5b      	ldr	r2, [pc, #364]	; (80004dc <fsm_auto_run+0x230>)
 8000370:	fb82 1203 	smull	r1, r2, r2, r3
 8000374:	1152      	asrs	r2, r2, #5
 8000376:	17db      	asrs	r3, r3, #31
 8000378:	1ad3      	subs	r3, r2, r3
 800037a:	4a5b      	ldr	r2, [pc, #364]	; (80004e8 <fsm_auto_run+0x23c>)
 800037c:	6013      	str	r3, [r2, #0]
		}
		if (isButtonPressed(0) == 1) {
 800037e:	2000      	movs	r0, #0
 8000380:	f7ff fee4 	bl	800014c <isButtonPressed>
 8000384:	4603      	mov	r3, r0
 8000386:	2b01      	cmp	r3, #1
 8000388:	f040 8197 	bne.w	80006ba <fsm_auto_run+0x40e>
			resetLight();
 800038c:	f000 fd24 	bl	8000dd8 <resetLight>

			status = MOD_RED;
 8000390:	4b50      	ldr	r3, [pc, #320]	; (80004d4 <fsm_auto_run+0x228>)
 8000392:	2209      	movs	r2, #9
 8000394:	601a      	str	r2, [r3, #0]
			time_red = timeRed / 100;
 8000396:	4b50      	ldr	r3, [pc, #320]	; (80004d8 <fsm_auto_run+0x22c>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	4a50      	ldr	r2, [pc, #320]	; (80004dc <fsm_auto_run+0x230>)
 800039c:	fb82 1203 	smull	r1, r2, r2, r3
 80003a0:	1152      	asrs	r2, r2, #5
 80003a2:	17db      	asrs	r3, r3, #31
 80003a4:	1ad3      	subs	r3, r2, r3
 80003a6:	4a53      	ldr	r2, [pc, #332]	; (80004f4 <fsm_auto_run+0x248>)
 80003a8:	6013      	str	r3, [r2, #0]
			time_yellow = timeYellow / 100;
 80003aa:	4b51      	ldr	r3, [pc, #324]	; (80004f0 <fsm_auto_run+0x244>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	4a4b      	ldr	r2, [pc, #300]	; (80004dc <fsm_auto_run+0x230>)
 80003b0:	fb82 1203 	smull	r1, r2, r2, r3
 80003b4:	1152      	asrs	r2, r2, #5
 80003b6:	17db      	asrs	r3, r3, #31
 80003b8:	1ad3      	subs	r3, r2, r3
 80003ba:	4a4f      	ldr	r2, [pc, #316]	; (80004f8 <fsm_auto_run+0x24c>)
 80003bc:	6013      	str	r3, [r2, #0]
			time_green  = timeGreen / 100;
 80003be:	4b49      	ldr	r3, [pc, #292]	; (80004e4 <fsm_auto_run+0x238>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	4a46      	ldr	r2, [pc, #280]	; (80004dc <fsm_auto_run+0x230>)
 80003c4:	fb82 1203 	smull	r1, r2, r2, r3
 80003c8:	1152      	asrs	r2, r2, #5
 80003ca:	17db      	asrs	r3, r3, #31
 80003cc:	1ad3      	subs	r3, r2, r3
 80003ce:	4a4b      	ldr	r2, [pc, #300]	; (80004fc <fsm_auto_run+0x250>)
 80003d0:	6013      	str	r3, [r2, #0]

			setTimer(4, 1);
 80003d2:	2101      	movs	r1, #1
 80003d4:	2004      	movs	r0, #4
 80003d6:	f000 fe55 	bl	8001084 <setTimer>
			timerTraffic1 = time_red;
 80003da:	4b46      	ldr	r3, [pc, #280]	; (80004f4 <fsm_auto_run+0x248>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	4a40      	ldr	r2, [pc, #256]	; (80004e0 <fsm_auto_run+0x234>)
 80003e0:	6013      	str	r3, [r2, #0]
			timerTraffic2 = 2;
 80003e2:	4b41      	ldr	r3, [pc, #260]	; (80004e8 <fsm_auto_run+0x23c>)
 80003e4:	2202      	movs	r2, #2
 80003e6:	601a      	str	r2, [r3, #0]
		}
		break;
 80003e8:	e167      	b.n	80006ba <fsm_auto_run+0x40e>
	case RED1_YELLOW2:
		onRed1();
 80003ea:	f000 fc71 	bl	8000cd0 <onRed1>
		onYellow2();
 80003ee:	f000 fcdd 	bl	8000dac <onYellow2>
		if(timer_flag[0] == 1){
 80003f2:	4b3e      	ldr	r3, [pc, #248]	; (80004ec <fsm_auto_run+0x240>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	2b01      	cmp	r3, #1
 80003f8:	d108      	bne.n	800040c <fsm_auto_run+0x160>
			status = GREEN1_RED2;
 80003fa:	4b36      	ldr	r3, [pc, #216]	; (80004d4 <fsm_auto_run+0x228>)
 80003fc:	2203      	movs	r2, #3
 80003fe:	601a      	str	r2, [r3, #0]
			setTimer(0, timeGreen);
 8000400:	4b38      	ldr	r3, [pc, #224]	; (80004e4 <fsm_auto_run+0x238>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4619      	mov	r1, r3
 8000406:	2000      	movs	r0, #0
 8000408:	f000 fe3c 	bl	8001084 <setTimer>
		}
		if(timer_flag[1] == 1){
 800040c:	4b37      	ldr	r3, [pc, #220]	; (80004ec <fsm_auto_run+0x240>)
 800040e:	685b      	ldr	r3, [r3, #4]
 8000410:	2b01      	cmp	r3, #1
 8000412:	d129      	bne.n	8000468 <fsm_auto_run+0x1bc>
			setTimer(1, 100);
 8000414:	2164      	movs	r1, #100	; 0x64
 8000416:	2001      	movs	r0, #1
 8000418:	f000 fe34 	bl	8001084 <setTimer>
			timerTraffic1--;
 800041c:	4b30      	ldr	r3, [pc, #192]	; (80004e0 <fsm_auto_run+0x234>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	3b01      	subs	r3, #1
 8000422:	4a2f      	ldr	r2, [pc, #188]	; (80004e0 <fsm_auto_run+0x234>)
 8000424:	6013      	str	r3, [r2, #0]
			if(timerTraffic1 <= 0) timerTraffic1 = timeGreen / 100;
 8000426:	4b2e      	ldr	r3, [pc, #184]	; (80004e0 <fsm_auto_run+0x234>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	2b00      	cmp	r3, #0
 800042c:	dc09      	bgt.n	8000442 <fsm_auto_run+0x196>
 800042e:	4b2d      	ldr	r3, [pc, #180]	; (80004e4 <fsm_auto_run+0x238>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a2a      	ldr	r2, [pc, #168]	; (80004dc <fsm_auto_run+0x230>)
 8000434:	fb82 1203 	smull	r1, r2, r2, r3
 8000438:	1152      	asrs	r2, r2, #5
 800043a:	17db      	asrs	r3, r3, #31
 800043c:	1ad3      	subs	r3, r2, r3
 800043e:	4a28      	ldr	r2, [pc, #160]	; (80004e0 <fsm_auto_run+0x234>)
 8000440:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 8000442:	4b29      	ldr	r3, [pc, #164]	; (80004e8 <fsm_auto_run+0x23c>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	3b01      	subs	r3, #1
 8000448:	4a27      	ldr	r2, [pc, #156]	; (80004e8 <fsm_auto_run+0x23c>)
 800044a:	6013      	str	r3, [r2, #0]
			if(timerTraffic2 <= 0) timerTraffic2 = timeRed / 100;
 800044c:	4b26      	ldr	r3, [pc, #152]	; (80004e8 <fsm_auto_run+0x23c>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	2b00      	cmp	r3, #0
 8000452:	dc09      	bgt.n	8000468 <fsm_auto_run+0x1bc>
 8000454:	4b20      	ldr	r3, [pc, #128]	; (80004d8 <fsm_auto_run+0x22c>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a20      	ldr	r2, [pc, #128]	; (80004dc <fsm_auto_run+0x230>)
 800045a:	fb82 1203 	smull	r1, r2, r2, r3
 800045e:	1152      	asrs	r2, r2, #5
 8000460:	17db      	asrs	r3, r3, #31
 8000462:	1ad3      	subs	r3, r2, r3
 8000464:	4a20      	ldr	r2, [pc, #128]	; (80004e8 <fsm_auto_run+0x23c>)
 8000466:	6013      	str	r3, [r2, #0]
		}
		if (isButtonPressed(0) == 1) {
 8000468:	2000      	movs	r0, #0
 800046a:	f7ff fe6f 	bl	800014c <isButtonPressed>
 800046e:	4603      	mov	r3, r0
 8000470:	2b01      	cmp	r3, #1
 8000472:	f040 8124 	bne.w	80006be <fsm_auto_run+0x412>
			resetLight();
 8000476:	f000 fcaf 	bl	8000dd8 <resetLight>

			status = MOD_RED;
 800047a:	4b16      	ldr	r3, [pc, #88]	; (80004d4 <fsm_auto_run+0x228>)
 800047c:	2209      	movs	r2, #9
 800047e:	601a      	str	r2, [r3, #0]
			time_red = timeRed / 100;
 8000480:	4b15      	ldr	r3, [pc, #84]	; (80004d8 <fsm_auto_run+0x22c>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	4a15      	ldr	r2, [pc, #84]	; (80004dc <fsm_auto_run+0x230>)
 8000486:	fb82 1203 	smull	r1, r2, r2, r3
 800048a:	1152      	asrs	r2, r2, #5
 800048c:	17db      	asrs	r3, r3, #31
 800048e:	1ad3      	subs	r3, r2, r3
 8000490:	4a18      	ldr	r2, [pc, #96]	; (80004f4 <fsm_auto_run+0x248>)
 8000492:	6013      	str	r3, [r2, #0]
			time_yellow = timeYellow / 100;
 8000494:	4b16      	ldr	r3, [pc, #88]	; (80004f0 <fsm_auto_run+0x244>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	4a10      	ldr	r2, [pc, #64]	; (80004dc <fsm_auto_run+0x230>)
 800049a:	fb82 1203 	smull	r1, r2, r2, r3
 800049e:	1152      	asrs	r2, r2, #5
 80004a0:	17db      	asrs	r3, r3, #31
 80004a2:	1ad3      	subs	r3, r2, r3
 80004a4:	4a14      	ldr	r2, [pc, #80]	; (80004f8 <fsm_auto_run+0x24c>)
 80004a6:	6013      	str	r3, [r2, #0]
			time_green  = timeGreen / 100;
 80004a8:	4b0e      	ldr	r3, [pc, #56]	; (80004e4 <fsm_auto_run+0x238>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4a0b      	ldr	r2, [pc, #44]	; (80004dc <fsm_auto_run+0x230>)
 80004ae:	fb82 1203 	smull	r1, r2, r2, r3
 80004b2:	1152      	asrs	r2, r2, #5
 80004b4:	17db      	asrs	r3, r3, #31
 80004b6:	1ad3      	subs	r3, r2, r3
 80004b8:	4a10      	ldr	r2, [pc, #64]	; (80004fc <fsm_auto_run+0x250>)
 80004ba:	6013      	str	r3, [r2, #0]

			setTimer(4, 1);
 80004bc:	2101      	movs	r1, #1
 80004be:	2004      	movs	r0, #4
 80004c0:	f000 fde0 	bl	8001084 <setTimer>
			timerTraffic1 = time_red;
 80004c4:	4b0b      	ldr	r3, [pc, #44]	; (80004f4 <fsm_auto_run+0x248>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a05      	ldr	r2, [pc, #20]	; (80004e0 <fsm_auto_run+0x234>)
 80004ca:	6013      	str	r3, [r2, #0]
			timerTraffic2 = 2;
 80004cc:	4b06      	ldr	r3, [pc, #24]	; (80004e8 <fsm_auto_run+0x23c>)
 80004ce:	2202      	movs	r2, #2
 80004d0:	601a      	str	r2, [r3, #0]
		}
		break;
 80004d2:	e0f4      	b.n	80006be <fsm_auto_run+0x412>
 80004d4:	20000090 	.word	0x20000090
 80004d8:	20000044 	.word	0x20000044
 80004dc:	51eb851f 	.word	0x51eb851f
 80004e0:	200000a8 	.word	0x200000a8
 80004e4:	2000004c 	.word	0x2000004c
 80004e8:	200000ac 	.word	0x200000ac
 80004ec:	200000b4 	.word	0x200000b4
 80004f0:	20000048 	.word	0x20000048
 80004f4:	20000050 	.word	0x20000050
 80004f8:	20000054 	.word	0x20000054
 80004fc:	20000058 	.word	0x20000058
	case GREEN1_RED2:
		onGreen1();
 8000500:	f000 fbfc 	bl	8000cfc <onGreen1>
		onRed2();
 8000504:	f000 fc26 	bl	8000d54 <onRed2>
		if(timer_flag[0] == 1){
 8000508:	4b70      	ldr	r3, [pc, #448]	; (80006cc <fsm_auto_run+0x420>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	2b01      	cmp	r3, #1
 800050e:	d108      	bne.n	8000522 <fsm_auto_run+0x276>
			status = YELLOW1_RED2;
 8000510:	4b6f      	ldr	r3, [pc, #444]	; (80006d0 <fsm_auto_run+0x424>)
 8000512:	2204      	movs	r2, #4
 8000514:	601a      	str	r2, [r3, #0]
			setTimer(0, timeYellow);
 8000516:	4b6f      	ldr	r3, [pc, #444]	; (80006d4 <fsm_auto_run+0x428>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	4619      	mov	r1, r3
 800051c:	2000      	movs	r0, #0
 800051e:	f000 fdb1 	bl	8001084 <setTimer>
		}
		if(timer_flag[1] == 1){
 8000522:	4b6a      	ldr	r3, [pc, #424]	; (80006cc <fsm_auto_run+0x420>)
 8000524:	685b      	ldr	r3, [r3, #4]
 8000526:	2b01      	cmp	r3, #1
 8000528:	d11b      	bne.n	8000562 <fsm_auto_run+0x2b6>
			setTimer(1, 100);
 800052a:	2164      	movs	r1, #100	; 0x64
 800052c:	2001      	movs	r0, #1
 800052e:	f000 fda9 	bl	8001084 <setTimer>
			timerTraffic1--;
 8000532:	4b69      	ldr	r3, [pc, #420]	; (80006d8 <fsm_auto_run+0x42c>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	3b01      	subs	r3, #1
 8000538:	4a67      	ldr	r2, [pc, #412]	; (80006d8 <fsm_auto_run+0x42c>)
 800053a:	6013      	str	r3, [r2, #0]
			if(timerTraffic1 <= 0) {
 800053c:	4b66      	ldr	r3, [pc, #408]	; (80006d8 <fsm_auto_run+0x42c>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	2b00      	cmp	r3, #0
 8000542:	dc09      	bgt.n	8000558 <fsm_auto_run+0x2ac>
				timerTraffic1 = timeYellow / 100;
 8000544:	4b63      	ldr	r3, [pc, #396]	; (80006d4 <fsm_auto_run+0x428>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	4a64      	ldr	r2, [pc, #400]	; (80006dc <fsm_auto_run+0x430>)
 800054a:	fb82 1203 	smull	r1, r2, r2, r3
 800054e:	1152      	asrs	r2, r2, #5
 8000550:	17db      	asrs	r3, r3, #31
 8000552:	1ad3      	subs	r3, r2, r3
 8000554:	4a60      	ldr	r2, [pc, #384]	; (80006d8 <fsm_auto_run+0x42c>)
 8000556:	6013      	str	r3, [r2, #0]
			}
			timerTraffic2--;
 8000558:	4b61      	ldr	r3, [pc, #388]	; (80006e0 <fsm_auto_run+0x434>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	3b01      	subs	r3, #1
 800055e:	4a60      	ldr	r2, [pc, #384]	; (80006e0 <fsm_auto_run+0x434>)
 8000560:	6013      	str	r3, [r2, #0]
		}
		if (isButtonPressed(0) == 1) {
 8000562:	2000      	movs	r0, #0
 8000564:	f7ff fdf2 	bl	800014c <isButtonPressed>
 8000568:	4603      	mov	r3, r0
 800056a:	2b01      	cmp	r3, #1
 800056c:	f040 80a9 	bne.w	80006c2 <fsm_auto_run+0x416>
			resetLight();
 8000570:	f000 fc32 	bl	8000dd8 <resetLight>

			status = MOD_RED;
 8000574:	4b56      	ldr	r3, [pc, #344]	; (80006d0 <fsm_auto_run+0x424>)
 8000576:	2209      	movs	r2, #9
 8000578:	601a      	str	r2, [r3, #0]
			time_red = timeRed / 100;
 800057a:	4b5a      	ldr	r3, [pc, #360]	; (80006e4 <fsm_auto_run+0x438>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a57      	ldr	r2, [pc, #348]	; (80006dc <fsm_auto_run+0x430>)
 8000580:	fb82 1203 	smull	r1, r2, r2, r3
 8000584:	1152      	asrs	r2, r2, #5
 8000586:	17db      	asrs	r3, r3, #31
 8000588:	1ad3      	subs	r3, r2, r3
 800058a:	4a57      	ldr	r2, [pc, #348]	; (80006e8 <fsm_auto_run+0x43c>)
 800058c:	6013      	str	r3, [r2, #0]
			time_yellow = timeYellow / 100;
 800058e:	4b51      	ldr	r3, [pc, #324]	; (80006d4 <fsm_auto_run+0x428>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4a52      	ldr	r2, [pc, #328]	; (80006dc <fsm_auto_run+0x430>)
 8000594:	fb82 1203 	smull	r1, r2, r2, r3
 8000598:	1152      	asrs	r2, r2, #5
 800059a:	17db      	asrs	r3, r3, #31
 800059c:	1ad3      	subs	r3, r2, r3
 800059e:	4a53      	ldr	r2, [pc, #332]	; (80006ec <fsm_auto_run+0x440>)
 80005a0:	6013      	str	r3, [r2, #0]
			time_green  = timeGreen / 100;
 80005a2:	4b53      	ldr	r3, [pc, #332]	; (80006f0 <fsm_auto_run+0x444>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	4a4d      	ldr	r2, [pc, #308]	; (80006dc <fsm_auto_run+0x430>)
 80005a8:	fb82 1203 	smull	r1, r2, r2, r3
 80005ac:	1152      	asrs	r2, r2, #5
 80005ae:	17db      	asrs	r3, r3, #31
 80005b0:	1ad3      	subs	r3, r2, r3
 80005b2:	4a50      	ldr	r2, [pc, #320]	; (80006f4 <fsm_auto_run+0x448>)
 80005b4:	6013      	str	r3, [r2, #0]

			setTimer(4, 1);
 80005b6:	2101      	movs	r1, #1
 80005b8:	2004      	movs	r0, #4
 80005ba:	f000 fd63 	bl	8001084 <setTimer>
			timerTraffic1 = time_red;
 80005be:	4b4a      	ldr	r3, [pc, #296]	; (80006e8 <fsm_auto_run+0x43c>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4a45      	ldr	r2, [pc, #276]	; (80006d8 <fsm_auto_run+0x42c>)
 80005c4:	6013      	str	r3, [r2, #0]
			timerTraffic2 = 2;
 80005c6:	4b46      	ldr	r3, [pc, #280]	; (80006e0 <fsm_auto_run+0x434>)
 80005c8:	2202      	movs	r2, #2
 80005ca:	601a      	str	r2, [r3, #0]
		}
		break;
 80005cc:	e079      	b.n	80006c2 <fsm_auto_run+0x416>
	case YELLOW1_RED2:
		onYellow1();
 80005ce:	f000 fbab 	bl	8000d28 <onYellow1>
		onRed2();
 80005d2:	f000 fbbf 	bl	8000d54 <onRed2>
		if(timer_flag[0] == 1){
 80005d6:	4b3d      	ldr	r3, [pc, #244]	; (80006cc <fsm_auto_run+0x420>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	2b01      	cmp	r3, #1
 80005dc:	d108      	bne.n	80005f0 <fsm_auto_run+0x344>
			status = RED1_GREEN2;
 80005de:	4b3c      	ldr	r3, [pc, #240]	; (80006d0 <fsm_auto_run+0x424>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	601a      	str	r2, [r3, #0]
			setTimer(0, timeGreen);
 80005e4:	4b42      	ldr	r3, [pc, #264]	; (80006f0 <fsm_auto_run+0x444>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4619      	mov	r1, r3
 80005ea:	2000      	movs	r0, #0
 80005ec:	f000 fd4a 	bl	8001084 <setTimer>
		}
		if(timer_flag[1] == 1){
 80005f0:	4b36      	ldr	r3, [pc, #216]	; (80006cc <fsm_auto_run+0x420>)
 80005f2:	685b      	ldr	r3, [r3, #4]
 80005f4:	2b01      	cmp	r3, #1
 80005f6:	d129      	bne.n	800064c <fsm_auto_run+0x3a0>
			setTimer(1, 100);
 80005f8:	2164      	movs	r1, #100	; 0x64
 80005fa:	2001      	movs	r0, #1
 80005fc:	f000 fd42 	bl	8001084 <setTimer>
			timerTraffic1--;
 8000600:	4b35      	ldr	r3, [pc, #212]	; (80006d8 <fsm_auto_run+0x42c>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	3b01      	subs	r3, #1
 8000606:	4a34      	ldr	r2, [pc, #208]	; (80006d8 <fsm_auto_run+0x42c>)
 8000608:	6013      	str	r3, [r2, #0]
			if(timerTraffic1 <= 0) timerTraffic1 = timeRed / 100;
 800060a:	4b33      	ldr	r3, [pc, #204]	; (80006d8 <fsm_auto_run+0x42c>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	2b00      	cmp	r3, #0
 8000610:	dc09      	bgt.n	8000626 <fsm_auto_run+0x37a>
 8000612:	4b34      	ldr	r3, [pc, #208]	; (80006e4 <fsm_auto_run+0x438>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a31      	ldr	r2, [pc, #196]	; (80006dc <fsm_auto_run+0x430>)
 8000618:	fb82 1203 	smull	r1, r2, r2, r3
 800061c:	1152      	asrs	r2, r2, #5
 800061e:	17db      	asrs	r3, r3, #31
 8000620:	1ad3      	subs	r3, r2, r3
 8000622:	4a2d      	ldr	r2, [pc, #180]	; (80006d8 <fsm_auto_run+0x42c>)
 8000624:	6013      	str	r3, [r2, #0]
			timerTraffic2--;
 8000626:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <fsm_auto_run+0x434>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	3b01      	subs	r3, #1
 800062c:	4a2c      	ldr	r2, [pc, #176]	; (80006e0 <fsm_auto_run+0x434>)
 800062e:	6013      	str	r3, [r2, #0]
			if(timerTraffic2 <= 0) timerTraffic2 = timeYellow / 100;
 8000630:	4b2b      	ldr	r3, [pc, #172]	; (80006e0 <fsm_auto_run+0x434>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	2b00      	cmp	r3, #0
 8000636:	dc09      	bgt.n	800064c <fsm_auto_run+0x3a0>
 8000638:	4b26      	ldr	r3, [pc, #152]	; (80006d4 <fsm_auto_run+0x428>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a27      	ldr	r2, [pc, #156]	; (80006dc <fsm_auto_run+0x430>)
 800063e:	fb82 1203 	smull	r1, r2, r2, r3
 8000642:	1152      	asrs	r2, r2, #5
 8000644:	17db      	asrs	r3, r3, #31
 8000646:	1ad3      	subs	r3, r2, r3
 8000648:	4a25      	ldr	r2, [pc, #148]	; (80006e0 <fsm_auto_run+0x434>)
 800064a:	6013      	str	r3, [r2, #0]
		}
		if (isButtonPressed(0) == 1) {
 800064c:	2000      	movs	r0, #0
 800064e:	f7ff fd7d 	bl	800014c <isButtonPressed>
 8000652:	4603      	mov	r3, r0
 8000654:	2b01      	cmp	r3, #1
 8000656:	d136      	bne.n	80006c6 <fsm_auto_run+0x41a>
			resetLight();
 8000658:	f000 fbbe 	bl	8000dd8 <resetLight>

			status = MOD_RED;
 800065c:	4b1c      	ldr	r3, [pc, #112]	; (80006d0 <fsm_auto_run+0x424>)
 800065e:	2209      	movs	r2, #9
 8000660:	601a      	str	r2, [r3, #0]
			time_red = timeRed / 100;
 8000662:	4b20      	ldr	r3, [pc, #128]	; (80006e4 <fsm_auto_run+0x438>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4a1d      	ldr	r2, [pc, #116]	; (80006dc <fsm_auto_run+0x430>)
 8000668:	fb82 1203 	smull	r1, r2, r2, r3
 800066c:	1152      	asrs	r2, r2, #5
 800066e:	17db      	asrs	r3, r3, #31
 8000670:	1ad3      	subs	r3, r2, r3
 8000672:	4a1d      	ldr	r2, [pc, #116]	; (80006e8 <fsm_auto_run+0x43c>)
 8000674:	6013      	str	r3, [r2, #0]
			time_yellow = timeYellow / 100;
 8000676:	4b17      	ldr	r3, [pc, #92]	; (80006d4 <fsm_auto_run+0x428>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4a18      	ldr	r2, [pc, #96]	; (80006dc <fsm_auto_run+0x430>)
 800067c:	fb82 1203 	smull	r1, r2, r2, r3
 8000680:	1152      	asrs	r2, r2, #5
 8000682:	17db      	asrs	r3, r3, #31
 8000684:	1ad3      	subs	r3, r2, r3
 8000686:	4a19      	ldr	r2, [pc, #100]	; (80006ec <fsm_auto_run+0x440>)
 8000688:	6013      	str	r3, [r2, #0]
			time_green  = timeGreen / 100;
 800068a:	4b19      	ldr	r3, [pc, #100]	; (80006f0 <fsm_auto_run+0x444>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4a13      	ldr	r2, [pc, #76]	; (80006dc <fsm_auto_run+0x430>)
 8000690:	fb82 1203 	smull	r1, r2, r2, r3
 8000694:	1152      	asrs	r2, r2, #5
 8000696:	17db      	asrs	r3, r3, #31
 8000698:	1ad3      	subs	r3, r2, r3
 800069a:	4a16      	ldr	r2, [pc, #88]	; (80006f4 <fsm_auto_run+0x448>)
 800069c:	6013      	str	r3, [r2, #0]

			setTimer(4, 2);
 800069e:	2102      	movs	r1, #2
 80006a0:	2004      	movs	r0, #4
 80006a2:	f000 fcef 	bl	8001084 <setTimer>
			timerTraffic1 = time_red;
 80006a6:	4b10      	ldr	r3, [pc, #64]	; (80006e8 <fsm_auto_run+0x43c>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4a0b      	ldr	r2, [pc, #44]	; (80006d8 <fsm_auto_run+0x42c>)
 80006ac:	6013      	str	r3, [r2, #0]
			timerTraffic2 = 2;
 80006ae:	4b0c      	ldr	r3, [pc, #48]	; (80006e0 <fsm_auto_run+0x434>)
 80006b0:	2202      	movs	r2, #2
 80006b2:	601a      	str	r2, [r3, #0]
		}
		break;
 80006b4:	e007      	b.n	80006c6 <fsm_auto_run+0x41a>
	default:
		break;
 80006b6:	bf00      	nop
 80006b8:	e006      	b.n	80006c8 <fsm_auto_run+0x41c>
		break;
 80006ba:	bf00      	nop
 80006bc:	e004      	b.n	80006c8 <fsm_auto_run+0x41c>
		break;
 80006be:	bf00      	nop
 80006c0:	e002      	b.n	80006c8 <fsm_auto_run+0x41c>
		break;
 80006c2:	bf00      	nop
 80006c4:	e000      	b.n	80006c8 <fsm_auto_run+0x41c>
		break;
 80006c6:	bf00      	nop
	}

}
 80006c8:	bf00      	nop
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	200000b4 	.word	0x200000b4
 80006d0:	20000090 	.word	0x20000090
 80006d4:	20000048 	.word	0x20000048
 80006d8:	200000a8 	.word	0x200000a8
 80006dc:	51eb851f 	.word	0x51eb851f
 80006e0:	200000ac 	.word	0x200000ac
 80006e4:	20000044 	.word	0x20000044
 80006e8:	20000050 	.word	0x20000050
 80006ec:	20000054 	.word	0x20000054
 80006f0:	2000004c 	.word	0x2000004c
 80006f4:	20000058 	.word	0x20000058

080006f8 <fsm_mod_run>:

void fsm_mod_run() {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
	switch(status){
 80006fc:	4b9f      	ldr	r3, [pc, #636]	; (800097c <fsm_mod_run+0x284>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	2b0b      	cmp	r3, #11
 8000702:	f000 80b2 	beq.w	800086a <fsm_mod_run+0x172>
 8000706:	2b0b      	cmp	r3, #11
 8000708:	f300 812e 	bgt.w	8000968 <fsm_mod_run+0x270>
 800070c:	2b09      	cmp	r3, #9
 800070e:	d002      	beq.n	8000716 <fsm_mod_run+0x1e>
 8000710:	2b0a      	cmp	r3, #10
 8000712:	d058      	beq.n	80007c6 <fsm_mod_run+0xce>
			if(isButtonPressed(2)){
				timeGreen = time_green*100;
			}
			break;
		default:
			break;
 8000714:	e128      	b.n	8000968 <fsm_mod_run+0x270>
			if(timer_flag[4] == 1){
 8000716:	4b9a      	ldr	r3, [pc, #616]	; (8000980 <fsm_mod_run+0x288>)
 8000718:	691b      	ldr	r3, [r3, #16]
 800071a:	2b01      	cmp	r3, #1
 800071c:	d114      	bne.n	8000748 <fsm_mod_run+0x50>
				setTimer(4, 25);
 800071e:	2119      	movs	r1, #25
 8000720:	2004      	movs	r0, #4
 8000722:	f000 fcaf 	bl	8001084 <setTimer>
				if(blink == 0){
 8000726:	4b97      	ldr	r3, [pc, #604]	; (8000984 <fsm_mod_run+0x28c>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d107      	bne.n	800073e <fsm_mod_run+0x46>
					onRed1();
 800072e:	f000 facf 	bl	8000cd0 <onRed1>
					onRed2();
 8000732:	f000 fb0f 	bl	8000d54 <onRed2>
					blink = 1;
 8000736:	4b93      	ldr	r3, [pc, #588]	; (8000984 <fsm_mod_run+0x28c>)
 8000738:	2201      	movs	r2, #1
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	e004      	b.n	8000748 <fsm_mod_run+0x50>
					resetLight();
 800073e:	f000 fb4b 	bl	8000dd8 <resetLight>
					blink = 0;
 8000742:	4b90      	ldr	r3, [pc, #576]	; (8000984 <fsm_mod_run+0x28c>)
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(0) == 1){
 8000748:	2000      	movs	r0, #0
 800074a:	f7ff fcff 	bl	800014c <isButtonPressed>
 800074e:	4603      	mov	r3, r0
 8000750:	2b01      	cmp	r3, #1
 8000752:	d113      	bne.n	800077c <fsm_mod_run+0x84>
				setTimer(4, 2);
 8000754:	2102      	movs	r1, #2
 8000756:	2004      	movs	r0, #4
 8000758:	f000 fc94 	bl	8001084 <setTimer>
				status = MOD_YELLOW;
 800075c:	4b87      	ldr	r3, [pc, #540]	; (800097c <fsm_mod_run+0x284>)
 800075e:	220a      	movs	r2, #10
 8000760:	601a      	str	r2, [r3, #0]
				timerTraffic1 = timeYellow / 100;
 8000762:	4b89      	ldr	r3, [pc, #548]	; (8000988 <fsm_mod_run+0x290>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a89      	ldr	r2, [pc, #548]	; (800098c <fsm_mod_run+0x294>)
 8000768:	fb82 1203 	smull	r1, r2, r2, r3
 800076c:	1152      	asrs	r2, r2, #5
 800076e:	17db      	asrs	r3, r3, #31
 8000770:	1ad3      	subs	r3, r2, r3
 8000772:	4a87      	ldr	r2, [pc, #540]	; (8000990 <fsm_mod_run+0x298>)
 8000774:	6013      	str	r3, [r2, #0]
				timerTraffic2 = 3;
 8000776:	4b87      	ldr	r3, [pc, #540]	; (8000994 <fsm_mod_run+0x29c>)
 8000778:	2203      	movs	r2, #3
 800077a:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(1) == 1){
 800077c:	2001      	movs	r0, #1
 800077e:	f7ff fce5 	bl	800014c <isButtonPressed>
 8000782:	4603      	mov	r3, r0
 8000784:	2b01      	cmp	r3, #1
 8000786:	d10f      	bne.n	80007a8 <fsm_mod_run+0xb0>
				time_red++;
 8000788:	4b83      	ldr	r3, [pc, #524]	; (8000998 <fsm_mod_run+0x2a0>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	3301      	adds	r3, #1
 800078e:	4a82      	ldr	r2, [pc, #520]	; (8000998 <fsm_mod_run+0x2a0>)
 8000790:	6013      	str	r3, [r2, #0]
				if(time_red >= 100) time_red = 5;
 8000792:	4b81      	ldr	r3, [pc, #516]	; (8000998 <fsm_mod_run+0x2a0>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	2b63      	cmp	r3, #99	; 0x63
 8000798:	dd02      	ble.n	80007a0 <fsm_mod_run+0xa8>
 800079a:	4b7f      	ldr	r3, [pc, #508]	; (8000998 <fsm_mod_run+0x2a0>)
 800079c:	2205      	movs	r2, #5
 800079e:	601a      	str	r2, [r3, #0]
				timerTraffic1 = time_red;
 80007a0:	4b7d      	ldr	r3, [pc, #500]	; (8000998 <fsm_mod_run+0x2a0>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4a7a      	ldr	r2, [pc, #488]	; (8000990 <fsm_mod_run+0x298>)
 80007a6:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(2) == 1){
 80007a8:	2002      	movs	r0, #2
 80007aa:	f7ff fccf 	bl	800014c <isButtonPressed>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	f040 80db 	bne.w	800096c <fsm_mod_run+0x274>
				timeRed = time_red*100;
 80007b6:	4b78      	ldr	r3, [pc, #480]	; (8000998 <fsm_mod_run+0x2a0>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	2264      	movs	r2, #100	; 0x64
 80007bc:	fb02 f303 	mul.w	r3, r2, r3
 80007c0:	4a76      	ldr	r2, [pc, #472]	; (800099c <fsm_mod_run+0x2a4>)
 80007c2:	6013      	str	r3, [r2, #0]
			break;
 80007c4:	e0d2      	b.n	800096c <fsm_mod_run+0x274>
			if(timer_flag[4] == 1){
 80007c6:	4b6e      	ldr	r3, [pc, #440]	; (8000980 <fsm_mod_run+0x288>)
 80007c8:	691b      	ldr	r3, [r3, #16]
 80007ca:	2b01      	cmp	r3, #1
 80007cc:	d114      	bne.n	80007f8 <fsm_mod_run+0x100>
				setTimer(4, 25);
 80007ce:	2119      	movs	r1, #25
 80007d0:	2004      	movs	r0, #4
 80007d2:	f000 fc57 	bl	8001084 <setTimer>
				if(blink == 0){
 80007d6:	4b6b      	ldr	r3, [pc, #428]	; (8000984 <fsm_mod_run+0x28c>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d107      	bne.n	80007ee <fsm_mod_run+0xf6>
					blink = 1;
 80007de:	4b69      	ldr	r3, [pc, #420]	; (8000984 <fsm_mod_run+0x28c>)
 80007e0:	2201      	movs	r2, #1
 80007e2:	601a      	str	r2, [r3, #0]
					onYellow1();
 80007e4:	f000 faa0 	bl	8000d28 <onYellow1>
					onYellow2();
 80007e8:	f000 fae0 	bl	8000dac <onYellow2>
 80007ec:	e004      	b.n	80007f8 <fsm_mod_run+0x100>
					blink = 0;
 80007ee:	4b65      	ldr	r3, [pc, #404]	; (8000984 <fsm_mod_run+0x28c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
					resetLight();
 80007f4:	f000 faf0 	bl	8000dd8 <resetLight>
			if(isButtonPressed(0)){
 80007f8:	2000      	movs	r0, #0
 80007fa:	f7ff fca7 	bl	800014c <isButtonPressed>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d00d      	beq.n	8000820 <fsm_mod_run+0x128>
				setTimer(4, 2);
 8000804:	2102      	movs	r1, #2
 8000806:	2004      	movs	r0, #4
 8000808:	f000 fc3c 	bl	8001084 <setTimer>
				status = MOD_GREEN;
 800080c:	4b5b      	ldr	r3, [pc, #364]	; (800097c <fsm_mod_run+0x284>)
 800080e:	220b      	movs	r2, #11
 8000810:	601a      	str	r2, [r3, #0]
				timerTraffic1 = time_green;
 8000812:	4b63      	ldr	r3, [pc, #396]	; (80009a0 <fsm_mod_run+0x2a8>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a5e      	ldr	r2, [pc, #376]	; (8000990 <fsm_mod_run+0x298>)
 8000818:	6013      	str	r3, [r2, #0]
				timerTraffic2 = 4;
 800081a:	4b5e      	ldr	r3, [pc, #376]	; (8000994 <fsm_mod_run+0x29c>)
 800081c:	2204      	movs	r2, #4
 800081e:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(1)){
 8000820:	2001      	movs	r0, #1
 8000822:	f7ff fc93 	bl	800014c <isButtonPressed>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d00f      	beq.n	800084c <fsm_mod_run+0x154>
				time_yellow++;
 800082c:	4b5d      	ldr	r3, [pc, #372]	; (80009a4 <fsm_mod_run+0x2ac>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	3301      	adds	r3, #1
 8000832:	4a5c      	ldr	r2, [pc, #368]	; (80009a4 <fsm_mod_run+0x2ac>)
 8000834:	6013      	str	r3, [r2, #0]
				if(time_yellow >= 100) time_yellow = 2;
 8000836:	4b5b      	ldr	r3, [pc, #364]	; (80009a4 <fsm_mod_run+0x2ac>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	2b63      	cmp	r3, #99	; 0x63
 800083c:	dd02      	ble.n	8000844 <fsm_mod_run+0x14c>
 800083e:	4b59      	ldr	r3, [pc, #356]	; (80009a4 <fsm_mod_run+0x2ac>)
 8000840:	2202      	movs	r2, #2
 8000842:	601a      	str	r2, [r3, #0]
				timerTraffic1 = time_yellow;
 8000844:	4b57      	ldr	r3, [pc, #348]	; (80009a4 <fsm_mod_run+0x2ac>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	4a51      	ldr	r2, [pc, #324]	; (8000990 <fsm_mod_run+0x298>)
 800084a:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(2)){
 800084c:	2002      	movs	r0, #2
 800084e:	f7ff fc7d 	bl	800014c <isButtonPressed>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	f000 808b 	beq.w	8000970 <fsm_mod_run+0x278>
				timeYellow = time_yellow*100;
 800085a:	4b52      	ldr	r3, [pc, #328]	; (80009a4 <fsm_mod_run+0x2ac>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	2264      	movs	r2, #100	; 0x64
 8000860:	fb02 f303 	mul.w	r3, r2, r3
 8000864:	4a48      	ldr	r2, [pc, #288]	; (8000988 <fsm_mod_run+0x290>)
 8000866:	6013      	str	r3, [r2, #0]
			break;
 8000868:	e082      	b.n	8000970 <fsm_mod_run+0x278>
			if(timer_flag[4] == 1){
 800086a:	4b45      	ldr	r3, [pc, #276]	; (8000980 <fsm_mod_run+0x288>)
 800086c:	691b      	ldr	r3, [r3, #16]
 800086e:	2b01      	cmp	r3, #1
 8000870:	d114      	bne.n	800089c <fsm_mod_run+0x1a4>
				setTimer(4, 25);
 8000872:	2119      	movs	r1, #25
 8000874:	2004      	movs	r0, #4
 8000876:	f000 fc05 	bl	8001084 <setTimer>
				if(blink == 0){
 800087a:	4b42      	ldr	r3, [pc, #264]	; (8000984 <fsm_mod_run+0x28c>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d107      	bne.n	8000892 <fsm_mod_run+0x19a>
					blink = 1;
 8000882:	4b40      	ldr	r3, [pc, #256]	; (8000984 <fsm_mod_run+0x28c>)
 8000884:	2201      	movs	r2, #1
 8000886:	601a      	str	r2, [r3, #0]
					onGreen1();
 8000888:	f000 fa38 	bl	8000cfc <onGreen1>
					onGreen2();
 800088c:	f000 fa78 	bl	8000d80 <onGreen2>
 8000890:	e004      	b.n	800089c <fsm_mod_run+0x1a4>
					blink = 0;
 8000892:	4b3c      	ldr	r3, [pc, #240]	; (8000984 <fsm_mod_run+0x28c>)
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
					resetLight();
 8000898:	f000 fa9e 	bl	8000dd8 <resetLight>
			if(isButtonPressed(0)){
 800089c:	2000      	movs	r0, #0
 800089e:	f7ff fc55 	bl	800014c <isButtonPressed>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d036      	beq.n	8000916 <fsm_mod_run+0x21e>
				status = RED1_GREEN2;
 80008a8:	4b34      	ldr	r3, [pc, #208]	; (800097c <fsm_mod_run+0x284>)
 80008aa:	2201      	movs	r2, #1
 80008ac:	601a      	str	r2, [r3, #0]
				timeYellow = timeRed - timeGreen;
 80008ae:	4b3b      	ldr	r3, [pc, #236]	; (800099c <fsm_mod_run+0x2a4>)
 80008b0:	681a      	ldr	r2, [r3, #0]
 80008b2:	4b3d      	ldr	r3, [pc, #244]	; (80009a8 <fsm_mod_run+0x2b0>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	1ad3      	subs	r3, r2, r3
 80008b8:	4a33      	ldr	r2, [pc, #204]	; (8000988 <fsm_mod_run+0x290>)
 80008ba:	6013      	str	r3, [r2, #0]
				timerTraffic1 = timeRed / 100;
 80008bc:	4b37      	ldr	r3, [pc, #220]	; (800099c <fsm_mod_run+0x2a4>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a32      	ldr	r2, [pc, #200]	; (800098c <fsm_mod_run+0x294>)
 80008c2:	fb82 1203 	smull	r1, r2, r2, r3
 80008c6:	1152      	asrs	r2, r2, #5
 80008c8:	17db      	asrs	r3, r3, #31
 80008ca:	1ad3      	subs	r3, r2, r3
 80008cc:	4a30      	ldr	r2, [pc, #192]	; (8000990 <fsm_mod_run+0x298>)
 80008ce:	6013      	str	r3, [r2, #0]
				timerTraffic2 = timeGreen / 100;
 80008d0:	4b35      	ldr	r3, [pc, #212]	; (80009a8 <fsm_mod_run+0x2b0>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a2d      	ldr	r2, [pc, #180]	; (800098c <fsm_mod_run+0x294>)
 80008d6:	fb82 1203 	smull	r1, r2, r2, r3
 80008da:	1152      	asrs	r2, r2, #5
 80008dc:	17db      	asrs	r3, r3, #31
 80008de:	1ad3      	subs	r3, r2, r3
 80008e0:	4a2c      	ldr	r2, [pc, #176]	; (8000994 <fsm_mod_run+0x29c>)
 80008e2:	6013      	str	r3, [r2, #0]
				updateBuffer(timerTraffic1, timerTraffic2);
 80008e4:	4b2a      	ldr	r3, [pc, #168]	; (8000990 <fsm_mod_run+0x298>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4a2a      	ldr	r2, [pc, #168]	; (8000994 <fsm_mod_run+0x29c>)
 80008ea:	6812      	ldr	r2, [r2, #0]
 80008ec:	4611      	mov	r1, r2
 80008ee:	4618      	mov	r0, r3
 80008f0:	f000 f85e 	bl	80009b0 <updateBuffer>
				setTimer(0, timeGreen);
 80008f4:	4b2c      	ldr	r3, [pc, #176]	; (80009a8 <fsm_mod_run+0x2b0>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4619      	mov	r1, r3
 80008fa:	2000      	movs	r0, #0
 80008fc:	f000 fbc2 	bl	8001084 <setTimer>
				setTimer(1, 100);
 8000900:	2164      	movs	r1, #100	; 0x64
 8000902:	2001      	movs	r0, #1
 8000904:	f000 fbbe 	bl	8001084 <setTimer>
				setTimer(2, 100);
 8000908:	2164      	movs	r1, #100	; 0x64
 800090a:	2002      	movs	r0, #2
 800090c:	f000 fbba 	bl	8001084 <setTimer>
				i = 0;
 8000910:	4b26      	ldr	r3, [pc, #152]	; (80009ac <fsm_mod_run+0x2b4>)
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(1)){
 8000916:	2001      	movs	r0, #1
 8000918:	f7ff fc18 	bl	800014c <isButtonPressed>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d014      	beq.n	800094c <fsm_mod_run+0x254>
				time_green++;
 8000922:	4b1f      	ldr	r3, [pc, #124]	; (80009a0 <fsm_mod_run+0x2a8>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	3301      	adds	r3, #1
 8000928:	4a1d      	ldr	r2, [pc, #116]	; (80009a0 <fsm_mod_run+0x2a8>)
 800092a:	6013      	str	r3, [r2, #0]
				if(time_green >= 100){
 800092c:	4b1c      	ldr	r3, [pc, #112]	; (80009a0 <fsm_mod_run+0x2a8>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	2b63      	cmp	r3, #99	; 0x63
 8000932:	dd06      	ble.n	8000942 <fsm_mod_run+0x24a>
					time_green = 3;
 8000934:	4b1a      	ldr	r3, [pc, #104]	; (80009a0 <fsm_mod_run+0x2a8>)
 8000936:	2203      	movs	r2, #3
 8000938:	601a      	str	r2, [r3, #0]
					timerTraffic1 = 3;
 800093a:	4b15      	ldr	r3, [pc, #84]	; (8000990 <fsm_mod_run+0x298>)
 800093c:	2203      	movs	r2, #3
 800093e:	601a      	str	r2, [r3, #0]
 8000940:	e004      	b.n	800094c <fsm_mod_run+0x254>
				else timerTraffic1++;
 8000942:	4b13      	ldr	r3, [pc, #76]	; (8000990 <fsm_mod_run+0x298>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	3301      	adds	r3, #1
 8000948:	4a11      	ldr	r2, [pc, #68]	; (8000990 <fsm_mod_run+0x298>)
 800094a:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(2)){
 800094c:	2002      	movs	r0, #2
 800094e:	f7ff fbfd 	bl	800014c <isButtonPressed>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d00d      	beq.n	8000974 <fsm_mod_run+0x27c>
				timeGreen = time_green*100;
 8000958:	4b11      	ldr	r3, [pc, #68]	; (80009a0 <fsm_mod_run+0x2a8>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	2264      	movs	r2, #100	; 0x64
 800095e:	fb02 f303 	mul.w	r3, r2, r3
 8000962:	4a11      	ldr	r2, [pc, #68]	; (80009a8 <fsm_mod_run+0x2b0>)
 8000964:	6013      	str	r3, [r2, #0]
			break;
 8000966:	e005      	b.n	8000974 <fsm_mod_run+0x27c>
			break;
 8000968:	bf00      	nop
 800096a:	e004      	b.n	8000976 <fsm_mod_run+0x27e>
			break;
 800096c:	bf00      	nop
 800096e:	e002      	b.n	8000976 <fsm_mod_run+0x27e>
			break;
 8000970:	bf00      	nop
 8000972:	e000      	b.n	8000976 <fsm_mod_run+0x27e>
			break;
 8000974:	bf00      	nop
		}
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000090 	.word	0x20000090
 8000980:	200000b4 	.word	0x200000b4
 8000984:	200000a4 	.word	0x200000a4
 8000988:	20000048 	.word	0x20000048
 800098c:	51eb851f 	.word	0x51eb851f
 8000990:	200000a8 	.word	0x200000a8
 8000994:	200000ac 	.word	0x200000ac
 8000998:	20000050 	.word	0x20000050
 800099c:	20000044 	.word	0x20000044
 80009a0:	20000058 	.word	0x20000058
 80009a4:	20000054 	.word	0x20000054
 80009a8:	2000004c 	.word	0x2000004c
 80009ac:	200000b0 	.word	0x200000b0

080009b0 <updateBuffer>:
#include "led7SEG.h"
#include "main.h"


void updateBuffer(int num1, int num2){
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	6039      	str	r1, [r7, #0]
	number[0] = num1 / 10;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4a18      	ldr	r2, [pc, #96]	; (8000a20 <updateBuffer+0x70>)
 80009be:	fb82 1203 	smull	r1, r2, r2, r3
 80009c2:	1092      	asrs	r2, r2, #2
 80009c4:	17db      	asrs	r3, r3, #31
 80009c6:	1ad3      	subs	r3, r2, r3
 80009c8:	4a16      	ldr	r2, [pc, #88]	; (8000a24 <updateBuffer+0x74>)
 80009ca:	6013      	str	r3, [r2, #0]
	number[1] = num1 % 10;
 80009cc:	6879      	ldr	r1, [r7, #4]
 80009ce:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <updateBuffer+0x70>)
 80009d0:	fb83 2301 	smull	r2, r3, r3, r1
 80009d4:	109a      	asrs	r2, r3, #2
 80009d6:	17cb      	asrs	r3, r1, #31
 80009d8:	1ad2      	subs	r2, r2, r3
 80009da:	4613      	mov	r3, r2
 80009dc:	009b      	lsls	r3, r3, #2
 80009de:	4413      	add	r3, r2
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	1aca      	subs	r2, r1, r3
 80009e4:	4b0f      	ldr	r3, [pc, #60]	; (8000a24 <updateBuffer+0x74>)
 80009e6:	605a      	str	r2, [r3, #4]
	number[2] = num2 / 10;
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	4a0d      	ldr	r2, [pc, #52]	; (8000a20 <updateBuffer+0x70>)
 80009ec:	fb82 1203 	smull	r1, r2, r2, r3
 80009f0:	1092      	asrs	r2, r2, #2
 80009f2:	17db      	asrs	r3, r3, #31
 80009f4:	1ad3      	subs	r3, r2, r3
 80009f6:	4a0b      	ldr	r2, [pc, #44]	; (8000a24 <updateBuffer+0x74>)
 80009f8:	6093      	str	r3, [r2, #8]
	number[3] = num2 % 10;
 80009fa:	6839      	ldr	r1, [r7, #0]
 80009fc:	4b08      	ldr	r3, [pc, #32]	; (8000a20 <updateBuffer+0x70>)
 80009fe:	fb83 2301 	smull	r2, r3, r3, r1
 8000a02:	109a      	asrs	r2, r3, #2
 8000a04:	17cb      	asrs	r3, r1, #31
 8000a06:	1ad2      	subs	r2, r2, r3
 8000a08:	4613      	mov	r3, r2
 8000a0a:	009b      	lsls	r3, r3, #2
 8000a0c:	4413      	add	r3, r2
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	1aca      	subs	r2, r1, r3
 8000a12:	4b04      	ldr	r3, [pc, #16]	; (8000a24 <updateBuffer+0x74>)
 8000a14:	60da      	str	r2, [r3, #12]
}
 8000a16:	bf00      	nop
 8000a18:	370c      	adds	r7, #12
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bc80      	pop	{r7}
 8000a1e:	4770      	bx	lr
 8000a20:	66666667 	.word	0x66666667
 8000a24:	20000094 	.word	0x20000094

08000a28 <reset7SEG>:

void reset7SEG(){
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin | EN3_Pin, 1);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8000a32:	4802      	ldr	r0, [pc, #8]	; (8000a3c <reset7SEG+0x14>)
 8000a34:	f000 ff31 	bl	800189a <HAL_GPIO_WritePin>
}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40010800 	.word	0x40010800

08000a40 <display7SEG>:

void display7SEG(int counter){
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
	if(counter == 0){
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d10a      	bne.n	8000a64 <display7SEG+0x24>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin, 0);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	213f      	movs	r1, #63	; 0x3f
 8000a52:	4842      	ldr	r0, [pc, #264]	; (8000b5c <display7SEG+0x11c>)
 8000a54:	f000 ff21 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG6_Pin, 1);
 8000a58:	2201      	movs	r2, #1
 8000a5a:	2140      	movs	r1, #64	; 0x40
 8000a5c:	483f      	ldr	r0, [pc, #252]	; (8000b5c <display7SEG+0x11c>)
 8000a5e:	f000 ff1c 	bl	800189a <HAL_GPIO_WritePin>
	}
	else if (counter == 9){
		HAL_GPIO_WritePin(GPIOB,SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin|SEG5_Pin|SEG6_Pin, 0);
		HAL_GPIO_WritePin(GPIOB,SEG4_Pin, 1);
	}
}
 8000a62:	e077      	b.n	8000b54 <display7SEG+0x114>
	else if(counter == 1){
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d10a      	bne.n	8000a80 <display7SEG+0x40>
		HAL_GPIO_WritePin(GPIOB,SEG1_Pin|SEG2_Pin, 0);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2106      	movs	r1, #6
 8000a6e:	483b      	ldr	r0, [pc, #236]	; (8000b5c <display7SEG+0x11c>)
 8000a70:	f000 ff13 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin|SEG6_Pin, 1);
 8000a74:	2201      	movs	r2, #1
 8000a76:	2179      	movs	r1, #121	; 0x79
 8000a78:	4838      	ldr	r0, [pc, #224]	; (8000b5c <display7SEG+0x11c>)
 8000a7a:	f000 ff0e 	bl	800189a <HAL_GPIO_WritePin>
}
 8000a7e:	e069      	b.n	8000b54 <display7SEG+0x114>
	else if(counter == 2){
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2b02      	cmp	r3, #2
 8000a84:	d10a      	bne.n	8000a9c <display7SEG+0x5c>
		HAL_GPIO_WritePin(GPIOB,SEG0_Pin|SEG1_Pin|SEG3_Pin|SEG4_Pin|SEG6_Pin, 0);
 8000a86:	2200      	movs	r2, #0
 8000a88:	215b      	movs	r1, #91	; 0x5b
 8000a8a:	4834      	ldr	r0, [pc, #208]	; (8000b5c <display7SEG+0x11c>)
 8000a8c:	f000 ff05 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG2_Pin|SEG5_Pin, 1);
 8000a90:	2201      	movs	r2, #1
 8000a92:	2124      	movs	r1, #36	; 0x24
 8000a94:	4831      	ldr	r0, [pc, #196]	; (8000b5c <display7SEG+0x11c>)
 8000a96:	f000 ff00 	bl	800189a <HAL_GPIO_WritePin>
}
 8000a9a:	e05b      	b.n	8000b54 <display7SEG+0x114>
	else if(counter == 3){
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2b03      	cmp	r3, #3
 8000aa0:	d10a      	bne.n	8000ab8 <display7SEG+0x78>
		HAL_GPIO_WritePin(GPIOB,SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin|SEG6_Pin, 0);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	214f      	movs	r1, #79	; 0x4f
 8000aa6:	482d      	ldr	r0, [pc, #180]	; (8000b5c <display7SEG+0x11c>)
 8000aa8:	f000 fef7 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG4_Pin|SEG5_Pin, 1);
 8000aac:	2201      	movs	r2, #1
 8000aae:	2130      	movs	r1, #48	; 0x30
 8000ab0:	482a      	ldr	r0, [pc, #168]	; (8000b5c <display7SEG+0x11c>)
 8000ab2:	f000 fef2 	bl	800189a <HAL_GPIO_WritePin>
}
 8000ab6:	e04d      	b.n	8000b54 <display7SEG+0x114>
	else if (counter == 4){
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2b04      	cmp	r3, #4
 8000abc:	d10a      	bne.n	8000ad4 <display7SEG+0x94>
		HAL_GPIO_WritePin(GPIOB,SEG1_Pin|SEG2_Pin|SEG5_Pin|SEG6_Pin, 0);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2166      	movs	r1, #102	; 0x66
 8000ac2:	4826      	ldr	r0, [pc, #152]	; (8000b5c <display7SEG+0x11c>)
 8000ac4:	f000 fee9 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG3_Pin|SEG4_Pin, 1);
 8000ac8:	2201      	movs	r2, #1
 8000aca:	2119      	movs	r1, #25
 8000acc:	4823      	ldr	r0, [pc, #140]	; (8000b5c <display7SEG+0x11c>)
 8000ace:	f000 fee4 	bl	800189a <HAL_GPIO_WritePin>
}
 8000ad2:	e03f      	b.n	8000b54 <display7SEG+0x114>
	else if (counter == 5){
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2b05      	cmp	r3, #5
 8000ad8:	d10a      	bne.n	8000af0 <display7SEG+0xb0>
		HAL_GPIO_WritePin(GPIOB,SEG0_Pin|SEG2_Pin|SEG3_Pin|SEG5_Pin|SEG6_Pin, 0);
 8000ada:	2200      	movs	r2, #0
 8000adc:	216d      	movs	r1, #109	; 0x6d
 8000ade:	481f      	ldr	r0, [pc, #124]	; (8000b5c <display7SEG+0x11c>)
 8000ae0:	f000 fedb 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG1_Pin|SEG4_Pin, 1);
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	2112      	movs	r1, #18
 8000ae8:	481c      	ldr	r0, [pc, #112]	; (8000b5c <display7SEG+0x11c>)
 8000aea:	f000 fed6 	bl	800189a <HAL_GPIO_WritePin>
}
 8000aee:	e031      	b.n	8000b54 <display7SEG+0x114>
	else if (counter == 6){
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	2b06      	cmp	r3, #6
 8000af4:	d10a      	bne.n	8000b0c <display7SEG+0xcc>
		HAL_GPIO_WritePin(GPIOB,SEG0_Pin|SEG2_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin|SEG6_Pin, 0);
 8000af6:	2200      	movs	r2, #0
 8000af8:	217d      	movs	r1, #125	; 0x7d
 8000afa:	4818      	ldr	r0, [pc, #96]	; (8000b5c <display7SEG+0x11c>)
 8000afc:	f000 fecd 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG1_Pin, 1);
 8000b00:	2201      	movs	r2, #1
 8000b02:	2102      	movs	r1, #2
 8000b04:	4815      	ldr	r0, [pc, #84]	; (8000b5c <display7SEG+0x11c>)
 8000b06:	f000 fec8 	bl	800189a <HAL_GPIO_WritePin>
}
 8000b0a:	e023      	b.n	8000b54 <display7SEG+0x114>
	else if (counter == 7){
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2b07      	cmp	r3, #7
 8000b10:	d10a      	bne.n	8000b28 <display7SEG+0xe8>
		HAL_GPIO_WritePin(GPIOB,SEG0_Pin|SEG1_Pin|SEG2_Pin, 0);
 8000b12:	2200      	movs	r2, #0
 8000b14:	2107      	movs	r1, #7
 8000b16:	4811      	ldr	r0, [pc, #68]	; (8000b5c <display7SEG+0x11c>)
 8000b18:	f000 febf 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, SEG3_Pin|SEG4_Pin|SEG5_Pin|SEG6_Pin, 1);
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	2178      	movs	r1, #120	; 0x78
 8000b20:	480e      	ldr	r0, [pc, #56]	; (8000b5c <display7SEG+0x11c>)
 8000b22:	f000 feba 	bl	800189a <HAL_GPIO_WritePin>
}
 8000b26:	e015      	b.n	8000b54 <display7SEG+0x114>
	else if (counter == 8){
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2b08      	cmp	r3, #8
 8000b2c:	d105      	bne.n	8000b3a <display7SEG+0xfa>
		HAL_GPIO_WritePin(GPIOB,SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin|SEG6_Pin, 0);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	217f      	movs	r1, #127	; 0x7f
 8000b32:	480a      	ldr	r0, [pc, #40]	; (8000b5c <display7SEG+0x11c>)
 8000b34:	f000 feb1 	bl	800189a <HAL_GPIO_WritePin>
}
 8000b38:	e00c      	b.n	8000b54 <display7SEG+0x114>
	else if (counter == 9){
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2b09      	cmp	r3, #9
 8000b3e:	d109      	bne.n	8000b54 <display7SEG+0x114>
		HAL_GPIO_WritePin(GPIOB,SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin|SEG5_Pin|SEG6_Pin, 0);
 8000b40:	2200      	movs	r2, #0
 8000b42:	216f      	movs	r1, #111	; 0x6f
 8000b44:	4805      	ldr	r0, [pc, #20]	; (8000b5c <display7SEG+0x11c>)
 8000b46:	f000 fea8 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,SEG4_Pin, 1);
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	2110      	movs	r1, #16
 8000b4e:	4803      	ldr	r0, [pc, #12]	; (8000b5c <display7SEG+0x11c>)
 8000b50:	f000 fea3 	bl	800189a <HAL_GPIO_WritePin>
}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40010c00 	.word	0x40010c00

08000b60 <switch7SEG>:



void switch7SEG(int index){
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2b03      	cmp	r3, #3
 8000b6c:	f200 8084 	bhi.w	8000c78 <switch7SEG+0x118>
 8000b70:	a201      	add	r2, pc, #4	; (adr r2, 8000b78 <switch7SEG+0x18>)
 8000b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b76:	bf00      	nop
 8000b78:	08000b89 	.word	0x08000b89
 8000b7c:	08000bc5 	.word	0x08000bc5
 8000b80:	08000c01 	.word	0x08000c01
 8000b84:	08000c3d 	.word	0x08000c3d
	switch (index){
	case 0:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b8e:	483d      	ldr	r0, [pc, #244]	; (8000c84 <switch7SEG+0x124>)
 8000b90:	f000 fe83 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000b94:	2201      	movs	r2, #1
 8000b96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b9a:	483a      	ldr	r0, [pc, #232]	; (8000c84 <switch7SEG+0x124>)
 8000b9c:	f000 fe7d 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ba6:	4837      	ldr	r0, [pc, #220]	; (8000c84 <switch7SEG+0x124>)
 8000ba8:	f000 fe77 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000bac:	2201      	movs	r2, #1
 8000bae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bb2:	4834      	ldr	r0, [pc, #208]	; (8000c84 <switch7SEG+0x124>)
 8000bb4:	f000 fe71 	bl	800189a <HAL_GPIO_WritePin>
		display7SEG(number[0]);
 8000bb8:	4b33      	ldr	r3, [pc, #204]	; (8000c88 <switch7SEG+0x128>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff ff3f 	bl	8000a40 <display7SEG>
		break;
 8000bc2:	e05a      	b.n	8000c7a <switch7SEG+0x11a>
	case 1:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bca:	482e      	ldr	r0, [pc, #184]	; (8000c84 <switch7SEG+0x124>)
 8000bcc:	f000 fe65 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bd6:	482b      	ldr	r0, [pc, #172]	; (8000c84 <switch7SEG+0x124>)
 8000bd8:	f000 fe5f 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000bdc:	2201      	movs	r2, #1
 8000bde:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000be2:	4828      	ldr	r0, [pc, #160]	; (8000c84 <switch7SEG+0x124>)
 8000be4:	f000 fe59 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000be8:	2201      	movs	r2, #1
 8000bea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bee:	4825      	ldr	r0, [pc, #148]	; (8000c84 <switch7SEG+0x124>)
 8000bf0:	f000 fe53 	bl	800189a <HAL_GPIO_WritePin>
		display7SEG(number[1]);
 8000bf4:	4b24      	ldr	r3, [pc, #144]	; (8000c88 <switch7SEG+0x128>)
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff ff21 	bl	8000a40 <display7SEG>
		break;
 8000bfe:	e03c      	b.n	8000c7a <switch7SEG+0x11a>
	case 2:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8000c00:	2201      	movs	r2, #1
 8000c02:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c06:	481f      	ldr	r0, [pc, #124]	; (8000c84 <switch7SEG+0x124>)
 8000c08:	f000 fe47 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c12:	481c      	ldr	r0, [pc, #112]	; (8000c84 <switch7SEG+0x124>)
 8000c14:	f000 fe41 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c1e:	4819      	ldr	r0, [pc, #100]	; (8000c84 <switch7SEG+0x124>)
 8000c20:	f000 fe3b 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 8000c24:	2201      	movs	r2, #1
 8000c26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c2a:	4816      	ldr	r0, [pc, #88]	; (8000c84 <switch7SEG+0x124>)
 8000c2c:	f000 fe35 	bl	800189a <HAL_GPIO_WritePin>
		display7SEG(number[2]);
 8000c30:	4b15      	ldr	r3, [pc, #84]	; (8000c88 <switch7SEG+0x128>)
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff ff03 	bl	8000a40 <display7SEG>
		break;
 8000c3a:	e01e      	b.n	8000c7a <switch7SEG+0x11a>
	case 3:
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c42:	4810      	ldr	r0, [pc, #64]	; (8000c84 <switch7SEG+0x124>)
 8000c44:	f000 fe29 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c4e:	480d      	ldr	r0, [pc, #52]	; (8000c84 <switch7SEG+0x124>)
 8000c50:	f000 fe23 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c5a:	480a      	ldr	r0, [pc, #40]	; (8000c84 <switch7SEG+0x124>)
 8000c5c:	f000 fe1d 	bl	800189a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 8000c60:	2200      	movs	r2, #0
 8000c62:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c66:	4807      	ldr	r0, [pc, #28]	; (8000c84 <switch7SEG+0x124>)
 8000c68:	f000 fe17 	bl	800189a <HAL_GPIO_WritePin>
		display7SEG(number[3]);
 8000c6c:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <switch7SEG+0x128>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	4618      	mov	r0, r3
 8000c72:	f7ff fee5 	bl	8000a40 <display7SEG>
		break;
 8000c76:	e000      	b.n	8000c7a <switch7SEG+0x11a>
	default:
		break;
 8000c78:	bf00      	nop
	}

}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40010800 	.word	0x40010800
 8000c88:	20000094 	.word	0x20000094

08000c8c <auto_switch_7SEG>:

int i = 0;

void auto_switch_7SEG(){
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
//	display7SEG(1);
	if(timer_flag[3] == 1){
 8000c90:	4b0d      	ldr	r3, [pc, #52]	; (8000cc8 <auto_switch_7SEG+0x3c>)
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d115      	bne.n	8000cc4 <auto_switch_7SEG+0x38>
		setTimer(3, 25);
 8000c98:	2119      	movs	r1, #25
 8000c9a:	2003      	movs	r0, #3
 8000c9c:	f000 f9f2 	bl	8001084 <setTimer>
		switch7SEG(i);
 8000ca0:	4b0a      	ldr	r3, [pc, #40]	; (8000ccc <auto_switch_7SEG+0x40>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f7ff ff5b 	bl	8000b60 <switch7SEG>
		if(i >= 3) i = 0;
 8000caa:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <auto_switch_7SEG+0x40>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	dd03      	ble.n	8000cba <auto_switch_7SEG+0x2e>
 8000cb2:	4b06      	ldr	r3, [pc, #24]	; (8000ccc <auto_switch_7SEG+0x40>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	601a      	str	r2, [r3, #0]
		else i++;
	}
}
 8000cb8:	e004      	b.n	8000cc4 <auto_switch_7SEG+0x38>
		else i++;
 8000cba:	4b04      	ldr	r3, [pc, #16]	; (8000ccc <auto_switch_7SEG+0x40>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	4a02      	ldr	r2, [pc, #8]	; (8000ccc <auto_switch_7SEG+0x40>)
 8000cc2:	6013      	str	r3, [r2, #0]
}
 8000cc4:	bf00      	nop
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	200000b4 	.word	0x200000b4
 8000ccc:	200000b0 	.word	0x200000b0

08000cd0 <onRed1>:
 */

#include "led_control.h"


void onRed1(){
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, 1);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	2102      	movs	r1, #2
 8000cd8:	4807      	ldr	r0, [pc, #28]	; (8000cf8 <onRed1+0x28>)
 8000cda:	f000 fdde 	bl	800189a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, 0);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2104      	movs	r1, #4
 8000ce2:	4805      	ldr	r0, [pc, #20]	; (8000cf8 <onRed1+0x28>)
 8000ce4:	f000 fdd9 	bl	800189a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, 0);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	2108      	movs	r1, #8
 8000cec:	4802      	ldr	r0, [pc, #8]	; (8000cf8 <onRed1+0x28>)
 8000cee:	f000 fdd4 	bl	800189a <HAL_GPIO_WritePin>
}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40010800 	.word	0x40010800

08000cfc <onGreen1>:

void onGreen1(){
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, 0);
 8000d00:	2200      	movs	r2, #0
 8000d02:	2102      	movs	r1, #2
 8000d04:	4807      	ldr	r0, [pc, #28]	; (8000d24 <onGreen1+0x28>)
 8000d06:	f000 fdc8 	bl	800189a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2104      	movs	r1, #4
 8000d0e:	4805      	ldr	r0, [pc, #20]	; (8000d24 <onGreen1+0x28>)
 8000d10:	f000 fdc3 	bl	800189a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, 1);
 8000d14:	2201      	movs	r2, #1
 8000d16:	2108      	movs	r1, #8
 8000d18:	4802      	ldr	r0, [pc, #8]	; (8000d24 <onGreen1+0x28>)
 8000d1a:	f000 fdbe 	bl	800189a <HAL_GPIO_WritePin>
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40010800 	.word	0x40010800

08000d28 <onYellow1>:

void onYellow1(){
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, 0);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2102      	movs	r1, #2
 8000d30:	4807      	ldr	r0, [pc, #28]	; (8000d50 <onYellow1+0x28>)
 8000d32:	f000 fdb2 	bl	800189a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, 1);
 8000d36:	2201      	movs	r2, #1
 8000d38:	2104      	movs	r1, #4
 8000d3a:	4805      	ldr	r0, [pc, #20]	; (8000d50 <onYellow1+0x28>)
 8000d3c:	f000 fdad 	bl	800189a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, 0);
 8000d40:	2200      	movs	r2, #0
 8000d42:	2108      	movs	r1, #8
 8000d44:	4802      	ldr	r0, [pc, #8]	; (8000d50 <onYellow1+0x28>)
 8000d46:	f000 fda8 	bl	800189a <HAL_GPIO_WritePin>
}
 8000d4a:	bf00      	nop
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40010800 	.word	0x40010800

08000d54 <onRed2>:

void onRed2(){
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, 1);
 8000d58:	2201      	movs	r2, #1
 8000d5a:	2110      	movs	r1, #16
 8000d5c:	4807      	ldr	r0, [pc, #28]	; (8000d7c <onRed2+0x28>)
 8000d5e:	f000 fd9c 	bl	800189a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, 0);
 8000d62:	2200      	movs	r2, #0
 8000d64:	2120      	movs	r1, #32
 8000d66:	4805      	ldr	r0, [pc, #20]	; (8000d7c <onRed2+0x28>)
 8000d68:	f000 fd97 	bl	800189a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, 0);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2140      	movs	r1, #64	; 0x40
 8000d70:	4802      	ldr	r0, [pc, #8]	; (8000d7c <onRed2+0x28>)
 8000d72:	f000 fd92 	bl	800189a <HAL_GPIO_WritePin>
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40010800 	.word	0x40010800

08000d80 <onGreen2>:

void onGreen2(){
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, 0);
 8000d84:	2200      	movs	r2, #0
 8000d86:	2110      	movs	r1, #16
 8000d88:	4807      	ldr	r0, [pc, #28]	; (8000da8 <onGreen2+0x28>)
 8000d8a:	f000 fd86 	bl	800189a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, 0);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2120      	movs	r1, #32
 8000d92:	4805      	ldr	r0, [pc, #20]	; (8000da8 <onGreen2+0x28>)
 8000d94:	f000 fd81 	bl	800189a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, 1);
 8000d98:	2201      	movs	r2, #1
 8000d9a:	2140      	movs	r1, #64	; 0x40
 8000d9c:	4802      	ldr	r0, [pc, #8]	; (8000da8 <onGreen2+0x28>)
 8000d9e:	f000 fd7c 	bl	800189a <HAL_GPIO_WritePin>
}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40010800 	.word	0x40010800

08000dac <onYellow2>:
void onYellow2(){
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, 0);
 8000db0:	2200      	movs	r2, #0
 8000db2:	2110      	movs	r1, #16
 8000db4:	4807      	ldr	r0, [pc, #28]	; (8000dd4 <onYellow2+0x28>)
 8000db6:	f000 fd70 	bl	800189a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, 1);
 8000dba:	2201      	movs	r2, #1
 8000dbc:	2120      	movs	r1, #32
 8000dbe:	4805      	ldr	r0, [pc, #20]	; (8000dd4 <onYellow2+0x28>)
 8000dc0:	f000 fd6b 	bl	800189a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, 0);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2140      	movs	r1, #64	; 0x40
 8000dc8:	4802      	ldr	r0, [pc, #8]	; (8000dd4 <onYellow2+0x28>)
 8000dca:	f000 fd66 	bl	800189a <HAL_GPIO_WritePin>
}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40010800 	.word	0x40010800

08000dd8 <resetLight>:
void resetLight(){
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, RED1_Pin | RED2_Pin | YELLOW1_Pin | YELLOW2_Pin | GREEN1_Pin | GREEN2_Pin, 0);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	217e      	movs	r1, #126	; 0x7e
 8000de0:	4802      	ldr	r0, [pc, #8]	; (8000dec <resetLight+0x14>)
 8000de2:	f000 fd5a 	bl	800189a <HAL_GPIO_WritePin>
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40010800 	.word	0x40010800

08000df0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000df4:	f000 fa50 	bl	8001298 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000df8:	f000 f83a 	bl	8000e70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dfc:	f000 f8c0 	bl	8000f80 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e00:	f000 f872 	bl	8000ee8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000e04:	4815      	ldr	r0, [pc, #84]	; (8000e5c <main+0x6c>)
 8000e06:	f001 f98d 	bl	8002124 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  //initial function: RESET ALL
  HAL_GPIO_WritePin(GPIOA, MODE1_Pin | MODE2_Pin | MODE3_Pin |MODE4_Pin, 0);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 8000e10:	4813      	ldr	r0, [pc, #76]	; (8000e60 <main+0x70>)
 8000e12:	f000 fd42 	bl	800189a <HAL_GPIO_WritePin>
  reset7SEG();
 8000e16:	f7ff fe07 	bl	8000a28 <reset7SEG>
  resetLight();
 8000e1a:	f7ff ffdd 	bl	8000dd8 <resetLight>
  setTimer(2, 2); //timer for update value count down timer
 8000e1e:	2102      	movs	r1, #2
 8000e20:	2002      	movs	r0, #2
 8000e22:	f000 f92f 	bl	8001084 <setTimer>
  setTimer(3, 3); // 7 segment led
 8000e26:	2103      	movs	r1, #3
 8000e28:	2003      	movs	r0, #3
 8000e2a:	f000 f92b 	bl	8001084 <setTimer>
  while (1)
  {
    /* USER CODE END WHILE */
	  if(timer_flag[2] == 1){
 8000e2e:	4b0d      	ldr	r3, [pc, #52]	; (8000e64 <main+0x74>)
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d10b      	bne.n	8000e4e <main+0x5e>
		  setTimer(2, 100);
 8000e36:	2164      	movs	r1, #100	; 0x64
 8000e38:	2002      	movs	r0, #2
 8000e3a:	f000 f923 	bl	8001084 <setTimer>
		  updateBuffer(timerTraffic1, timerTraffic2);
 8000e3e:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <main+0x78>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a0a      	ldr	r2, [pc, #40]	; (8000e6c <main+0x7c>)
 8000e44:	6812      	ldr	r2, [r2, #0]
 8000e46:	4611      	mov	r1, r2
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fdb1 	bl	80009b0 <updateBuffer>
	  }
	  auto_switch_7SEG();
 8000e4e:	f7ff ff1d 	bl	8000c8c <auto_switch_7SEG>
	  fsm_auto_run();
 8000e52:	f7ff fa2b 	bl	80002ac <fsm_auto_run>
	  fsm_mod_run();
 8000e56:	f7ff fc4f 	bl	80006f8 <fsm_mod_run>
	  if(timer_flag[2] == 1){
 8000e5a:	e7e8      	b.n	8000e2e <main+0x3e>
 8000e5c:	20000104 	.word	0x20000104
 8000e60:	40010800 	.word	0x40010800
 8000e64:	200000b4 	.word	0x200000b4
 8000e68:	200000a8 	.word	0x200000a8
 8000e6c:	200000ac 	.word	0x200000ac

08000e70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b090      	sub	sp, #64	; 0x40
 8000e74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e76:	f107 0318 	add.w	r3, r7, #24
 8000e7a:	2228      	movs	r2, #40	; 0x28
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f001 fd0c 	bl	800289c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e92:	2302      	movs	r3, #2
 8000e94:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e96:	2301      	movs	r3, #1
 8000e98:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e9a:	2310      	movs	r3, #16
 8000e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ea2:	f107 0318 	add.w	r3, r7, #24
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f000 fd10 	bl	80018cc <HAL_RCC_OscConfig>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000eb2:	f000 f8e1 	bl	8001078 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eb6:	230f      	movs	r3, #15
 8000eb8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000eca:	1d3b      	adds	r3, r7, #4
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 ff7c 	bl	8001dcc <HAL_RCC_ClockConfig>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000eda:	f000 f8cd 	bl	8001078 <Error_Handler>
  }
}
 8000ede:	bf00      	nop
 8000ee0:	3740      	adds	r7, #64	; 0x40
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
	...

08000ee8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eee:	f107 0308 	add.w	r3, r7, #8
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	605a      	str	r2, [r3, #4]
 8000ef8:	609a      	str	r2, [r3, #8]
 8000efa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000efc:	463b      	mov	r3, r7
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f04:	4b1d      	ldr	r3, [pc, #116]	; (8000f7c <MX_TIM2_Init+0x94>)
 8000f06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f0a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000f0c:	4b1b      	ldr	r3, [pc, #108]	; (8000f7c <MX_TIM2_Init+0x94>)
 8000f0e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f14:	4b19      	ldr	r3, [pc, #100]	; (8000f7c <MX_TIM2_Init+0x94>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000f1a:	4b18      	ldr	r3, [pc, #96]	; (8000f7c <MX_TIM2_Init+0x94>)
 8000f1c:	2209      	movs	r2, #9
 8000f1e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f20:	4b16      	ldr	r3, [pc, #88]	; (8000f7c <MX_TIM2_Init+0x94>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f26:	4b15      	ldr	r3, [pc, #84]	; (8000f7c <MX_TIM2_Init+0x94>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f2c:	4813      	ldr	r0, [pc, #76]	; (8000f7c <MX_TIM2_Init+0x94>)
 8000f2e:	f001 f8a9 	bl	8002084 <HAL_TIM_Base_Init>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f38:	f000 f89e 	bl	8001078 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f40:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f42:	f107 0308 	add.w	r3, r7, #8
 8000f46:	4619      	mov	r1, r3
 8000f48:	480c      	ldr	r0, [pc, #48]	; (8000f7c <MX_TIM2_Init+0x94>)
 8000f4a:	f001 fa3f 	bl	80023cc <HAL_TIM_ConfigClockSource>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f54:	f000 f890 	bl	8001078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f60:	463b      	mov	r3, r7
 8000f62:	4619      	mov	r1, r3
 8000f64:	4805      	ldr	r0, [pc, #20]	; (8000f7c <MX_TIM2_Init+0x94>)
 8000f66:	f001 fc0b 	bl	8002780 <HAL_TIMEx_MasterConfigSynchronization>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000f70:	f000 f882 	bl	8001078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f74:	bf00      	nop
 8000f76:	3718      	adds	r7, #24
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000104 	.word	0x20000104

08000f80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b088      	sub	sp, #32
 8000f84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f86:	f107 0310 	add.w	r3, r7, #16
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	609a      	str	r2, [r3, #8]
 8000f92:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f94:	4b2e      	ldr	r3, [pc, #184]	; (8001050 <MX_GPIO_Init+0xd0>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	4a2d      	ldr	r2, [pc, #180]	; (8001050 <MX_GPIO_Init+0xd0>)
 8000f9a:	f043 0310 	orr.w	r3, r3, #16
 8000f9e:	6193      	str	r3, [r2, #24]
 8000fa0:	4b2b      	ldr	r3, [pc, #172]	; (8001050 <MX_GPIO_Init+0xd0>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	f003 0310 	and.w	r3, r3, #16
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fac:	4b28      	ldr	r3, [pc, #160]	; (8001050 <MX_GPIO_Init+0xd0>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	4a27      	ldr	r2, [pc, #156]	; (8001050 <MX_GPIO_Init+0xd0>)
 8000fb2:	f043 0304 	orr.w	r3, r3, #4
 8000fb6:	6193      	str	r3, [r2, #24]
 8000fb8:	4b25      	ldr	r3, [pc, #148]	; (8001050 <MX_GPIO_Init+0xd0>)
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	f003 0304 	and.w	r3, r3, #4
 8000fc0:	60bb      	str	r3, [r7, #8]
 8000fc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc4:	4b22      	ldr	r3, [pc, #136]	; (8001050 <MX_GPIO_Init+0xd0>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	4a21      	ldr	r2, [pc, #132]	; (8001050 <MX_GPIO_Init+0xd0>)
 8000fca:	f043 0308 	orr.w	r3, r3, #8
 8000fce:	6193      	str	r3, [r2, #24]
 8000fd0:	4b1f      	ldr	r3, [pc, #124]	; (8001050 <MX_GPIO_Init+0xd0>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	f003 0308 	and.w	r3, r3, #8
 8000fd8:	607b      	str	r3, [r7, #4]
 8000fda:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 8000fdc:	2200      	movs	r2, #0
 8000fde:	f647 71fe 	movw	r1, #32766	; 0x7ffe
 8000fe2:	481c      	ldr	r0, [pc, #112]	; (8001054 <MX_GPIO_Init+0xd4>)
 8000fe4:	f000 fc59 	bl	800189a <HAL_GPIO_WritePin>
                          |YELLOW2_Pin|GREEN2_Pin|MODE1_Pin|MODE2_Pin
                          |MODE3_Pin|MODE4_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 8000fe8:	2200      	movs	r2, #0
 8000fea:	217f      	movs	r1, #127	; 0x7f
 8000fec:	481a      	ldr	r0, [pc, #104]	; (8001058 <MX_GPIO_Init+0xd8>)
 8000fee:	f000 fc54 	bl	800189a <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin|BTN3_Pin;
 8000ff2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000ff6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001000:	f107 0310 	add.w	r3, r7, #16
 8001004:	4619      	mov	r1, r3
 8001006:	4815      	ldr	r0, [pc, #84]	; (800105c <MX_GPIO_Init+0xdc>)
 8001008:	f000 fab6 	bl	8001578 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED1_Pin YELLOW1_Pin GREEN1_Pin RED2_Pin
                           YELLOW2_Pin GREEN2_Pin MODE1_Pin MODE2_Pin
                           MODE3_Pin MODE4_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 800100c:	f647 73fe 	movw	r3, #32766	; 0x7ffe
 8001010:	613b      	str	r3, [r7, #16]
                          |YELLOW2_Pin|GREEN2_Pin|MODE1_Pin|MODE2_Pin
                          |MODE3_Pin|MODE4_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001012:	2301      	movs	r3, #1
 8001014:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101a:	2302      	movs	r3, #2
 800101c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101e:	f107 0310 	add.w	r3, r7, #16
 8001022:	4619      	mov	r1, r3
 8001024:	480b      	ldr	r0, [pc, #44]	; (8001054 <MX_GPIO_Init+0xd4>)
 8001026:	f000 faa7 	bl	8001578 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 800102a:	237f      	movs	r3, #127	; 0x7f
 800102c:	613b      	str	r3, [r7, #16]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102e:	2301      	movs	r3, #1
 8001030:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	2302      	movs	r3, #2
 8001038:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103a:	f107 0310 	add.w	r3, r7, #16
 800103e:	4619      	mov	r1, r3
 8001040:	4805      	ldr	r0, [pc, #20]	; (8001058 <MX_GPIO_Init+0xd8>)
 8001042:	f000 fa99 	bl	8001578 <HAL_GPIO_Init>

}
 8001046:	bf00      	nop
 8001048:	3720      	adds	r7, #32
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40021000 	.word	0x40021000
 8001054:	40010800 	.word	0x40010800
 8001058:	40010c00 	.word	0x40010c00
 800105c:	40011000 	.word	0x40011000

08001060 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	timerRun();
 8001068:	f000 f84c 	bl	8001104 <timerRun>
	getKeyInput();
 800106c:	f7ff f898 	bl	80001a0 <getKeyInput>
}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800107c:	b672      	cpsid	i
}
 800107e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001080:	e7fe      	b.n	8001080 <Error_Handler+0x8>
	...

08001084 <setTimer>:
#include "software_timer.h"

int timer_flag[10] = {0};
int timer_cnt[10] = {0};

void setTimer(int i, int duration){
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
	timer_flag[i] = 0;
 800108e:	4a07      	ldr	r2, [pc, #28]	; (80010ac <setTimer+0x28>)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2100      	movs	r1, #0
 8001094:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_cnt[i] = duration;
 8001098:	4905      	ldr	r1, [pc, #20]	; (80010b0 <setTimer+0x2c>)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	683a      	ldr	r2, [r7, #0]
 800109e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010a2:	bf00      	nop
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bc80      	pop	{r7}
 80010aa:	4770      	bx	lr
 80010ac:	200000b4 	.word	0x200000b4
 80010b0:	200000dc 	.word	0x200000dc

080010b4 <timer_run>:

void timer_run(int i){
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	if(timer_cnt[i] > 0){
 80010bc:	4a0f      	ldr	r2, [pc, #60]	; (80010fc <timer_run+0x48>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	dd13      	ble.n	80010f0 <timer_run+0x3c>
		timer_cnt[i]--;
 80010c8:	4a0c      	ldr	r2, [pc, #48]	; (80010fc <timer_run+0x48>)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010d0:	1e5a      	subs	r2, r3, #1
 80010d2:	490a      	ldr	r1, [pc, #40]	; (80010fc <timer_run+0x48>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_cnt[i] <= 0) timer_flag[i] = 1;
 80010da:	4a08      	ldr	r2, [pc, #32]	; (80010fc <timer_run+0x48>)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	dc04      	bgt.n	80010f0 <timer_run+0x3c>
 80010e6:	4a06      	ldr	r2, [pc, #24]	; (8001100 <timer_run+0x4c>)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2101      	movs	r1, #1
 80010ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bc80      	pop	{r7}
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	200000dc 	.word	0x200000dc
 8001100:	200000b4 	.word	0x200000b4

08001104 <timerRun>:

void timerRun(){
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
	timer_run(0);
 8001108:	2000      	movs	r0, #0
 800110a:	f7ff ffd3 	bl	80010b4 <timer_run>
	timer_run(1);
 800110e:	2001      	movs	r0, #1
 8001110:	f7ff ffd0 	bl	80010b4 <timer_run>
	timer_run(2);
 8001114:	2002      	movs	r0, #2
 8001116:	f7ff ffcd 	bl	80010b4 <timer_run>
	timer_run(3);
 800111a:	2003      	movs	r0, #3
 800111c:	f7ff ffca 	bl	80010b4 <timer_run>
	timer_run(4);
 8001120:	2004      	movs	r0, #4
 8001122:	f7ff ffc7 	bl	80010b4 <timer_run>
	timer_run(9); //led timer counter.
 8001126:	2009      	movs	r0, #9
 8001128:	f7ff ffc4 	bl	80010b4 <timer_run>
}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}

08001130 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001130:	b480      	push	{r7}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001136:	4b15      	ldr	r3, [pc, #84]	; (800118c <HAL_MspInit+0x5c>)
 8001138:	699b      	ldr	r3, [r3, #24]
 800113a:	4a14      	ldr	r2, [pc, #80]	; (800118c <HAL_MspInit+0x5c>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6193      	str	r3, [r2, #24]
 8001142:	4b12      	ldr	r3, [pc, #72]	; (800118c <HAL_MspInit+0x5c>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	60bb      	str	r3, [r7, #8]
 800114c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800114e:	4b0f      	ldr	r3, [pc, #60]	; (800118c <HAL_MspInit+0x5c>)
 8001150:	69db      	ldr	r3, [r3, #28]
 8001152:	4a0e      	ldr	r2, [pc, #56]	; (800118c <HAL_MspInit+0x5c>)
 8001154:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001158:	61d3      	str	r3, [r2, #28]
 800115a:	4b0c      	ldr	r3, [pc, #48]	; (800118c <HAL_MspInit+0x5c>)
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001166:	4b0a      	ldr	r3, [pc, #40]	; (8001190 <HAL_MspInit+0x60>)
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	4a04      	ldr	r2, [pc, #16]	; (8001190 <HAL_MspInit+0x60>)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001182:	bf00      	nop
 8001184:	3714      	adds	r7, #20
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr
 800118c:	40021000 	.word	0x40021000
 8001190:	40010000 	.word	0x40010000

08001194 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011a4:	d113      	bne.n	80011ce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011a6:	4b0c      	ldr	r3, [pc, #48]	; (80011d8 <HAL_TIM_Base_MspInit+0x44>)
 80011a8:	69db      	ldr	r3, [r3, #28]
 80011aa:	4a0b      	ldr	r2, [pc, #44]	; (80011d8 <HAL_TIM_Base_MspInit+0x44>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	61d3      	str	r3, [r2, #28]
 80011b2:	4b09      	ldr	r3, [pc, #36]	; (80011d8 <HAL_TIM_Base_MspInit+0x44>)
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	2100      	movs	r1, #0
 80011c2:	201c      	movs	r0, #28
 80011c4:	f000 f9a1 	bl	800150a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011c8:	201c      	movs	r0, #28
 80011ca:	f000 f9ba 	bl	8001542 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80011ce:	bf00      	nop
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40021000 	.word	0x40021000

080011dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011e0:	e7fe      	b.n	80011e0 <NMI_Handler+0x4>

080011e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011e2:	b480      	push	{r7}
 80011e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011e6:	e7fe      	b.n	80011e6 <HardFault_Handler+0x4>

080011e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011ec:	e7fe      	b.n	80011ec <MemManage_Handler+0x4>

080011ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011f2:	e7fe      	b.n	80011f2 <BusFault_Handler+0x4>

080011f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f8:	e7fe      	b.n	80011f8 <UsageFault_Handler+0x4>

080011fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011fa:	b480      	push	{r7}
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	46bd      	mov	sp, r7
 8001202:	bc80      	pop	{r7}
 8001204:	4770      	bx	lr

08001206 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	46bd      	mov	sp, r7
 800120e:	bc80      	pop	{r7}
 8001210:	4770      	bx	lr

08001212 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001216:	bf00      	nop
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr

0800121e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001222:	f000 f87f 	bl	8001324 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
	...

0800122c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001230:	4802      	ldr	r0, [pc, #8]	; (800123c <TIM2_IRQHandler+0x10>)
 8001232:	f000 ffc3 	bl	80021bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000104 	.word	0x20000104

08001240 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001244:	bf00      	nop
 8001246:	46bd      	mov	sp, r7
 8001248:	bc80      	pop	{r7}
 800124a:	4770      	bx	lr

0800124c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800124c:	f7ff fff8 	bl	8001240 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001250:	480b      	ldr	r0, [pc, #44]	; (8001280 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001252:	490c      	ldr	r1, [pc, #48]	; (8001284 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001254:	4a0c      	ldr	r2, [pc, #48]	; (8001288 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001256:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001258:	e002      	b.n	8001260 <LoopCopyDataInit>

0800125a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800125a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800125c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800125e:	3304      	adds	r3, #4

08001260 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001260:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001262:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001264:	d3f9      	bcc.n	800125a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001266:	4a09      	ldr	r2, [pc, #36]	; (800128c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001268:	4c09      	ldr	r4, [pc, #36]	; (8001290 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800126a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800126c:	e001      	b.n	8001272 <LoopFillZerobss>

0800126e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800126e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001270:	3204      	adds	r2, #4

08001272 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001272:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001274:	d3fb      	bcc.n	800126e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001276:	f001 faed 	bl	8002854 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800127a:	f7ff fdb9 	bl	8000df0 <main>
  bx lr
 800127e:	4770      	bx	lr
  ldr r0, =_sdata
 8001280:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001284:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001288:	080028f0 	.word	0x080028f0
  ldr r2, =_sbss
 800128c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001290:	20000150 	.word	0x20000150

08001294 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001294:	e7fe      	b.n	8001294 <ADC1_2_IRQHandler>
	...

08001298 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800129c:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <HAL_Init+0x28>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a07      	ldr	r2, [pc, #28]	; (80012c0 <HAL_Init+0x28>)
 80012a2:	f043 0310 	orr.w	r3, r3, #16
 80012a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a8:	2003      	movs	r0, #3
 80012aa:	f000 f923 	bl	80014f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ae:	200f      	movs	r0, #15
 80012b0:	f000 f808 	bl	80012c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012b4:	f7ff ff3c 	bl	8001130 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40022000 	.word	0x40022000

080012c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012cc:	4b12      	ldr	r3, [pc, #72]	; (8001318 <HAL_InitTick+0x54>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b12      	ldr	r3, [pc, #72]	; (800131c <HAL_InitTick+0x58>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4619      	mov	r1, r3
 80012d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012da:	fbb3 f3f1 	udiv	r3, r3, r1
 80012de:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 f93b 	bl	800155e <HAL_SYSTICK_Config>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e00e      	b.n	8001310 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b0f      	cmp	r3, #15
 80012f6:	d80a      	bhi.n	800130e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f8:	2200      	movs	r2, #0
 80012fa:	6879      	ldr	r1, [r7, #4]
 80012fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001300:	f000 f903 	bl	800150a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001304:	4a06      	ldr	r2, [pc, #24]	; (8001320 <HAL_InitTick+0x5c>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800130a:	2300      	movs	r3, #0
 800130c:	e000      	b.n	8001310 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
}
 8001310:	4618      	mov	r0, r3
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	2000005c 	.word	0x2000005c
 800131c:	20000064 	.word	0x20000064
 8001320:	20000060 	.word	0x20000060

08001324 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001328:	4b05      	ldr	r3, [pc, #20]	; (8001340 <HAL_IncTick+0x1c>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	461a      	mov	r2, r3
 800132e:	4b05      	ldr	r3, [pc, #20]	; (8001344 <HAL_IncTick+0x20>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4413      	add	r3, r2
 8001334:	4a03      	ldr	r2, [pc, #12]	; (8001344 <HAL_IncTick+0x20>)
 8001336:	6013      	str	r3, [r2, #0]
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	bc80      	pop	{r7}
 800133e:	4770      	bx	lr
 8001340:	20000064 	.word	0x20000064
 8001344:	2000014c 	.word	0x2000014c

08001348 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  return uwTick;
 800134c:	4b02      	ldr	r3, [pc, #8]	; (8001358 <HAL_GetTick+0x10>)
 800134e:	681b      	ldr	r3, [r3, #0]
}
 8001350:	4618      	mov	r0, r3
 8001352:	46bd      	mov	sp, r7
 8001354:	bc80      	pop	{r7}
 8001356:	4770      	bx	lr
 8001358:	2000014c 	.word	0x2000014c

0800135c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f003 0307 	and.w	r3, r3, #7
 800136a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <__NVIC_SetPriorityGrouping+0x44>)
 800136e:	68db      	ldr	r3, [r3, #12]
 8001370:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001378:	4013      	ands	r3, r2
 800137a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001384:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001388:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800138c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800138e:	4a04      	ldr	r2, [pc, #16]	; (80013a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	60d3      	str	r3, [r2, #12]
}
 8001394:	bf00      	nop
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	bc80      	pop	{r7}
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000ed00 	.word	0xe000ed00

080013a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013a8:	4b04      	ldr	r3, [pc, #16]	; (80013bc <__NVIC_GetPriorityGrouping+0x18>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	0a1b      	lsrs	r3, r3, #8
 80013ae:	f003 0307 	and.w	r3, r3, #7
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc80      	pop	{r7}
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	e000ed00 	.word	0xe000ed00

080013c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	db0b      	blt.n	80013ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	f003 021f 	and.w	r2, r3, #31
 80013d8:	4906      	ldr	r1, [pc, #24]	; (80013f4 <__NVIC_EnableIRQ+0x34>)
 80013da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013de:	095b      	lsrs	r3, r3, #5
 80013e0:	2001      	movs	r0, #1
 80013e2:	fa00 f202 	lsl.w	r2, r0, r2
 80013e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr
 80013f4:	e000e100 	.word	0xe000e100

080013f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	6039      	str	r1, [r7, #0]
 8001402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001408:	2b00      	cmp	r3, #0
 800140a:	db0a      	blt.n	8001422 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	b2da      	uxtb	r2, r3
 8001410:	490c      	ldr	r1, [pc, #48]	; (8001444 <__NVIC_SetPriority+0x4c>)
 8001412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001416:	0112      	lsls	r2, r2, #4
 8001418:	b2d2      	uxtb	r2, r2
 800141a:	440b      	add	r3, r1
 800141c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001420:	e00a      	b.n	8001438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	b2da      	uxtb	r2, r3
 8001426:	4908      	ldr	r1, [pc, #32]	; (8001448 <__NVIC_SetPriority+0x50>)
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	f003 030f 	and.w	r3, r3, #15
 800142e:	3b04      	subs	r3, #4
 8001430:	0112      	lsls	r2, r2, #4
 8001432:	b2d2      	uxtb	r2, r2
 8001434:	440b      	add	r3, r1
 8001436:	761a      	strb	r2, [r3, #24]
}
 8001438:	bf00      	nop
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	bc80      	pop	{r7}
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	e000e100 	.word	0xe000e100
 8001448:	e000ed00 	.word	0xe000ed00

0800144c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800144c:	b480      	push	{r7}
 800144e:	b089      	sub	sp, #36	; 0x24
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f003 0307 	and.w	r3, r3, #7
 800145e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	f1c3 0307 	rsb	r3, r3, #7
 8001466:	2b04      	cmp	r3, #4
 8001468:	bf28      	it	cs
 800146a:	2304      	movcs	r3, #4
 800146c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	3304      	adds	r3, #4
 8001472:	2b06      	cmp	r3, #6
 8001474:	d902      	bls.n	800147c <NVIC_EncodePriority+0x30>
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	3b03      	subs	r3, #3
 800147a:	e000      	b.n	800147e <NVIC_EncodePriority+0x32>
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001480:	f04f 32ff 	mov.w	r2, #4294967295
 8001484:	69bb      	ldr	r3, [r7, #24]
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	43da      	mvns	r2, r3
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	401a      	ands	r2, r3
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001494:	f04f 31ff 	mov.w	r1, #4294967295
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	fa01 f303 	lsl.w	r3, r1, r3
 800149e:	43d9      	mvns	r1, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a4:	4313      	orrs	r3, r2
         );
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3724      	adds	r7, #36	; 0x24
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr

080014b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	3b01      	subs	r3, #1
 80014bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014c0:	d301      	bcc.n	80014c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014c2:	2301      	movs	r3, #1
 80014c4:	e00f      	b.n	80014e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014c6:	4a0a      	ldr	r2, [pc, #40]	; (80014f0 <SysTick_Config+0x40>)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	3b01      	subs	r3, #1
 80014cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014ce:	210f      	movs	r1, #15
 80014d0:	f04f 30ff 	mov.w	r0, #4294967295
 80014d4:	f7ff ff90 	bl	80013f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014d8:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <SysTick_Config+0x40>)
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014de:	4b04      	ldr	r3, [pc, #16]	; (80014f0 <SysTick_Config+0x40>)
 80014e0:	2207      	movs	r2, #7
 80014e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	e000e010 	.word	0xe000e010

080014f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f7ff ff2d 	bl	800135c <__NVIC_SetPriorityGrouping>
}
 8001502:	bf00      	nop
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}

0800150a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800150a:	b580      	push	{r7, lr}
 800150c:	b086      	sub	sp, #24
 800150e:	af00      	add	r7, sp, #0
 8001510:	4603      	mov	r3, r0
 8001512:	60b9      	str	r1, [r7, #8]
 8001514:	607a      	str	r2, [r7, #4]
 8001516:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001518:	2300      	movs	r3, #0
 800151a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800151c:	f7ff ff42 	bl	80013a4 <__NVIC_GetPriorityGrouping>
 8001520:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	68b9      	ldr	r1, [r7, #8]
 8001526:	6978      	ldr	r0, [r7, #20]
 8001528:	f7ff ff90 	bl	800144c <NVIC_EncodePriority>
 800152c:	4602      	mov	r2, r0
 800152e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001532:	4611      	mov	r1, r2
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff ff5f 	bl	80013f8 <__NVIC_SetPriority>
}
 800153a:	bf00      	nop
 800153c:	3718      	adds	r7, #24
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	b082      	sub	sp, #8
 8001546:	af00      	add	r7, sp, #0
 8001548:	4603      	mov	r3, r0
 800154a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800154c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff ff35 	bl	80013c0 <__NVIC_EnableIRQ>
}
 8001556:	bf00      	nop
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	b082      	sub	sp, #8
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7ff ffa2 	bl	80014b0 <SysTick_Config>
 800156c:	4603      	mov	r3, r0
}
 800156e:	4618      	mov	r0, r3
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
	...

08001578 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001578:	b480      	push	{r7}
 800157a:	b08b      	sub	sp, #44	; 0x2c
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001582:	2300      	movs	r3, #0
 8001584:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001586:	2300      	movs	r3, #0
 8001588:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800158a:	e148      	b.n	800181e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800158c:	2201      	movs	r2, #1
 800158e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001590:	fa02 f303 	lsl.w	r3, r2, r3
 8001594:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	69fa      	ldr	r2, [r7, #28]
 800159c:	4013      	ands	r3, r2
 800159e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015a0:	69ba      	ldr	r2, [r7, #24]
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	f040 8137 	bne.w	8001818 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	4aa3      	ldr	r2, [pc, #652]	; (800183c <HAL_GPIO_Init+0x2c4>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d05e      	beq.n	8001672 <HAL_GPIO_Init+0xfa>
 80015b4:	4aa1      	ldr	r2, [pc, #644]	; (800183c <HAL_GPIO_Init+0x2c4>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d875      	bhi.n	80016a6 <HAL_GPIO_Init+0x12e>
 80015ba:	4aa1      	ldr	r2, [pc, #644]	; (8001840 <HAL_GPIO_Init+0x2c8>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d058      	beq.n	8001672 <HAL_GPIO_Init+0xfa>
 80015c0:	4a9f      	ldr	r2, [pc, #636]	; (8001840 <HAL_GPIO_Init+0x2c8>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d86f      	bhi.n	80016a6 <HAL_GPIO_Init+0x12e>
 80015c6:	4a9f      	ldr	r2, [pc, #636]	; (8001844 <HAL_GPIO_Init+0x2cc>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d052      	beq.n	8001672 <HAL_GPIO_Init+0xfa>
 80015cc:	4a9d      	ldr	r2, [pc, #628]	; (8001844 <HAL_GPIO_Init+0x2cc>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d869      	bhi.n	80016a6 <HAL_GPIO_Init+0x12e>
 80015d2:	4a9d      	ldr	r2, [pc, #628]	; (8001848 <HAL_GPIO_Init+0x2d0>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d04c      	beq.n	8001672 <HAL_GPIO_Init+0xfa>
 80015d8:	4a9b      	ldr	r2, [pc, #620]	; (8001848 <HAL_GPIO_Init+0x2d0>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d863      	bhi.n	80016a6 <HAL_GPIO_Init+0x12e>
 80015de:	4a9b      	ldr	r2, [pc, #620]	; (800184c <HAL_GPIO_Init+0x2d4>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d046      	beq.n	8001672 <HAL_GPIO_Init+0xfa>
 80015e4:	4a99      	ldr	r2, [pc, #612]	; (800184c <HAL_GPIO_Init+0x2d4>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d85d      	bhi.n	80016a6 <HAL_GPIO_Init+0x12e>
 80015ea:	2b12      	cmp	r3, #18
 80015ec:	d82a      	bhi.n	8001644 <HAL_GPIO_Init+0xcc>
 80015ee:	2b12      	cmp	r3, #18
 80015f0:	d859      	bhi.n	80016a6 <HAL_GPIO_Init+0x12e>
 80015f2:	a201      	add	r2, pc, #4	; (adr r2, 80015f8 <HAL_GPIO_Init+0x80>)
 80015f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f8:	08001673 	.word	0x08001673
 80015fc:	0800164d 	.word	0x0800164d
 8001600:	0800165f 	.word	0x0800165f
 8001604:	080016a1 	.word	0x080016a1
 8001608:	080016a7 	.word	0x080016a7
 800160c:	080016a7 	.word	0x080016a7
 8001610:	080016a7 	.word	0x080016a7
 8001614:	080016a7 	.word	0x080016a7
 8001618:	080016a7 	.word	0x080016a7
 800161c:	080016a7 	.word	0x080016a7
 8001620:	080016a7 	.word	0x080016a7
 8001624:	080016a7 	.word	0x080016a7
 8001628:	080016a7 	.word	0x080016a7
 800162c:	080016a7 	.word	0x080016a7
 8001630:	080016a7 	.word	0x080016a7
 8001634:	080016a7 	.word	0x080016a7
 8001638:	080016a7 	.word	0x080016a7
 800163c:	08001655 	.word	0x08001655
 8001640:	08001669 	.word	0x08001669
 8001644:	4a82      	ldr	r2, [pc, #520]	; (8001850 <HAL_GPIO_Init+0x2d8>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d013      	beq.n	8001672 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800164a:	e02c      	b.n	80016a6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	623b      	str	r3, [r7, #32]
          break;
 8001652:	e029      	b.n	80016a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	3304      	adds	r3, #4
 800165a:	623b      	str	r3, [r7, #32]
          break;
 800165c:	e024      	b.n	80016a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	3308      	adds	r3, #8
 8001664:	623b      	str	r3, [r7, #32]
          break;
 8001666:	e01f      	b.n	80016a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	330c      	adds	r3, #12
 800166e:	623b      	str	r3, [r7, #32]
          break;
 8001670:	e01a      	b.n	80016a8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d102      	bne.n	8001680 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800167a:	2304      	movs	r3, #4
 800167c:	623b      	str	r3, [r7, #32]
          break;
 800167e:	e013      	b.n	80016a8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d105      	bne.n	8001694 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001688:	2308      	movs	r3, #8
 800168a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	69fa      	ldr	r2, [r7, #28]
 8001690:	611a      	str	r2, [r3, #16]
          break;
 8001692:	e009      	b.n	80016a8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001694:	2308      	movs	r3, #8
 8001696:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	69fa      	ldr	r2, [r7, #28]
 800169c:	615a      	str	r2, [r3, #20]
          break;
 800169e:	e003      	b.n	80016a8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016a0:	2300      	movs	r3, #0
 80016a2:	623b      	str	r3, [r7, #32]
          break;
 80016a4:	e000      	b.n	80016a8 <HAL_GPIO_Init+0x130>
          break;
 80016a6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	2bff      	cmp	r3, #255	; 0xff
 80016ac:	d801      	bhi.n	80016b2 <HAL_GPIO_Init+0x13a>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	e001      	b.n	80016b6 <HAL_GPIO_Init+0x13e>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	3304      	adds	r3, #4
 80016b6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	2bff      	cmp	r3, #255	; 0xff
 80016bc:	d802      	bhi.n	80016c4 <HAL_GPIO_Init+0x14c>
 80016be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	e002      	b.n	80016ca <HAL_GPIO_Init+0x152>
 80016c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c6:	3b08      	subs	r3, #8
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	210f      	movs	r1, #15
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	fa01 f303 	lsl.w	r3, r1, r3
 80016d8:	43db      	mvns	r3, r3
 80016da:	401a      	ands	r2, r3
 80016dc:	6a39      	ldr	r1, [r7, #32]
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	fa01 f303 	lsl.w	r3, r1, r3
 80016e4:	431a      	orrs	r2, r3
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f000 8090 	beq.w	8001818 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016f8:	4b56      	ldr	r3, [pc, #344]	; (8001854 <HAL_GPIO_Init+0x2dc>)
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	4a55      	ldr	r2, [pc, #340]	; (8001854 <HAL_GPIO_Init+0x2dc>)
 80016fe:	f043 0301 	orr.w	r3, r3, #1
 8001702:	6193      	str	r3, [r2, #24]
 8001704:	4b53      	ldr	r3, [pc, #332]	; (8001854 <HAL_GPIO_Init+0x2dc>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	f003 0301 	and.w	r3, r3, #1
 800170c:	60bb      	str	r3, [r7, #8]
 800170e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001710:	4a51      	ldr	r2, [pc, #324]	; (8001858 <HAL_GPIO_Init+0x2e0>)
 8001712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001714:	089b      	lsrs	r3, r3, #2
 8001716:	3302      	adds	r3, #2
 8001718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800171c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800171e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001720:	f003 0303 	and.w	r3, r3, #3
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	220f      	movs	r2, #15
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	43db      	mvns	r3, r3
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	4013      	ands	r3, r2
 8001732:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	4a49      	ldr	r2, [pc, #292]	; (800185c <HAL_GPIO_Init+0x2e4>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d00d      	beq.n	8001758 <HAL_GPIO_Init+0x1e0>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a48      	ldr	r2, [pc, #288]	; (8001860 <HAL_GPIO_Init+0x2e8>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d007      	beq.n	8001754 <HAL_GPIO_Init+0x1dc>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	4a47      	ldr	r2, [pc, #284]	; (8001864 <HAL_GPIO_Init+0x2ec>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d101      	bne.n	8001750 <HAL_GPIO_Init+0x1d8>
 800174c:	2302      	movs	r3, #2
 800174e:	e004      	b.n	800175a <HAL_GPIO_Init+0x1e2>
 8001750:	2303      	movs	r3, #3
 8001752:	e002      	b.n	800175a <HAL_GPIO_Init+0x1e2>
 8001754:	2301      	movs	r3, #1
 8001756:	e000      	b.n	800175a <HAL_GPIO_Init+0x1e2>
 8001758:	2300      	movs	r3, #0
 800175a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800175c:	f002 0203 	and.w	r2, r2, #3
 8001760:	0092      	lsls	r2, r2, #2
 8001762:	4093      	lsls	r3, r2
 8001764:	68fa      	ldr	r2, [r7, #12]
 8001766:	4313      	orrs	r3, r2
 8001768:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800176a:	493b      	ldr	r1, [pc, #236]	; (8001858 <HAL_GPIO_Init+0x2e0>)
 800176c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176e:	089b      	lsrs	r3, r3, #2
 8001770:	3302      	adds	r3, #2
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001780:	2b00      	cmp	r3, #0
 8001782:	d006      	beq.n	8001792 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001784:	4b38      	ldr	r3, [pc, #224]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 8001786:	689a      	ldr	r2, [r3, #8]
 8001788:	4937      	ldr	r1, [pc, #220]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	4313      	orrs	r3, r2
 800178e:	608b      	str	r3, [r1, #8]
 8001790:	e006      	b.n	80017a0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001792:	4b35      	ldr	r3, [pc, #212]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 8001794:	689a      	ldr	r2, [r3, #8]
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	43db      	mvns	r3, r3
 800179a:	4933      	ldr	r1, [pc, #204]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 800179c:	4013      	ands	r3, r2
 800179e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d006      	beq.n	80017ba <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80017ac:	4b2e      	ldr	r3, [pc, #184]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 80017ae:	68da      	ldr	r2, [r3, #12]
 80017b0:	492d      	ldr	r1, [pc, #180]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	60cb      	str	r3, [r1, #12]
 80017b8:	e006      	b.n	80017c8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80017ba:	4b2b      	ldr	r3, [pc, #172]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 80017bc:	68da      	ldr	r2, [r3, #12]
 80017be:	69bb      	ldr	r3, [r7, #24]
 80017c0:	43db      	mvns	r3, r3
 80017c2:	4929      	ldr	r1, [pc, #164]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 80017c4:	4013      	ands	r3, r2
 80017c6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d006      	beq.n	80017e2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017d4:	4b24      	ldr	r3, [pc, #144]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 80017d6:	685a      	ldr	r2, [r3, #4]
 80017d8:	4923      	ldr	r1, [pc, #140]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	4313      	orrs	r3, r2
 80017de:	604b      	str	r3, [r1, #4]
 80017e0:	e006      	b.n	80017f0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017e2:	4b21      	ldr	r3, [pc, #132]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 80017e4:	685a      	ldr	r2, [r3, #4]
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	43db      	mvns	r3, r3
 80017ea:	491f      	ldr	r1, [pc, #124]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 80017ec:	4013      	ands	r3, r2
 80017ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d006      	beq.n	800180a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017fc:	4b1a      	ldr	r3, [pc, #104]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	4919      	ldr	r1, [pc, #100]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	4313      	orrs	r3, r2
 8001806:	600b      	str	r3, [r1, #0]
 8001808:	e006      	b.n	8001818 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800180a:	4b17      	ldr	r3, [pc, #92]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	43db      	mvns	r3, r3
 8001812:	4915      	ldr	r1, [pc, #84]	; (8001868 <HAL_GPIO_Init+0x2f0>)
 8001814:	4013      	ands	r3, r2
 8001816:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181a:	3301      	adds	r3, #1
 800181c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001824:	fa22 f303 	lsr.w	r3, r2, r3
 8001828:	2b00      	cmp	r3, #0
 800182a:	f47f aeaf 	bne.w	800158c <HAL_GPIO_Init+0x14>
  }
}
 800182e:	bf00      	nop
 8001830:	bf00      	nop
 8001832:	372c      	adds	r7, #44	; 0x2c
 8001834:	46bd      	mov	sp, r7
 8001836:	bc80      	pop	{r7}
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	10320000 	.word	0x10320000
 8001840:	10310000 	.word	0x10310000
 8001844:	10220000 	.word	0x10220000
 8001848:	10210000 	.word	0x10210000
 800184c:	10120000 	.word	0x10120000
 8001850:	10110000 	.word	0x10110000
 8001854:	40021000 	.word	0x40021000
 8001858:	40010000 	.word	0x40010000
 800185c:	40010800 	.word	0x40010800
 8001860:	40010c00 	.word	0x40010c00
 8001864:	40011000 	.word	0x40011000
 8001868:	40010400 	.word	0x40010400

0800186c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800186c:	b480      	push	{r7}
 800186e:	b085      	sub	sp, #20
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	460b      	mov	r3, r1
 8001876:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689a      	ldr	r2, [r3, #8]
 800187c:	887b      	ldrh	r3, [r7, #2]
 800187e:	4013      	ands	r3, r2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d002      	beq.n	800188a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001884:	2301      	movs	r3, #1
 8001886:	73fb      	strb	r3, [r7, #15]
 8001888:	e001      	b.n	800188e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800188a:	2300      	movs	r3, #0
 800188c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800188e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	bc80      	pop	{r7}
 8001898:	4770      	bx	lr

0800189a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800189a:	b480      	push	{r7}
 800189c:	b083      	sub	sp, #12
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
 80018a2:	460b      	mov	r3, r1
 80018a4:	807b      	strh	r3, [r7, #2]
 80018a6:	4613      	mov	r3, r2
 80018a8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018aa:	787b      	ldrb	r3, [r7, #1]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018b0:	887a      	ldrh	r2, [r7, #2]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018b6:	e003      	b.n	80018c0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018b8:	887b      	ldrh	r3, [r7, #2]
 80018ba:	041a      	lsls	r2, r3, #16
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	611a      	str	r2, [r3, #16]
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bc80      	pop	{r7}
 80018c8:	4770      	bx	lr
	...

080018cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e26c      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f000 8087 	beq.w	80019fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018ec:	4b92      	ldr	r3, [pc, #584]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f003 030c 	and.w	r3, r3, #12
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	d00c      	beq.n	8001912 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018f8:	4b8f      	ldr	r3, [pc, #572]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f003 030c 	and.w	r3, r3, #12
 8001900:	2b08      	cmp	r3, #8
 8001902:	d112      	bne.n	800192a <HAL_RCC_OscConfig+0x5e>
 8001904:	4b8c      	ldr	r3, [pc, #560]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800190c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001910:	d10b      	bne.n	800192a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001912:	4b89      	ldr	r3, [pc, #548]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d06c      	beq.n	80019f8 <HAL_RCC_OscConfig+0x12c>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d168      	bne.n	80019f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e246      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001932:	d106      	bne.n	8001942 <HAL_RCC_OscConfig+0x76>
 8001934:	4b80      	ldr	r3, [pc, #512]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a7f      	ldr	r2, [pc, #508]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800193a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	e02e      	b.n	80019a0 <HAL_RCC_OscConfig+0xd4>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d10c      	bne.n	8001964 <HAL_RCC_OscConfig+0x98>
 800194a:	4b7b      	ldr	r3, [pc, #492]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a7a      	ldr	r2, [pc, #488]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001950:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001954:	6013      	str	r3, [r2, #0]
 8001956:	4b78      	ldr	r3, [pc, #480]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a77      	ldr	r2, [pc, #476]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800195c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001960:	6013      	str	r3, [r2, #0]
 8001962:	e01d      	b.n	80019a0 <HAL_RCC_OscConfig+0xd4>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800196c:	d10c      	bne.n	8001988 <HAL_RCC_OscConfig+0xbc>
 800196e:	4b72      	ldr	r3, [pc, #456]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a71      	ldr	r2, [pc, #452]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001974:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001978:	6013      	str	r3, [r2, #0]
 800197a:	4b6f      	ldr	r3, [pc, #444]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a6e      	ldr	r2, [pc, #440]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001980:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001984:	6013      	str	r3, [r2, #0]
 8001986:	e00b      	b.n	80019a0 <HAL_RCC_OscConfig+0xd4>
 8001988:	4b6b      	ldr	r3, [pc, #428]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a6a      	ldr	r2, [pc, #424]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800198e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001992:	6013      	str	r3, [r2, #0]
 8001994:	4b68      	ldr	r3, [pc, #416]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a67      	ldr	r2, [pc, #412]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 800199a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800199e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d013      	beq.n	80019d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a8:	f7ff fcce 	bl	8001348 <HAL_GetTick>
 80019ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ae:	e008      	b.n	80019c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019b0:	f7ff fcca 	bl	8001348 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	2b64      	cmp	r3, #100	; 0x64
 80019bc:	d901      	bls.n	80019c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019be:	2303      	movs	r3, #3
 80019c0:	e1fa      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019c2:	4b5d      	ldr	r3, [pc, #372]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d0f0      	beq.n	80019b0 <HAL_RCC_OscConfig+0xe4>
 80019ce:	e014      	b.n	80019fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d0:	f7ff fcba 	bl	8001348 <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019d6:	e008      	b.n	80019ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019d8:	f7ff fcb6 	bl	8001348 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b64      	cmp	r3, #100	; 0x64
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e1e6      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ea:	4b53      	ldr	r3, [pc, #332]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d1f0      	bne.n	80019d8 <HAL_RCC_OscConfig+0x10c>
 80019f6:	e000      	b.n	80019fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d063      	beq.n	8001ace <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a06:	4b4c      	ldr	r3, [pc, #304]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f003 030c 	and.w	r3, r3, #12
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00b      	beq.n	8001a2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a12:	4b49      	ldr	r3, [pc, #292]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f003 030c 	and.w	r3, r3, #12
 8001a1a:	2b08      	cmp	r3, #8
 8001a1c:	d11c      	bne.n	8001a58 <HAL_RCC_OscConfig+0x18c>
 8001a1e:	4b46      	ldr	r3, [pc, #280]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d116      	bne.n	8001a58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a2a:	4b43      	ldr	r3, [pc, #268]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d005      	beq.n	8001a42 <HAL_RCC_OscConfig+0x176>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d001      	beq.n	8001a42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e1ba      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a42:	4b3d      	ldr	r3, [pc, #244]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	00db      	lsls	r3, r3, #3
 8001a50:	4939      	ldr	r1, [pc, #228]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a52:	4313      	orrs	r3, r2
 8001a54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a56:	e03a      	b.n	8001ace <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	691b      	ldr	r3, [r3, #16]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d020      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a60:	4b36      	ldr	r3, [pc, #216]	; (8001b3c <HAL_RCC_OscConfig+0x270>)
 8001a62:	2201      	movs	r2, #1
 8001a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a66:	f7ff fc6f 	bl	8001348 <HAL_GetTick>
 8001a6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a6c:	e008      	b.n	8001a80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a6e:	f7ff fc6b 	bl	8001348 <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e19b      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a80:	4b2d      	ldr	r3, [pc, #180]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0f0      	beq.n	8001a6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a8c:	4b2a      	ldr	r3, [pc, #168]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	695b      	ldr	r3, [r3, #20]
 8001a98:	00db      	lsls	r3, r3, #3
 8001a9a:	4927      	ldr	r1, [pc, #156]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	600b      	str	r3, [r1, #0]
 8001aa0:	e015      	b.n	8001ace <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aa2:	4b26      	ldr	r3, [pc, #152]	; (8001b3c <HAL_RCC_OscConfig+0x270>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa8:	f7ff fc4e 	bl	8001348 <HAL_GetTick>
 8001aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aae:	e008      	b.n	8001ac2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ab0:	f7ff fc4a 	bl	8001348 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e17a      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac2:	4b1d      	ldr	r3, [pc, #116]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d1f0      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0308 	and.w	r3, r3, #8
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d03a      	beq.n	8001b50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	699b      	ldr	r3, [r3, #24]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d019      	beq.n	8001b16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ae2:	4b17      	ldr	r3, [pc, #92]	; (8001b40 <HAL_RCC_OscConfig+0x274>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae8:	f7ff fc2e 	bl	8001348 <HAL_GetTick>
 8001aec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001af0:	f7ff fc2a 	bl	8001348 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e15a      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b02:	4b0d      	ldr	r3, [pc, #52]	; (8001b38 <HAL_RCC_OscConfig+0x26c>)
 8001b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b06:	f003 0302 	and.w	r3, r3, #2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d0f0      	beq.n	8001af0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b0e:	2001      	movs	r0, #1
 8001b10:	f000 fa9a 	bl	8002048 <RCC_Delay>
 8001b14:	e01c      	b.n	8001b50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b16:	4b0a      	ldr	r3, [pc, #40]	; (8001b40 <HAL_RCC_OscConfig+0x274>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b1c:	f7ff fc14 	bl	8001348 <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b22:	e00f      	b.n	8001b44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b24:	f7ff fc10 	bl	8001348 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d908      	bls.n	8001b44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e140      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
 8001b36:	bf00      	nop
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	42420000 	.word	0x42420000
 8001b40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b44:	4b9e      	ldr	r3, [pc, #632]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d1e9      	bne.n	8001b24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	f000 80a6 	beq.w	8001caa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b62:	4b97      	ldr	r3, [pc, #604]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d10d      	bne.n	8001b8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b6e:	4b94      	ldr	r3, [pc, #592]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001b70:	69db      	ldr	r3, [r3, #28]
 8001b72:	4a93      	ldr	r2, [pc, #588]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001b74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b78:	61d3      	str	r3, [r2, #28]
 8001b7a:	4b91      	ldr	r3, [pc, #580]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b82:	60bb      	str	r3, [r7, #8]
 8001b84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b86:	2301      	movs	r3, #1
 8001b88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b8a:	4b8e      	ldr	r3, [pc, #568]	; (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d118      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b96:	4b8b      	ldr	r3, [pc, #556]	; (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a8a      	ldr	r2, [pc, #552]	; (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001b9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ba0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ba2:	f7ff fbd1 	bl	8001348 <HAL_GetTick>
 8001ba6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba8:	e008      	b.n	8001bbc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001baa:	f7ff fbcd 	bl	8001348 <HAL_GetTick>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b64      	cmp	r3, #100	; 0x64
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e0fd      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bbc:	4b81      	ldr	r3, [pc, #516]	; (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d0f0      	beq.n	8001baa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d106      	bne.n	8001bde <HAL_RCC_OscConfig+0x312>
 8001bd0:	4b7b      	ldr	r3, [pc, #492]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	4a7a      	ldr	r2, [pc, #488]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001bd6:	f043 0301 	orr.w	r3, r3, #1
 8001bda:	6213      	str	r3, [r2, #32]
 8001bdc:	e02d      	b.n	8001c3a <HAL_RCC_OscConfig+0x36e>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d10c      	bne.n	8001c00 <HAL_RCC_OscConfig+0x334>
 8001be6:	4b76      	ldr	r3, [pc, #472]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001be8:	6a1b      	ldr	r3, [r3, #32]
 8001bea:	4a75      	ldr	r2, [pc, #468]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001bec:	f023 0301 	bic.w	r3, r3, #1
 8001bf0:	6213      	str	r3, [r2, #32]
 8001bf2:	4b73      	ldr	r3, [pc, #460]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001bf4:	6a1b      	ldr	r3, [r3, #32]
 8001bf6:	4a72      	ldr	r2, [pc, #456]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001bf8:	f023 0304 	bic.w	r3, r3, #4
 8001bfc:	6213      	str	r3, [r2, #32]
 8001bfe:	e01c      	b.n	8001c3a <HAL_RCC_OscConfig+0x36e>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	2b05      	cmp	r3, #5
 8001c06:	d10c      	bne.n	8001c22 <HAL_RCC_OscConfig+0x356>
 8001c08:	4b6d      	ldr	r3, [pc, #436]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	4a6c      	ldr	r2, [pc, #432]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c0e:	f043 0304 	orr.w	r3, r3, #4
 8001c12:	6213      	str	r3, [r2, #32]
 8001c14:	4b6a      	ldr	r3, [pc, #424]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c16:	6a1b      	ldr	r3, [r3, #32]
 8001c18:	4a69      	ldr	r2, [pc, #420]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c1a:	f043 0301 	orr.w	r3, r3, #1
 8001c1e:	6213      	str	r3, [r2, #32]
 8001c20:	e00b      	b.n	8001c3a <HAL_RCC_OscConfig+0x36e>
 8001c22:	4b67      	ldr	r3, [pc, #412]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c24:	6a1b      	ldr	r3, [r3, #32]
 8001c26:	4a66      	ldr	r2, [pc, #408]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c28:	f023 0301 	bic.w	r3, r3, #1
 8001c2c:	6213      	str	r3, [r2, #32]
 8001c2e:	4b64      	ldr	r3, [pc, #400]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c30:	6a1b      	ldr	r3, [r3, #32]
 8001c32:	4a63      	ldr	r2, [pc, #396]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c34:	f023 0304 	bic.w	r3, r3, #4
 8001c38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d015      	beq.n	8001c6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c42:	f7ff fb81 	bl	8001348 <HAL_GetTick>
 8001c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c48:	e00a      	b.n	8001c60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c4a:	f7ff fb7d 	bl	8001348 <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d901      	bls.n	8001c60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	e0ab      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c60:	4b57      	ldr	r3, [pc, #348]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c62:	6a1b      	ldr	r3, [r3, #32]
 8001c64:	f003 0302 	and.w	r3, r3, #2
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d0ee      	beq.n	8001c4a <HAL_RCC_OscConfig+0x37e>
 8001c6c:	e014      	b.n	8001c98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c6e:	f7ff fb6b 	bl	8001348 <HAL_GetTick>
 8001c72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c74:	e00a      	b.n	8001c8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c76:	f7ff fb67 	bl	8001348 <HAL_GetTick>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e095      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c8c:	4b4c      	ldr	r3, [pc, #304]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d1ee      	bne.n	8001c76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c98:	7dfb      	ldrb	r3, [r7, #23]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d105      	bne.n	8001caa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c9e:	4b48      	ldr	r3, [pc, #288]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	4a47      	ldr	r2, [pc, #284]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001ca4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ca8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	69db      	ldr	r3, [r3, #28]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f000 8081 	beq.w	8001db6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cb4:	4b42      	ldr	r3, [pc, #264]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f003 030c 	and.w	r3, r3, #12
 8001cbc:	2b08      	cmp	r3, #8
 8001cbe:	d061      	beq.n	8001d84 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	69db      	ldr	r3, [r3, #28]
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d146      	bne.n	8001d56 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc8:	4b3f      	ldr	r3, [pc, #252]	; (8001dc8 <HAL_RCC_OscConfig+0x4fc>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cce:	f7ff fb3b 	bl	8001348 <HAL_GetTick>
 8001cd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd4:	e008      	b.n	8001ce8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd6:	f7ff fb37 	bl	8001348 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e067      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce8:	4b35      	ldr	r3, [pc, #212]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d1f0      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a1b      	ldr	r3, [r3, #32]
 8001cf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cfc:	d108      	bne.n	8001d10 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001cfe:	4b30      	ldr	r3, [pc, #192]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	492d      	ldr	r1, [pc, #180]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d10:	4b2b      	ldr	r3, [pc, #172]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a19      	ldr	r1, [r3, #32]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d20:	430b      	orrs	r3, r1
 8001d22:	4927      	ldr	r1, [pc, #156]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d24:	4313      	orrs	r3, r2
 8001d26:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d28:	4b27      	ldr	r3, [pc, #156]	; (8001dc8 <HAL_RCC_OscConfig+0x4fc>)
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d2e:	f7ff fb0b 	bl	8001348 <HAL_GetTick>
 8001d32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d34:	e008      	b.n	8001d48 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d36:	f7ff fb07 	bl	8001348 <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d901      	bls.n	8001d48 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e037      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d48:	4b1d      	ldr	r3, [pc, #116]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d0f0      	beq.n	8001d36 <HAL_RCC_OscConfig+0x46a>
 8001d54:	e02f      	b.n	8001db6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d56:	4b1c      	ldr	r3, [pc, #112]	; (8001dc8 <HAL_RCC_OscConfig+0x4fc>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d5c:	f7ff faf4 	bl	8001348 <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d64:	f7ff faf0 	bl	8001348 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e020      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d76:	4b12      	ldr	r3, [pc, #72]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d1f0      	bne.n	8001d64 <HAL_RCC_OscConfig+0x498>
 8001d82:	e018      	b.n	8001db6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	69db      	ldr	r3, [r3, #28]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d101      	bne.n	8001d90 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e013      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d90:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <HAL_RCC_OscConfig+0x4f4>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6a1b      	ldr	r3, [r3, #32]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d106      	bne.n	8001db2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d001      	beq.n	8001db6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e000      	b.n	8001db8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	40007000 	.word	0x40007000
 8001dc8:	42420060 	.word	0x42420060

08001dcc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d101      	bne.n	8001de0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e0d0      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001de0:	4b6a      	ldr	r3, [pc, #424]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0307 	and.w	r3, r3, #7
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d910      	bls.n	8001e10 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dee:	4b67      	ldr	r3, [pc, #412]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f023 0207 	bic.w	r2, r3, #7
 8001df6:	4965      	ldr	r1, [pc, #404]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dfe:	4b63      	ldr	r3, [pc, #396]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0307 	and.w	r3, r3, #7
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d001      	beq.n	8001e10 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e0b8      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d020      	beq.n	8001e5e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0304 	and.w	r3, r3, #4
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d005      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e28:	4b59      	ldr	r3, [pc, #356]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	4a58      	ldr	r2, [pc, #352]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e32:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0308 	and.w	r3, r3, #8
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d005      	beq.n	8001e4c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e40:	4b53      	ldr	r3, [pc, #332]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	4a52      	ldr	r2, [pc, #328]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e46:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e4a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e4c:	4b50      	ldr	r3, [pc, #320]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	494d      	ldr	r1, [pc, #308]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d040      	beq.n	8001eec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d107      	bne.n	8001e82 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e72:	4b47      	ldr	r3, [pc, #284]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d115      	bne.n	8001eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e07f      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d107      	bne.n	8001e9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e8a:	4b41      	ldr	r3, [pc, #260]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d109      	bne.n	8001eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e073      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e9a:	4b3d      	ldr	r3, [pc, #244]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e06b      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eaa:	4b39      	ldr	r3, [pc, #228]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	f023 0203 	bic.w	r2, r3, #3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	4936      	ldr	r1, [pc, #216]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ebc:	f7ff fa44 	bl	8001348 <HAL_GetTick>
 8001ec0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ec2:	e00a      	b.n	8001eda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec4:	f7ff fa40 	bl	8001348 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e053      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eda:	4b2d      	ldr	r3, [pc, #180]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f003 020c 	and.w	r2, r3, #12
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d1eb      	bne.n	8001ec4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001eec:	4b27      	ldr	r3, [pc, #156]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0307 	and.w	r3, r3, #7
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d210      	bcs.n	8001f1c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efa:	4b24      	ldr	r3, [pc, #144]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f023 0207 	bic.w	r2, r3, #7
 8001f02:	4922      	ldr	r1, [pc, #136]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f0a:	4b20      	ldr	r3, [pc, #128]	; (8001f8c <HAL_RCC_ClockConfig+0x1c0>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0307 	and.w	r3, r3, #7
 8001f12:	683a      	ldr	r2, [r7, #0]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d001      	beq.n	8001f1c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e032      	b.n	8001f82 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0304 	and.w	r3, r3, #4
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d008      	beq.n	8001f3a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f28:	4b19      	ldr	r3, [pc, #100]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	4916      	ldr	r1, [pc, #88]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001f36:	4313      	orrs	r3, r2
 8001f38:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0308 	and.w	r3, r3, #8
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d009      	beq.n	8001f5a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f46:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	00db      	lsls	r3, r3, #3
 8001f54:	490e      	ldr	r1, [pc, #56]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001f56:	4313      	orrs	r3, r2
 8001f58:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f5a:	f000 f821 	bl	8001fa0 <HAL_RCC_GetSysClockFreq>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	4b0b      	ldr	r3, [pc, #44]	; (8001f90 <HAL_RCC_ClockConfig+0x1c4>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	091b      	lsrs	r3, r3, #4
 8001f66:	f003 030f 	and.w	r3, r3, #15
 8001f6a:	490a      	ldr	r1, [pc, #40]	; (8001f94 <HAL_RCC_ClockConfig+0x1c8>)
 8001f6c:	5ccb      	ldrb	r3, [r1, r3]
 8001f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f72:	4a09      	ldr	r2, [pc, #36]	; (8001f98 <HAL_RCC_ClockConfig+0x1cc>)
 8001f74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f76:	4b09      	ldr	r3, [pc, #36]	; (8001f9c <HAL_RCC_ClockConfig+0x1d0>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff f9a2 	bl	80012c4 <HAL_InitTick>

  return HAL_OK;
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40022000 	.word	0x40022000
 8001f90:	40021000 	.word	0x40021000
 8001f94:	080028c4 	.word	0x080028c4
 8001f98:	2000005c 	.word	0x2000005c
 8001f9c:	20000060 	.word	0x20000060

08001fa0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b087      	sub	sp, #28
 8001fa4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60fb      	str	r3, [r7, #12]
 8001faa:	2300      	movs	r3, #0
 8001fac:	60bb      	str	r3, [r7, #8]
 8001fae:	2300      	movs	r3, #0
 8001fb0:	617b      	str	r3, [r7, #20]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fba:	4b1e      	ldr	r3, [pc, #120]	; (8002034 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f003 030c 	and.w	r3, r3, #12
 8001fc6:	2b04      	cmp	r3, #4
 8001fc8:	d002      	beq.n	8001fd0 <HAL_RCC_GetSysClockFreq+0x30>
 8001fca:	2b08      	cmp	r3, #8
 8001fcc:	d003      	beq.n	8001fd6 <HAL_RCC_GetSysClockFreq+0x36>
 8001fce:	e027      	b.n	8002020 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fd0:	4b19      	ldr	r3, [pc, #100]	; (8002038 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fd2:	613b      	str	r3, [r7, #16]
      break;
 8001fd4:	e027      	b.n	8002026 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	0c9b      	lsrs	r3, r3, #18
 8001fda:	f003 030f 	and.w	r3, r3, #15
 8001fde:	4a17      	ldr	r2, [pc, #92]	; (800203c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001fe0:	5cd3      	ldrb	r3, [r2, r3]
 8001fe2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d010      	beq.n	8002010 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fee:	4b11      	ldr	r3, [pc, #68]	; (8002034 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	0c5b      	lsrs	r3, r3, #17
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	4a11      	ldr	r2, [pc, #68]	; (8002040 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ffa:	5cd3      	ldrb	r3, [r2, r3]
 8001ffc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a0d      	ldr	r2, [pc, #52]	; (8002038 <HAL_RCC_GetSysClockFreq+0x98>)
 8002002:	fb02 f203 	mul.w	r2, r2, r3
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	fbb2 f3f3 	udiv	r3, r2, r3
 800200c:	617b      	str	r3, [r7, #20]
 800200e:	e004      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a0c      	ldr	r2, [pc, #48]	; (8002044 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002014:	fb02 f303 	mul.w	r3, r2, r3
 8002018:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	613b      	str	r3, [r7, #16]
      break;
 800201e:	e002      	b.n	8002026 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002020:	4b05      	ldr	r3, [pc, #20]	; (8002038 <HAL_RCC_GetSysClockFreq+0x98>)
 8002022:	613b      	str	r3, [r7, #16]
      break;
 8002024:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002026:	693b      	ldr	r3, [r7, #16]
}
 8002028:	4618      	mov	r0, r3
 800202a:	371c      	adds	r7, #28
 800202c:	46bd      	mov	sp, r7
 800202e:	bc80      	pop	{r7}
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	40021000 	.word	0x40021000
 8002038:	007a1200 	.word	0x007a1200
 800203c:	080028d4 	.word	0x080028d4
 8002040:	080028e4 	.word	0x080028e4
 8002044:	003d0900 	.word	0x003d0900

08002048 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002050:	4b0a      	ldr	r3, [pc, #40]	; (800207c <RCC_Delay+0x34>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a0a      	ldr	r2, [pc, #40]	; (8002080 <RCC_Delay+0x38>)
 8002056:	fba2 2303 	umull	r2, r3, r2, r3
 800205a:	0a5b      	lsrs	r3, r3, #9
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	fb02 f303 	mul.w	r3, r2, r3
 8002062:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002064:	bf00      	nop
  }
  while (Delay --);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	1e5a      	subs	r2, r3, #1
 800206a:	60fa      	str	r2, [r7, #12]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1f9      	bne.n	8002064 <RCC_Delay+0x1c>
}
 8002070:	bf00      	nop
 8002072:	bf00      	nop
 8002074:	3714      	adds	r7, #20
 8002076:	46bd      	mov	sp, r7
 8002078:	bc80      	pop	{r7}
 800207a:	4770      	bx	lr
 800207c:	2000005c 	.word	0x2000005c
 8002080:	10624dd3 	.word	0x10624dd3

08002084 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e041      	b.n	800211a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d106      	bne.n	80020b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7ff f872 	bl	8001194 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2202      	movs	r2, #2
 80020b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3304      	adds	r3, #4
 80020c0:	4619      	mov	r1, r3
 80020c2:	4610      	mov	r0, r2
 80020c4:	f000 fa6e 	bl	80025a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2201      	movs	r2, #1
 80020d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2201      	movs	r2, #1
 80020e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2201      	movs	r2, #1
 80020f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
	...

08002124 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002132:	b2db      	uxtb	r3, r3
 8002134:	2b01      	cmp	r3, #1
 8002136:	d001      	beq.n	800213c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e035      	b.n	80021a8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2202      	movs	r2, #2
 8002140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	68da      	ldr	r2, [r3, #12]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f042 0201 	orr.w	r2, r2, #1
 8002152:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a16      	ldr	r2, [pc, #88]	; (80021b4 <HAL_TIM_Base_Start_IT+0x90>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d009      	beq.n	8002172 <HAL_TIM_Base_Start_IT+0x4e>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002166:	d004      	beq.n	8002172 <HAL_TIM_Base_Start_IT+0x4e>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a12      	ldr	r2, [pc, #72]	; (80021b8 <HAL_TIM_Base_Start_IT+0x94>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d111      	bne.n	8002196 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f003 0307 	and.w	r3, r3, #7
 800217c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2b06      	cmp	r3, #6
 8002182:	d010      	beq.n	80021a6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f042 0201 	orr.w	r2, r2, #1
 8002192:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002194:	e007      	b.n	80021a6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f042 0201 	orr.w	r2, r2, #1
 80021a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3714      	adds	r7, #20
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bc80      	pop	{r7}
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	40012c00 	.word	0x40012c00
 80021b8:	40000400 	.word	0x40000400

080021bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d122      	bne.n	8002218 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d11b      	bne.n	8002218 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f06f 0202 	mvn.w	r2, #2
 80021e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2201      	movs	r2, #1
 80021ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	f003 0303 	and.w	r3, r3, #3
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f000 f9b4 	bl	800256c <HAL_TIM_IC_CaptureCallback>
 8002204:	e005      	b.n	8002212 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 f9a7 	bl	800255a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f000 f9b6 	bl	800257e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	f003 0304 	and.w	r3, r3, #4
 8002222:	2b04      	cmp	r3, #4
 8002224:	d122      	bne.n	800226c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b04      	cmp	r3, #4
 8002232:	d11b      	bne.n	800226c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f06f 0204 	mvn.w	r2, #4
 800223c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2202      	movs	r2, #2
 8002242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f000 f98a 	bl	800256c <HAL_TIM_IC_CaptureCallback>
 8002258:	e005      	b.n	8002266 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 f97d 	bl	800255a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f000 f98c 	bl	800257e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	f003 0308 	and.w	r3, r3, #8
 8002276:	2b08      	cmp	r3, #8
 8002278:	d122      	bne.n	80022c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	f003 0308 	and.w	r3, r3, #8
 8002284:	2b08      	cmp	r3, #8
 8002286:	d11b      	bne.n	80022c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f06f 0208 	mvn.w	r2, #8
 8002290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2204      	movs	r2, #4
 8002296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	f003 0303 	and.w	r3, r3, #3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f000 f960 	bl	800256c <HAL_TIM_IC_CaptureCallback>
 80022ac:	e005      	b.n	80022ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f000 f953 	bl	800255a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f000 f962 	bl	800257e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	691b      	ldr	r3, [r3, #16]
 80022c6:	f003 0310 	and.w	r3, r3, #16
 80022ca:	2b10      	cmp	r3, #16
 80022cc:	d122      	bne.n	8002314 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	f003 0310 	and.w	r3, r3, #16
 80022d8:	2b10      	cmp	r3, #16
 80022da:	d11b      	bne.n	8002314 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f06f 0210 	mvn.w	r2, #16
 80022e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2208      	movs	r2, #8
 80022ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d003      	beq.n	8002302 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 f936 	bl	800256c <HAL_TIM_IC_CaptureCallback>
 8002300:	e005      	b.n	800230e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 f929 	bl	800255a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f000 f938 	bl	800257e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	2b01      	cmp	r3, #1
 8002320:	d10e      	bne.n	8002340 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	2b01      	cmp	r3, #1
 800232e:	d107      	bne.n	8002340 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f06f 0201 	mvn.w	r2, #1
 8002338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f7fe fe90 	bl	8001060 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800234a:	2b80      	cmp	r3, #128	; 0x80
 800234c:	d10e      	bne.n	800236c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002358:	2b80      	cmp	r3, #128	; 0x80
 800235a:	d107      	bne.n	800236c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f000 fa6b 	bl	8002842 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002376:	2b40      	cmp	r3, #64	; 0x40
 8002378:	d10e      	bne.n	8002398 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002384:	2b40      	cmp	r3, #64	; 0x40
 8002386:	d107      	bne.n	8002398 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f000 f8fc 	bl	8002590 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	f003 0320 	and.w	r3, r3, #32
 80023a2:	2b20      	cmp	r3, #32
 80023a4:	d10e      	bne.n	80023c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	f003 0320 	and.w	r3, r3, #32
 80023b0:	2b20      	cmp	r3, #32
 80023b2:	d107      	bne.n	80023c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f06f 0220 	mvn.w	r2, #32
 80023bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 fa36 	bl	8002830 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80023c4:	bf00      	nop
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023d6:	2300      	movs	r3, #0
 80023d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d101      	bne.n	80023e8 <HAL_TIM_ConfigClockSource+0x1c>
 80023e4:	2302      	movs	r3, #2
 80023e6:	e0b4      	b.n	8002552 <HAL_TIM_ConfigClockSource+0x186>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002406:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800240e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	68ba      	ldr	r2, [r7, #8]
 8002416:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002420:	d03e      	beq.n	80024a0 <HAL_TIM_ConfigClockSource+0xd4>
 8002422:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002426:	f200 8087 	bhi.w	8002538 <HAL_TIM_ConfigClockSource+0x16c>
 800242a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800242e:	f000 8086 	beq.w	800253e <HAL_TIM_ConfigClockSource+0x172>
 8002432:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002436:	d87f      	bhi.n	8002538 <HAL_TIM_ConfigClockSource+0x16c>
 8002438:	2b70      	cmp	r3, #112	; 0x70
 800243a:	d01a      	beq.n	8002472 <HAL_TIM_ConfigClockSource+0xa6>
 800243c:	2b70      	cmp	r3, #112	; 0x70
 800243e:	d87b      	bhi.n	8002538 <HAL_TIM_ConfigClockSource+0x16c>
 8002440:	2b60      	cmp	r3, #96	; 0x60
 8002442:	d050      	beq.n	80024e6 <HAL_TIM_ConfigClockSource+0x11a>
 8002444:	2b60      	cmp	r3, #96	; 0x60
 8002446:	d877      	bhi.n	8002538 <HAL_TIM_ConfigClockSource+0x16c>
 8002448:	2b50      	cmp	r3, #80	; 0x50
 800244a:	d03c      	beq.n	80024c6 <HAL_TIM_ConfigClockSource+0xfa>
 800244c:	2b50      	cmp	r3, #80	; 0x50
 800244e:	d873      	bhi.n	8002538 <HAL_TIM_ConfigClockSource+0x16c>
 8002450:	2b40      	cmp	r3, #64	; 0x40
 8002452:	d058      	beq.n	8002506 <HAL_TIM_ConfigClockSource+0x13a>
 8002454:	2b40      	cmp	r3, #64	; 0x40
 8002456:	d86f      	bhi.n	8002538 <HAL_TIM_ConfigClockSource+0x16c>
 8002458:	2b30      	cmp	r3, #48	; 0x30
 800245a:	d064      	beq.n	8002526 <HAL_TIM_ConfigClockSource+0x15a>
 800245c:	2b30      	cmp	r3, #48	; 0x30
 800245e:	d86b      	bhi.n	8002538 <HAL_TIM_ConfigClockSource+0x16c>
 8002460:	2b20      	cmp	r3, #32
 8002462:	d060      	beq.n	8002526 <HAL_TIM_ConfigClockSource+0x15a>
 8002464:	2b20      	cmp	r3, #32
 8002466:	d867      	bhi.n	8002538 <HAL_TIM_ConfigClockSource+0x16c>
 8002468:	2b00      	cmp	r3, #0
 800246a:	d05c      	beq.n	8002526 <HAL_TIM_ConfigClockSource+0x15a>
 800246c:	2b10      	cmp	r3, #16
 800246e:	d05a      	beq.n	8002526 <HAL_TIM_ConfigClockSource+0x15a>
 8002470:	e062      	b.n	8002538 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6818      	ldr	r0, [r3, #0]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	6899      	ldr	r1, [r3, #8]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	f000 f95e 	bl	8002742 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002494:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	609a      	str	r2, [r3, #8]
      break;
 800249e:	e04f      	b.n	8002540 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6818      	ldr	r0, [r3, #0]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	6899      	ldr	r1, [r3, #8]
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685a      	ldr	r2, [r3, #4]
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	f000 f947 	bl	8002742 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	689a      	ldr	r2, [r3, #8]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80024c2:	609a      	str	r2, [r3, #8]
      break;
 80024c4:	e03c      	b.n	8002540 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6818      	ldr	r0, [r3, #0]
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	6859      	ldr	r1, [r3, #4]
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	461a      	mov	r2, r3
 80024d4:	f000 f8be 	bl	8002654 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2150      	movs	r1, #80	; 0x50
 80024de:	4618      	mov	r0, r3
 80024e0:	f000 f915 	bl	800270e <TIM_ITRx_SetConfig>
      break;
 80024e4:	e02c      	b.n	8002540 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6818      	ldr	r0, [r3, #0]
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	6859      	ldr	r1, [r3, #4]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	461a      	mov	r2, r3
 80024f4:	f000 f8dc 	bl	80026b0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2160      	movs	r1, #96	; 0x60
 80024fe:	4618      	mov	r0, r3
 8002500:	f000 f905 	bl	800270e <TIM_ITRx_SetConfig>
      break;
 8002504:	e01c      	b.n	8002540 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6818      	ldr	r0, [r3, #0]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	6859      	ldr	r1, [r3, #4]
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	461a      	mov	r2, r3
 8002514:	f000 f89e 	bl	8002654 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2140      	movs	r1, #64	; 0x40
 800251e:	4618      	mov	r0, r3
 8002520:	f000 f8f5 	bl	800270e <TIM_ITRx_SetConfig>
      break;
 8002524:	e00c      	b.n	8002540 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4619      	mov	r1, r3
 8002530:	4610      	mov	r0, r2
 8002532:	f000 f8ec 	bl	800270e <TIM_ITRx_SetConfig>
      break;
 8002536:	e003      	b.n	8002540 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	73fb      	strb	r3, [r7, #15]
      break;
 800253c:	e000      	b.n	8002540 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800253e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002550:	7bfb      	ldrb	r3, [r7, #15]
}
 8002552:	4618      	mov	r0, r3
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	bc80      	pop	{r7}
 800256a:	4770      	bx	lr

0800256c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	bc80      	pop	{r7}
 800257c:	4770      	bx	lr

0800257e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800257e:	b480      	push	{r7}
 8002580:	b083      	sub	sp, #12
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002586:	bf00      	nop
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr

08002590 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr
	...

080025a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	4a25      	ldr	r2, [pc, #148]	; (800264c <TIM_Base_SetConfig+0xa8>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d007      	beq.n	80025cc <TIM_Base_SetConfig+0x28>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025c2:	d003      	beq.n	80025cc <TIM_Base_SetConfig+0x28>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	4a22      	ldr	r2, [pc, #136]	; (8002650 <TIM_Base_SetConfig+0xac>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d108      	bne.n	80025de <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	68fa      	ldr	r2, [r7, #12]
 80025da:	4313      	orrs	r3, r2
 80025dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a1a      	ldr	r2, [pc, #104]	; (800264c <TIM_Base_SetConfig+0xa8>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d007      	beq.n	80025f6 <TIM_Base_SetConfig+0x52>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025ec:	d003      	beq.n	80025f6 <TIM_Base_SetConfig+0x52>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a17      	ldr	r2, [pc, #92]	; (8002650 <TIM_Base_SetConfig+0xac>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d108      	bne.n	8002608 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	4313      	orrs	r3, r2
 8002606:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	4313      	orrs	r3, r2
 8002614:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	68fa      	ldr	r2, [r7, #12]
 800261a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	689a      	ldr	r2, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	4a07      	ldr	r2, [pc, #28]	; (800264c <TIM_Base_SetConfig+0xa8>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d103      	bne.n	800263c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	691a      	ldr	r2, [r3, #16]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	615a      	str	r2, [r3, #20]
}
 8002642:	bf00      	nop
 8002644:	3714      	adds	r7, #20
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr
 800264c:	40012c00 	.word	0x40012c00
 8002650:	40000400 	.word	0x40000400

08002654 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002654:	b480      	push	{r7}
 8002656:	b087      	sub	sp, #28
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	6a1b      	ldr	r3, [r3, #32]
 800266a:	f023 0201 	bic.w	r2, r3, #1
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	699b      	ldr	r3, [r3, #24]
 8002676:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800267e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	4313      	orrs	r3, r2
 8002688:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	f023 030a 	bic.w	r3, r3, #10
 8002690:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002692:	697a      	ldr	r2, [r7, #20]
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	4313      	orrs	r3, r2
 8002698:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	693a      	ldr	r2, [r7, #16]
 800269e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	621a      	str	r2, [r3, #32]
}
 80026a6:	bf00      	nop
 80026a8:	371c      	adds	r7, #28
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr

080026b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b087      	sub	sp, #28
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	6a1b      	ldr	r3, [r3, #32]
 80026c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6a1b      	ldr	r3, [r3, #32]
 80026c6:	f023 0210 	bic.w	r2, r3, #16
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80026da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	031b      	lsls	r3, r3, #12
 80026e0:	693a      	ldr	r2, [r7, #16]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80026ec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	011b      	lsls	r3, r3, #4
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	697a      	ldr	r2, [r7, #20]
 8002702:	621a      	str	r2, [r3, #32]
}
 8002704:	bf00      	nop
 8002706:	371c      	adds	r7, #28
 8002708:	46bd      	mov	sp, r7
 800270a:	bc80      	pop	{r7}
 800270c:	4770      	bx	lr

0800270e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800270e:	b480      	push	{r7}
 8002710:	b085      	sub	sp, #20
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
 8002716:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002724:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	4313      	orrs	r3, r2
 800272c:	f043 0307 	orr.w	r3, r3, #7
 8002730:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	609a      	str	r2, [r3, #8]
}
 8002738:	bf00      	nop
 800273a:	3714      	adds	r7, #20
 800273c:	46bd      	mov	sp, r7
 800273e:	bc80      	pop	{r7}
 8002740:	4770      	bx	lr

08002742 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002742:	b480      	push	{r7}
 8002744:	b087      	sub	sp, #28
 8002746:	af00      	add	r7, sp, #0
 8002748:	60f8      	str	r0, [r7, #12]
 800274a:	60b9      	str	r1, [r7, #8]
 800274c:	607a      	str	r2, [r7, #4]
 800274e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800275c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	021a      	lsls	r2, r3, #8
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	431a      	orrs	r2, r3
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	4313      	orrs	r3, r2
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	4313      	orrs	r3, r2
 800276e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	609a      	str	r2, [r3, #8]
}
 8002776:	bf00      	nop
 8002778:	371c      	adds	r7, #28
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr

08002780 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002790:	2b01      	cmp	r3, #1
 8002792:	d101      	bne.n	8002798 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002794:	2302      	movs	r3, #2
 8002796:	e041      	b.n	800281c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2202      	movs	r2, #2
 80027a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68fa      	ldr	r2, [r7, #12]
 80027d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a14      	ldr	r2, [pc, #80]	; (8002828 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d009      	beq.n	80027f0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027e4:	d004      	beq.n	80027f0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a10      	ldr	r2, [pc, #64]	; (800282c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d10c      	bne.n	800280a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027f6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	68ba      	ldr	r2, [r7, #8]
 80027fe:	4313      	orrs	r3, r2
 8002800:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	3714      	adds	r7, #20
 8002820:	46bd      	mov	sp, r7
 8002822:	bc80      	pop	{r7}
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	40012c00 	.word	0x40012c00
 800282c:	40000400 	.word	0x40000400

08002830 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr

08002842 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002842:	b480      	push	{r7}
 8002844:	b083      	sub	sp, #12
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr

08002854 <__libc_init_array>:
 8002854:	b570      	push	{r4, r5, r6, lr}
 8002856:	2600      	movs	r6, #0
 8002858:	4d0c      	ldr	r5, [pc, #48]	; (800288c <__libc_init_array+0x38>)
 800285a:	4c0d      	ldr	r4, [pc, #52]	; (8002890 <__libc_init_array+0x3c>)
 800285c:	1b64      	subs	r4, r4, r5
 800285e:	10a4      	asrs	r4, r4, #2
 8002860:	42a6      	cmp	r6, r4
 8002862:	d109      	bne.n	8002878 <__libc_init_array+0x24>
 8002864:	f000 f822 	bl	80028ac <_init>
 8002868:	2600      	movs	r6, #0
 800286a:	4d0a      	ldr	r5, [pc, #40]	; (8002894 <__libc_init_array+0x40>)
 800286c:	4c0a      	ldr	r4, [pc, #40]	; (8002898 <__libc_init_array+0x44>)
 800286e:	1b64      	subs	r4, r4, r5
 8002870:	10a4      	asrs	r4, r4, #2
 8002872:	42a6      	cmp	r6, r4
 8002874:	d105      	bne.n	8002882 <__libc_init_array+0x2e>
 8002876:	bd70      	pop	{r4, r5, r6, pc}
 8002878:	f855 3b04 	ldr.w	r3, [r5], #4
 800287c:	4798      	blx	r3
 800287e:	3601      	adds	r6, #1
 8002880:	e7ee      	b.n	8002860 <__libc_init_array+0xc>
 8002882:	f855 3b04 	ldr.w	r3, [r5], #4
 8002886:	4798      	blx	r3
 8002888:	3601      	adds	r6, #1
 800288a:	e7f2      	b.n	8002872 <__libc_init_array+0x1e>
 800288c:	080028e8 	.word	0x080028e8
 8002890:	080028e8 	.word	0x080028e8
 8002894:	080028e8 	.word	0x080028e8
 8002898:	080028ec 	.word	0x080028ec

0800289c <memset>:
 800289c:	4603      	mov	r3, r0
 800289e:	4402      	add	r2, r0
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d100      	bne.n	80028a6 <memset+0xa>
 80028a4:	4770      	bx	lr
 80028a6:	f803 1b01 	strb.w	r1, [r3], #1
 80028aa:	e7f9      	b.n	80028a0 <memset+0x4>

080028ac <_init>:
 80028ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ae:	bf00      	nop
 80028b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028b2:	bc08      	pop	{r3}
 80028b4:	469e      	mov	lr, r3
 80028b6:	4770      	bx	lr

080028b8 <_fini>:
 80028b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ba:	bf00      	nop
 80028bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028be:	bc08      	pop	{r3}
 80028c0:	469e      	mov	lr, r3
 80028c2:	4770      	bx	lr
