Initializing gui preferences from file  /home/ahesham/.synopsys_icc_prefs.tcl
##############################################
########### 1. DESIGN SETUP ##################
##############################################
set design FPA_final
FPA_final
sh rm -rf $design
set sc_dir "/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12
set_app_var search_path "/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM                        /home/mohamed/Desktop/johnson/rtl"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM     /home/mohamed/Desktop/johnson/rtl
set_app_var link_library "* NangateOpenCellLibrary_ss0p95vn40c.db"
* NangateOpenCellLibrary_ss0p95vn40c.db
set_app_var target_library "NangateOpenCellLibrary_ss0p95vn40c.db"
NangateOpenCellLibrary_ss0p95vn40c.db
create_mw_lib   ./${design}                 -technology $sc_dir/tech/techfile/milkyway/FreePDK45_10m.tf                 -mw_reference_library $sc_dir/lib/Back_End/mdb          -hier_separator {/}             -bus_naming_style {[%d]}                -open
Start to load technology file /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/techfile/milkyway/FreePDK45_10m.tf.
Warning: ContactCode 'VIA45' has undefined or zero enclosures. (line 1102). (TFCHK-073)
Warning: ContactCode 'VIA56' has undefined or zero enclosures. (line 1119). (TFCHK-073)
Warning: ContactCode 'VIA78' has undefined or zero enclosures. (line 1153). (TFCHK-073)
Warning: ContactCode 'VIA89' has undefined or zero enclosures. (line 1170). (TFCHK-073)
Warning: ContactCode 'VIA910' has undefined or zero enclosures. (line 1187). (TFCHK-073)
Warning: Layer 'metal1' has a pitch 0.14 that does not match the recommended wire-to-via pitch 0.13 or 0.165. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 0.19 that does not match the recommended wire-to-via pitch 0.175 or 0.14. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 0.38 that does not match the recommended wire-to-via pitch 0.14 or 0.175. (TFCHK-049)
Warning: Layer 'metal4' has a pitch 0.38 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal5' has a pitch 0.76 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal6' has a pitch 0.76 that does not match the recommended wire-to-via pitch 0.28. (TFCHK-049)
Warning: Layer 'metal7' has a pitch 1.52 that does not match the recommended wire-to-via pitch 0.8. (TFCHK-049)
Warning: Layer 'metal8' has a pitch 1.52 that does not match the recommended wire-to-via pitch 0.8. (TFCHK-049)
Warning: Layer 'metal9' has a pitch 3.04 that does not match the recommended wire-to-via pitch 1.6. (TFCHK-049)
Warning: Layer 'metal10' has a pitch 3.04 that does not match the recommended wire-to-via pitch 1.6. (TFCHK-049)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/techfile/milkyway/FreePDK45_10m.tf has been loaded successfully.
{FPA_final}
set tlupmax "$sc_dir/tech/rcxt/FreePDK45_10m_Cmax.tlup"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmax.tlup
set tlupmin "$sc_dir/tech/rcxt/FreePDK45_10m_Cmin.tlup"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmin.tlup
set tech2itf "$sc_dir/tech/rcxt/FreePDK45_10m.map"
/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m.map
set_tlu_plus_files -max_tluplus $tlupmax                    -min_tluplus $tlupmin                  -tech2itf_map $tech2itf
1
import_designs  ../syn/output/${design}.v                 -format verilog               -top ${design}          -cel ${design}
Loading db file '/home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db'
Warning: Conflict unit found: MW tech file resistance unit is kOhm; Main Library resistance unit is MOhm. (IFS-007)
Type of creating bus for undefined cells : 0

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:01, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'FPA_final.CEL' now...
Total number of cell instances: 1935
Total number of nets: 2174
Total number of ports: 98 (include 0 PG ports)
Total number of hierarchical cell instances: 19

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
source  ../syn/cons/cons.tcl
Loading db file '/usr/synopsys/IC_Compiler/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/IC_Compiler/libraries/syn/standard.sldb'
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)

  Linking design 'FPA_final'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (19 designs)              FPA_final.CEL, etc
  NangateOpenCellLibrary_ss0p95vn40c (library) /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 468ms
Warning: No port objects matched 'B1/Sum' (SEL-004)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
set_propagated_clock [get_clocks clk]
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
save_mw_cel -as ${design}_1_imported
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named FPA_final_1_imported. (UIG-5)
1
##############################################
########### 2. Floorplan #####################
##############################################
create_floorplan -core_utilization 0.6  -start_first_row -flip_first_row        -left_io2core 2 -bottom_io2core 2 -right_io2core 2 -top_io2core 2
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
GRC reference (6000,6000), dimensions (14000, 14000)
Warning: Pin constraints not found for top block.  Default pin constraints are saved. (FPHSM-0010)
Warning: Cell instance operand2_reg/out_reg_25_ is not completely placed inside top block FPA_final (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 98.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name        Original Ports
FPA_final               98
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.603
        Number Of Rows = 50
        Core Width = 70.11
        Core Height = 70
        Aspect Ratio = 0.998
        Double Back ON
        Flip First Row = YES
        Start From First Row = YES
Planner run through successfully.
1
#set_preferred_routing_direction -layers {metal1 metal3 metal5 metal7 metal9 } -direction vertical
#set_preferred_routing_direction -layers {metal2 metal4 metal6 metal8 metal10 } -direction horizontal
##################################################
########### 3. POWER NETWORK #####################
##################################################
set power                    "VDD"
VDD
set ground                   "VSS"
VSS
set powerPort                "VDD"
VDD
set groundPort               "VSS"
VSS
set mw_logic0_net            "VSS"
VSS
set mw_logic1_net            "VDD"
VDD
# DEFINING POWER/GROUND NETS AND PINS                    
derive_pg_connection     -power_net VDD                                  -ground_net VSS                                 -power_pin VDD                                  -ground_pin VSS        
Information: connected 1935 power ports and 1935 ground ports
1
##//CREATING POWER RECTANGULAR RING             
create_rectangular_rings  -nets  {VDD VSS}  -left_offset 0.5 -left_segment_layer metal5 -left_segment_width 0.5 -right_offset 0.5 -right_segment_layer metal5 -right_segment_width 0.5 -bottom_offset 0.5 -bottom_segment_layer metal6 -bottom_segment_width 0.5 -extend_bh -top_offset 0.5 -top_segment_layer metal6 -top_segment_width 0.5
1935 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
save_mw_cel -as ${design}_3_1_rings
Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Total number of changes:                  2 (MW-339)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named FPA_final_3_1_rings. (UIG-5)
1
#create_power_straps  -direction horizontal  -nets  {VDD}  -layer metal6 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5
#create_power_straps  -direction horizontal  -start_at 1.5 -nets  {VSS}  -layer metal6 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5
create_power_straps  -direction vertical  -nets  {VDD}  -layer metal5 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5
1935 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
create_power_straps  -direction vertical  -start_at 1.5 -nets  {VSS}  -layer metal5 -configure groups_and_step  -num_groups 112 -step 3  -width 0.5

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
save_mw_cel -as ${design}_3_2_straps
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named FPA_final_3_2_straps. (UIG-5)
1
insert_stdcell_filler -cell_without_metal {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}   -connect_to_power VDD -connect_to_ground VSS
 VA selected:  
-->clean up DB before adding filler



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    1935 placeable cells
    0 cover cells
    100 IO cells/pins
    2035 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    157 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
NOTE: the following cells are either overlapped, 
      placed not exactly on row, or placed out of filling area:
>> output_reg/U38
>> output_reg/U37
>> output_reg/U36
>> output_reg/U35
>> output_reg/U34
>> output_reg/U33
>> output_reg/U32
>> output_reg/U31
>> output_reg/U30
>> output_reg/U29
    Pass II: mark placed cells
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 






Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!550
    550 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X16!1
    The last filler cell name is xofiller!FILLCELL_X16!50
    50 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    0 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    0 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!50
    50 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                1300 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  1300 (MW-339)
preroute_standard_cells -nets VDD -connect horizontal
1935 cells out of bound
Prerouting standard cells horizontally: 
 [10.00%]  
 [22.00%]  
 [34.00%]  
 [46.00%]  
 [58.00%]  
 [70.00%]  
 [82.00%]  
 [94.00%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        0M
1
preroute_standard_cells -nets VSS -connect horizontal
Prerouting standard cells horizontally: 
 [12.00%]  
 [24.00%]  
 [36.00%]  
 [48.00%]  
 [60.00%]  
 [72.00%]  
 [84.00%]  
 [96.00%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      232M Data =        1M
1
remove_cell [get_cells -all -filter {ref_name =~ "FILL*"}]
Removing cell 'xofiller!FILLCELL_X16!31'.
Removing cell 'xofiller!FILLCELL_X32!49'.
Removing cell 'xofiller!FILLCELL_X32!399'.
Removing cell 'xofiller!FILLCELL_X32!16'.
Removing cell 'xofiller!FILLCELL_X32!94'.
Removing cell 'xofiller!FILLCELL_X32!191'.
Removing cell 'xofiller!FILLCELL_X32!260'.
Removing cell 'xofiller!FILLCELL_X32!377'.
Removing cell 'xofiller!FILLCELL_X32!325'.
Removing cell 'xofiller!FILLCELL_X2!13'.
Removing cell 'xofiller!FILLCELL_X32!533'.
Removing cell 'xofiller!FILLCELL_X32!237'.
Removing cell 'xofiller!FILLCELL_X32!433'.
Removing cell 'xofiller!FILLCELL_X16!3'.
Removing cell 'xofiller!FILLCELL_X32!394'.
Removing cell 'xofiller!FILLCELL_X32!246'.
Removing cell 'xofiller!FILLCELL_X32!359'.
Removing cell 'xofiller!FILLCELL_X32!239'.
Removing cell 'xofiller!FILLCELL_X32!91'.
Removing cell 'xofiller!FILLCELL_X32!153'.
Removing cell 'xofiller!FILLCELL_X32!320'.
Removing cell 'xofiller!FILLCELL_X32!220'.
Removing cell 'xofiller!FILLCELL_X32!434'.
Removing cell 'xofiller!FILLCELL_X2!28'.
Removing cell 'xofiller!FILLCELL_X32!181'.
Removing cell 'xofiller!FILLCELL_X32!154'.
Removing cell 'xofiller!FILLCELL_X32!6'.
Removing cell 'xofiller!FILLCELL_X32!113'.
Removing cell 'xofiller!FILLCELL_X32!64'.
Removing cell 'xofiller!FILLCELL_X32!100'.
Removing cell 'xofiller!FILLCELL_X32!8'.
Removing cell 'xofiller!FILLCELL_X32!319'.
Removing cell 'xofiller!FILLCELL_X32!13'.
Removing cell 'xofiller!FILLCELL_X32!467'.
Removing cell 'xofiller!FILLCELL_X32!506'.
Removing cell 'xofiller!FILLCELL_X32!349'.
Removing cell 'xofiller!FILLCELL_X32!474'.
Removing cell 'xofiller!FILLCELL_X32!36'.
Removing cell 'xofiller!FILLCELL_X2!2'.
Removing cell 'xofiller!FILLCELL_X32!249'.
Removing cell 'xofiller!FILLCELL_X2!49'.
Removing cell 'xofiller!FILLCELL_X16!26'.
Removing cell 'xofiller!FILLCELL_X2!43'.
Removing cell 'xofiller!FILLCELL_X32!270'.
Removing cell 'xofiller!FILLCELL_X32!39'.
Removing cell 'xofiller!FILLCELL_X32!309'.
Removing cell 'xofiller!FILLCELL_X32!86'.
Removing cell 'xofiller!FILLCELL_X32!256'.
Removing cell 'xofiller!FILLCELL_X32!384'.
Removing cell 'xofiller!FILLCELL_X32!316'.
Removing cell 'xofiller!FILLCELL_X16!9'.
Removing cell 'xofiller!FILLCELL_X32!414'.
Removing cell 'xofiller!FILLCELL_X32!3'.
Removing cell 'xofiller!FILLCELL_X32!350'.
Removing cell 'xofiller!FILLCELL_X32!230'.
Removing cell 'xofiller!FILLCELL_X32!304'.
Removing cell 'xofiller!FILLCELL_X32!503'.
Removing cell 'xofiller!FILLCELL_X32!134'.
Removing cell 'xofiller!FILLCELL_X32!138'.
Removing cell 'xofiller!FILLCELL_X32!204'.
Removing cell 'xofiller!FILLCELL_X32!33'.
Removing cell 'xofiller!FILLCELL_X32!539'.
Removing cell 'xofiller!FILLCELL_X32!516'.
Removing cell 'xofiller!FILLCELL_X32!146'.
Removing cell 'xofiller!FILLCELL_X32!56'.
Removing cell 'xofiller!FILLCELL_X32!454'.
Removing cell 'xofiller!FILLCELL_X16!23'.
Removing cell 'xofiller!FILLCELL_X32!26'.
Removing cell 'xofiller!FILLCELL_X32!365'.
Removing cell 'xofiller!FILLCELL_X32!265'.
Removing cell 'xofiller!FILLCELL_X32!126'.
Removing cell 'xofiller!FILLCELL_X32!69'.
Removing cell 'xofiller!FILLCELL_X32!83'.
Removing cell 'xofiller!FILLCELL_X32!421'.
Removing cell 'xofiller!FILLCELL_X32!513'.
Removing cell 'xofiller!FILLCELL_X32!473'.
Removing cell 'xofiller!FILLCELL_X16!41'.
Removing cell 'xofiller!FILLCELL_X2!22'.
Removing cell 'xofiller!FILLCELL_X32!23'.
Removing cell 'xofiller!FILLCELL_X32!413'.
Removing cell 'xofiller!FILLCELL_X2!5'.
Removing cell 'xofiller!FILLCELL_X32!343'.
Removing cell 'xofiller!FILLCELL_X32!338'.
Removing cell 'xofiller!FILLCELL_X32!275'.
Removing cell 'xofiller!FILLCELL_X32!201'.
Removing cell 'xofiller!FILLCELL_X32!196'.
Removing cell 'xofiller!FILLCELL_X32!171'.
Removing cell 'xofiller!FILLCELL_X2!32'.
Removing cell 'xofiller!FILLCELL_X32!114'.
Removing cell 'xofiller!FILLCELL_X32!128'.
Removing cell 'xofiller!FILLCELL_X32!199'.
Removing cell 'xofiller!FILLCELL_X32!214'.
Removing cell 'xofiller!FILLCELL_X32!118'.
Removing cell 'xofiller!FILLCELL_X32!286'.
Removing cell 'xofiller!FILLCELL_X32!76'.
Removing cell 'xofiller!FILLCELL_X32!519'.
Removing cell 'xofiller!FILLCELL_X32!46'.
Removing cell 'xofiller!FILLCELL_X32!447'.
Removing cell 'xofiller!FILLCELL_X32!131'.
Removing cell 'xofiller!FILLCELL_X32!303'.
Removing cell 'xofiller!FILLCELL_X32!294'.
Removing cell 'xofiller!FILLCELL_X32!211'.
Removing cell 'xofiller!FILLCELL_X16!12'.
Removing cell 'xofiller!FILLCELL_X32!524'.
Removing cell 'xofiller!FILLCELL_X32!401'.
Removing cell 'xofiller!FILLCELL_X32!493'.
Removing cell 'xofiller!FILLCELL_X32!541'.
Removing cell 'xofiller!FILLCELL_X32!283'.
Removing cell 'xofiller!FILLCELL_X16!46'.
Removing cell 'xofiller!FILLCELL_X16!6'.
Removing cell 'xofiller!FILLCELL_X32!268'.
Removing cell 'xofiller!FILLCELL_X32!371'.
Removing cell 'xofiller!FILLCELL_X32!327'.
Removing cell 'xofiller!FILLCELL_X2!15'.
Removing cell 'xofiller!FILLCELL_X32!328'.
Removing cell 'xofiller!FILLCELL_X32!163'.
Removing cell 'xofiller!FILLCELL_X32!483'.
Removing cell 'xofiller!FILLCELL_X32!244'.
Removing cell 'xofiller!FILLCELL_X32!228'.
Removing cell 'xofiller!FILLCELL_X32!322'.
Removing cell 'xofiller!FILLCELL_X2!19'.
Removing cell 'xofiller!FILLCELL_X32!436'.
Removing cell 'xofiller!FILLCELL_X32!123'.
Removing cell 'xofiller!FILLCELL_X32!331'.
Removing cell 'xofiller!FILLCELL_X32!186'.
Removing cell 'xofiller!FILLCELL_X32!151'.
Removing cell 'xofiller!FILLCELL_X32!291'.
Removing cell 'xofiller!FILLCELL_X32!108'.
Removing cell 'xofiller!FILLCELL_X32!66'.
Removing cell 'xofiller!FILLCELL_X32!521'.
Removing cell 'xofiller!FILLCELL_X32!50'.
Removing cell 'xofiller!FILLCELL_X32!346'.
Removing cell 'xofiller!FILLCELL_X32!225'.
Removing cell 'xofiller!FILLCELL_X32!111'.
Removing cell 'xofiller!FILLCELL_X32!461'.
Removing cell 'xofiller!FILLCELL_X32!106'.
Removing cell 'xofiller!FILLCELL_X32!534'.
Removing cell 'xofiller!FILLCELL_X32!164'.
Removing cell 'xofiller!FILLCELL_X32!476'.
Removing cell 'xofiller!FILLCELL_X32!478'.
Removing cell 'xofiller!FILLCELL_X32!504'.
Removing cell 'xofiller!FILLCELL_X16!24'.
Removing cell 'xofiller!FILLCELL_X32!263'.
Removing cell 'xofiller!FILLCELL_X32!453'.
Removing cell 'xofiller!FILLCELL_X16!18'.
Removing cell 'xofiller!FILLCELL_X2!24'.
Removing cell 'xofiller!FILLCELL_X32!489'.
Removing cell 'xofiller!FILLCELL_X32!10'.
Removing cell 'xofiller!FILLCELL_X32!531'.
Removing cell 'xofiller!FILLCELL_X32!193'.
Removing cell 'xofiller!FILLCELL_X32!235'.
Removing cell 'xofiller!FILLCELL_X32!84'.
Removing cell 'xofiller!FILLCELL_X16!1'.
Removing cell 'xofiller!FILLCELL_X32!254'.
Removing cell 'xofiller!FILLCELL_X32!273'.
Removing cell 'xofiller!FILLCELL_X2!34'.
Removing cell 'xofiller!FILLCELL_X32!4'.
Removing cell 'xofiller!FILLCELL_X32!315'.
Removing cell 'xofiller!FILLCELL_X32!183'.
Removing cell 'xofiller!FILLCELL_X32!441'.
Removing cell 'xofiller!FILLCELL_X32!501'.
Removing cell 'xofiller!FILLCELL_X32!40'.
Removing cell 'xofiller!FILLCELL_X32!546'.
Removing cell 'xofiller!FILLCELL_X32!389'.
Removing cell 'xofiller!FILLCELL_X32!424'.
Removing cell 'xofiller!FILLCELL_X16!21'.
Removing cell 'xofiller!FILLCELL_X32!528'.
Removing cell 'xofiller!FILLCELL_X32!458'.
Removing cell 'xofiller!FILLCELL_X32!144'.
Removing cell 'xofiller!FILLCELL_X32!514'.
Removing cell 'xofiller!FILLCELL_X16!32'.
Removing cell 'xofiller!FILLCELL_X32!367'.
Removing cell 'xofiller!FILLCELL_X32!468'.
Removing cell 'xofiller!FILLCELL_X32!209'.
Removing cell 'xofiller!FILLCELL_X16!38'.
Removing cell 'xofiller!FILLCELL_X32!374'.
Removing cell 'xofiller!FILLCELL_X32!397'.
Removing cell 'xofiller!FILLCELL_X32!423'.
Removing cell 'xofiller!FILLCELL_X32!137'.
Removing cell 'xofiller!FILLCELL_X32!92'.
Removing cell 'xofiller!FILLCELL_X32!81'.
Removing cell 'xofiller!FILLCELL_X32!464'.
Removing cell 'xofiller!FILLCELL_X32!511'.
Removing cell 'xofiller!FILLCELL_X32!143'.
Removing cell 'xofiller!FILLCELL_X2!38'.
Removing cell 'xofiller!FILLCELL_X32!392'.
Removing cell 'xofiller!FILLCELL_X32!310'.
Removing cell 'xofiller!FILLCELL_X32!1'.
Removing cell 'xofiller!FILLCELL_X32!103'.
Removing cell 'xofiller!FILLCELL_X2!21'.
Removing cell 'xofiller!FILLCELL_X2!9'.
Removing cell 'xofiller!FILLCELL_X32!387'.
Removing cell 'xofiller!FILLCELL_X32!416'.
Removing cell 'xofiller!FILLCELL_X32!352'.
Removing cell 'xofiller!FILLCELL_X32!306'.
Removing cell 'xofiller!FILLCELL_X32!55'.
Removing cell 'xofiller!FILLCELL_X32!289'.
Removing cell 'xofiller!FILLCELL_X16!17'.
Removing cell 'xofiller!FILLCELL_X32!404'.
Removing cell 'xofiller!FILLCELL_X32!70'.
Removing cell 'xofiller!FILLCELL_X32!340'.
Removing cell 'xofiller!FILLCELL_X32!438'.
Removing cell 'xofiller!FILLCELL_X32!496'.
Removing cell 'xofiller!FILLCELL_X32!259'.
Removing cell 'xofiller!FILLCELL_X32!448'.
Removing cell 'xofiller!FILLCELL_X32!508'.
Removing cell 'xofiller!FILLCELL_X32!456'.
Removing cell 'xofiller!FILLCELL_X2!40'.
Removing cell 'xofiller!FILLCELL_X16!28'.
Removing cell 'xofiller!FILLCELL_X32!124'.
Removing cell 'xofiller!FILLCELL_X32!29'.
Removing cell 'xofiller!FILLCELL_X32!45'.
Removing cell 'xofiller!FILLCELL_X32!491'.
Removing cell 'xofiller!FILLCELL_X32!444'.
Removing cell 'xofiller!FILLCELL_X32!299'.
Removing cell 'xofiller!FILLCELL_X32!30'.
Removing cell 'xofiller!FILLCELL_X32!373'.
Removing cell 'xofiller!FILLCELL_X2!45'.
Removing cell 'xofiller!FILLCELL_X2!17'.
Removing cell 'xofiller!FILLCELL_X32!382'.
Removing cell 'xofiller!FILLCELL_X32!355'.
Removing cell 'xofiller!FILLCELL_X32!242'.
Removing cell 'xofiller!FILLCELL_X2!50'.
Removing cell 'xofiller!FILLCELL_X2!7'.
Removing cell 'xofiller!FILLCELL_X32!195'.
Removing cell 'xofiller!FILLCELL_X2!31'.
Removing cell 'xofiller!FILLCELL_X32!172'.
Removing cell 'xofiller!FILLCELL_X32!177'.
Removing cell 'xofiller!FILLCELL_X32!333'.
Removing cell 'xofiller!FILLCELL_X32!481'.
Removing cell 'xofiller!FILLCELL_X32!418'.
Removing cell 'xofiller!FILLCELL_X32!428'.
Removing cell 'xofiller!FILLCELL_X32!486'.
Removing cell 'xofiller!FILLCELL_X32!58'.
Removing cell 'xofiller!FILLCELL_X32!60'.
Removing cell 'xofiller!FILLCELL_X32!202'.
Removing cell 'xofiller!FILLCELL_X32!280'.
Removing cell 'xofiller!FILLCELL_X32!334'.
Removing cell 'xofiller!FILLCELL_X16!48'.
Removing cell 'xofiller!FILLCELL_X32!463'.
Removing cell 'xofiller!FILLCELL_X32!185'.
Removing cell 'xofiller!FILLCELL_X32!470'.
Removing cell 'xofiller!FILLCELL_X32!117'.
Removing cell 'xofiller!FILLCELL_X32!104'.
Removing cell 'xofiller!FILLCELL_X32!296'.
Removing cell 'xofiller!FILLCELL_X16!10'.
Removing cell 'xofiller!FILLCELL_X32!403'.
Removing cell 'xofiller!FILLCELL_X32!20'.
Removing cell 'xofiller!FILLCELL_X16!44'.
Removing cell 'xofiller!FILLCELL_X32!18'.
Removing cell 'xofiller!FILLCELL_X16!4'.
Removing cell 'xofiller!FILLCELL_X32!99'.
Removing cell 'xofiller!FILLCELL_X32!522'.
Removing cell 'xofiller!FILLCELL_X32!226'.
Removing cell 'xofiller!FILLCELL_X32!252'.
Removing cell 'xofiller!FILLCELL_X32!189'.
Removing cell 'xofiller!FILLCELL_X32!278'.
Removing cell 'xofiller!FILLCELL_X32!15'.
Removing cell 'xofiller!FILLCELL_X32!161'.
Removing cell 'xofiller!FILLCELL_X32!121'.
Removing cell 'xofiller!FILLCELL_X32!75'.
Removing cell 'xofiller!FILLCELL_X32!408'.
Removing cell 'xofiller!FILLCELL_X32!548'.
Removing cell 'xofiller!FILLCELL_X32!89'.
Removing cell 'xofiller!FILLCELL_X16!37'.
Removing cell 'xofiller!FILLCELL_X32!212'.
Removing cell 'xofiller!FILLCELL_X32!293'.
Removing cell 'xofiller!FILLCELL_X32!358'.
Removing cell 'xofiller!FILLCELL_X32!238'.
Removing cell 'xofiller!FILLCELL_X32!450'.
Removing cell 'xofiller!FILLCELL_X32!52'.
Removing cell 'xofiller!FILLCELL_X32!426'.
Removing cell 'xofiller!FILLCELL_X32!544'.
Removing cell 'xofiller!FILLCELL_X32!97'.
Removing cell 'xofiller!FILLCELL_X32!435'.
Removing cell 'xofiller!FILLCELL_X16!30'.
Removing cell 'xofiller!FILLCELL_X32!361'.
Removing cell 'xofiller!FILLCELL_X32!261'.
Removing cell 'xofiller!FILLCELL_X32!223'.
Removing cell 'xofiller!FILLCELL_X32!65'.
Removing cell 'xofiller!FILLCELL_X32!376'.
Removing cell 'xofiller!FILLCELL_X32!532'.
Removing cell 'xofiller!FILLCELL_X2!10'.
Removing cell 'xofiller!FILLCELL_X32!247'.
Removing cell 'xofiller!FILLCELL_X32!236'.
Removing cell 'xofiller!FILLCELL_X2!26'.
Removing cell 'xofiller!FILLCELL_X32!395'.
Removing cell 'xofiller!FILLCELL_X32!12'.
Removing cell 'xofiller!FILLCELL_X32!466'.
Removing cell 'xofiller!FILLCELL_X32!90'.
Removing cell 'xofiller!FILLCELL_X32!321'.
Removing cell 'xofiller!FILLCELL_X2!48'.
Removing cell 'xofiller!FILLCELL_X32!152'.
Removing cell 'xofiller!FILLCELL_X2!29'.
Removing cell 'xofiller!FILLCELL_X32!157'.
Removing cell 'xofiller!FILLCELL_X32!141'.
Removing cell 'xofiller!FILLCELL_X32!233'.
Removing cell 'xofiller!FILLCELL_X2!1'.
Removing cell 'xofiller!FILLCELL_X32!390'.
Removing cell 'xofiller!FILLCELL_X32!271'.
Removing cell 'xofiller!FILLCELL_X32!101'.
Removing cell 'xofiller!FILLCELL_X2!36'.
Removing cell 'xofiller!FILLCELL_X32!78'.
Removing cell 'xofiller!FILLCELL_X32!385'.
Removing cell 'xofiller!FILLCELL_X32!257'.
Removing cell 'xofiller!FILLCELL_X32!348'.
Removing cell 'xofiller!FILLCELL_X32!72'.
Removing cell 'xofiller!FILLCELL_X32!430'.
Removing cell 'xofiller!FILLCELL_X32!317'.
Removing cell 'xofiller!FILLCELL_X16!50'.
Removing cell 'xofiller!FILLCELL_X32!42'.
Removing cell 'xofiller!FILLCELL_X32!415'.
Removing cell 'xofiller!FILLCELL_X32!443'.
Removing cell 'xofiller!FILLCELL_X32!2'.
Removing cell 'xofiller!FILLCELL_X32!494'.
Removing cell 'xofiller!FILLCELL_X2!42'.
Removing cell 'xofiller!FILLCELL_X32!266'.
Removing cell 'xofiller!FILLCELL_X32!502'.
Removing cell 'xofiller!FILLCELL_X16!42'.
Removing cell 'xofiller!FILLCELL_X32!135'.
Removing cell 'xofiller!FILLCELL_X32!38'.
Removing cell 'xofiller!FILLCELL_X32!538'.
Removing cell 'xofiller!FILLCELL_X32!32'.
Removing cell 'xofiller!FILLCELL_X16!22'.
Removing cell 'xofiller!FILLCELL_X2!47'.
Removing cell 'xofiller!FILLCELL_X32!364'.
Removing cell 'xofiller!FILLCELL_X32!35'.
Removing cell 'xofiller!FILLCELL_X32!179'.
Removing cell 'xofiller!FILLCELL_X32!305'.
Removing cell 'xofiller!FILLCELL_X32!82'.
Removing cell 'xofiller!FILLCELL_X32!380'.
Removing cell 'xofiller!FILLCELL_X32!312'.
Removing cell 'xofiller!FILLCELL_X32!240'.
Removing cell 'xofiller!FILLCELL_X2!23'.
Removing cell 'xofiller!FILLCELL_X32!139'.
Removing cell 'xofiller!FILLCELL_X32!285'.
Removing cell 'xofiller!FILLCELL_X32!410'.
Removing cell 'xofiller!FILLCELL_X32!219'.
Removing cell 'xofiller!FILLCELL_X32!57'.
Removing cell 'xofiller!FILLCELL_X32!62'.
Removing cell 'xofiller!FILLCELL_X32!300'.
Removing cell 'xofiller!FILLCELL_X16!15'.
Removing cell 'xofiller!FILLCELL_X32!406'.
Removing cell 'xofiller!FILLCELL_X2!4'.
Removing cell 'xofiller!FILLCELL_X32!127'.
Removing cell 'xofiller!FILLCELL_X32!342'.
Removing cell 'xofiller!FILLCELL_X32!336'.
Removing cell 'xofiller!FILLCELL_X32!484'.
Removing cell 'xofiller!FILLCELL_X32!200'.
Removing cell 'xofiller!FILLCELL_X32!25'.
Removing cell 'xofiller!FILLCELL_X32!169'.
Removing cell 'xofiller!FILLCELL_X32!276'.
Removing cell 'xofiller!FILLCELL_X32!512'.
Removing cell 'xofiller!FILLCELL_X32!379'.
Removing cell 'xofiller!FILLCELL_X32!472'.
Removing cell 'xofiller!FILLCELL_X32!207'.
Removing cell 'xofiller!FILLCELL_X32!129'.
Removing cell 'xofiller!FILLCELL_X32!115'.
Removing cell 'xofiller!FILLCELL_X32!22'.
Removing cell 'xofiller!FILLCELL_X32!518'.
Removing cell 'xofiller!FILLCELL_X32!47'.
Removing cell 'xofiller!FILLCELL_X32!132'.
Removing cell 'xofiller!FILLCELL_X32!446'.
Removing cell 'xofiller!FILLCELL_X32!339'.
Removing cell 'xofiller!FILLCELL_X32!527'.
Removing cell 'xofiller!FILLCELL_X32!159'.
Removing cell 'xofiller!FILLCELL_X32!250'.
Removing cell 'xofiller!FILLCELL_X32!217'.
Removing cell 'xofiller!FILLCELL_X32!357'.
Removing cell 'xofiller!FILLCELL_X32!369'.
Removing cell 'xofiller!FILLCELL_X32!269'.
Removing cell 'xofiller!FILLCELL_X32!197'.
Removing cell 'xofiller!FILLCELL_X32!170'.
Removing cell 'xofiller!FILLCELL_X2!33'.
Removing cell 'xofiller!FILLCELL_X32!175'.
Removing cell 'xofiller!FILLCELL_X32!119'.
Removing cell 'xofiller!FILLCELL_X32!77'.
Removing cell 'xofiller!FILLCELL_X16!35'.
Removing cell 'xofiller!FILLCELL_X32!542'.
Removing cell 'xofiller!FILLCELL_X32!498'.
Removing cell 'xofiller!FILLCELL_X32!162'.
Removing cell 'xofiller!FILLCELL_X32!329'.
Removing cell 'xofiller!FILLCELL_X32!210'.
Removing cell 'xofiller!FILLCELL_X32!282'.
Removing cell 'xofiller!FILLCELL_X16!47'.
Removing cell 'xofiller!FILLCELL_X32!537'.
Removing cell 'xofiller!FILLCELL_X32!149'.
Removing cell 'xofiller!FILLCELL_X32!437'.
Removing cell 'xofiller!FILLCELL_X16!7'.
Removing cell 'xofiller!FILLCELL_X32!187'.
Removing cell 'xofiller!FILLCELL_X32!363'.
Removing cell 'xofiller!FILLCELL_X32!109'.
Removing cell 'xofiller!FILLCELL_X32!48'.
Removing cell 'xofiller!FILLCELL_X32!95'.
Removing cell 'xofiller!FILLCELL_X32!67'.
Removing cell 'xofiller!FILLCELL_X32!190'.
Removing cell 'xofiller!FILLCELL_X32!290'.
Removing cell 'xofiller!FILLCELL_X32!370'.
Removing cell 'xofiller!FILLCELL_X32!520'.
Removing cell 'xofiller!FILLCELL_X32!324'.
Removing cell 'xofiller!FILLCELL_X2!12'.
Removing cell 'xofiller!FILLCELL_X32!224'.
Removing cell 'xofiller!FILLCELL_X32!345'.
Removing cell 'xofiller!FILLCELL_X16!2'.
Removing cell 'xofiller!FILLCELL_X32!460'.
Removing cell 'xofiller!FILLCELL_X32!245'.
Removing cell 'xofiller!FILLCELL_X32!323'.
Removing cell 'xofiller!FILLCELL_X32!167'.
Removing cell 'xofiller!FILLCELL_X32!398'.
Removing cell 'xofiller!FILLCELL_X32!17'.
Removing cell 'xofiller!FILLCELL_X2!25'.
Removing cell 'xofiller!FILLCELL_X32!150'.
Removing cell 'xofiller!FILLCELL_X32!155'.
Removing cell 'xofiller!FILLCELL_X32!51'.
Removing cell 'xofiller!FILLCELL_X32!107'.
Removing cell 'xofiller!FILLCELL_X32!318'.
Removing cell 'xofiller!FILLCELL_X32!9'.
Removing cell 'xofiller!FILLCELL_X32!432'.
Removing cell 'xofiller!FILLCELL_X32!255'.
Removing cell 'xofiller!FILLCELL_X32!475'.
Removing cell 'xofiller!FILLCELL_X32!452'.
Removing cell 'xofiller!FILLCELL_X32!221'.
Removing cell 'xofiller!FILLCELL_X32!530'.
Removing cell 'xofiller!FILLCELL_X32!112'.
Removing cell 'xofiller!FILLCELL_X32!180'.
Removing cell 'xofiller!FILLCELL_X32!41'.
Removing cell 'xofiller!FILLCELL_X32!7'.
Removing cell 'xofiller!FILLCELL_X32!500'.
Removing cell 'xofiller!FILLCELL_X32!234'.
Removing cell 'xofiller!FILLCELL_X32!440'.
Removing cell 'xofiller!FILLCELL_X16!20'.
Removing cell 'xofiller!FILLCELL_X32!507'.
Removing cell 'xofiller!FILLCELL_X32!366'.
Removing cell 'xofiller!FILLCELL_X32!37'.
Removing cell 'xofiller!FILLCELL_X32!351'.
Removing cell 'xofiller!FILLCELL_X32!231'.
Removing cell 'xofiller!FILLCELL_X2!3'.
Removing cell 'xofiller!FILLCELL_X32!248'.
Removing cell 'xofiller!FILLCELL_X2!35'.
Removing cell 'xofiller!FILLCELL_X16!27'.
Removing cell 'xofiller!FILLCELL_X32!80'.
Removing cell 'xofiller!FILLCELL_X32!547'.
Removing cell 'xofiller!FILLCELL_X32!308'.
Removing cell 'xofiller!FILLCELL_X32!142'.
Removing cell 'xofiller!FILLCELL_X32!87'.
Removing cell 'xofiller!FILLCELL_X32!425'.
Removing cell 'xofiller!FILLCELL_X2!39'.
Removing cell 'xofiller!FILLCELL_X32!517'.
Removing cell 'xofiller!FILLCELL_X32!455'.
Removing cell 'xofiller!FILLCELL_X32!311'.
Removing cell 'xofiller!FILLCELL_X32!208'.
Removing cell 'xofiller!FILLCELL_X16!8'.
Removing cell 'xofiller!FILLCELL_X32!27'.
Removing cell 'xofiller!FILLCELL_X32!417'.
Removing cell 'xofiller!FILLCELL_X32!264'.
Removing cell 'xofiller!FILLCELL_X32!68'.
Removing cell 'xofiller!FILLCELL_X32!420'.
Removing cell 'xofiller!FILLCELL_X32!288'.
Removing cell 'xofiller!FILLCELL_X32!510'.
Removing cell 'xofiller!FILLCELL_X16!40'.
Removing cell 'xofiller!FILLCELL_X32!205'.
Removing cell 'xofiller!FILLCELL_X32!147'.
Removing cell 'xofiller!FILLCELL_X32!393'.
Removing cell 'xofiller!FILLCELL_X32!28'.
Removing cell 'xofiller!FILLCELL_X2!8'.
Removing cell 'xofiller!FILLCELL_X32!307'.
Removing cell 'xofiller!FILLCELL_X32!215'.
Removing cell 'xofiller!FILLCELL_X16!16'.
Removing cell 'xofiller!FILLCELL_X32!71'.
Removing cell 'xofiller!FILLCELL_X32!439'.
Removing cell 'xofiller!FILLCELL_X32!405'.
Removing cell 'xofiller!FILLCELL_X32!497'.
Removing cell 'xofiller!FILLCELL_X32!287'.
Removing cell 'xofiller!FILLCELL_X32!383'.
Removing cell 'xofiller!FILLCELL_X32!412'.
Removing cell 'xofiller!FILLCELL_X2!6'.
Removing cell 'xofiller!FILLCELL_X32!302'.
Removing cell 'xofiller!FILLCELL_X32!125'.
Removing cell 'xofiller!FILLCELL_X16!13'.
Removing cell 'xofiller!FILLCELL_X32!400'.
Removing cell 'xofiller!FILLCELL_X32!274'.
Removing cell 'xofiller!FILLCELL_X32!540'.
Removing cell 'xofiller!FILLCELL_X32!492'.
Removing cell 'xofiller!FILLCELL_X32!198'.
Removing cell 'xofiller!FILLCELL_X32!298'.
Removing cell 'xofiller!FILLCELL_X32!61'.
Removing cell 'xofiller!FILLCELL_X2!44'.
Removing cell 'xofiller!FILLCELL_X32!372'.
Removing cell 'xofiller!FILLCELL_X32!429'.
Removing cell 'xofiller!FILLCELL_X32!487'.
Removing cell 'xofiller!FILLCELL_X32!59'.
Removing cell 'xofiller!FILLCELL_X32!326'.
Removing cell 'xofiller!FILLCELL_X2!14'.
Removing cell 'xofiller!FILLCELL_X32!130'.
Removing cell 'xofiller!FILLCELL_X16!49'.
Removing cell 'xofiller!FILLCELL_X32!243'.
Removing cell 'xofiller!FILLCELL_X32!335'.
Removing cell 'xofiller!FILLCELL_X32!354'.
Removing cell 'xofiller!FILLCELL_X32!462'.
Removing cell 'xofiller!FILLCELL_X32!295'.
Removing cell 'xofiller!FILLCELL_X32!525'.
Removing cell 'xofiller!FILLCELL_X32!229'.
Removing cell 'xofiller!FILLCELL_X32!176'.
Removing cell 'xofiller!FILLCELL_X32!419'.
Removing cell 'xofiller!FILLCELL_X32!122'.
Removing cell 'xofiller!FILLCELL_X32!98'.
Removing cell 'xofiller!FILLCELL_X32!253'.
Removing cell 'xofiller!FILLCELL_X32!160'.
Removing cell 'xofiller!FILLCELL_X32!105'.
Removing cell 'xofiller!FILLCELL_X32!14'.
Removing cell 'xofiller!FILLCELL_X32!535'.
Removing cell 'xofiller!FILLCELL_X32!482'.
Removing cell 'xofiller!FILLCELL_X32!550'.
Removing cell 'xofiller!FILLCELL_X32!477'.
Removing cell 'xofiller!FILLCELL_X2!18'.
Removing cell 'xofiller!FILLCELL_X16!45'.
Removing cell 'xofiller!FILLCELL_X32!330'.
Removing cell 'xofiller!FILLCELL_X32!409'.
Removing cell 'xofiller!FILLCELL_X32!262'.
Removing cell 'xofiller!FILLCELL_X16!5'.
Removing cell 'xofiller!FILLCELL_X32!549'.
Removing cell 'xofiller!FILLCELL_X32!488'.
Removing cell 'xofiller!FILLCELL_X32!192'.
Removing cell 'xofiller!FILLCELL_X32!292'.
Removing cell 'xofiller!FILLCELL_X32!110'.
Removing cell 'xofiller!FILLCELL_X32!347'.
Removing cell 'xofiller!FILLCELL_X32!279'.
Removing cell 'xofiller!FILLCELL_X32!360'.
Removing cell 'xofiller!FILLCELL_X32!165'.
Removing cell 'xofiller!FILLCELL_X32!222'.
Removing cell 'xofiller!FILLCELL_X32!505'.
Removing cell 'xofiller!FILLCELL_X32!479'.
Removing cell 'xofiller!FILLCELL_X16!25'.
Removing cell 'xofiller!FILLCELL_X16!19'.
Removing cell 'xofiller!FILLCELL_X32!88'.
Removing cell 'xofiller!FILLCELL_X32!11'.
Removing cell 'xofiller!FILLCELL_X2!27'.
Removing cell 'xofiller!FILLCELL_X16!36'.
Removing cell 'xofiller!FILLCELL_X32!427'.
Removing cell 'xofiller!FILLCELL_X32!53'.
Removing cell 'xofiller!FILLCELL_X32!529'.
Removing cell 'xofiller!FILLCELL_X32!388'.
Removing cell 'xofiller!FILLCELL_X32!545'.
Removing cell 'xofiller!FILLCELL_X32!140'.
Removing cell 'xofiller!FILLCELL_X32!96'.
Removing cell 'xofiller!FILLCELL_X32!85'.
Removing cell 'xofiller!FILLCELL_X16!33'.
Removing cell 'xofiller!FILLCELL_X32!469'.
Removing cell 'xofiller!FILLCELL_X32!515'.
Removing cell 'xofiller!FILLCELL_X32!272'.
Removing cell 'xofiller!FILLCELL_X32!375'.
Removing cell 'xofiller!FILLCELL_X32!422'.
Removing cell 'xofiller!FILLCELL_X32!396'.
Removing cell 'xofiller!FILLCELL_X32!314'.
Removing cell 'xofiller!FILLCELL_X2!11'.
Removing cell 'xofiller!FILLCELL_X32!5'.
Removing cell 'xofiller!FILLCELL_X32!93'.
Removing cell 'xofiller!FILLCELL_X32!431'.
Removing cell 'xofiller!FILLCELL_X32!79'.
Removing cell 'xofiller!FILLCELL_X32!182'.
Removing cell 'xofiller!FILLCELL_X32!43'.
Removing cell 'xofiller!FILLCELL_X32!442'.
Removing cell 'xofiller!FILLCELL_X32!459'.
Removing cell 'xofiller!FILLCELL_X32!156'.
Removing cell 'xofiller!FILLCELL_X32!145'.
Removing cell 'xofiller!FILLCELL_X32!232'.
Removing cell 'xofiller!FILLCELL_X16!39'.
Removing cell 'xofiller!FILLCELL_X32!102'.
Removing cell 'xofiller!FILLCELL_X32!391'.
Removing cell 'xofiller!FILLCELL_X32!136'.
Removing cell 'xofiller!FILLCELL_X32!353'.
Removing cell 'xofiller!FILLCELL_X32!54'.
Removing cell 'xofiller!FILLCELL_X2!37'.
Removing cell 'xofiller!FILLCELL_X32!465'.
Removing cell 'xofiller!FILLCELL_X32!73'.
Removing cell 'xofiller!FILLCELL_X32!258'.
Removing cell 'xofiller!FILLCELL_X32!495'.
Removing cell 'xofiller!FILLCELL_X32!449'.
Removing cell 'xofiller!FILLCELL_X32!509'.
Removing cell 'xofiller!FILLCELL_X32!34'.
Removing cell 'xofiller!FILLCELL_X32!178'.
Removing cell 'xofiller!FILLCELL_X32!267'.
Removing cell 'xofiller!FILLCELL_X32!381'.
Removing cell 'xofiller!FILLCELL_X32!457'.
Removing cell 'xofiller!FILLCELL_X2!41'.
Removing cell 'xofiller!FILLCELL_X16!43'.
Removing cell 'xofiller!FILLCELL_X16!29'.
Removing cell 'xofiller!FILLCELL_X32!313'.
Removing cell 'xofiller!FILLCELL_X2!20'.
Removing cell 'xofiller!FILLCELL_X32!386'.
Removing cell 'xofiller!FILLCELL_X32!411'.
Removing cell 'xofiller!FILLCELL_X32!490'.
Removing cell 'xofiller!FILLCELL_X32!63'.
Removing cell 'xofiller!FILLCELL_X2!46'.
Removing cell 'xofiller!FILLCELL_X32!218'.
Removing cell 'xofiller!FILLCELL_X2!16'.
Removing cell 'xofiller!FILLCELL_X32!341'.
Removing cell 'xofiller!FILLCELL_X32!485'.
Removing cell 'xofiller!FILLCELL_X32!337'.
Removing cell 'xofiller!FILLCELL_X32!194'.
Removing cell 'xofiller!FILLCELL_X32!241'.
Removing cell 'xofiller!FILLCELL_X32!277'.
Removing cell 'xofiller!FILLCELL_X2!30'.
Removing cell 'xofiller!FILLCELL_X32!206'.
Removing cell 'xofiller!FILLCELL_X32!378'.
Removing cell 'xofiller!FILLCELL_X32!284'.
Removing cell 'xofiller!FILLCELL_X32!173'.
Removing cell 'xofiller!FILLCELL_X32!445'.
Removing cell 'xofiller!FILLCELL_X32!44'.
Removing cell 'xofiller!FILLCELL_X32!31'.
Removing cell 'xofiller!FILLCELL_X32!301'.
Removing cell 'xofiller!FILLCELL_X32!133'.
Removing cell 'xofiller!FILLCELL_X16!14'.
Removing cell 'xofiller!FILLCELL_X32!24'.
Removing cell 'xofiller!FILLCELL_X32!407'.
Removing cell 'xofiller!FILLCELL_X32!168'.
Removing cell 'xofiller!FILLCELL_X32!281'.
Removing cell 'xofiller!FILLCELL_X32!526'.
Removing cell 'xofiller!FILLCELL_X32!158'.
Removing cell 'xofiller!FILLCELL_X32!251'.
Removing cell 'xofiller!FILLCELL_X32!471'.
Removing cell 'xofiller!FILLCELL_X16!11'.
Removing cell 'xofiller!FILLCELL_X32!402'.
Removing cell 'xofiller!FILLCELL_X32!480'.
Removing cell 'xofiller!FILLCELL_X32!332'.
Removing cell 'xofiller!FILLCELL_X32!19'.
Removing cell 'xofiller!FILLCELL_X32!21'.
Removing cell 'xofiller!FILLCELL_X32!499'.
Removing cell 'xofiller!FILLCELL_X32!203'.
Removing cell 'xofiller!FILLCELL_X32!368'.
Removing cell 'xofiller!FILLCELL_X32!184'.
Removing cell 'xofiller!FILLCELL_X32!116'.
Removing cell 'xofiller!FILLCELL_X32!188'.
Removing cell 'xofiller!FILLCELL_X32!216'.
Removing cell 'xofiller!FILLCELL_X32!356'.
Removing cell 'xofiller!FILLCELL_X32!362'.
Removing cell 'xofiller!FILLCELL_X32!297'.
Removing cell 'xofiller!FILLCELL_X32!174'.
Removing cell 'xofiller!FILLCELL_X32!120'.
Removing cell 'xofiller!FILLCELL_X32!74'.
Removing cell 'xofiller!FILLCELL_X32!344'.
Removing cell 'xofiller!FILLCELL_X32!523'.
Removing cell 'xofiller!FILLCELL_X16!34'.
Removing cell 'xofiller!FILLCELL_X32!213'.
Removing cell 'xofiller!FILLCELL_X32!227'.
Removing cell 'xofiller!FILLCELL_X32!543'.
Removing cell 'xofiller!FILLCELL_X32!536'.
Removing cell 'xofiller!FILLCELL_X32!166'.
Removing cell 'xofiller!FILLCELL_X32!148'.
Removing cell 'xofiller!FILLCELL_X32!451'.
1
##############################################
########### 4. Placement #####################
##############################################
puts "start_place"
start_place
place_opt -effort high -congestion -continue_on_missing_scandef 
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)

  Linking design 'FPA_final'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (19 designs)              FPA_final.CEL, etc
  NangateOpenCellLibrary_ss0p95vn40c (library) /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Load global CTS reference options from NID to stack
# GUI Debug: Building dc from empty. -- Time: 280ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : high
POPT:  Congestion removal                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'FPA_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

TLU+ File = /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmax.tlup
TLU+ File = /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/rcxt/FreePDK45_10m_Cmin.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.
Memory usage for placement task 14 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------

Information: Timing loop detected. (OPT-150)
        B1/U247/A2 B1/U247/ZN B1/U246/A B1/U246/ZN B1/N_instance/U583/A B1/N_instance/U583/ZN B1/N_instance/U569/A B1/N_instance/U569/Z B1/N_instance/U19/A B1/N_instance/U19/ZN B1/N_instance/U546/A B1/N_instance/U546/Z B1/N_instance/U117/A1 B1/N_instance/U117/ZN B1/N_instance/U116/A1 B1/N_instance/U116/ZN B1/N_instance/U608/A1 B1/N_instance/U608/ZN B1/U413/A1 B1/U413/ZN B1/U411/C1 B1/U411/ZN B1/U150/A2 B1/U150/ZN 
Information: Timing loop detected. (OPT-150)
        B1/U146/A2 B1/U146/ZN B1/U254/A1 B1/U254/ZN B1/U246/B2 B1/U246/ZN B1/N_instance/U583/A B1/N_instance/U583/ZN B1/N_instance/U569/A B1/N_instance/U569/Z B1/N_instance/U19/A B1/N_instance/U19/ZN B1/N_instance/U546/A B1/N_instance/U546/Z B1/N_instance/U117/A1 B1/N_instance/U117/ZN B1/N_instance/U116/A1 B1/N_instance/U116/ZN B1/N_instance/U608/A1 B1/N_instance/U608/ZN B1/U413/A1 B1/U413/ZN B1/U411/C1 B1/U411/ZN 
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U247'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U146'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U249'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U251'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U253'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/N_instance/U232'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U238'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U240'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U242'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U245'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Skipped NV clk driver clk
Found 71

 Processing Buffer Trees ... 

    [8]  10% ...
    [16]  20% ...
    [24]  30% ...
    [32]  40% ...
    [40]  50% ...
    [48]  60% ...
    [56]  70% ...
    [64]  80% ...
    [71] 100% Done ...


Information: Automatic high-fanout synthesis deletes 134 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 62 new cells. (PSYN-864)






  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2945.4
  Total fixed cell area: 0.0
  Total physical cell area: 2945.4
  Core area: (20000 20000 721100 720000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    2945.4      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    2945.4      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2945.4
  Total fixed cell area: 0.0
  Total physical cell area: 2945.4
  Core area: (20000 20000 721100 720000)






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
...20%...40%...60%...80%...100% done.
Memory usage for placement task 6 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------






  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2945.4
  Total fixed cell area: 0.0
  Total physical cell area: 2945.4
  Core area: (20000 20000 721100 720000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09    2945.4      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:09    2936.9      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:50:57 2017
****************************************
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed only)
Chip area:            18450    sites, bbox (2.00 2.00 72.11 72.00) um
Std cell area:        11041    sites, (non-fixed:11041  fixed:0)
                      1862     cells, (non-fixed:1862   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       33 
Avg. std cell width:  1.24 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 50)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:50:57 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 1862 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:50:57 2017
****************************************

avg cell displacement:    0.387 um ( 0.28 row height)
max cell displacement:    1.109 um ( 0.79 row height)
std deviation:            0.200 um ( 0.14 row height)
number of cell moved:      1862 cells (out of 1862 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2936.9
  Total fixed cell area: 0.0
  Total physical cell area: 2936.9
  Core area: (20000 20000 721100 720000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(741100,740000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(741100,740000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 





  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
Memory usage for placement task 31 Mbytes -- main task 233 Mbytes.
40%...60%...80%...100% done.
Memory usage for placement task 32 Mbytes -- main task 233 Mbytes.

  Coarse Placement Complete
  --------------------------






  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2936.9
  Total fixed cell area: 0.0
  Total physical cell area: 2936.9
  Core area: (20000 20000 721100 720000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13    2936.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13    2936.9      0.00       0.0       0.0                          
    0:00:13    2936.9      0.00       0.0       0.0                          
    0:00:13    2936.9      0.00       0.0       0.0                          
    0:00:13    2936.9      0.00       0.0       0.0                          
    0:00:13    2936.9      0.00       0.0       0.0                          
    0:00:13    2936.9      0.00       0.0       0.0                          
    0:00:13    2936.9      0.00       0.0       0.0                          
    0:00:13    2936.9      0.00       0.0       0.0                          
    0:00:13    2936.9      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
100% done.
Memory usage for placement task 10 Mbytes -- main task 233 Mbytes.
17%...33%...50%...67%...83%...100% done.
Memory usage for placement task 10 Mbytes -- main task 233 Mbytes.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:05 2017
****************************************
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed only)
Chip area:            18450    sites, bbox (2.00 2.00 72.11 72.00) um
Std cell area:        11041    sites, (non-fixed:11041  fixed:0)
                      1862     cells, (non-fixed:1862   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       33 
Avg. std cell width:  1.24 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 50)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:05 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 1862 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:05 2017
****************************************

avg cell displacement:    0.378 um ( 0.27 row height)
max cell displacement:    1.486 um ( 1.06 row height)
std deviation:            0.212 um ( 0.15 row height)
number of cell moved:      1862 cells (out of 1862 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2936.9
  Total fixed cell area: 0.0
  Total physical cell area: 2936.9
  Core area: (20000 20000 721100 720000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18    2936.9      0.00       0.0       0.0                          
    0:00:18    2936.9      0.00       0.0       0.0                          
    0:00:18    2936.9      0.00       0.0       0.0                          
    0:00:18    2936.9      0.00       0.0       0.0                          
    0:00:18    2936.9      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:06 2017
****************************************
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed only)
Chip area:            18450    sites, bbox (2.00 2.00 72.11 72.00) um
Std cell area:        11041    sites, (non-fixed:11041  fixed:0)
                      1862     cells, (non-fixed:1862   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       33 
Avg. std cell width:  1.24 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 50)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:06 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:06 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2936.9
  Total fixed cell area: 0.0
  Total physical cell area: 2936.9
  Core area: (20000 20000 721100 720000)


  Timing and DRC Optimization (Stage 3)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18    2936.9      0.00       0.0       0.0                          
    0:00:18    2936.9      0.00       0.0       0.0                          
    0:00:18    2936.9      0.00       0.0       0.0                          
    0:00:18    2936.9      0.00       0.0       0.0                          
    0:00:18    2936.9      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:06 2017
****************************************
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed only)
Chip area:            18450    sites, bbox (2.00 2.00 72.11 72.00) um
Std cell area:        11041    sites, (non-fixed:11041  fixed:0)
                      1862     cells, (non-fixed:1862   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       33 
Avg. std cell width:  1.24 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 50)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:06 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:06 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2936.9
  Total fixed cell area: 0.0
  Total physical cell area: 2936.9
  Core area: (20000 20000 721100 720000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(741100,740000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(741100,740000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 





  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2936.9
  Total fixed cell area: 0.0
  Total physical cell area: 2936.9
  Core area: (20000 20000 721100 720000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19    2936.9      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
100% done.
Memory usage for placement task 25 Mbytes -- main task 233 Mbytes.
17%...33%...50%...67%...83%...100% done.
Memory usage for placement task 26 Mbytes -- main task 233 Mbytes.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:11 2017
****************************************
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed only)
Chip area:            18450    sites, bbox (2.00 2.00 72.11 72.00) um
Std cell area:        11041    sites, (non-fixed:11041  fixed:0)
                      1862     cells, (non-fixed:1862   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       33 
Avg. std cell width:  1.24 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 50)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:11 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 1862 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:11 2017
****************************************

avg cell displacement:    0.398 um ( 0.28 row height)
max cell displacement:    1.421 um ( 1.01 row height)
std deviation:            0.221 um ( 0.16 row height)
number of cell moved:      1862 cells (out of 1862 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2936.9
  Total fixed cell area: 0.0
  Total physical cell area: 2936.9
  Core area: (20000 20000 721100 720000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24    2936.9      0.00       0.0       0.0                          
    0:00:24    2936.9      0.00       0.0       0.0                          
    0:00:24    2936.9      0.00       0.0       0.0                          
    0:00:24    2936.9      0.00       0.0       0.0                          
    0:00:24    2936.9      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:12 2017
****************************************
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed only)
Chip area:            18450    sites, bbox (2.00 2.00 72.11 72.00) um
Std cell area:        11041    sites, (non-fixed:11041  fixed:0)
                      1862     cells, (non-fixed:1862   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       33 
Avg. std cell width:  1.24 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 50)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:12 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:12 2017
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2936.9
  Total fixed cell area: 0.0
  Total physical cell area: 2936.9
  Core area: (20000 20000 721100 720000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(741100,740000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(741100,740000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 22, MEM: 244592640


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              78.00
  Critical Path Length:          4.14
  Critical Path Slack:           1.00
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         18
  Hierarchical Port Count:       1059
  Leaf Cell Count:               1862
  Buf/Inv Cell Count:             373
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1766
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         2502.79
  Noncombinational Area:       434.11
  Buf/Inv Area:                199.23
  Net Area:                      0.00
  Net XLength        :        9993.48
  Net YLength        :       10923.54
  -----------------------------------
  Cell Area:                  2936.91
  Design Area:                2936.91
  Net Length        :        20917.03


  Design Rules
  -----------------------------------
  Total Number of Nets:          2121
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.45
  -----------------------------------------
  Overall Compile Time:                1.57
  Overall Compile Wall Clock Time:     1.61



Information: Updating database...
1
check_legality

  Loading design 'FPA_final'


[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(741100,740000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(741100,740000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 2936.9
  Total fixed cell area: 0.0
  Total physical cell area: 2936.9
  Core area: (20000 20000 721100 720000)
1
legalize_placement -effort high -incremental 

  Loading design 'FPA_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:13 2017
****************************************
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed + Fixed)
Std cell utilization: 59.84%  (11041/(18450-0))
(Non-fixed only)
Chip area:            18450    sites, bbox (2.00 2.00 72.11 72.00) um
Std cell area:        11041    sites, (non-fixed:11041  fixed:0)
                      1862     cells, (non-fixed:1862   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       33 
Avg. std cell width:  1.24 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 50)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:13 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 0 (out of 1862) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:13 2017
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(741100,740000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(741100,740000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
set_fix_multiple_port_nets -all -buffer_constants
1
save_mw_cel -as ${design}_4_palced
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named FPA_final_4_palced. (UIG-5)
1
puts "finish_place"
finish_place
##############################################
########### 5. CTS       #####################
##############################################
puts "start_cts"
start_cts
set_clock_tree_options -clock_trees clk                 -insert_boundary_cell true              -ocv_clustering true            -buffer_relocation true                 -buffer_sizing true             -gate_relocation true           -gate_sizing true 
clock: clk
Warning: Boundary cell insertion will be applied on all clocks. (CTS-589)
Warning: OCV-aware clustering will be applied on all clocks. (CTS-602)
Setting CTS options for clock tree 'clk' rooted from pin clk (net clk)...
1
set cts_use_debug_mode true
true
set cts_do_characterization true
true
#set_ignored_layers -min_routing_layer metal2 -max_routing_layer metal5
clock_opt -fix_hold_all_clocks -continue_on_missing_scandef
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'FPA_final'
Information: Timing loop detected. (OPT-150)
        B1/U247/A2 B1/U247/ZN B1/U246/A B1/U246/ZN B1/N_instance/U546/A B1/N_instance/U546/Z B1/N_instance/U117/A1 B1/N_instance/U117/ZN B1/N_instance/U116/A1 B1/N_instance/U116/ZN B1/N_instance/U608/A1 B1/N_instance/U608/ZN B1/U413/A1 B1/U413/ZN B1/U411/C1 B1/U411/ZN B1/U150/A2 B1/U150/ZN 
Information: Timing loop detected. (OPT-150)
        B1/U146/A2 B1/U146/ZN B1/U254/A1 B1/U254/ZN B1/U246/B2 B1/U246/ZN B1/N_instance/U546/A B1/N_instance/U546/Z B1/N_instance/U117/A1 B1/N_instance/U117/ZN B1/N_instance/U116/A1 B1/N_instance/U116/ZN B1/N_instance/U608/A1 B1/N_instance/U608/ZN B1/U413/A1 B1/U413/ZN B1/U411/C1 B1/U411/ZN 
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U247'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U146'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U249'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U251'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U253'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/N_instance/U232'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U238'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U240'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U242'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U245'
         to break a timing loop. (OPT-314)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.14 0.13 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.6e-06 5.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.093 0.085 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.065 0.06 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.4e-06 3.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.08 0.075 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.069 0.064 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.069 0.064 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.4e-06 1.4e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.099 0.092 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.099 0.092 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.6e-08 3.6e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Horizontal Res : 2.1e-06 2.1e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.089 0.082 (RCEX-011)
Information: Library Derived Vertical Res : 1.3e-06 1.3e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
LR: Layer 3 utilization is 0.00
LR: Layer 3 gcell size is 4
LR: Layer 4 utilization is 0.00
LR: Layer 4 gcell size is 4
LR: Layer 5 utilization is 0.94
LR: Layer 5 gcell size is 2
LR: Layer 6 utilization is 0.00
LR: Layer 6 gcell size is 2
LR: Layer 7 utilization is 0.06
LR: Layer 7 gcell size is 1
LR: Layer 8 utilization is 0.08
LR: Layer 8 gcell size is 1
LR: Layer 9 utilization is 0.52
LR: Layer 9 gcell size is 0
LR: Layer 10 utilization is 0.54
LR: Layer 10 gcell size is 1
LR: Clock routing service standing by
Using cts integrated global router
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Blockage Aware Algorithm
OCV-aware clustering being initialized...

Marking Ignore Pins....
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
current memory usage 0 bytes
CTS: #+++++++++ BEGIN UNIT INFO +++++++++++#
CTS:  derived scale factor to ns, pf, ohm, um: 
CTS: timeScale: 1ns  = 1.000e+00 libTimeUnit
CTS: capScale:  1pf  = 1.000e+03 libCapUnit
CTS: resScale:  1ohm = 1.000e-06 libResUnit
CTS: distScale: 1um  = 1.000e+04 libDistUnit
CTS: #+++++++++ END UNIT INFO +++++++++++#
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: CPU time=0(s) for timer initialization
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS: CTS buffer spreading on. Buffers will be slightly moved to improve congestion
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
CTS: Skipping net <clk_BC_1> for sizing, It has already been synthesized
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS:  Info: will use target transition value for initial CTS stages

Pruning library cells (r/f, pwr)
    Min drive = 0.2546.
    Pruning CLKBUF_X3 because it is inferior (w/ power-considered) to BUF_X2.
    Final pruned buffer set (8 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.2546.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTDN strong inv (INV_X32): cap_in = 0.045598;   sutherland_gain = 3.810000 (r: 3.810000, f: 3.820000); sutherland_pwr =  81.814407 (r: 81.814407, f: 81.814224);        sutherland_pwr_ratio = 0.638529 (r: 0.638529, f: 0.636263); 
CTDN strong buf (BUF_X32): cap_in = 0.024126;   sutherland_gain = 8.130000 (r: 7.180000, f: 9.370000); sutherland_pwr =  122.778709 (r: 121.884125, f: 123.944435);     sutherland_pwr_ratio = 0.713745 (r: 0.817463, f: 0.613777); 
CTDN lib estimation: inverters should result in better clock power.
CTS: BA: Net 'clk_BC'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.039720
CTS: BA: Max skew at toplevel pins = 0.028283

CTS: Starting clock tree synthesis ...
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: Global target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   fanout           = 32
CTS: Design infomation
CTS:  total gate levels = 3
CTS: Root clock net clk
CTS:  clock gate levels = 3 (gate levels excluding guide buffers = 1)
CTS:    clock sink pins = 96
CTS:    level  3: gates = 1 (no real gates, guide buffers only)
CTS:    level  2: gates = 1 (no real gates, guide buffers only)
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   BUF_X32
CTS:   BUF_X16
CTS:   INV_X32
CTS:   INV_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INV_X32
CTS:   BUF_X32
CTS:   INV_X16
CTS:   BUF_X16
CTS:   INV_X8
CTS:   BUF_X8
CTS:   INV_X1
CTS:   INV_X2
CTS:   INV_X4
CTS:   BUF_X4
CTS:   BUF_X2
CTS:   BUF_X1
CTS:   CLKBUF_X2
CTS:   CLKBUF_X1
CTS:   CLKBUF_X3
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 3 clock tree synthesis
CTS:          clock net = clk_BC_1
CTS:        driving pin = INV_X32_BC_1/ZN
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   driver cap.      = worst[600.000 600.000]
CTS:   fanout           = 32
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200
CTS: -----------------------------------------------

CTS: gate level 3 clock tree synthesis results
CTS:   clock net  : clk_BC_1
CTS:   driving pin: INV_X32_BC_1/ZN
CTS:   load pins  : 96 sink pins, 0 gates/macros pins, 0 ignore pins
CTS:   clock tree skew     = worst[0.028]
CTS:   longest path delay  = worst[0.029](rise)
CTS:   shortest path delay = worst[0.000](rise)
CTS:   total capacitance   = worst[109.211 109.211]
CTS:   buffer level output transition delays [rise fall]
CTS:     level 0: worst[0.012 0.010] worst[0.012 0.010]
CTS:      load 0: worst[0.025 0.024] worst[0.012 0.010]
CTS:   buffer level total load capacitance
CTS:     level 0: worst[109.211 109.211]
CTS: drc violations: 0 0

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_BC
CTS:        driving pin = INV_X32_BC/ZN
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   driver cap.      = worst[600.000 600.000]
CTS:   fanout           = 32
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200
CTS: -----------------------------------------------
CTS: DI IMPROVE: delay_target CTS:   smallest CTS: 
CTS: DI IMPROVE: best buffer: NangateOpenCellLibrary_ss0p95vn40c/BUF_X32  worst[0.057]CTS: 
CTS: Starting clustering for BUF_X32 with target load = worst[300.000 300.000]
CTS: BA: Relocate: (3 45)  1> (3 44)  2> (3 44) 
CTS: Completed 1 to 1 clustering
CTS: Starting clustering for BUF_X32 with target load = worst[300.000 300.000]
CTS: BA: Relocate: (8 43)  1> (7 43)  2> (6 44)  3> (5 44)  4> (4 44)  5> (3 44) 
CTS: BA: Relocate: (3 45)  6> (3 44) 
CTS: Completed 1 to 1 clustering
CTS:  BA: this delay [max min] (skew) = worst[0.015 0.015] (0.000)
CTS:  BA: next delay [max min] (skew) = worst[0.035 0.035] (0.000)
CTS: BA: target cap = 0.046 pf
CTS: Pin 1: INV_X32_BC_1/A is selected for next level
CTS:   delay [max min] (skew) = worst[0.042 0.014] (0.028)
CTS: -----------------------------------------------

CTS: gate level 2 clock tree synthesis results
CTS:   clock net  : clk_BC
CTS:   driving pin: INV_X32_BC/ZN
CTS:   load pins  : 0 sink pins, 1 gates/macros pins, 0 ignore pins
CTS:   clock tree skew     = worst[0.028]
CTS:   longest path delay  = worst[0.058](fall)
CTS:   shortest path delay = worst[0.029](fall)
CTS:   total capacitance   = worst[45.737 45.737]
CTS:   gate/macro pin's phase delay
CTS:    1: worst[0.057](fall), worst[0.029](fall): INV_X32_BC_1/A
CTS:   buffer level output transition delays [rise fall]
CTS:     level 0: worst[0.029 0.029] worst[0.004 0.003]
CTS:      load 0: worst[0.029 0.029] worst[0.029 0.029]
CTS:   buffer level total load capacitance
CTS:     level 0: worst[45.737 45.737]
CTS: drc violations: 0 0

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 target spec [rise fall]
CTS:   transition       = worst[0.250 0.250]
CTS:   capacitance      = worst[300.000 300.000]
CTS:   driver cap.      = worst[300.000 300.000]
CTS:   fanout           = 32
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
Information: no clock tree synthesis on don't touch net clk. (CTS-614)

CTS: gate level 1 clock tree synthesis results
CTS:   clock net  : clk
CTS:   driving pin: clk
CTS:   load pins  : 0 sink pins, 1 gates/macros pins, 0 ignore pins
CTS:   clock tree skew     = worst[0.028]
CTS:   longest path delay  = worst[0.064](rise)
CTS:   shortest path delay = worst[0.035](rise)
CTS:   total capacitance   = worst[46.022 46.022]
CTS:   gate/macro pin's phase delay
CTS:    1: worst[0.063](rise), worst[0.035](rise): INV_X32_BC/A
CTS:   buffer level output transition delays [rise fall]
CTS:     level 0: worst[0.000 0.000] worst[0.000 0.000]
CTS:      load 0: worst[0.001 0.001] worst[0.000 0.000]
CTS:   buffer level total load capacitance
CTS:     level 0: worst[46.022 46.022]
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS: drc violations: 0 0

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       3 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       3 clock nets total capacitance = worst[200.970 200.970]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       3 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       3 clock nets total capacitance = worst[200.970 200.970]
CTS:   clock tree skew     = worst[0.028]
CTS:   longest path delay  = worst[0.048](rise)
CTS:   shortest path delay = worst[0.020](rise)

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Marking Ignore Pins....
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: current memory usage 0 bytes
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: CPU time=0(s) for timer initialization
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: CTS buffer spreading on. Buffers will be slightly moved to improve congestion
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell

Pruning library cells (r/f, pwr)
    Min drive = 0.2546.
    Pruning CLKBUF_X3 because it is inferior (w/ power-considered) to BUF_X2.
    Final pruned buffer set (8 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.2546.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTDN strong inv (INV_X32): cap_in = 0.045598;   sutherland_gain = 3.810000 (r: 3.810000, f: 3.820000); sutherland_pwr =  81.814407 (r: 81.814407, f: 81.814224);        sutherland_pwr_ratio = 0.638529 (r: 0.638529, f: 0.636263); 
CTDN strong buf (BUF_X32): cap_in = 0.024126;   sutherland_gain = 8.130000 (r: 7.180000, f: 9.370000); sutherland_pwr =  122.778709 (r: 121.884125, f: 123.944435);     sutherland_pwr_ratio = 0.713745 (r: 0.817463, f: 0.613777); 
CTDN lib estimation: inverters should result in better clock power.
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     0 seconds on localhost.localdomain
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
Load global CTS reference options from NID to stack
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
CTS: Marking Ignore Pins....
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: current memory usage 0 bytes
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: CPU time=0(s) for timer initialization
CTS: all inverters have too large rise/fall delay skew
CTS: inverter INV_X8: rise/fall delay skew = 0.351063 (> 0.200000) 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: Prepare sources for clock domain clk
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: CTS buffer spreading on. Buffers will be slightly moved to improve congestion
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell

Pruning library cells (r/f, pwr)
    Min drive = 0.26733.
    Pruning CLKBUF_X3 because it is inferior (w/ power-considered) to BUF_X2.
    Final pruned buffer set (8 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

Pruning library cells (r/f, pwr)
    Min drive = 0.26733.
    Final pruned buffer set (6 buffers):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTDN strong inv (INV_X32): cap_in = 0.045598;   sutherland_gain = 3.810000 (r: 3.810000, f: 3.820000); sutherland_pwr =  81.814407 (r: 81.814407, f: 81.814224);        sutherland_pwr_ratio = 0.638529 (r: 0.638529, f: 0.636263); 
CTDN strong buf (BUF_X32): cap_in = 0.024126;   sutherland_gain = 8.130000 (r: 7.180000, f: 9.370000); sutherland_pwr =  122.778709 (r: 121.884125, f: 123.944435);     sutherland_pwr_ratio = 0.713745 (r: 0.817463, f: 0.613777); 
CTDN lib estimation: inverters should result in better clock power.
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     BUF_X1, 
CTO-  :     BUF_X2, 
CTO-  :     BUF_X4, 
CTO-  :     BUF_X8, 
CTO-  :     BUF_X16, 
CTO-  :     BUF_X32, 
CTO-  :     CLKBUF_X1, 
CTO-  :     CLKBUF_X2, 
CTO-  :     CLKBUF_X3, 
CTO-  :     INV_X1, 
CTO-  :     INV_X2, 
CTO-  :     INV_X4, 
CTO-  :     INV_X8, 
CTO-  :     INV_X16, 
CTO-  :     INV_X32, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'BUF_X1'.
Using primary inverters equivalent to 'INV_X1'.
Warning: set_delay_calculation is currently set to 'elmore'.  'clock_arnoldi' is suggested. (CTS-352)
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'default:max##ELMORE': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'default:max##ELMORE': 1.000
Worst clock corner:  default:max##ELMORE
Worst RC delay corner:  default:max##ELMORE
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.021761
Using the CTS integrated router

Selecting library cells for optimization
    Final pruned buffer set (9 buffers):
        CLKBUF_X1
        BUF_X1
        CLKBUF_X2
        BUF_X2
        CLKBUF_X3
        BUF_X4
        BUF_X8
        BUF_X16
        BUF_X32

    Final pruned inverter set (6 inverters):
        INV_X1
        INV_X2
        INV_X4
        INV_X8
        INV_X16
        INV_X32
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell
CTS: Marking Net clk as cts Ignore : It is a net between clock port and boundary cell


Initializing parameters for clock clk:
Root pin: clk
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition: 0.500 ns
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using the following target skews for global optimization:
  Corner 'default:max##ELMORE': 0.018 ns
Using the following target skews for incremental optimization:
  Corner 'default:max##ELMORE': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition 0.500 ns


Starting optimization for clock clk.
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition 0.500 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.029 0.000 0.029)
    Estimated Insertion Delay (r/f/b) = (0.051  -inf 0.051)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.022 0.000 0.022)
    Estimated Insertion Delay (r/f/b) = (0.024  -inf 0.024)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.2 pf
  Max transition = 0.026 ns
  Cells = 3 (area=17.556000)
  Inverters = 2 (area=17.556000)
  Inverter Types
  ==============
    INV_X32: 2

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.022, 0.051), End (0.022, 0.051) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'default:max##ELMORE': +0.000
33%   66%   100%   
33%   66%   100%   
Coarse optimization for clock 'clk'
33%   66%   100%   
33%   66%   100%   
33%   66%   100%   
33%   66%   100%   
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.022, 0.051), End (0.022, 0.051) 

Detailed optimization for clock 'clk'
33%   66%   100%   
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition 0.500 ns
Starting optimization pass for clock clk:
Start path based optimization 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.022, 0.051), End (0.022, 0.051) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.022, 0.051), End (0.022, 0.051) 

33%   66%   100%   
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.022, 0.051), End (0.022, 0.051) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.022, 0.051), End (0.022, 0.051) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.022, 0.051), End (0.022, 0.051) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.022, 0.051), End (0.022, 0.051) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.022, 0.051), End (0.022, 0.051) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 iteration 1: (0.005870, 0.057357) 
 Total 1 delay buffers added on clock clk (SP)
 Start (0.022, 0.051), End (0.051, 0.057) 

CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
Using max_transition 0.500 ns
Switch to low metal layer for clock 'clk':

 Total 2 out of 4 nets switched to low metal layer for clock 'clk' with largest cap change 0.00 percent
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X1    [0.019 0.016]  [0.095 0.066]  [0.002 0.002]  [1.571 1.571] 
CTS: INV_X2    [0.019 0.016]  [0.095 0.067]  [0.001 0.001]  [2.993 2.993] 
CTS: INV_X4    [0.019 0.016]  [0.095 0.067]  [0.000 0.000]  [5.777 5.777] 
CTS: BUF_X4    [0.018 0.013]  [0.105 0.081]  [0.000 0.000]  [3.076 3.076] 
CTS: BUF_X2    [0.018 0.013]  [0.106 0.082]  [0.001 0.001]  [1.627 1.627] 
CTS: BUF_X1    [0.018 0.013]  [0.106 0.083]  [0.002 0.001]  [0.893 0.893] 
CTS: CLKBUF_X2 [0.018 0.027]  [0.113 0.155]  [0.001 0.001]  [1.310 1.310] 
CTS: CLKBUF_X1 [0.018 0.027]  [0.115 0.156]  [0.002 0.003]  [0.735 0.735] 
CTS: CLKBUF_X3 [0.018 0.027]  [0.118 0.158]  [0.001 0.001]  [1.331 1.331] 
CTS: Reporting final buffers:
CTS: buffer    estimated skew target delay   driving res    input cap
CTS: BUF_X8    [0.014 0.010]  [0.086 0.067]  [0.000 0.000]  [5.975 5.975] 
CTS: INV_X8    [0.015 0.012]  [0.076 0.053]  [0.000 0.000]  [10.913 10.913] 
CTS: INV_X16   [0.010 0.009]  [0.040 0.028]  [0.000 0.000]  [23.357 23.357] 
CTS: INV_X32   [0.007 0.006]  [0.023 0.016]  [0.000 0.000]  [45.598 45.598] 
CTS: BUF_X16   [0.007 0.005]  [0.051 0.044]  [0.000 0.000]  [11.233 11.233] 
CTS: BUF_X32   [0.004 0.003]  [0.034 0.031]  [0.000 0.000]  [24.126 24.126] 
 Start (0.051, 0.057), End (0.051, 0.057) 

Area recovery optimization for clock 'clk':
25%   50%   75%   100%   

 Total 0 buffers removed (all paths) for clock 'clk'

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'default:max##ELMORE'
    Estimated Skew (r/f/b) = (0.006 0.000 0.006)
    Estimated Insertion Delay (r/f/b) = (0.057  -inf 0.057)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.005 0.000 0.005)
    Estimated Insertion Delay (r/f/b) = (0.014  -inf 0.014)
  Wire capacitance =  0.0 pf
  Total capacitance = 0.2 pf
  Max transition = 0.011 ns
  Cells = 4 (area=30.590000)
  Buffers = 1 (area=13.034000)
  Inverters = 2 (area=17.556000)
  Buffer Types
  ============
    BUF_X32: 1
  Inverter Types
  ==============
    INV_X32: 2


++ Longest path for clock clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (   0  654) 
 clk (port)                                      0   0    0 r (   0  654) 
 clk (net)                              1  46                 
 INV_X32_BC/A (INV_X32)                          1   2    2 r (  49  657) 
 INV_X32_BC/ZN (INV_X32)                         3   6    7 f (  51  654) 
 clk_BC (net)                           1  43                 
 INV_X32_BC_1/A (INV_X32)                        3   1    8 f (  53  670) 
 INV_X32_BC_1/ZN (INV_X32)                       4   8   15 r (  51  673) 
 clk_BC_1 (net)                         1  29                 
 CTS_clk_CTO_delay4/A (BUF_X32)                  6   7   22 r ( 485  334) 
 CTS_clk_CTO_delay4/Z (BUF_X32)                  9  25   48 r ( 438  337) 
 CTS_clk_CTO_delay41 (net)             96 116                 
 operand1_reg/out_reg_0_/CK (DFF_X1)            11  10   57 r (  39  531) 


++ Shortest path for clock clk in corner 'default:max##ELMORE':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (   0  654) 
 clk (port)                                      0   0    0 r (   0  654) 
 clk (net)                              1  46                 
 INV_X32_BC/A (INV_X32)                          1   2    2 r (  49  657) 
 INV_X32_BC/ZN (INV_X32)                         3   6    7 f (  51  654) 
 clk_BC (net)                           1  43                 
 INV_X32_BC_1/A (INV_X32)                        3   1    8 f (  53  670) 
 INV_X32_BC_1/ZN (INV_X32)                       4   8   15 r (  51  673) 
 clk_BC_1 (net)                         1  29                 
 CTS_clk_CTO_delay4/A (BUF_X32)                  6   7   22 r ( 485  334) 
 CTS_clk_CTO_delay4/Z (BUF_X32)                  9  25   48 r ( 438  337) 
 CTS_clk_CTO_delay41 (net)             96 116                 
 output_reg/out_reg_12_/CK (DFF_X1)             10   4   51 r ( 406  684) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (   0  654) 
 clk (port)                                      0   0    0 r (   0  654) 
 clk (net)                              1  46                 
 INV_X32_BC/A (INV_X32)                          1   1    1 r (  49  657) 
 INV_X32_BC/ZN (INV_X32)                         0   0    1 f (  51  654) 
 clk_BC (net)                           1  43                 
 INV_X32_BC_1/A (INV_X32)                        0   0    1 f (  53  670) 
 INV_X32_BC_1/ZN (INV_X32)                       0   0    1 r (  51  673) 
 clk_BC_1 (net)                         1  29                 
 CTS_clk_CTO_delay4/A (BUF_X32)                  6   5    6 r ( 485  334) 
 CTS_clk_CTO_delay4/Z (BUF_X32)                  0   0    6 r ( 438  337) 
 CTS_clk_CTO_delay41 (net)             96 116                 
 operand1_reg/out_reg_0_/CK (DFF_X1)             9   8   14 r (  39  531) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      3   0    0 r (   0  654) 
 clk (port)                                      0   0    0 r (   0  654) 
 clk (net)                              1  46                 
 INV_X32_BC/A (INV_X32)                          1   1    1 r (  49  657) 
 INV_X32_BC/ZN (INV_X32)                         0   0    1 f (  51  654) 
 clk_BC (net)                           1  43                 
 INV_X32_BC_1/A (INV_X32)                        0   0    1 f (  53  670) 
 INV_X32_BC_1/ZN (INV_X32)                       0   0    1 r (  51  673) 
 clk_BC_1 (net)                         1  29                 
 CTS_clk_CTO_delay4/A (BUF_X32)                  6   5    6 r ( 485  334) 
 CTS_clk_CTO_delay4/Z (BUF_X32)                  0   0    6 r ( 438  337) 
 CTS_clk_CTO_delay41 (net)             96 116                 
 output_reg/out_reg_12_/CK (DFF_X1)              3   2    9 r ( 406  684) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:18 2017
****************************************
Std cell utilization: 60.47%  (11156/(18450-0))
(Non-fixed + Fixed)
Std cell utilization: 60.22%  (11041/(18450-115))
(Non-fixed only)
Chip area:            18450    sites, bbox (2.00 2.00 72.11 72.00) um
Std cell area:        11156    sites, (non-fixed:11041  fixed:115)
                      1865     cells, (non-fixed:1862   fixed:3)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      115      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       33 
Avg. std cell width:  1.24 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 50)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:18 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 11 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:18 2017
****************************************

avg cell displacement:    0.960 um ( 0.69 row height)
max cell displacement:    1.692 um ( 1.21 row height)
std deviation:            0.534 um ( 0.38 row height)
number of cell moved:        23 cells (out of 1862 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 1 out of 3 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Setting hold fix requirement...
Performing optimization...

  Loading design 'FPA_final'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2936.9
  Total fixed cell area: 30.6
  Total physical cell area: 2967.5
  Core area: (20000 20000 721100 720000)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01    2967.5      0.00       0.0       0.0                               -0.36


  Beginning Phase 1 Design Rule Fixing  (min_path)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01    2967.5      0.00       0.0       0.0                               -0.36
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:03    2993.3      0.00       0.0       0.0                                0.00

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/usr/synopsys/IC_Compiler/amd64/syn/bin/rpsa_exec'.  (PSYN-877)
20%...40%...60%...80%...100% done.
Memory usage for placement task 15 Mbytes -- main task 233 Mbytes.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:24 2017
****************************************
Std cell utilization: 60.99%  (11253/(18450-0))
(Non-fixed + Fixed)
Std cell utilization: 60.75%  (11138/(18450-115))
(Non-fixed only)
Chip area:            18450    sites, bbox (2.00 2.00 72.11 72.00) um
Std cell area:        11253    sites, (non-fixed:11138  fixed:115)
                      1875     cells, (non-fixed:1872   fixed:3)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      115      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       36 
Avg. std cell width:  1.41 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 50)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:24 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 1805 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:24 2017
****************************************

avg cell displacement:    0.362 um ( 0.26 row height)
max cell displacement:    1.530 um ( 1.09 row height)
std deviation:            0.202 um ( 0.14 row height)
number of cell moved:      1779 cells (out of 1872 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 1
  Total moveable cell area: 2962.7
  Total fixed cell area: 30.6
  Total physical cell area: 2993.3
  Core area: (20000 20000 721100 720000)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    2993.3      0.00       0.0       2.5                               -0.00


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)  (min_path)
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    2993.3      0.00       0.0       2.5                               -0.00
    0:00:07    2994.4      0.00       0.0       0.0                                0.00
    0:00:07    2994.4      0.00       0.0       0.0                                0.00
    0:00:07    2994.4      0.00       0.0       0.0                                0.00
    0:00:07    2994.4      0.00       0.0       0.0                                0.00
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:25 2017
****************************************
Std cell utilization: 61.01%  (11257/(18450-0))
(Non-fixed + Fixed)
Std cell utilization: 60.77%  (11142/(18450-115))
(Non-fixed only)
Chip area:            18450    sites, bbox (2.00 2.00 72.11 72.00) um
Std cell area:        11257    sites, (non-fixed:11142  fixed:115)
                      1876     cells, (non-fixed:1873   fixed:3)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      115      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       37 
Avg. std cell width:  1.39 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 50)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:25 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---
Legalizing 2 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:25 2017
****************************************

avg cell displacement:    0.570 um ( 0.41 row height)
max cell displacement:    0.570 um ( 0.41 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         1 cells (out of 1873 cells)

Total 0 cells has large displacement (e.g. > 4.200 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Nets with DRC Violations: 0
  Total moveable cell area: 2963.8
  Total fixed cell area: 30.6
  Total physical cell area: 2994.3
  Core area: (20000 20000 721100 720000)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(741100,740000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(741100,740000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 32, MEM: 244592640


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              79.00
  Critical Path Length:          4.13
  Critical Path Slack:           1.03
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         18
  Hierarchical Port Count:       1059
  Leaf Cell Count:               1876
  Buf/Inv Cell Count:             387
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      1780
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         2560.25
  Noncombinational Area:       434.11
  Buf/Inv Area:                258.02
  Net Area:                      0.00
  Net XLength        :        9002.14
  Net YLength        :        9784.80
  -----------------------------------
  Cell Area:                  2994.36
  Design Area:                2994.36
  Net Length        :        18786.94


  Design Rules
  -----------------------------------
  Total Number of Nets:          2135
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                3.35
  -----------------------------------------
  Overall Compile Time:                3.54
  Overall Compile Wall Clock Time:     3.59



Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   11  Alloctr   12  Proc  757 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,74.11,74.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.38
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.38
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 3.04
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 3.04
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   12  Alloctr   12  Proc  757 
Net statistics:
Total number of nets     = 2117
Number of nets to route  = 4
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
4 nets are fully connected,
 of which 2 are detail routed and 2 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   12  Alloctr   13  Proc  757 
Average gCell capacity  2.44     on layer (1)    metal1
Average gCell capacity  5.85     on layer (2)    metal2
Average gCell capacity  3.17     on layer (3)    metal3
Average gCell capacity  2.58     on layer (4)    metal4
Average gCell capacity  0.15     on layer (5)    metal5
Average gCell capacity  1.78     on layer (6)    metal6
Average gCell capacity  0.90     on layer (7)    metal7
Average gCell capacity  0.92     on layer (8)    metal8
Average gCell capacity  0.46     on layer (9)    metal9
Average gCell capacity  0.44     on layer (10)   metal10
Average number of tracks per gCell 10.19         on layer (1)    metal1
Average number of tracks per gCell 7.52  on layer (2)    metal2
Average number of tracks per gCell 3.79  on layer (3)    metal3
Average number of tracks per gCell 3.77  on layer (4)    metal4
Average number of tracks per gCell 1.90  on layer (5)    metal5
Average number of tracks per gCell 1.90  on layer (6)    metal6
Average number of tracks per gCell 0.96  on layer (7)    metal7
Average number of tracks per gCell 0.96  on layer (8)    metal8
Average number of tracks per gCell 0.50  on layer (9)    metal9
Average number of tracks per gCell 0.50  on layer (10)   metal10
Number of gCells = 27040
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   12  Alloctr   13  Proc  757 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   12  Alloctr   13  Proc  757 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   12  Alloctr   13  Proc  758 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   12  Alloctr   13  Proc  758 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 484.94
Initial. Layer metal1 wire length = 0.00
Initial. Layer metal2 wire length = 1.64
Initial. Layer metal3 wire length = 241.10
Initial. Layer metal4 wire length = 242.20
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 297
Initial. Via VIA12 count = 102
Initial. Via VIA23 count = 100
Initial. Via VIA34 count = 95
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   12  Alloctr   13  Proc  758 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 484.94
phase1. Layer metal1 wire length = 0.00
phase1. Layer metal2 wire length = 1.64
phase1. Layer metal3 wire length = 241.10
phase1. Layer metal4 wire length = 242.20
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 297
phase1. Via VIA12 count = 102
phase1. Via VIA23 count = 100
phase1. Via VIA34 count = 95
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   12  Alloctr   13  Proc  758 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal1     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 484.94
phase2. Layer metal1 wire length = 0.00
phase2. Layer metal2 wire length = 1.64
phase2. Layer metal3 wire length = 241.10
phase2. Layer metal4 wire length = 242.20
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 297
phase2. Via VIA12 count = 102
phase2. Via VIA23 count = 100
phase2. Via VIA34 count = 95
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   12  Alloctr   13  Proc  758 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  0.66 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  1.25 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   12  Alloctr   13  Proc  758 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   12  Alloctr   13  Proc  758 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   11  Alloctr   12  Proc  758 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   12  Alloctr   12  Proc  758 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 130 of 414


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   12  Alloctr   13  Proc  758 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   12  Alloctr   13  Proc  758 

Number of wires with overlap after iteration 1 = 10 of 289


Wire length and via report:
---------------------------
Number of metal1 wires: 1                 : 0
Number of metal2 wires: 88               VIA12: 102
Number of metal3 wires: 125              VIA23: 102
Number of metal4 wires: 75               VIA34: 95
Number of metal5 wires: 0                VIA45: 0
Number of metal6 wires: 0                VIA56: 0
Number of metal7 wires: 0                VIA67: 0
Number of metal8 wires: 0                VIA78: 0
Number of metal9 wires: 0                VIA89: 0
Number of metal10 wires: 0               VIA910: 0
Total number of wires: 289               vias: 299

Total metal1 wire length: 0.1
Total metal2 wire length: 15.1
Total metal3 wire length: 255.3
Total metal4 wire length: 234.8
Total metal5 wire length: 0.0
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 505.4

Longest metal1 wire length: 0.1
Longest metal2 wire length: 1.4
Longest metal3 wire length: 40.7
Longest metal4 wire length: 35.0
Longest metal5 wire length: 0.0
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   12  Alloctr   12  Proc  758 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Dr init] Total (MB): Used   12  Alloctr   13  Proc  758 
Total number of nets = 2117, of which 0 are not extracted
Total number of open nets = 2111, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   0
Routed  2/36 Partitions, Violations =   0
Routed  3/36 Partitions, Violations =   0
Routed  4/36 Partitions, Violations =   0
Routed  5/36 Partitions, Violations =   0
Routed  6/36 Partitions, Violations =   0
Routed  7/36 Partitions, Violations =   0
Routed  8/36 Partitions, Violations =   0
Routed  9/36 Partitions, Violations =   0
Routed  10/36 Partitions, Violations =  0
Routed  11/36 Partitions, Violations =  0
Routed  12/36 Partitions, Violations =  0
Routed  13/36 Partitions, Violations =  2
Routed  14/36 Partitions, Violations =  2
Routed  15/36 Partitions, Violations =  2
Routed  16/36 Partitions, Violations =  2
Routed  17/36 Partitions, Violations =  2
Routed  18/36 Partitions, Violations =  0
Routed  19/36 Partitions, Violations =  0
Routed  20/36 Partitions, Violations =  0
Routed  21/36 Partitions, Violations =  0
Routed  22/36 Partitions, Violations =  0
Routed  23/36 Partitions, Violations =  0
Routed  24/36 Partitions, Violations =  0
Routed  25/36 Partitions, Violations =  0
Routed  26/36 Partitions, Violations =  0
Routed  27/36 Partitions, Violations =  0
Routed  28/36 Partitions, Violations =  0
Routed  29/36 Partitions, Violations =  0
Routed  30/36 Partitions, Violations =  0
Routed  31/36 Partitions, Violations =  0
Routed  32/36 Partitions, Violations =  0
Routed  33/36 Partitions, Violations =  0
Routed  34/36 Partitions, Violations =  0
Routed  35/36 Partitions, Violations =  0
Routed  36/36 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Iter 0] Total (MB): Used   13  Alloctr   13  Proc  758 

End DR iteration 0 with 36 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   12  Alloctr   12  Proc  758 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   12  Alloctr   12  Proc  758 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    507 micron
Total Number of Contacts =             295
Total Number of Wires =                242
Total Number of PtConns =              148
Total Number of Routable Wires =       242
Total Routable Wire Length =           501 micron
        Layer     metal1 :          0 micron
        Layer     metal2 :         18 micron
        Layer     metal3 :        257 micron
        Layer     metal4 :        233 micron
        Layer     metal5 :          0 micron
        Layer     metal6 :          0 micron
        Layer     metal7 :          0 micron
        Layer     metal8 :          0 micron
        Layer     metal9 :          0 micron
        Layer    metal10 :          0 micron
        Via        VIA34 :         92
        Via        VIA23 :        100
        Via   VIA23(rot) :          1
        Via        VIA12 :         11
        Via   VIA12(rot) :         91

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 295 vias)
 
    Layer via1       =  0.00% (0      / 102     vias)
        Un-optimized = 100.00% (102     vias)
    Layer via2       =  0.00% (0      / 101     vias)
        Un-optimized = 100.00% (101     vias)
    Layer via3       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
 
  Total double via conversion rate    =  0.00% (0 / 295 vias)
 
    Layer via1       =  0.00% (0      / 102     vias)
    Layer via2       =  0.00% (0      / 101     vias)
    Layer via3       =  0.00% (0      / 92      vias)
 

Total number of nets = 2117
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined

Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'FPA_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (4/2115 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 102 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Timing loop detected. (OPT-150)
        B1/U247/A2 B1/U247/ZN B1/U246/A B1/U246/ZN B1/N_instance/U546/A B1/N_instance/U546/Z B1/N_instance/U117/A1 B1/N_instance/U117/ZN B1/N_instance/U116/A1 B1/N_instance/U116/ZN B1/N_instance/U608/A1 B1/N_instance/U608/ZN B1/U413/A1 B1/U413/ZN B1/U411/C1 B1/U411/ZN B1/U150/A2 B1/U150/ZN 
Information: Timing loop detected. (OPT-150)
        B1/U146/A2 B1/U146/ZN B1/U254/A1 B1/U254/ZN B1/U246/B2 B1/U246/ZN B1/N_instance/U546/A B1/N_instance/U546/Z B1/N_instance/U117/A1 B1/N_instance/U117/ZN B1/N_instance/U116/A1 B1/N_instance/U116/ZN B1/N_instance/U608/A1 B1/N_instance/U608/ZN B1/U413/A1 B1/U413/ZN B1/U411/C1 B1/U411/ZN 
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U247'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U146'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U249'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U251'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U253'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/N_instance/U232'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U238'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U240'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U242'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U245'
         to break a timing loop. (OPT-314)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : FPA_final
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 01:51:28 2017
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============= Clock Tree Summary ==============
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  96        3         3         0.0063    0.0554      0             30.5900
 
****************************************
Report : qor
Design : FPA_final
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 01:51:28 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              79.00
  Critical Path Length:          4.13
  Critical Path Slack:           1.03
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         18
  Hierarchical Port Count:       1059
  Leaf Cell Count:               1876
  Buf/Inv Cell Count:             387
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      1780
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2560.250012
  Noncombinational Area:   434.111984
  Buf/Inv Area:            258.020002
  Net Area:                  0.000000
  Net XLength        :        9272.85
  Net YLength        :       10033.62
  -----------------------------------
  Cell Area:              2994.361997
  Design Area:            2994.361997
  Net Length        :        19306.47


  Design Rules
  -----------------------------------
  Total Number of Nets:          2135
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                3.35
  -----------------------------------------
  Overall Compile Time:                3.54
  Overall Compile Wall Clock Time:     3.59

Unsetting hold fix requirement...
Information: Removing attribute 'fix_hold' from clock 'clk'. (MWUI-032)
clock_opt completed Successfully
1
# DEFINING POWER/GROUND NETS AND PINS                    
derive_pg_connection -power_net VDD                                      -ground_net VSS                                 -power_pin VDD                                  -ground_pin VSS        
Information: connected 33 power ports and 33 ground ports
1
save_mw_cel -as ${design}_5_cts
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named FPA_final_5_cts. (UIG-5)
1
puts "finish_cts"
finish_cts
##############################################
########### 6. Routing   #####################
##############################################
puts "start_route"
start_route
check_routeability

Create error cell FPA_final.err ...

============================================
==        Check Pin-Spot Min-Grid         ==
============================================


============================================
==         Check Pin out of bound         ==
============================================


No out-of-bound error found

============================================
==             Check Min-Grid             ==
============================================

No min-grid error found

============================================
==        Check for blocked ports         ==
============================================

  Checked        1/4 SBoxes
  Checked        2/4 SBoxes
  Checked        3/4 SBoxes
  Checked        4/4 SBoxes

No blocked port was detected

[        CHECK DESIGN] CPU = 0:00:00, Elapsed = 0:00:00

[        CHECK DESIGN] Peak Memory =    232M Data =      8M

Update error cell ...
1
set_delay_calculation_options -arnoldi_effort low
1
set_net_routing_layer_constraints       -max_layer_name metal5 -min_layer_name metal1 {*}
Warning: Net 'clk' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'CTS_clk_CTO_delay41' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
Warning: Net 'clk_BC_1' has already been assigned layer constraints and we will overwrite the constraints. (RT-104)
1
set_si_options -route_xtalk_prevention true      -delta_delay true       -min_delta_delay true   -static_noise true      -max_transition_mode normal_slew        -timing_window true 
Information: Existing back annotation will be deleted.   (UID-1006)
1
set_route_options -groute_timing_driven true    -groute_incremental true        -track_assign_timing_driven true        -same_net_notch check_and_fix 
1
route_opt -effort high  -stage track    -xtalk_reduction        -incremental 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : track
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

  Loading design 'FPA_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (4/2115 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 106 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.15 0.14 (RCEX-011)
Information: Library Derived Res for layer metal1 : 5.8e-06 5.8e-06 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.097 0.089 (RCEX-011)
Information: Library Derived Res for layer metal2 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.068 0.063 (RCEX-011)
Information: Library Derived Res for layer metal3 : 3.6e-06 3.6e-06 (RCEX-011)
Information: Library Derived Cap for layer metal4 : 0.084 0.078 (RCEX-011)
Information: Library Derived Res for layer metal4 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal5 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal5 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal6 : 0.072 0.067 (RCEX-011)
Information: Library Derived Res for layer metal6 : 1.5e-06 1.5e-06 (RCEX-011)
Information: Library Derived Cap for layer metal7 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal7 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal8 : 0.1 0.096 (RCEX-011)
Information: Library Derived Res for layer metal8 : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Cap for layer metal9 : 0.19 0.17 (RCEX-011)
Information: Library Derived Res for layer metal9 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Cap for layer metal10 : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer metal10 : 3.8e-08 3.8e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Horizontal Res : 2.2e-06 2.2e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.094 0.086 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.1e-06 3.1e-06 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Timing loop detected. (OPT-150)
        B1/U247/A2 B1/U247/ZN B1/U246/A B1/U246/ZN B1/N_instance/U546/A B1/N_instance/U546/Z B1/N_instance/U117/A1 B1/N_instance/U117/ZN B1/N_instance/U116/A1 B1/N_instance/U116/ZN B1/N_instance/U608/A1 B1/N_instance/U608/ZN B1/U413/A1 B1/U413/ZN B1/U411/C1 B1/U411/ZN B1/U150/A2 B1/U150/ZN 
Information: Timing loop detected. (OPT-150)
        B1/U146/A2 B1/U146/ZN B1/U254/A1 B1/U254/ZN B1/U246/B2 B1/U246/ZN B1/N_instance/U546/A B1/N_instance/U546/Z B1/N_instance/U117/A1 B1/N_instance/U117/ZN B1/N_instance/U116/A1 B1/N_instance/U116/ZN B1/N_instance/U608/A1 B1/N_instance/U608/ZN B1/U413/A1 B1/U413/ZN B1/U411/C1 B1/U411/ZN 
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U247'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U146'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U249'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U251'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U253'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/N_instance/U232'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U238'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U240'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U242'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U245'
         to break a timing loop. (OPT-314)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 2135 nets in the design, 2115 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : FPA_final
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 01:51:30 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              79.00
  Critical Path Length:          4.14
  Critical Path Slack:           1.02
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         18
  Hierarchical Port Count:       1059
  Leaf Cell Count:               1876
  Buf/Inv Cell Count:             387
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      1780
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2560.250012
  Noncombinational Area:   434.111984
  Buf/Inv Area:            258.020002
  Net Area:                  0.000000
  Net XLength        :        9272.85
  Net YLength        :       10033.62
  -----------------------------------
  Cell Area:              2994.361997
  Design Area:            2994.361997
  Net Length        :        19306.47


  Design Rules
  -----------------------------------
  Total Number of Nets:          2135
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                3.35
  -----------------------------------------
  Overall Compile Time:                3.54
  Overall Compile Wall Clock Time:     3.59

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
ROPT:    Running Xtalk Reduction             Fri Dec 29 01:51:30 2017

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Fri Dec 29 01:51:30 2017
Too few nets violating (0) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Fri Dec 29 01:51:30 2017
 
****************************************
Report : qor
Design : FPA_final
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 01:51:30 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              79.00
  Critical Path Length:          4.14
  Critical Path Slack:           1.02
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         18
  Hierarchical Port Count:       1059
  Leaf Cell Count:               1876
  Buf/Inv Cell Count:             387
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      1780
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2560.250012
  Noncombinational Area:   434.111984
  Buf/Inv Area:            258.020002
  Net Area:                  0.000000
  Net XLength        :        9272.85
  Net YLength        :       10033.62
  -----------------------------------
  Cell Area:              2994.361997
  Design Area:            2994.361997
  Net Length        :        19306.47


  Design Rules
  -----------------------------------
  Total Number of Nets:          2135
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                3.35
  -----------------------------------------
  Overall Compile Time:                3.54
  Overall Compile Wall Clock Time:     3.59

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Fri Dec 29 01:51:30 2017

  Loading design 'FPA_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Nets with DRC Violations: 0
  Total moveable cell area: 2963.8
  Total fixed cell area: 30.6
  Total physical cell area: 2994.3
  Core area: (20000 20000 721100 720000)


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: ON, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    2986.1      0.00       0.0       0.0                          
    0:00:01    2977.9      0.00       0.0       0.0                          

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:31 2017
****************************************
Std cell utilization: 60.68%  (11195/(18450-0))
(Non-fixed + Fixed)
Std cell utilization: 60.43%  (11080/(18450-115))
(Non-fixed only)
Chip area:            18450    sites, bbox (2.00 2.00 72.11 72.00) um
Std cell area:        11195    sites, (non-fixed:11080  fixed:115)
                      1876     cells, (non-fixed:1873   fixed:3)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      115      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       36 
Avg. std cell width:  1.26 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 50)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:31 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 0 (out of 1873) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:31 2017
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(741100,740000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(741100,740000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Route preservation is disabled. (ROPT-034)
Information: Updating database...
ROPT:    Main Optimization Done             Fri Dec 29 01:51:31 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Fri Dec 29 01:51:31 2017
Successfully removed route by type
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   11  Alloctr   12  Proc  758 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,74.11,74.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.38
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.38
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 3.04
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 3.04
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   12  Alloctr   13  Proc  758 
Net statistics:
Total number of nets     = 2117
Number of nets to route  = 2111
6 nets are fully connected,
 of which 6 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   13  Alloctr   13  Proc  758 
Average gCell capacity  2.47     on layer (1)    metal1
Average gCell capacity  5.85     on layer (2)    metal2
Average gCell capacity  3.17     on layer (3)    metal3
Average gCell capacity  2.58     on layer (4)    metal4
Average gCell capacity  0.15     on layer (5)    metal5
Average gCell capacity  1.78     on layer (6)    metal6
Average gCell capacity  0.90     on layer (7)    metal7
Average gCell capacity  0.92     on layer (8)    metal8
Average gCell capacity  0.46     on layer (9)    metal9
Average gCell capacity  0.44     on layer (10)   metal10
Average number of tracks per gCell 10.19         on layer (1)    metal1
Average number of tracks per gCell 7.52  on layer (2)    metal2
Average number of tracks per gCell 3.79  on layer (3)    metal3
Average number of tracks per gCell 3.77  on layer (4)    metal4
Average number of tracks per gCell 1.90  on layer (5)    metal5
Average number of tracks per gCell 1.90  on layer (6)    metal6
Average number of tracks per gCell 0.96  on layer (7)    metal7
Average number of tracks per gCell 0.96  on layer (8)    metal8
Average number of tracks per gCell 0.50  on layer (9)    metal9
Average number of tracks per gCell 0.50  on layer (10)   metal10
Number of gCells = 27040
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   13  Alloctr   13  Proc  758 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   13  Alloctr   13  Proc  758 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   13  Alloctr   13  Proc  758 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   14  Alloctr   14  Proc  758 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4318 Max = 9 GRCs =  2114 (37.63%)
Initial. H routing: Overflow =  2386 Max = 7 (GRCs = 12) GRCs =  1147 (40.83%)
Initial. V routing: Overflow =  1931 Max = 9 (GRCs =  1) GRCs =   967 (34.43%)
Initial. metal1     Overflow =    58 Max = 2 (GRCs =  1) GRCs =    66 (2.35%)
Initial. metal2     Overflow =  1717 Max = 9 (GRCs =  1) GRCs =   798 (28.41%)
Initial. metal3     Overflow =  2328 Max = 7 (GRCs = 12) GRCs =  1081 (38.48%)
Initial. metal4     Overflow =   214 Max = 4 (GRCs =  1) GRCs =   169 (6.02%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   87.9 5.77 1.66 0.67 0.41 0.67 0.22 0.11 0.11 0.18 0.63 0.00 0.00 1.66
metal2   15.9 9.47 7.36 5.84 3.18 8.32 4.59 7.77 6.95 0.00 9.84 3.51 4.07 13.1
metal3   16.3 0.00 3.51 10.8 0.00 3.92 11.0 3.40 0.00 0.00 16.0 0.00 1.92 32.9
metal4   36.9 0.00 6.51 8.84 0.00 16.2 5.47 2.29 0.00 0.00 17.3 0.00 0.15 6.10
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.6 1.65 2.07 2.84 0.39 3.17 2.31 1.47 0.77 0.02 4.76 0.38 0.67 5.84


Initial. Total Wire Length = 18829.77
Initial. Layer metal1 wire length = 867.62
Initial. Layer metal2 wire length = 7276.03
Initial. Layer metal3 wire length = 7547.10
Initial. Layer metal4 wire length = 3139.02
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 12272
Initial. Via VIA12 count = 6580
Initial. Via VIA23 count = 4560
Initial. Via VIA34 count = 1132
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   14  Alloctr   15  Proc  758 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3904 Max = 8 GRCs =  2192 (39.02%)
phase1. H routing: Overflow =  1907 Max = 6 (GRCs =  2) GRCs =  1147 (40.83%)
phase1. V routing: Overflow =  1996 Max = 8 (GRCs =  1) GRCs =  1045 (37.20%)
phase1. metal1     Overflow =    61 Max = 2 (GRCs =  1) GRCs =    70 (2.49%)
phase1. metal2     Overflow =  1752 Max = 8 (GRCs =  1) GRCs =   832 (29.62%)
phase1. metal3     Overflow =  1846 Max = 6 (GRCs =  2) GRCs =  1077 (38.34%)
phase1. metal4     Overflow =   244 Max = 3 (GRCs =  2) GRCs =   213 (7.58%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   83.1 7.32 3.14 0.70 0.89 0.96 0.33 0.22 0.26 0.11 1.11 0.04 0.00 1.81
metal2   11.7 9.39 7.36 5.21 3.55 8.84 5.36 7.36 8.51 0.00 10.7 3.18 5.21 13.5
metal3   11.2 0.00 4.29 9.95 0.00 4.47 11.7 2.96 0.00 0.00 21.5 0.00 2.77 31.0
metal4   27.0 0.07 5.44 8.73 0.00 15.2 6.51 3.18 0.00 0.00 26.0 0.00 0.11 7.77
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    71.0 1.82 2.19 2.67 0.48 3.20 2.60 1.49 0.95 0.01 6.44 0.35 0.88 5.87


phase1. Total Wire Length = 20475.08
phase1. Layer metal1 wire length = 1221.97
phase1. Layer metal2 wire length = 7846.63
phase1. Layer metal3 wire length = 7446.57
phase1. Layer metal4 wire length = 3959.91
phase1. Layer metal5 wire length = 0.00
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 12647
phase1. Via VIA12 count = 6757
phase1. Via VIA23 count = 4514
phase1. Via VIA34 count = 1376
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   14  Alloctr   15  Proc  758 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3092 Max = 6 GRCs =  1840 (32.75%)
phase2. H routing: Overflow =  1556 Max = 5 (GRCs =  3) GRCs =   953 (33.93%)
phase2. V routing: Overflow =  1535 Max = 6 (GRCs =  2) GRCs =   887 (31.58%)
phase2. metal1     Overflow =    56 Max = 1 (GRCs = 43) GRCs =    69 (2.46%)
phase2. metal2     Overflow =  1407 Max = 6 (GRCs =  2) GRCs =   771 (27.45%)
phase2. metal3     Overflow =  1500 Max = 5 (GRCs =  3) GRCs =   884 (31.47%)
phase2. metal4     Overflow =   128 Max = 2 (GRCs = 12) GRCs =   116 (4.13%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   81.6 6.47 3.81 0.81 1.74 1.15 0.33 0.67 0.37 0.11 1.33 0.04 0.00 1.48
metal2   10.7 8.62 7.10 4.77 3.81 9.25 5.58 8.51 8.14 0.00 12.2 2.92 7.14 11.2
metal3   10.1 0.00 4.62 9.87 0.00 4.62 12.5 3.03 0.00 0.00 22.6 0.00 3.14 29.2
metal4   27.7 0.04 6.62 8.65 0.00 16.4 7.29 2.51 0.00 0.00 26.4 0.00 0.07 4.22
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.0 1.51 2.22 2.41 0.55 3.15 2.58 1.47 0.85 0.01 6.26 0.30 1.04 4.62


phase2. Total Wire Length = 21597.68
phase2. Layer metal1 wire length = 1448.33
phase2. Layer metal2 wire length = 9256.33
phase2. Layer metal3 wire length = 7203.56
phase2. Layer metal4 wire length = 3689.46
phase2. Layer metal5 wire length = 0.00
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 12541
phase2. Via VIA12 count = 6844
phase2. Via VIA23 count = 4492
phase2. Via VIA34 count = 1205
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   14  Alloctr   15  Proc  758 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3059 Max = 6 GRCs =  1875 (33.37%)
phase3. H routing: Overflow =  1532 Max = 5 (GRCs =  2) GRCs =   959 (34.14%)
phase3. V routing: Overflow =  1527 Max = 6 (GRCs =  2) GRCs =   916 (32.61%)
phase3. metal1     Overflow =    55 Max = 1 (GRCs = 43) GRCs =    66 (2.35%)
phase3. metal2     Overflow =  1386 Max = 6 (GRCs =  2) GRCs =   782 (27.84%)
phase3. metal3     Overflow =  1477 Max = 5 (GRCs =  2) GRCs =   893 (31.79%)
phase3. metal4     Overflow =   141 Max = 2 (GRCs =  7) GRCs =   134 (4.77%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   81.0 6.66 3.96 0.92 1.78 1.26 0.30 0.67 0.48 0.11 1.33 0.00 0.00 1.52
metal2   10.3 8.47 6.95 4.84 3.25 10.2 5.40 7.66 8.39 0.00 13.4 3.22 6.58 11.1
metal3   9.84 0.00 4.70 9.80 0.00 4.55 12.6 3.18 0.00 0.00 22.6 0.00 3.44 29.2
metal4   27.4 0.04 6.29 8.84 0.00 16.4 6.21 2.88 0.00 0.00 26.8 0.00 0.00 4.96
metal5   99.9 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.8 1.52 2.19 2.44 0.50 3.26 2.45 1.44 0.89 0.01 6.43 0.32 1.00 4.69


phase3. Total Wire Length = 21757.10
phase3. Layer metal1 wire length = 1481.39
phase3. Layer metal2 wire length = 9399.71
phase3. Layer metal3 wire length = 7167.39
phase3. Layer metal4 wire length = 3707.29
phase3. Layer metal5 wire length = 1.33
phase3. Layer metal6 wire length = 0.00
phase3. Layer metal7 wire length = 0.00
phase3. Layer metal8 wire length = 0.00
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 12543
phase3. Via VIA12 count = 6844
phase3. Via VIA23 count = 4473
phase3. Via VIA34 count = 1224
phase3. Via VIA45 count = 2
phase3. Via VIA56 count = 0
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   14  Alloctr   15  Proc  758 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 44.33 %
Peak    vertical track utilization   = 137.50 %
Average horizontal track utilization = 45.97 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   14  Alloctr   15  Proc  758 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   14  Alloctr   15  Proc  758 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   13  Alloctr   14  Proc  758 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   13  Alloctr   14  Proc  758 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 21638 of 23711


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   14  Alloctr   15  Proc  758 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   14  Alloctr   15  Proc  758 

Number of wires with overlap after iteration 1 = 13352 of 17661


Wire length and via report:
---------------------------
Number of metal1 wires: 1069              : 0
Number of metal2 wires: 10196            VIA12: 7330
Number of metal3 wires: 5265             VIA23: 6791
Number of metal4 wires: 1130             VIA34: 1455
Number of metal5 wires: 1                VIA45: 2
Number of metal6 wires: 0                VIA56: 0
Number of metal7 wires: 0                VIA67: 0
Number of metal8 wires: 0                VIA78: 0
Number of metal9 wires: 0                VIA89: 0
Number of metal10 wires: 0               VIA910: 0
Total number of wires: 17661             vias: 15578

Total metal1 wire length: 1328.3
Total metal2 wire length: 9943.3
Total metal3 wire length: 8251.9
Total metal4 wire length: 3718.1
Total metal5 wire length: 1.1
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 23242.8

Longest metal1 wire length: 39.3
Longest metal2 wire length: 25.8
Longest metal3 wire length: 37.2
Longest metal4 wire length: 66.5
Longest metal5 wire length: 1.1
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Track Assign: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   13  Alloctr   15  Proc  758 
Updating the database ...
No data to save.
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Fri Dec 29 01:51:37 2017

  Loading design 'FPA_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 105 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Timing loop detected. (OPT-150)
        B1/U247/A2 B1/U247/ZN B1/U246/A B1/U246/ZN B1/N_instance/U546/A B1/N_instance/U546/Z B1/N_instance/U117/A1 B1/N_instance/U117/ZN B1/N_instance/U116/A1 B1/N_instance/U116/ZN B1/N_instance/U608/A1 B1/N_instance/U608/ZN B1/U413/A1 B1/U413/ZN B1/U411/C1 B1/U411/ZN B1/U150/A2 B1/U150/ZN 
Information: Timing loop detected. (OPT-150)
        B1/U146/A2 B1/U146/ZN B1/U254/A1 B1/U254/ZN B1/U246/B2 B1/U246/ZN B1/N_instance/U546/A B1/N_instance/U546/Z B1/N_instance/U117/A1 B1/N_instance/U117/ZN B1/N_instance/U116/A1 B1/N_instance/U116/ZN B1/N_instance/U608/A1 B1/N_instance/U608/ZN B1/U413/A1 B1/U413/ZN B1/U411/C1 B1/U411/ZN 
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U247'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U146'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U249'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U251'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U253'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/N_instance/U232'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U238'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U240'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U242'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U245'
         to break a timing loop. (OPT-314)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 2135 nets in the design, 2115 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : FPA_final
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 01:51:40 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              79.00
  Critical Path Length:          4.17
  Critical Path Slack:           1.00
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.17
  Total Hold Violation:         -0.17
  No. of Hold Violations:        1.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         18
  Hierarchical Port Count:       1059
  Leaf Cell Count:               1876
  Buf/Inv Cell Count:             387
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      1780
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2543.758013
  Noncombinational Area:   434.111984
  Buf/Inv Area:            241.528002
  Net Area:                  0.000000
  Net XLength        :       10514.67
  Net YLength        :       13976.21
  -----------------------------------
  Cell Area:              2977.869997
  Design Area:            2977.869997
  Net Length        :        24490.87


  Design Rules
  -----------------------------------
  Total Number of Nets:          2135
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                3.78
  -----------------------------------------
  Overall Compile Time:                4.02
  Overall Compile Wall Clock Time:     4.08

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Fri Dec 29 01:51:40 2017

  Loading design 'FPA_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Nets with DRC Violations: 0
  Total moveable cell area: 2947.3
  Total fixed cell area: 30.6
  Total physical cell area: 2977.9
  Core area: (20000 20000 721100 720000)


  Beginning On-Route Optimization 
  --------------------------------

  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: ON, Static-Noise: ON.



  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------

  Optimization Complete
  ---------------------
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:41 2017
****************************************
Std cell utilization: 60.68%  (11195/(18450-0))
(Non-fixed + Fixed)
Std cell utilization: 60.43%  (11080/(18450-115))
(Non-fixed only)
Chip area:            18450    sites, bbox (2.00 2.00 72.11 72.00) um
Std cell area:        11195    sites, (non-fixed:11080  fixed:115)
                      1876     cells, (non-fixed:1873   fixed:3)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      115      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       36 
Avg. std cell width:  1.26 um 
Site array:           unit     (width: 0.19 um, height: 1.40 um, rows: 50)
Physical DB scale:    10000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:41 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
metal4     none          ---         ---       via additive      ---
metal5     none          ---         ---       via additive      ---
metal6     none          ---         ---       via additive      ---
metal7     none          ---         ---       via additive      ---
metal8     none          ---         ---       via additive      ---
metal9     none          ---         ---       via additive      ---
metal10    none          ---         ---       via additive      ---

Total 0 (out of 1873) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : FPA_final
  Version: G-2012.06-ICC-SP2
  Date   : Fri Dec 29 01:51:41 2017
****************************************

No cell displacement.


  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (14000), object's width and height(741100,740000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (1900), object's width and height(741100,740000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Route preservation is disabled. (ROPT-034)
Information: Updating database...
ROPT:    Postface Optimization Done             Fri Dec 29 01:51:41 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Fri Dec 29 01:51:41 2017
Successfully removed route by type
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   11  Alloctr   13  Proc  758 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,74.11,74.00)
Number of routing layers = 10
layer metal1, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.14
layer metal2, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.19
layer metal3, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.38
layer metal4, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.38
layer metal5, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal6, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.76
layer metal7, dir Hor, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal8, dir Ver, min width = 0.40, min space = 0.40 pitch = 1.52
layer metal9, dir Hor, min width = 0.80, min space = 0.80 pitch = 3.04
layer metal10, dir Ver, min width = 0.80, min space = 0.80 pitch = 3.04
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   12  Alloctr   13  Proc  758 
Net statistics:
Total number of nets     = 2117
Number of nets to route  = 2111
6 nets are fully connected,
 of which 6 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   13  Alloctr   14  Proc  758 
Average gCell capacity  2.47     on layer (1)    metal1
Average gCell capacity  5.85     on layer (2)    metal2
Average gCell capacity  3.17     on layer (3)    metal3
Average gCell capacity  2.58     on layer (4)    metal4
Average gCell capacity  0.15     on layer (5)    metal5
Average gCell capacity  1.78     on layer (6)    metal6
Average gCell capacity  0.90     on layer (7)    metal7
Average gCell capacity  0.92     on layer (8)    metal8
Average gCell capacity  0.46     on layer (9)    metal9
Average gCell capacity  0.44     on layer (10)   metal10
Average number of tracks per gCell 10.19         on layer (1)    metal1
Average number of tracks per gCell 7.52  on layer (2)    metal2
Average number of tracks per gCell 3.79  on layer (3)    metal3
Average number of tracks per gCell 3.77  on layer (4)    metal4
Average number of tracks per gCell 1.90  on layer (5)    metal5
Average number of tracks per gCell 1.90  on layer (6)    metal6
Average number of tracks per gCell 0.96  on layer (7)    metal7
Average number of tracks per gCell 0.96  on layer (8)    metal8
Average number of tracks per gCell 0.50  on layer (9)    metal9
Average number of tracks per gCell 0.50  on layer (10)   metal10
Number of gCells = 27040
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   13  Alloctr   14  Proc  758 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   13  Alloctr   14  Proc  758 
Warning: The global router sees the pin (TOP in1[2]) (0.000 53.645) of net in1[2] as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (operand1_reg/U8 A1) (2.820 51.525) of net in1[2] as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (TOP in1[13]) (0.000 20.205) of net in1[13] as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (operand1_reg/U19 A1) (2.250 22.300) of net in1[13] as blocked and might route the net through the blockages. (ZRT-110)
2 nets with total of 4 blocked pins
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   13  Alloctr   14  Proc  758 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   14  Alloctr   14  Proc  758 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4036 Max = 10 GRCs =  2050 (36.49%)
Initial. H routing: Overflow =  2011 Max = 9 (GRCs =  1) GRCs =  1069 (38.06%)
Initial. V routing: Overflow =  2024 Max = 10 (GRCs =  1) GRCs =   981 (34.92%)
Initial. metal1     Overflow =    47 Max = 1 (GRCs = 36) GRCs =    58 (2.06%)
Initial. metal2     Overflow =  1835 Max = 10 (GRCs =  1) GRCs =   816 (29.05%)
Initial. metal3     Overflow =  1964 Max = 9 (GRCs =  1) GRCs =  1011 (35.99%)
Initial. metal4     Overflow =   189 Max = 2 (GRCs = 24) GRCs =   165 (5.87%)
Initial. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   88.5 5.84 1.59 0.55 0.37 0.67 0.26 0.04 0.18 0.11 0.48 0.00 0.00 1.33
metal2   16.8 8.65 7.62 5.10 3.22 7.73 5.10 7.17 7.51 0.00 9.62 2.88 4.55 14.0
metal3   18.1 0.00 3.11 10.6 0.00 4.29 12.2 3.37 0.00 0.00 16.6 0.00 2.11 29.5
metal4   40.8 0.00 7.32 8.03 0.00 15.1 4.44 2.66 0.00 0.00 15.4 0.00 0.00 6.10
metal5   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.4 1.57 2.13 2.64 0.39 3.02 2.39 1.44 0.83 0.01 4.57 0.31 0.72 5.53


Initial. Total Wire Length = 18310.15
Initial. Layer metal1 wire length = 840.51
Initial. Layer metal2 wire length = 7481.54
Initial. Layer metal3 wire length = 7041.70
Initial. Layer metal4 wire length = 2946.41
Initial. Layer metal5 wire length = 0.00
Initial. Layer metal6 wire length = 0.00
Initial. Layer metal7 wire length = 0.00
Initial. Layer metal8 wire length = 0.00
Initial. Layer metal9 wire length = 0.00
Initial. Layer metal10 wire length = 0.00
Initial. Total Number of Contacts = 11891
Initial. Via VIA12 count = 6677
Initial. Via VIA23 count = 4413
Initial. Via VIA34 count = 801
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   14  Alloctr   15  Proc  758 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3373 Max = 8 GRCs =  2082 (37.06%)
phase1. H routing: Overflow =  1316 Max = 4 (GRCs = 16) GRCs =  1036 (36.88%)
phase1. V routing: Overflow =  2057 Max = 8 (GRCs =  2) GRCs =  1046 (37.24%)
phase1. metal1     Overflow =    43 Max = 2 (GRCs =  1) GRCs =    54 (1.92%)
phase1. metal2     Overflow =  1887 Max = 8 (GRCs =  2) GRCs =   888 (31.61%)
phase1. metal3     Overflow =  1273 Max = 4 (GRCs = 16) GRCs =   982 (34.96%)
phase1. metal4     Overflow =   170 Max = 3 (GRCs =  2) GRCs =   158 (5.62%)
phase1. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   83.1 6.69 3.40 0.59 1.18 1.44 0.37 0.52 0.48 0.15 1.00 0.00 0.00 1.07
metal2   10.2 8.80 7.47 5.07 2.88 8.80 5.18 8.39 8.28 0.00 11.6 3.07 5.33 14.8
metal3   9.32 0.00 4.11 10.3 0.00 5.07 12.9 3.59 0.00 0.00 26.8 0.00 2.33 25.5
metal4   24.5 0.07 6.77 8.06 0.00 16.3 6.69 3.29 0.00 0.00 28.4 0.00 0.11 5.73
metal5   99.8 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00 0.00 0.11 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    70.3 1.69 2.36 2.61 0.44 3.43 2.73 1.71 0.95 0.02 7.38 0.33 0.84 5.12


phase1. Total Wire Length = 20973.48
phase1. Layer metal1 wire length = 1389.12
phase1. Layer metal2 wire length = 8464.96
phase1. Layer metal3 wire length = 7044.21
phase1. Layer metal4 wire length = 4072.39
phase1. Layer metal5 wire length = 2.80
phase1. Layer metal6 wire length = 0.00
phase1. Layer metal7 wire length = 0.00
phase1. Layer metal8 wire length = 0.00
phase1. Layer metal9 wire length = 0.00
phase1. Layer metal10 wire length = 0.00
phase1. Total Number of Contacts = 12246
phase1. Via VIA12 count = 6898
phase1. Via VIA23 count = 4303
phase1. Via VIA34 count = 1041
phase1. Via VIA45 count = 4
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   14  Alloctr   15  Proc  758 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2564 Max = 6 GRCs =  1721 (30.63%)
phase2. H routing: Overflow =  1090 Max = 4 (GRCs =  3) GRCs =   816 (29.05%)
phase2. V routing: Overflow =  1474 Max = 6 (GRCs =  1) GRCs =   905 (32.22%)
phase2. metal1     Overflow =    53 Max = 2 (GRCs =  3) GRCs =    66 (2.35%)
phase2. metal2     Overflow =  1367 Max = 6 (GRCs =  1) GRCs =   802 (28.55%)
phase2. metal3     Overflow =  1036 Max = 4 (GRCs =  3) GRCs =   750 (26.70%)
phase2. metal4     Overflow =   107 Max = 2 (GRCs =  4) GRCs =   103 (3.67%)
phase2. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   81.1 6.40 3.22 0.78 2.03 2.00 0.37 0.92 0.52 0.04 1.70 0.15 0.00 0.74
metal2   8.32 6.99 6.77 5.14 4.07 9.43 5.03 9.54 8.62 0.00 14.0 4.07 7.10 10.8
metal3   8.10 0.00 3.66 9.17 0.00 4.14 11.6 4.92 0.00 0.00 30.8 0.00 2.85 24.7
metal4   20.9 0.04 6.47 9.25 0.00 16.8 7.40 2.77 0.00 0.00 32.4 0.00 0.00 3.81
metal5   99.7 0.00 0.00 0.00 0.00 0.07 0.00 0.00 0.00 0.00 0.15 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    71.8 1.34 2.01 2.43 0.61 3.25 2.44 1.82 0.91 0.00 7.92 0.42 0.99 4.01


phase2. Total Wire Length = 23015.16
phase2. Layer metal1 wire length = 1808.79
phase2. Layer metal2 wire length = 10053.40
phase2. Layer metal3 wire length = 6992.61
phase2. Layer metal4 wire length = 4155.78
phase2. Layer metal5 wire length = 4.58
phase2. Layer metal6 wire length = 0.00
phase2. Layer metal7 wire length = 0.00
phase2. Layer metal8 wire length = 0.00
phase2. Layer metal9 wire length = 0.00
phase2. Layer metal10 wire length = 0.00
phase2. Total Number of Contacts = 12424
phase2. Via VIA12 count = 7027
phase2. Via VIA23 count = 4315
phase2. Via VIA34 count = 1076
phase2. Via VIA45 count = 6
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   14  Alloctr   15  Proc  758 
phase3. Routing result:
phase3. Both Dirs: Overflow =  2545 Max = 5 GRCs =  1746 (31.08%)
phase3. H routing: Overflow =  1075 Max = 4 (GRCs =  2) GRCs =   823 (29.30%)
phase3. V routing: Overflow =  1469 Max = 5 (GRCs =  6) GRCs =   923 (32.86%)
phase3. metal1     Overflow =    48 Max = 2 (GRCs =  4) GRCs =    60 (2.14%)
phase3. metal2     Overflow =  1353 Max = 5 (GRCs =  6) GRCs =   808 (28.76%)
phase3. metal3     Overflow =  1027 Max = 4 (GRCs =  2) GRCs =   763 (27.16%)
phase3. metal4     Overflow =   116 Max = 2 (GRCs =  1) GRCs =   115 (4.09%)
phase3. metal5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal7     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal8     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal9     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. metal10    Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
metal1   79.4 6.95 3.81 0.70 2.44 2.00 0.37 0.74 0.89 0.15 1.63 0.15 0.00 0.70
metal2   7.73 6.66 6.10 5.03 3.37 10.4 5.58 8.88 8.95 0.00 15.2 4.07 7.54 10.4
metal3   6.95 0.00 3.62 9.50 0.00 4.36 11.2 4.84 0.00 0.00 31.2 0.00 3.25 24.8
metal4   20.2 0.07 6.43 8.47 0.00 16.1 7.66 3.14 0.00 0.00 33.5 0.00 0.00 4.25
metal5   99.7 0.00 0.00 0.00 0.00 0.11 0.00 0.00 0.00 0.00 0.18 0.00 0.00 0.00
metal6   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal7   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal8   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal9   100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
metal10  100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    71.4 1.37 2.00 2.37 0.58 3.31 2.49 1.76 0.98 0.01 8.19 0.42 1.08 4.03


phase3. Total Wire Length = 23478.85
phase3. Layer metal1 wire length = 1940.34
phase3. Layer metal2 wire length = 10228.72
phase3. Layer metal3 wire length = 7027.98
phase3. Layer metal4 wire length = 4275.84
phase3. Layer metal5 wire length = 5.98
phase3. Layer metal6 wire length = 0.00
phase3. Layer metal7 wire length = 0.00
phase3. Layer metal8 wire length = 0.00
phase3. Layer metal9 wire length = 0.00
phase3. Layer metal10 wire length = 0.00
phase3. Total Number of Contacts = 12565
phase3. Via VIA12 count = 7064
phase3. Via VIA23 count = 4373
phase3. Via VIA34 count = 1120
phase3. Via VIA45 count = 8
phase3. Via VIA56 count = 0
phase3. Via VIA67 count = 0
phase3. Via VIA78 count = 0
phase3. Via VIA89 count = 0
phase3. Via VIA910 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   14  Alloctr   15  Proc  758 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 47.38 %
Peak    vertical track utilization   = 137.50 %
Average horizontal track utilization = 47.38 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   14  Alloctr   15  Proc  758 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used    2  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   14  Alloctr   15  Proc  758 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   13  Alloctr   14  Proc  758 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :        true                
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   14  Alloctr   14  Proc  758 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 22021 of 24055


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   14  Alloctr   15  Proc  758 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   14  Alloctr   15  Proc  758 

Number of wires with overlap after iteration 1 = 13438 of 17616


Wire length and via report:
---------------------------
Number of metal1 wires: 1119              : 0
Number of metal2 wires: 10429            VIA12: 7557
Number of metal3 wires: 5105             VIA23: 6971
Number of metal4 wires: 959              VIA34: 1369
Number of metal5 wires: 4                VIA45: 8
Number of metal6 wires: 0                VIA56: 0
Number of metal7 wires: 0                VIA67: 0
Number of metal8 wires: 0                VIA78: 0
Number of metal9 wires: 0                VIA89: 0
Number of metal10 wires: 0               VIA910: 0
Total number of wires: 17616             vias: 15905

Total metal1 wire length: 1760.0
Total metal2 wire length: 10731.6
Total metal3 wire length: 8115.0
Total metal4 wire length: 4229.6
Total metal5 wire length: 7.2
Total metal6 wire length: 0.0
Total metal7 wire length: 0.0
Total metal8 wire length: 0.0
Total metal9 wire length: 0.0
Total metal10 wire length: 0.0
Total wire length: 24843.5

Longest metal1 wire length: 38.8
Longest metal2 wire length: 41.5
Longest metal3 wire length: 32.7
Longest metal4 wire length: 66.9
Longest metal5 wire length: 2.3
Longest metal6 wire length: 0.0
Longest metal7 wire length: 0.0
Longest metal8 wire length: 0.0
Longest metal9 wire length: 0.0
Longest metal10 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:04 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   13  Alloctr   15  Proc  758 
Updating the database ...
No data to save.
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Fri Dec 29 01:51:48 2017

  Loading design 'FPA_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 105 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Timing loop detected. (OPT-150)
        B1/U247/A2 B1/U247/ZN B1/U246/A B1/U246/ZN B1/N_instance/U546/A B1/N_instance/U546/Z B1/N_instance/U117/A1 B1/N_instance/U117/ZN B1/N_instance/U116/A1 B1/N_instance/U116/ZN B1/N_instance/U608/A1 B1/N_instance/U608/ZN B1/U413/A1 B1/U413/ZN B1/U411/C1 B1/U411/ZN B1/U150/A2 B1/U150/ZN 
Information: Timing loop detected. (OPT-150)
        B1/U146/A2 B1/U146/ZN B1/U254/A1 B1/U254/ZN B1/U246/B2 B1/U246/ZN B1/N_instance/U546/A B1/N_instance/U546/Z B1/N_instance/U117/A1 B1/N_instance/U117/ZN B1/N_instance/U116/A1 B1/N_instance/U116/ZN B1/N_instance/U608/A1 B1/N_instance/U608/ZN B1/U413/A1 B1/U413/ZN B1/U411/C1 B1/U411/ZN 
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U247'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U146'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U249'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U251'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U253'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U381'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U372'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U368'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U358'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U354'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U342'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U85'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U334'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U350'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U363'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U376'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U326'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U390'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/U303'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U386'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U304'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U309'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'B1/U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'B1/N_instance/U232'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U238'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U240'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U242'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'B1/U245'
         to break a timing loop. (OPT-314)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     true
Reselection in timing window:      false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.33V) above low
                                   0.35 (0.33V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.35
************************************************************

Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Total 2135 nets in the design, 2115 nets have timing window. (TIM-180)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : FPA_final
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 01:51:52 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              79.00
  Critical Path Length:          4.20
  Critical Path Slack:           0.96
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:         -0.16
  No. of Hold Violations:        1.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         18
  Hierarchical Port Count:       1059
  Leaf Cell Count:               1876
  Buf/Inv Cell Count:             387
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:      1780
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2543.758013
  Noncombinational Area:   434.111984
  Buf/Inv Area:            241.528002
  Net Area:                  0.000000
  Net XLength        :       10843.16
  Net YLength        :       15261.76
  -----------------------------------
  Cell Area:              2977.869997
  Design Area:            2977.869997
  Net Length        :        26104.92


  Design Rules
  -----------------------------------
  Total Number of Nets:          2135
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                4.05
  -----------------------------------------
  Overall Compile Time:                4.34
  Overall Compile Wall Clock Time:     4.41

ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
save_mw_cel -as ${design}_6_routed
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named FPA_final_6_routed. (UIG-5)
1
puts "finish_route"
finish_route
##############################################
########### 7. Finishing #####################
##############################################
insert_zrt_redundant_vias 
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal10
Via on layer (via1) needs more than one tracks
Warning: Layer metal1 pitch 0.140 may be too small: wire/via-down 0.140, wire/via-up 0.165. (ZRT-026)
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   12  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   13  Alloctr   14  Proc  758 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA12(r) ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA23    ->  VIA23_1x2(r)  VIA23_1x2     VIA23_2x1(r)  VIA23_2x1   

       VIA23(r) ->  VIA23_1x2(r)  VIA23_1x2     VIA23_2x1(r)  VIA23_2x1   

       VIA34    ->  VIA34_2x1(r)  VIA34_2x1     VIA34_1x2(r)  VIA34_1x2   

       VIA34(r) ->  VIA34_2x1(r)  VIA34_2x1     VIA34_1x2(r)  VIA34_1x2   

       VIA45    ->  VIA45_1x2     VIA45_2x1   

       VIA56    ->  VIA56_2x1     VIA56_1x2   

       VIA67    ->  VIA67_1x2     VIA67_2x1   

       VIA78    ->  VIA78_2x1     VIA78_1x2   

       VIA89    ->  VIA89_1x2     VIA89_2x1   

      VIA910    -> VIA910_2x1    VIA910_1x2   



        There were 432 out of 6979 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   13  Alloctr   12  Proc    0 
[Technology Processing] Total (MB): Used   14  Alloctr   15  Proc  758 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    6642
Routed  2/4 Partitions, Violations =    7675
Routed  3/4 Partitions, Violations =    9050
Routed  4/4 Partitions, Violations =    9095

RedundantVia finished with 9095 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9095
        Diff net spacing : 1438
        Same net spacing : 40
        Diff net via-cut spacing : 6
        Less than minimum width : 444
        Less than minimum enclosed area : 2
        Short : 7165


Total Wire Length =                    25277 micron
Total Number of Contacts =             15570
Total Number of Wires =                17039
Total Number of PtConns =              3875
Total Number of Routable Wires =       17039
Total Routable Wire Length =           25022 micron
        Layer         metal1 :       1768 micron
        Layer         metal2 :      10749 micron
        Layer         metal3 :       8264 micron
        Layer         metal4 :       4489 micron
        Layer         metal5 :          7 micron
        Layer         metal6 :          0 micron
        Layer         metal7 :          0 micron
        Layer         metal8 :          0 micron
        Layer         metal9 :          0 micron
        Layer        metal10 :          0 micron
        Via        VIA45_2x1 :          2
        Via        VIA45_1x2 :          6
        Via            VIA34 :        643
        Via       VIA34(rot) :         14
        Via        VIA34_1x2 :         38
        Via   VIA34(rot)_2x1 :        567
        Via   VIA34(rot)_1x2 :         29
        Via        VIA34_2x1 :        154
        Via            VIA23 :       3451
        Via       VIA23(rot) :        119
        Via        VIA23_1x2 :        442
        Via   VIA23(rot)_2x1 :        256
        Via   VIA23(rot)_1x2 :       2419
        Via        VIA23_2x1 :         34
        Via            VIA12 :        423
        Via       VIA12(rot) :       3213
        Via        VIA12_1x2 :        753
        Via   VIA12(rot)_2x1 :       1507
        Via   VIA12(rot)_1x2 :       1260
        Via        VIA12_2x1 :        240

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 49.50% (7707 / 15570 vias)
 
    Layer via1       = 50.84% (3760   / 7396    vias)
        Weight 1     = 50.84% (3760    vias)
        Un-optimized = 49.16% (3636    vias)
    Layer via2       = 46.88% (3151   / 6721    vias)
        Weight 1     = 46.88% (3151    vias)
        Un-optimized = 53.12% (3570    vias)
    Layer via3       = 54.53% (788    / 1445    vias)
        Weight 1     = 54.53% (788     vias)
        Un-optimized = 45.47% (657     vias)
    Layer via4       = 100.00% (8      / 8       vias)
        Weight 1     = 100.00% (8       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 49.50% (7707 / 15570 vias)
 
    Layer via1       = 50.84% (3760   / 7396    vias)
    Layer via2       = 46.88% (3151   / 6721    vias)
    Layer via3       = 54.53% (788    / 1445    vias)
    Layer via4       = 100.00% (8      / 8       vias)
 

[RedundantVia] Elapsed real time: 0:00:10 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[RedundantVia] Stage (MB): Used   15  Alloctr   14  Proc    0 
[RedundantVia] Total (MB): Used   16  Alloctr   17  Proc  758 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:10 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Dr init] Stage (MB): Used   15  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   16  Alloctr   17  Proc  758 
Total number of nets = 2117, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/36 Partitions, Violations =   9086
Routed  2/36 Partitions, Violations =   9068
Routed  3/36 Partitions, Violations =   8914
Routed  4/36 Partitions, Violations =   8792
Routed  5/36 Partitions, Violations =   8586
Routed  6/36 Partitions, Violations =   8252
Routed  7/36 Partitions, Violations =   7946
Routed  8/36 Partitions, Violations =   7744
Routed  9/36 Partitions, Violations =   7478
Routed  10/36 Partitions, Violations =  7245
Routed  11/36 Partitions, Violations =  7118
Routed  12/36 Partitions, Violations =  6878
Routed  13/36 Partitions, Violations =  6613
Routed  14/36 Partitions, Violations =  6437
Routed  15/36 Partitions, Violations =  6389
Routed  16/36 Partitions, Violations =  6389
Routed  17/36 Partitions, Violations =  6121
Routed  18/36 Partitions, Violations =  5845
Routed  19/36 Partitions, Violations =  5366
Routed  20/36 Partitions, Violations =  5376
Routed  21/36 Partitions, Violations =  5376
Routed  22/36 Partitions, Violations =  5377
Routed  23/36 Partitions, Violations =  5157
Routed  24/36 Partitions, Violations =  4834
Routed  25/36 Partitions, Violations =  4797
Routed  26/36 Partitions, Violations =  4797
Routed  27/36 Partitions, Violations =  4795
Routed  28/36 Partitions, Violations =  4623
Routed  29/36 Partitions, Violations =  4515
Routed  30/36 Partitions, Violations =  4514
Routed  31/36 Partitions, Violations =  4514
Routed  32/36 Partitions, Violations =  4494
Routed  33/36 Partitions, Violations =  4494
Routed  34/36 Partitions, Violations =  4494
Routed  35/36 Partitions, Violations =  4494
Routed  36/36 Partitions, Violations =  4494

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4494
        Diff net spacing : 1775
        Same net spacing : 47
        Diff net via-cut spacing : 16
        Less than minimum width : 73
        Short : 2501
        Internal-only types : 82

[Iter 1] Elapsed real time: 0:01:06 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:06 total=0:01:06
[Iter 1] Stage (MB): Used   16  Alloctr   15  Proc    0 
[Iter 1] Total (MB): Used   17  Alloctr   18  Proc  758 

End DR iteration 1 with 36 parts

Start DR iteration 2: uniform partition
Routed  1/36 Partitions, Violations =   4494
Routed  2/36 Partitions, Violations =   4493
Routed  3/36 Partitions, Violations =   4473
Routed  4/36 Partitions, Violations =   4414
Routed  5/36 Partitions, Violations =   4383
Routed  6/36 Partitions, Violations =   4295
Routed  7/36 Partitions, Violations =   4216
Routed  8/36 Partitions, Violations =   4139
Routed  9/36 Partitions, Violations =   4083
Routed  10/36 Partitions, Violations =  4017
Routed  11/36 Partitions, Violations =  3990
Routed  12/36 Partitions, Violations =  3771
Routed  13/36 Partitions, Violations =  3535
Routed  14/36 Partitions, Violations =  3519
Routed  15/36 Partitions, Violations =  3494
Routed  16/36 Partitions, Violations =  3494
Routed  17/36 Partitions, Violations =  3428
Routed  18/36 Partitions, Violations =  3336
Routed  19/36 Partitions, Violations =  3083
Routed  20/36 Partitions, Violations =  2817
Routed  21/36 Partitions, Violations =  2814
Routed  22/36 Partitions, Violations =  2809
Routed  23/36 Partitions, Violations =  2786
Routed  24/36 Partitions, Violations =  2699
Routed  25/36 Partitions, Violations =  2380
Routed  26/36 Partitions, Violations =  2380
Routed  27/36 Partitions, Violations =  2368
Routed  28/36 Partitions, Violations =  2349
Routed  29/36 Partitions, Violations =  2286
Routed  30/36 Partitions, Violations =  2284
Routed  31/36 Partitions, Violations =  2284
Routed  32/36 Partitions, Violations =  2276
Routed  33/36 Partitions, Violations =  2276
Routed  34/36 Partitions, Violations =  2276
Routed  35/36 Partitions, Violations =  2270
Routed  36/36 Partitions, Violations =  2270

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2270
        Diff net spacing : 981
        Same net spacing : 42
        Diff net via-cut spacing : 5
        Less than minimum width : 34
        Less than minimum area : 1
        Short : 1091
        Internal-only types : 116

[Iter 2] Elapsed real time: 0:02:06 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:02:06 total=0:02:06
[Iter 2] Stage (MB): Used   16  Alloctr   15  Proc    0 
[Iter 2] Total (MB): Used   17  Alloctr   18  Proc  758 

End DR iteration 2 with 36 parts

Start DR iteration 3: uniform partition
Routed  1/36 Partitions, Violations =   2270
Routed  2/36 Partitions, Violations =   2270
Routed  3/36 Partitions, Violations =   2270
Routed  4/36 Partitions, Violations =   2267
Routed  5/36 Partitions, Violations =   2265
Routed  6/36 Partitions, Violations =   2213
Routed  7/36 Partitions, Violations =   2176
Routed  8/36 Partitions, Violations =   2119
Routed  9/36 Partitions, Violations =   2122
Routed  10/36 Partitions, Violations =  2077
Routed  11/36 Partitions, Violations =  2069
Routed  12/36 Partitions, Violations =  2067
Routed  13/36 Partitions, Violations =  1961
Routed  14/36 Partitions, Violations =  1920
Routed  15/36 Partitions, Violations =  1895
Routed  16/36 Partitions, Violations =  1895
Routed  17/36 Partitions, Violations =  1892
Routed  18/36 Partitions, Violations =  1860
Routed  19/36 Partitions, Violations =  1729
Routed  20/36 Partitions, Violations =  1726
Routed  21/36 Partitions, Violations =  1726
Routed  22/36 Partitions, Violations =  1726
Routed  23/36 Partitions, Violations =  1710
Routed  24/36 Partitions, Violations =  1658
Routed  25/36 Partitions, Violations =  1540
Routed  26/36 Partitions, Violations =  1540
Routed  27/36 Partitions, Violations =  1540
Routed  28/36 Partitions, Violations =  1527
Routed  29/36 Partitions, Violations =  1510
Routed  30/36 Partitions, Violations =  1510
Routed  31/36 Partitions, Violations =  1506
Routed  32/36 Partitions, Violations =  1496
Routed  33/36 Partitions, Violations =  1496
Routed  34/36 Partitions, Violations =  1496
Routed  35/36 Partitions, Violations =  1496
Routed  36/36 Partitions, Violations =  1496

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1496
        Diff net spacing : 685
        Same net spacing : 21
        Less than minimum width : 9
        Short : 751
        Internal-only types : 30

[Iter 3] Elapsed real time: 0:02:33 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:02:33 total=0:02:33
[Iter 3] Stage (MB): Used   16  Alloctr   15  Proc    0 
[Iter 3] Total (MB): Used   17  Alloctr   18  Proc  758 

End DR iteration 3 with 36 parts

Start DR iteration 4: non-uniform partition
Routed  1/34 Partitions, Violations =   1497
Routed  2/34 Partitions, Violations =   1422
Routed  3/34 Partitions, Violations =   1380
Routed  4/34 Partitions, Violations =   1384
Routed  5/34 Partitions, Violations =   1364
Routed  6/34 Partitions, Violations =   1328
Routed  7/34 Partitions, Violations =   1314
Routed  8/34 Partitions, Violations =   1290
Routed  9/34 Partitions, Violations =   1283
Routed  10/34 Partitions, Violations =  1286
Routed  11/34 Partitions, Violations =  1272
Routed  12/34 Partitions, Violations =  1243
Routed  13/34 Partitions, Violations =  1226
Routed  14/34 Partitions, Violations =  1220
Routed  15/34 Partitions, Violations =  1215
Routed  16/34 Partitions, Violations =  1210
Routed  17/34 Partitions, Violations =  1217
Routed  18/34 Partitions, Violations =  1220
Routed  19/34 Partitions, Violations =  1227
Routed  20/34 Partitions, Violations =  1219
Routed  21/34 Partitions, Violations =  1233
Routed  22/34 Partitions, Violations =  1243
Routed  23/34 Partitions, Violations =  1252
Routed  24/34 Partitions, Violations =  1259
Routed  25/34 Partitions, Violations =  1253
Routed  26/34 Partitions, Violations =  1254
Routed  27/34 Partitions, Violations =  1256
Routed  28/34 Partitions, Violations =  1255
Routed  29/34 Partitions, Violations =  1251
Routed  30/34 Partitions, Violations =  1258
Routed  31/34 Partitions, Violations =  1256
Routed  32/34 Partitions, Violations =  1252
Routed  33/34 Partitions, Violations =  1249
Routed  34/34 Partitions, Violations =  1264

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1264
        Diff net spacing : 592
        Same net spacing : 21
        Less than minimum width : 8
        Less than minimum area : 1
        Short : 603
        Internal-only types : 39

[Iter 4] Elapsed real time: 0:02:58 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:02:58 total=0:02:58
[Iter 4] Stage (MB): Used   16  Alloctr   15  Proc    0 
[Iter 4] Total (MB): Used   17  Alloctr   18  Proc  758 

End DR iteration 4 with 34 parts

Start DR iteration 5: non-uniform partition
Routed  1/27 Partitions, Violations =   1293
Routed  2/27 Partitions, Violations =   1272
Routed  3/27 Partitions, Violations =   1249
Routed  4/27 Partitions, Violations =   1253
Routed  5/27 Partitions, Violations =   1270
Routed  6/27 Partitions, Violations =   1271
Routed  7/27 Partitions, Violations =   1275
Routed  8/27 Partitions, Violations =   1277
Routed  9/27 Partitions, Violations =   1261
Routed  10/27 Partitions, Violations =  1254
Routed  11/27 Partitions, Violations =  1174
Routed  12/27 Partitions, Violations =  1168
Routed  13/27 Partitions, Violations =  1158
Routed  14/27 Partitions, Violations =  1163
Routed  15/27 Partitions, Violations =  1170
Routed  16/27 Partitions, Violations =  1091
Routed  17/27 Partitions, Violations =  1091
Routed  18/27 Partitions, Violations =  1087
Routed  19/27 Partitions, Violations =  1091
Routed  20/27 Partitions, Violations =  1091
Routed  21/27 Partitions, Violations =  1093
Routed  22/27 Partitions, Violations =  1104
Routed  23/27 Partitions, Violations =  1129
Routed  24/27 Partitions, Violations =  1128
Routed  25/27 Partitions, Violations =  1137
Routed  26/27 Partitions, Violations =  1148
Routed  27/27 Partitions, Violations =  1129

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1129
        Diff net spacing : 572
        Same net spacing : 23
        Diff net via-cut spacing : 1
        Less than minimum width : 5
        Short : 509
        Internal-only types : 19

[Iter 5] Elapsed real time: 0:04:00 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:03:59 total=0:04:00
[Iter 5] Stage (MB): Used   16  Alloctr   15  Proc    0 
[Iter 5] Total (MB): Used   17  Alloctr   18  Proc  758 

End DR iteration 5 with 27 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Begin revisit internal-only type DRCs ...

Checked 1/4 Partitions, Violations =    1117
Checked 2/4 Partitions, Violations =    1112
Checked 3/4 Partitions, Violations =    1112
Checked 4/4 Partitions, Violations =    1112

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1112

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used   17  Alloctr   18  Proc  758 
[DR] Elapsed real time: 0:04:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:04:00 total=0:04:00
[DR] Stage (MB): Used   15  Alloctr   13  Proc    0 
[DR] Total (MB): Used   16  Alloctr   16  Proc  758 

Redundant via insertion finished with 0 open nets, of which 0 are frozen
Information: Merged away 666 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 446 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      446
        Diff net spacing : 196
        Same net spacing : 13
        Diff net via-cut spacing : 1
        Less than minimum width : 2
        Short : 234



Total Wire Length =                    26412 micron
Total Number of Contacts =             16213
Total Number of Wires =                23811
Total Number of PtConns =              7525
Total Number of Routable Wires =       23811
Total Routable Wire Length =           26046 micron
        Layer         metal1 :       1922 micron
        Layer         metal2 :      10102 micron
        Layer         metal3 :       7745 micron
        Layer         metal4 :       4770 micron
        Layer         metal5 :        499 micron
        Layer         metal6 :       1001 micron
        Layer         metal7 :        309 micron
        Layer         metal8 :         65 micron
        Layer         metal9 :          0 micron
        Layer        metal10 :          0 micron
        Via            VIA78 :          8
        Via        VIA78_2x1 :          3
        Via            VIA67 :         58
        Via        VIA67_1x2 :         39
        Via            VIA56 :        130
        Via        VIA56_2x1 :        142
        Via            VIA45 :        281
        Via        VIA45_2x1 :          5
        Via        VIA45_1x2 :        175
        Via            VIA34 :        977
        Via       VIA34(rot) :          9
        Via        VIA34_1x2 :         45
        Via   VIA34(rot)_2x1 :        823
        Via   VIA34(rot)_1x2 :         68
        Via        VIA34_2x1 :         96
        Via            VIA23 :       2400
        Via       VIA23(rot) :        306
        Via        VIA23_1x2 :        498
        Via   VIA23(rot)_2x1 :        123
        Via   VIA23(rot)_1x2 :       2558
        Via        VIA23_2x1 :         27
        Via            VIA12 :       1238
        Via       VIA12(rot) :       3129
        Via        VIA12_1x2 :        445
        Via   VIA12(rot)_2x1 :       1294
        Via   VIA12(rot)_1x2 :       1083
        Via        VIA12_2x1 :        253

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 47.35% (7677 / 16213 vias)
 
    Layer via1       = 41.32% (3075   / 7442    vias)
        Weight 1     = 41.32% (3075    vias)
        Un-optimized = 58.68% (4367    vias)
    Layer via2       = 54.23% (3206   / 5912    vias)
        Weight 1     = 54.23% (3206    vias)
        Un-optimized = 45.77% (2706    vias)
    Layer via3       = 51.14% (1032   / 2018    vias)
        Weight 1     = 51.14% (1032    vias)
        Un-optimized = 48.86% (986     vias)
    Layer via4       = 39.05% (180    / 461     vias)
        Weight 1     = 39.05% (180     vias)
        Un-optimized = 60.95% (281     vias)
    Layer via5       = 52.21% (142    / 272     vias)
        Weight 1     = 52.21% (142     vias)
        Un-optimized = 47.79% (130     vias)
    Layer via6       = 40.21% (39     / 97      vias)
        Weight 1     = 40.21% (39      vias)
        Un-optimized = 59.79% (58      vias)
    Layer via7       = 27.27% (3      / 11      vias)
        Weight 1     = 27.27% (3       vias)
        Un-optimized = 72.73% (8       vias)
 
  Total double via conversion rate    = 47.35% (7677 / 16213 vias)
 
    Layer via1       = 41.32% (3075   / 7442    vias)
    Layer via2       = 54.23% (3206   / 5912    vias)
    Layer via3       = 51.14% (1032   / 2018    vias)
    Layer via4       = 39.05% (180    / 461     vias)
    Layer via5       = 52.21% (142    / 272     vias)
    Layer via6       = 40.21% (39     / 97      vias)
    Layer via7       = 27.27% (3      / 11      vias)
 

Total number of nets = 2117
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 446
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined

Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
insert_stdcell_filler -cell_without_metal {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1}   -connect_to_power VDD -connect_to_ground VSS
 VA selected:  
-->clean up DB before adding filler



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    1876 placeable cells
    0 cover cells
    100 IO cells/pins
    1976 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 50 horizontal rows
    55 pre-routes for placement blockage/checking
    5308 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
  Processing filler cells...
WARNING : cell <FILLCELL_X32> is not of std filler cell subtype
WARNING : cell <FILLCELL_X16> is not of std filler cell subtype
WARNING : cell <FILLCELL_X8> is not of std filler cell subtype
WARNING : cell <FILLCELL_X4> is not of std filler cell subtype
WARNING : cell <FILLCELL_X2> is not of std filler cell subtype
WARNING : cell <FILLCELL_X1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 






Filling cell with master <FILLCELL_X32> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X32!1
    The last filler cell name is xofiller!FILLCELL_X32!74
    74 filler cells with master <FILLCELL_X32> were inserted
Filling cell with master <FILLCELL_X16> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X16!1
    The last filler cell name is xofiller!FILLCELL_X16!58
    58 filler cells with master <FILLCELL_X16> were inserted
Filling cell with master <FILLCELL_X8> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X8!1
    The last filler cell name is xofiller!FILLCELL_X8!120
    120 filler cells with master <FILLCELL_X8> were inserted
Filling cell with master <FILLCELL_X4> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X4!1
    The last filler cell name is xofiller!FILLCELL_X4!252
    252 filler cells with master <FILLCELL_X4> were inserted
Filling cell with master <FILLCELL_X2> and connecting PG nets...
    The first filler cell name is xofiller!FILLCELL_X2!1
    The last filler cell name is xofiller!FILLCELL_X2!1991
    1991 filler cells with master <FILLCELL_X2> were inserted
Filling cell with master <FILLCELL_X1> and connecting PG nets...
    0 filler cells with master <FILLCELL_X1> were inserted
=== End of Filler Cell Insertion ===


-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                4990 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  4990 (MW-339)
save_mw_cel -as ${design}_7_finished
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Back_End/mdb. (PSYN-878)
Information: Loading local_link_library attribute {NangateOpenCellLibrary_ss0p95vn40c.db}. (MWDC-290)

  Linking design 'FPA_final'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (19 designs)              FPA_final.CEL, etc
  NangateOpenCellLibrary_ss0p95vn40c (library)
                              /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Load global CTS reference options from NID to stack
# GUI Debug: Building dc for netlist invalid. -- Time: 2sec 138ms
Information: Saved design named FPA_final_7_finished. (UIG-5)
1
##############################################
########### 8. Checks and Outputs ############
##############################################
verify_pg_nets  -pad_pin_connection all
Cell FPA_final.err existed already. Delete it ...
Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
verify_lvs -ignore_floating_port -ignore_floating_net            -check_open_locator -check_short_locator
Create error cell FPA_final_lvs.err ...

-- LVS START : --
        B1/N_instance/n89 (95243).
        B1/N_instance/n91 (95244).
Short at [(14.775,23.527),(16.317,23.593)] in metal1.
        B1/N_instance/n93 (95246).
        B1/N_instance/n97 (95249).
Short at [(14.965,26.328),(15.178,29.192)] in metal1.
        B1/N_instance/n96 (95248).
        B1/N_instance/n99 (95250).
Short at [(10.595,20.727),(11.568,23.593)] in metal1.
        B1/N_instance/n101 (95252).
        VSS (80399).
Short at [(19.983,51.248),(20.010,51.312)] in metal1.
        B1/N_instance/n51 (80413).
        B1/N_instance/n59 (80418).
Short at [(32.142,53.208),(32.205,53.273)] in metal1.
        B1/N_instance/n68 (95232).
        B1/N_instance/n65 (80422).
Short at [(19.983,56.008),(19.990,56.072)] in metal1.
        B1/N_instance/n53 (80415).
        B1/N_instance/n65 (80422).
Short at [(20.933,53.208),(20.995,53.273)] in metal1.
        n2 (80401).
        in1[23] (79621).
Short at [(65.330,3.928),(65.338,3.993)] in metal1.
        n2 (80401).
        in1[22] (79623).
Short at [(66.605,4.067),(66.668,4.100)] in metal1.
        n1 (80400).
        in1[14] (79639).
Short at [(3.072,22.300),(3.135,22.332)] in metal1.
        in1[14] (79639).
        operand1_reg/N16 (79643).
Short at [(2.882,22.267),(2.890,22.332)] in metal1.
        n2 (80401).
        in2[6] (77836).
Short at [(64.135,11.100),(64.198,11.133)] in metal1.
        VSS (80399).
        operand1_reg/N34 (77853).
Short at [(38.515,3.087),(38.585,3.152)] in metal1.
        operand2_reg/N3 (77849).
        operand1_reg/N34 (77853).
Short at [(38.710,3.087),(38.800,3.152)] in metal1.
        n2 (80401).
        in1[28] (77858).
Short at [(50.455,2.700),(50.517,2.732)] in metal1.
        VDD (80398).
        operand2_reg/N27 (77072).
Short at [(70.295,19.047),(70.365,19.113)] in metal1.
        VSS (80399).
        B1/n410 (72708).
Short at [(53.165,9.248),(53.235,9.312)] in metal1.
        B1/n3710 (72710).
        B1/n390 (72711).
Short at [(55.395,8.408),(55.458,8.473)] in metal1.
        B1/n540 (72714).
        B1/n3510 (72715).
Short at [(57.295,9.527),(57.358,9.592)] in metal1.
        B1/n243 (72734).
        B1/n260 (72735).
Short at [(57.413,8.300),(57.475,8.332)] in metal1.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:01

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 2 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
ERROR : area  [(62.195,23.490), (62.265,23.630)]        0.0098 um sqr.
ERROR : area  [(67.895,24.610), (67.965,24.750)]        0.0098 um sqr.
ERROR : area  [(50.415,53.310), (50.485,53.450)]        0.0098 um sqr.
ERROR : area  [(8.615,58.490), (8.685,58.630)]  0.0098 um sqr.
ERROR : area  [(42.815,69.550), (42.885,69.690)]        0.0098 um sqr.
Total area error in layer 3 is 5.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 4 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 5 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 6 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 7 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 8 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 9 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 10 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 11 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 12 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 13 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 14 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 15 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:02, CPU =    0:00:01
Update error cell ...
1
set_write_stream_options -map_layer $sc_dir/tech/strmout/FreePDK45_10m_gdsout.map                          -output_filling fill                          -child_depth 20                         -output_outdated_fill                           -output_pin  {text geometry}
1
write_stream -lib $design                   -format gds           -cells $design                  ./output/${design}.gds
The layer map file </home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/tech/strmout/FreePDK45_10m_gdsout.map> specified through -map_layer is used during stream out!
Outputting Cell FILLCELL_X16.CEL
Outputting Cell HA_X1.CEL
Outputting Cell DFF_X1.CEL
Outputting Cell BUF_X1.CEL
Outputting Cell AND2_X1.CEL
Outputting Cell AND3_X1.CEL
Outputting Cell BUF_X32.CEL
Outputting Cell INV_X1.CEL
Outputting Cell INV_X2.CEL
Outputting Cell INV_X4.CEL
Outputting Cell OR2_X1.CEL
Outputting Cell AOI21_X1.CEL
Outputting Cell AOI22_X1.CEL
Outputting Cell INV_X32.CEL
Outputting Cell INV_X16.CEL
Outputting Cell AOI211_X1.CEL
Outputting Cell AOI221_X1.CEL
Outputting Cell AOI222_X1.CEL
Outputting Cell NOR2_X1.CEL
Outputting Cell NOR2_X2.CEL
Outputting Cell NOR3_X1.CEL
Outputting Cell NOR4_X1.CEL
Outputting Cell NOR3_X4.CEL
Outputting Cell MUX2_X1.CEL
Outputting Cell OAI21_X1.CEL
Outputting Cell OAI22_X1.CEL
Outputting Cell OAI21_X2.CEL
Outputting Cell OAI22_X2.CEL
Outputting Cell OAI21_X4.CEL
Outputting Cell NAND2_X1.CEL
Outputting Cell NAND3_X1.CEL
Outputting Cell NAND2_X2.CEL
Outputting Cell NAND4_X1.CEL
Outputting Cell XOR2_X1.CEL
Outputting Cell OAI211_X1.CEL
Outputting Cell OAI221_X1.CEL
Outputting Cell OAI222_X1.CEL
Outputting Cell XNOR2_X1.CEL
Outputting Cell FILLCELL_X2.CEL
Outputting Cell FILLCELL_X4.CEL
Outputting Cell FILLCELL_X8.CEL
Won't output FPA_final's fill cell, since FILL view is non-existent.
Outputting Cell FPA_final.CEL
Warning: Please close or open the cell (FPA_final) in read-only mode. (MWSTRM-023)
Outputting Cell FA_X1.CEL
Outputting Cell FILLCELL_X32.CEL
====> TOTAL CELLS OUTPUT: 44 <====
Outputting Contact $$VIA12
Outputting Contact $$VIA23
Outputting Contact $$VIA34
Outputting Contact $$VIA45
Outputting Contact $$VIA56
Outputting Contact $$VIA67
Outputting Contact $$VIA78
Outputting Contact $$VIA56_3000_3000_2_2
Outputting Contact $$VIA34_1550_1550_3_1
Outputting Contact $$VIA23_1550_1550_3_1
Outputting Contact $$VIA12_1400_1400_3_1
Outputting Contact $$VIA45_3000_3000_2_1
Outputting Contact $$VIA56_3000_3000_2_1
Outputting Contact $$VIA34_1550_1550_2_1
Outputting Contact $$VIA78_8400_8400_2_1
Outputting Contact $$VIA67_3000_3000_1_2
Outputting Contact $$VIA45_3000_3000_1_2
Outputting Contact $$VIA34_1550_1550_1_2
Outputting Contact $$VIA23_1550_1550_2_1
Outputting Contact $$VIA23_1550_1550_1_2
Outputting Contact $$VIA12_1400_1400_2_1
Outputting Contact $$VIA12_1400_1400_1_2
write_gds completed successfully!
1
extract_rc

  Loading design 'FPA_final'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Running SI flow without coupling capacitances. (RCEX-039)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 102 Mbytes -- main task 233 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-40/-40. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
write_parasitics -output ./output/${design}.spef
Information: design is either fully routed or in placement stage.
Writing SPEF to ./output/FPA_final.spef.max ...
Writing SPEF to ./output/FPA_final.spef.min ...
1
write_verilog -pg -no_physical_only_cells ./output/${design}_icc.v
Generating description for top level cell.
Processing module Registers_1
Processing module FPA_DW01_add_1
Processing module FPA_DW01_sub_0
Processing module FPA_DW_rash_0
Processing module FPA_DW01_add_0
Processing module FPA_DW01_inc_0
Processing module normalizer
Processing module FPA_DW01_inc_1
Processing module FPA_DW01_inc_2
Processing module FPA_DW01_inc_3
Processing module FPA_DW01_inc_4
Processing module FPA_DW01_sub_1
Processing module FPA_DW_rash_1
Processing module FPA_DW01_cmp6_2
Processing module FPA_DW01_add_2
Processing module FPA
Processing module Registers_2
Processing module Registers_0
Processing module FPA_final
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
write_verilog -no_physical_only_cells ./output/${design}_icc_nopg.v
Generating description for top level cell.
Processing module Registers_1
Processing module FPA_DW01_add_1
Processing module FPA_DW01_sub_0
Processing module FPA_DW_rash_0
Processing module FPA_DW01_add_0
Processing module FPA_DW01_inc_0
Processing module normalizer
Processing module FPA_DW01_inc_1
Processing module FPA_DW01_inc_2
Processing module FPA_DW01_inc_3
Processing module FPA_DW01_inc_4
Processing module FPA_DW01_sub_1
Processing module FPA_DW_rash_1
Processing module FPA_DW01_cmp6_2
Processing module FPA_DW01_add_2
Processing module FPA
Processing module Registers_2
Processing module Registers_0
Processing module FPA_final
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
save_mw_cel -as ${design}_complete
Information: Saved design named FPA_final_complete. (UIG-5)
1
save_mw_cel
Information: Saved design named FPA_final. (UIG-5)
1
close_mw_cel
Removing physical design 'FPA_final'
1
close_mw_lib
1
exit

Memory usage for main task 233 Mbytes.
Memory usage for this session 233 Mbytes.
CPU usage for this session 313 seconds ( 0.09 hours ).

Thank you...

