ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 14, 2019 at 14:38:44 CST
ncverilog
	+access+rwc
	testbench.v
Recompiling... reason: file './addSub4.v' is newer than expected.
	expected: Wed Oct  9 16:11:11 2019
	actual:   Mon Oct 14 14:29:59 2019
file: testbench.v
	module worklib.adder_16bit_s:v
		errors: 0, warnings: 0
	module worklib.adder4:v
		errors: 0, warnings: 0
	module worklib.fulladder:v
		errors: 0, warnings: 0
	module worklib.xor4:v
		errors: 0, warnings: 0
	module worklib.half_adder:v
		errors: 0, warnings: 0
	module worklib.half_adder4:v
		errors: 0, warnings: 0
	module worklib.adder16:v
		errors: 0, warnings: 0
	module worklib.tb_adder:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
adder16 a1(a,comp2,Add_ctrl,0,SUM,C_out);
         |
ncelab: *E,CUVWLP (./adder_s.v,18|9): Too many module port connections.
ncverilog: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	ncverilog	15.20-s039: Exiting on Oct 14, 2019 at 14:38:50 CST  (total: 00:00:06)
