//
// msu_data_store.sv  --  Analogue Pocket (openFPGA) version
//
// Original MiSTer module (c) 2022 Alexey Melnikov (GPL-3.0-or-later) read the .msu
// file from DDRAM.  The Pocket has no HPS/DDRAM, so the data file stays on the SD
// card and is paged into a 16KB block cache (4 x 4KB, direct mapped by block number).
// msu_bridge fetches blocks with APF "[0180 Data slot read]"; the bytes arrive as
// little-endian 16-bit words through data_loader (dw_wr / dw_addr / dw_data, byte
// address inside the cache).
//
// The block containing the read pointer and the two following blocks are kept
// resident, so sequential streaming never waits for the SD card.  A seek only
// completes (rd_seek_done rises) when the target block is resident.
//
module msu_data_store
(
	input             clk_sys,
	input             reset,

	input             enable,
	input      [31:0] data_size,       // bytes, 0 = unknown

	input             rd_next,         // unused: look-ahead is automatic
	input             rd_seek,
	output reg        rd_seek_done,
	input      [31:0] rd_addr,
	output      [7:0] rd_dout,

	// cache write port (data_loader output, clk_sys domain)
	input             dw_wr,
	input      [13:0] dw_addr,         // byte address inside the 16KB cache
	input      [15:0] dw_data,

	// block fill request to msu_bridge (toggle handshake)
	output reg        fill_tgl,
	output reg [31:0] fill_off,
	output reg [15:0] fill_len,
	output reg  [1:0] fill_slot,
	input             fill_done_tgl,   // synchronised to clk_sys
	input             fill_err
);

// ---------------------------------------------------------------------------
// Cache RAM: 8192 x 16
// ---------------------------------------------------------------------------
reg [15:0] cache [0:8191];
reg [15:0] cache_q;
reg        rd_odd;

always @(posedge clk_sys) begin
	if (dw_wr) cache[dw_addr[13:1]] <= dw_data;
	cache_q <= cache[rd_addr[13:1]];
	rd_odd  <= rd_addr[0];
end

assign rd_dout = rd_odd ? cache_q[15:8] : cache_q[7:0];

// ---------------------------------------------------------------------------
// Block bookkeeping
// ---------------------------------------------------------------------------
reg [19:0] tag   [0:3];
reg  [3:0] valid = 4'b0000;

wire [19:0] b0 = rd_addr[31:12];
wire [19:0] b1 = b0 + 20'd1;
wire [19:0] b2 = b0 + 20'd2;

wire v0 = valid[b0[1:0]] && (tag[b0[1:0]] == b0);
wire v1 = valid[b1[1:0]] && (tag[b1[1:0]] == b1);
wire v2 = valid[b2[1:0]] && (tag[b2[1:0]] == b2);

wire in0 = (data_size == 0) || ({b0, 12'b0} < data_size);
wire in1 = (data_size == 0) || ({b1, 12'b0} < data_size);
wire in2 = (data_size == 0) || ({b2, 12'b0} < data_size);

wire need0 = in0 && !v0;
wire need1 = in1 && !v1;
wire need2 = in2 && !v2;

wire cur_ok = v0 || !in0;

localparam [1:0] S_IDLE = 2'd0, S_WAIT = 2'd1, S_SETTLE = 2'd2;

reg  [1:0] state = S_IDLE;
reg        seek_old = 0;
reg        pending = 0;
reg        done_prev = 0;
reg  [7:0] settle = 0;
reg  [1:0] cur_slot;

// block selected for the next fill (priority: current, +1, +2)
wire [19:0] sel_blk  = need0 ? b0 : (need1 ? b1 : b2);
wire  [1:0] sel_slot = sel_blk[1:0];
wire [31:0] sel_off  = {sel_blk, 12'b0};
wire [31:0] sel_left = data_size - sel_off;

initial begin
	rd_seek_done = 1;
	fill_tgl     = 0;
	fill_off     = 0;
	fill_len     = 0;
	fill_slot    = 0;
end

always @(posedge clk_sys) begin
	done_prev <= fill_done_tgl;
	seek_old  <= rd_seek;

	if (reset | ~enable) begin
		valid        <= 4'b0000;
		state        <= S_IDLE;
		pending      <= 0;
		rd_seek_done <= 1;
	end
	else begin
		// A new seek drops rd_seek_done; it comes back once the block is resident
		if (rd_seek && !seek_old) begin
			pending      <= 1;
			rd_seek_done <= 0;
		end
		else if (pending && cur_ok) begin
			pending      <= 0;
			rd_seek_done <= 1;
		end

		case (state)
			S_IDLE:
				if (need0 || need1 || need2) begin
					tag[sel_slot]   <= sel_blk;
					valid[sel_slot] <= 1'b0;
					cur_slot        <= sel_slot;

					fill_slot <= sel_slot;
					fill_off  <= sel_off;
					fill_len  <= (data_size == 0 || sel_left >= 32'd4096) ? 16'd4096 : sel_left[15:0];
					fill_tgl  <= ~fill_tgl;
					state     <= S_WAIT;
				end

			S_WAIT:
				if (fill_done_tgl != done_prev) begin
					settle <= 0;
					state  <= S_SETTLE;
				end

			S_SETTLE:
				begin
					settle <= settle + 1'd1;
					if (settle == 8'd255) begin
						valid[cur_slot] <= 1'b1;
						state           <= S_IDLE;
					end
				end

			default: state <= S_IDLE;
		endcase
	end
end

endmodule
