{"vcs1":{"timestamp_begin":1684313811.574764627, "rt":1.34, "ut":0.38, "st":0.22}}
{"vcselab":{"timestamp_begin":1684313813.009304566, "rt":1.37, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684313814.444392525, "rt":0.47, "ut":0.24, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684313810.924338367}
{"VCS_COMP_START_TIME": 1684313810.924338367}
{"VCS_COMP_END_TIME": 1684313816.584529944}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330620}}
{"stitch_vcselab": {"peak_mem": 211944}}
