// Seed: 3225840974
module module_0 ();
  tri0 id_2, id_3;
  wire id_4;
  final {-1, -1, -1, 1} = 1;
  wire id_5;
  assign id_3 = -1;
  assign id_3 = 1;
  wire id_6, id_7;
  localparam id_8 = -1;
  wire id_9;
  assign id_3 = id_2;
  wire \id_10 = -1 - id_1;
  always_ff id_1 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    input  tri0  id_2,
    output uwire id_3,
    output tri0  id_4
);
  assign id_4 = id_1;
  wire id_6;
  module_0 modCall_1 ();
endmodule
