// Seed: 1183806943
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
  module_0(
      id_3, id_3, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  bufif0 (id_3, id_4, id_1);
  wire id_4, id_5;
  assign id_1[1] = id_5;
  module_0(
      id_4, id_4, id_5
  );
  wire id_6;
  wire id_7;
endmodule
