/**
 * file: arCore0core_0.c
 * 
 * brief: 
 * 	This is a generated file. This file contains the activation records for loading core_0 on core 0
 * 
 */

#define	MEMMAPSET	0x1
#define	MEMATTRSET	0x2
#define	MEMCPY	0x3
#define	MEMSET	0x4
#define	UX	0x01
#define	UW	0x02
#define	UR	0x04
#define	SX	0x08
#define	SW	0x10
#define	SR	0x20
#define	CACHE_EN	0x01
#define	PREFETCH_EN	0x02

const activationRecord_t core0core_0[] = {
	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0x8A0000,
		(unsigned int)0x9E00B2E0,
		(unsigned int)0x2A844,
		(unsigned int)0
	},

	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0x8D05D8,
		(unsigned int)0x9E035B28,
		(unsigned int)0x104,
		(unsigned int)0
	},

	{
		MEMCPY,	/* Memory Copy */
		(unsigned int)0x8D0800,
		(unsigned int)0x9E035EA0,
		(unsigned int)0x8C4,
		(unsigned int)0
	},

};
