m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Daichi/hubiC/ELN/FPGA/Projects/ex3/add4bit/simulation/modelsim
Eadd1bit
Z1 w1442585399
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/Daichi/hubiC/ELN/FPGA/Projects/ex3/add1bit/add1bit.vhd
Z5 FC:/Users/Daichi/hubiC/ELN/FPGA/Projects/ex3/add1bit/add1bit.vhd
l0
L3
V;bY6Fo:i<OPDBzkRXJU@_1
!s100 RgmkNo5A<G3cI2?gaS:3<2
Z6 OV;C;10.3d;59
31
Z7 !s110 1444588751
!i10b 1
Z8 !s108 1444588751.772000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Daichi/hubiC/ELN/FPGA/Projects/ex3/add1bit/add1bit.vhd|
Z10 !s107 C:/Users/Daichi/hubiC/ELN/FPGA/Projects/ex3/add1bit/add1bit.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1
Alogicfunction
R2
R3
DEx4 work 7 add1bit 0 22 ;bY6Fo:i<OPDBzkRXJU@_1
l9
L8
Vl[Q`9ZOP2zj7bb>:_EdN20
!s100 0AlQ7VjdbZD56Ckd;A>UQ0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eadd4bit
Z13 w1442585464
R2
R3
R0
Z14 8C:/Users/Daichi/hubiC/ELN/FPGA/Projects/ex3/add4bit/add4bit.vhd
Z15 FC:/Users/Daichi/hubiC/ELN/FPGA/Projects/ex3/add4bit/add4bit.vhd
l0
L3
VlDQ^5@m>:F21G5^Q?P^`^1
!s100 M=g7HdIJNe:Yh[QYH2`ao1
R6
31
Z16 !s110 1444588752
!i10b 1
Z17 !s108 1444588752.295000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Daichi/hubiC/ELN/FPGA/Projects/ex3/add4bit/add4bit.vhd|
Z19 !s107 C:/Users/Daichi/hubiC/ELN/FPGA/Projects/ex3/add4bit/add4bit.vhd|
!i113 1
R11
R12
Alogicfunction
R2
R3
DEx4 work 7 add4bit 0 22 lDQ^5@m>:F21G5^Q?P^`^1
l18
L10
VnF0IWaR8kKzFFGG^W>oYW3
!s100 E`Ibe4IYCGcc3NXIZaXi?1
R6
31
R16
!i10b 1
R17
R18
R19
!i113 1
R11
R12
