# do CPUP.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:13:58 on Dec 18,2020
# vcom -work work CPUP.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity CPUP
# -- Compiling architecture structure of CPUP
# End time: 13:13:58 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:13:59 on Dec 18,2020
# vcom -work work Waveform21.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPUP_vhd_vec_tst
# -- Compiling architecture CPUP_arch of CPUP_vhd_vec_tst
# End time: 13:13:59 on Dec 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.CPUP_vhd_vec_tst 
# Start time: 13:13:59 on Dec 18,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cpup_vhd_vec_tst(cpup_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.cpup(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading cycloneive.cycloneive_mac_mult(vital_cycloneive_mac_mult)
# Loading cycloneive.cycloneive_mac_data_reg(vital_cycloneive_mac_data_reg)
# Loading cycloneive.cycloneive_mac_sign_reg(cycloneive_mac_sign_reg)
# Loading cycloneive.cycloneive_mac_mult_internal(vital_cycloneive_mac_mult_internal)
# Loading cycloneive.cycloneive_mac_out(vital_cycloneive_mac_out)
# ** Warning: Design size of 66197 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#35
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpup_vhd_vec_tst/i1/\inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cpup_vhd_vec_tst/i1/\inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /cpup_vhd_vec_tst/i1/\inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /cpup_vhd_vec_tst/i1/\inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /cpup_vhd_vec_tst/i1/\inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /cpup_vhd_vec_tst/i1/\inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# Simulation time: 1237500 ps
# Simulation time: 1237500 ps
# Simulation time: 1237500 ps
# Simulation time: 1237500 ps
# Simulation time: 1237500 ps
# Simulation time: 1237500 ps
# Simulation time: 1237500 ps
# Simulation time: 1237500 ps
# Simulation time: 24653000 ps
# Simulation time: 24653000 ps
# Simulation time: 24653000 ps
# Simulation time: 24653000 ps
# Simulation time: 24653000 ps
# Simulation time: 24653000 ps
# Simulation time: 24653000 ps
# Simulation time: 24653000 ps
# Simulation time: 47890000 ps
# Simulation time: 47890000 ps
# Simulation time: 47890000 ps
# End time: 13:14:48 on Dec 18,2020, Elapsed time: 0:00:49
# Errors: 0, Warnings: 7
