{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 20 15:00:37 2015 " "Info: Processing started: Fri Mar 20 15:00:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off presetable_updown_counter -c presetable_updown_counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off presetable_updown_counter -c presetable_updown_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presetable_updown_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file presetable_updown_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 presetable_updown_counter-behavioral " "Info: Found design unit 1: presetable_updown_counter-behavioral" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 presetable_updown_counter " "Info: Found entity 1: presetable_updown_counter" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "presetable_updown_counter " "Info: Elaborating entity \"presetable_updown_counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data presetable_updown_counter.vhd(31) " "Warning (10492): VHDL Process Statement warning at presetable_updown_counter.vhd(31): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data presetable_updown_counter.vhd(34) " "Warning (10492): VHDL Process Statement warning at presetable_updown_counter.vhd(34): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[0\] presetable_updown_counter.vhd(33) " "Error (10818): Can't infer register for \"count\[0\]\" at presetable_updown_counter.vhd(33) because it does not hold its value outside the clock edge" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] presetable_updown_counter.vhd(26) " "Info (10041): Inferred latch for \"count\[0\]\" at presetable_updown_counter.vhd(26)" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[1\] presetable_updown_counter.vhd(33) " "Error (10818): Can't infer register for \"count\[1\]\" at presetable_updown_counter.vhd(33) because it does not hold its value outside the clock edge" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] presetable_updown_counter.vhd(26) " "Info (10041): Inferred latch for \"count\[1\]\" at presetable_updown_counter.vhd(26)" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[2\] presetable_updown_counter.vhd(33) " "Error (10818): Can't infer register for \"count\[2\]\" at presetable_updown_counter.vhd(33) because it does not hold its value outside the clock edge" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] presetable_updown_counter.vhd(26) " "Info (10041): Inferred latch for \"count\[2\]\" at presetable_updown_counter.vhd(26)" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[3\] presetable_updown_counter.vhd(33) " "Error (10818): Can't infer register for \"count\[3\]\" at presetable_updown_counter.vhd(33) because it does not hold its value outside the clock edge" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] presetable_updown_counter.vhd(26) " "Info (10041): Inferred latch for \"count\[3\]\" at presetable_updown_counter.vhd(26)" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "presetable_updown_counter.vhd(35) " "Error (10822): HDL error at presetable_updown_counter.vhd(35): couldn't implement registers for assignments on this clock edge" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 35 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Allocated 197 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 20 15:00:58 2015 " "Error: Processing ended: Fri Mar 20 15:00:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Error: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
