

================================================================
== Vitis HLS Report for 'macply'
================================================================
* Date:           Sat Jun 24 07:23:02 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  59.021 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 59.0>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%y_V_read_1 = read i177 @_ssdm_op_Read.ap_auto.i177, i177 %y_V_read"   --->   Operation 2 'read' 'y_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_read_1 = read i177 @_ssdm_op_Read.ap_auto.i177, i177 %x_V_read"   --->   Operation 3 'read' 'x_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%result_V_read_1 = read i177 @_ssdm_op_Read.ap_auto.i177, i177 %result_V_read"   --->   Operation 4 'read' 'result_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i177 %x_V_read_1"   --->   Operation 5 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i177 %y_V_read_1"   --->   Operation 6 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (49.2ns)   --->   "%r_V = mul i280 %sext_ln1319, i280 %sext_ln1316"   --->   Operation 7 'mul' 'r_V' <Predicate = true> <Delay = 49.2> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 49.2> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i287 @_ssdm_op_BitConcatenate.i287.i177.i110, i177 %result_V_read_1, i110 0"   --->   Operation 8 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i280 %r_V"   --->   Operation 9 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (9.73ns)   --->   "%ret_V = add i287 %lhs, i287 %sext_ln859"   --->   Operation 10 'add' 'ret_V' <Predicate = true> <Delay = 9.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 9.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%result_V_write_assign = partselect i177 @_ssdm_op_PartSelect.i177.i287.i32.i32, i287 %ret_V, i32 110, i32 286"   --->   Operation 11 'partselect' 'result_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln39 = ret i177 %result_V_write_assign" [src/runge_kutta_45.cpp:39]   --->   Operation 12 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 59ns
The critical path consists of the following:
	wire read operation ('y.V') on port 'y_V_read' [4]  (0 ns)
	'mul' operation ('r.V') [9]  (49.3 ns)
	'add' operation ('ret.V') [12]  (9.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
