D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl   -part PGL22G  -package BG324  -grade -6    -overilog "synplify.vm" -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -enable_gcc_in_premap -summaryfile C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synlog\report\synplify_premap.xml -merge_inferred_clocks 0  -top_level_module  top  -implementation  synplify_impl  -ta_num_paths  3  -ovm  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synplify.vm  -conchk_prepass  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synplify_cck.rpt   -autoconstraint  -freq 1.000   -tcl  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ddr3_ov5640_hdmi.fdc  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synwork\synplify_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synwork\synplify_prem.srd  -qsap  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synplify.sap  -devicelib  D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v  -ologparam  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\syntmp\synplify.plg  -osyn  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synwork\synplify_prem.srd  -prjdir  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\  -prjname  synplify_pro  -log  C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synlog\synplify_premap.srr  -sn  2019.03  -jobname  "premap" 
relcom:D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synplify_impl -part PGL22G -package BG324 -grade -6 -overilog "synplify.vm" -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -enable_gcc_in_premap -summaryfile ..\synlog\report\synplify_premap.xml -merge_inferred_clocks 0 -top_level_module top -implementation synplify_impl -ta_num_paths 3 -ovm ..\synplify.vm -conchk_prepass ..\synplify_cck.rpt -autoconstraint -freq 1.000 -tcl ..\..\..\ddr3_ov5640_hdmi.fdc ..\synwork\synplify_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\synplify_prem.srd -qsap ..\synplify.sap -devicelib D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v -ologparam synplify.plg -osyn ..\synwork\synplify_prem.srd -prjdir ..\..\ -prjname synplify_pro -log ..\synlog\synplify_premap.srr -sn 2019.03 -jobname "premap"
rc:1 success:1 runtime:6
file:..\synplify.vm|io:o|time:1574605117|size:1107273|exec:0|csum:
file:..\synplify_cck.rpt|io:o|time:1574605582|size:11708|exec:0|csum:
file:..\..\..\ddr3_ov5640_hdmi.fdc|io:i|time:1573111980|size:37255|exec:0|csum:1D1217AA5CD4847912F8A8DF8C63533D
file:..\synwork\synplify_mult.srs|io:i|time:1574605575|size:20334|exec:0|csum:596051BB1FA93C8DFD7E6A9EB87365FF
file:..\synwork\synplify_prem.srd|io:o|time:1574605580|size:387483|exec:0|csum:
file:..\synplify.sap|io:o|time:1574605582|size:13425|exec:0|csum:
file:D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v|io:i|time:1560399402|size:73977|exec:0|csum:0F694CCE00C871AA3CE054485C4AE5EF
file:synplify.plg|io:o|time:1574605576|size:0|exec:0|csum:
file:..\synwork\synplify_prem.srd|io:o|time:1574605580|size:387483|exec:0|csum:
file:..\synlog\synplify_premap.srr|io:o|time:1574605582|size:319780|exec:0|csum:
file:D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\bin64\m_generic.exe|io:i|time:1560399398|size:39797760|exec:1|csum:C6ED1C1897D7F30325CB561256581D2D
