read -sv run_verilog_mid/adder_32b_9_84_f7c157a508e774d2d851873e711bed10.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_84_f7c157a508e774d2d851873e711bed10_yosys.v
