#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat May  7 01:24:04 2022
# Process ID: 10260
# Current directory: C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2144 C:\Users\okana\Desktop\Proje_Bilgisayar_Mimarisi\riscvVivado.xpr
# Log file: C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/vivado.log
# Journal file: C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1137.934 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/control_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/data_memory_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/example_data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/example_data_memory_bus.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_data_memory_bus
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/example_text_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_text_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/example_text_memory_bus.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_text_memory_bus
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/instruction_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/riscv_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/singlecycle_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/singlecycle_ctlpath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle_ctlpath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/singlecycle_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle_datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/toplevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.sim/sim_1/behav/xsim'
"xelab -wto 8bef7ed51f184b6e9f2db301dd31fd34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 8bef7ed51f184b6e9f2db301dd31fd34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/toplevel.sv" Line 4. Module toplevel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/riscv_core.sv" Line 4. Module riscv_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/singlecycle_datapath.sv" Line 4. Module singlecycle_datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/adder.sv" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/adder.sv" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/alu.sv" Line 4. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer4.sv" Line 4. Module multiplexer4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer(CHANNELS=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer2.sv" Line 5. Module multiplexer2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer2.sv" Line 5. Module multiplexer2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer8.sv" Line 4. Module multiplexer8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer(CHANNELS=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/register.sv" Line 4. Module register(INITIAL=32'b010000000000000000000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/regfile.sv" Line 4. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/instruction_decoder.sv" Line 4. Module instruction_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/immediate_generator.sv" Line 4. Module immediate_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/singlecycle_ctlpath.sv" Line 4. Module singlecycle_ctlpath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/singlecycle_control.sv" Line 4. Module singlecycle_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/control_transfer.sv" Line 4. Module control_transfer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/alu_control.sv" Line 4. Module alu_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/data_memory_interface.sv" Line 4. Module data_memory_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/example_text_memory_bus.sv" Line 4. Module example_text_memory_bus doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/example_text_memory.sv" Line 4. Module example_text_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/example_data_memory_bus.sv" Line 4. Module example_data_memory_bus doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/example_data_memory.sv" Line 4. Module example_data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/toplevel.sv" Line 4. Module toplevel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/riscv_core.sv" Line 4. Module riscv_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/singlecycle_datapath.sv" Line 4. Module singlecycle_datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/adder.sv" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/adder.sv" Line 5. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/alu.sv" Line 4. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer4.sv" Line 4. Module multiplexer4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer(CHANNELS=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer2.sv" Line 5. Module multiplexer2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer2.sv" Line 5. Module multiplexer2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer8.sv" Line 4. Module multiplexer8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/multiplexer.sv" Line 5. Module multiplexer(CHANNELS=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/register.sv" Line 4. Module register(INITIAL=32'b010000000000000000000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/regfile.sv" Line 4. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/instruction_decoder.sv" Line 4. Module instruction_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/immediate_generator.sv" Line 4. Module immediate_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/singlecycle_ctlpath.sv" Line 4. Module singlecycle_ctlpath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/singlecycle_control.sv" Line 4. Module singlecycle_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/control_transfer.sv" Line 4. Module control_transfer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/alu_control.sv" Line 4. Module alu_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/data_memory_interface.sv" Line 4. Module data_memory_interface doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/example_text_memory_bus.sv" Line 4. Module example_text_memory_bus doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/example_text_memory.sv" Line 4. Module example_text_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/example_data_memory_bus.sv" Line 4. Module example_data_memory_bus doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sources_1/rv/example_data_memory.sv" Line 4. Module example_data_memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiplexer(CHANNELS=4)
Compiling module xil_defaultlib.multiplexer4
Compiling module xil_defaultlib.multiplexer_default
Compiling module xil_defaultlib.multiplexer2
Compiling module xil_defaultlib.multiplexer(CHANNELS=8)
Compiling module xil_defaultlib.multiplexer8
Compiling module xil_defaultlib.register(INITIAL=32'b01000000000...
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.singlecycle_datapath
Compiling module xil_defaultlib.singlecycle_control
Compiling module xil_defaultlib.control_transfer
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.singlecycle_ctlpath
Compiling module xil_defaultlib.data_memory_interface
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.example_text_memory
Compiling module xil_defaultlib.example_text_memory_bus
Compiling module xil_defaultlib.example_data_memory
Compiling module xil_defaultlib.example_data_memory_bus
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May  7 01:25:06 2022. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 86.176 ; gain = 4.461
INFO: [Common 17-206] Exiting Webtalk at Sat May  7 01:25:06 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1137.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PC: 00400000, Inst: 7fc00097, Addr: 80000000, Rd-Dt: xxxxxxxx, Rd-En 0, Wr-Dt: xxxxxxxx, WrEn: 0, Wr-BE: 0001
PC: 00400004, Inst: 00008093, Addr: 80000000, Rd-Dt: xxxxxxxx, Rd-En 0, Wr-Dt: 00000000, WrEn: 0, Wr-BE: 0001
PC: 00400008, Inst: 00008183, Addr: 80000000, Rd-Dt: 0ff000ff, Rd-En 1, Wr-Dt: 00000000, WrEn: 0, Wr-BE: 0001
PC: 0040000c, Inst: fff00e93, Addr: ffffffff, Rd-Dt: xxxxxxxx, Rd-En 0, Wr-Dt: xx000000, WrEn: 0, Wr-BE: 1000
PC: 00400010, Inst: 00200e13, Addr: 00000002, Rd-Dt: xxxxxxxx, Rd-En 0, Wr-Dt: xxxx0000, WrEn: 0, Wr-BE: 0100
PC: 00400014, Inst: 23d19c63, Addr: 00000000, Rd-Dt: xxxxxxxx, Rd-En 0, Wr-Dt: ffffffff, WrEn: 0, Wr-BE: 0011
PC: 0040024c, Inst: ff000513, Addr: fffffff0, Rd-Dt: xxxxxxxx, Rd-En 0, Wr-Dt: xxxxxxxx, WrEn: 0, Wr-BE: 0001
PC: 00400250, Inst: 00000593, Addr: 00000000, Rd-Dt: xxxxxxxx, Rd-En 0, Wr-Dt: 00000000, WrEn: 0, Wr-BE: 0001
PC: 00400254, Inst: 00b52023, Addr: fffffff0, Rd-Dt: xxxxxxxx, Rd-En 0, Wr-Dt: 00000000, WrEn: 1, Wr-BE: 1111
Fail
$finish called at time : 185 ns : File "C:/Users/okana/Desktop/Proje_Bilgisayar_Mimarisi/riscvVivado.srcs/sim_1/new/tb_top.sv" Line 34
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1137.934 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1137.934 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1137.934 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  7 01:28:46 2022...
