

================================================================
== Vivado HLS Report for 'DownsampleUnit1'
================================================================
* Date:           Mon Dec 10 14:57:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10339646|  10339646|  10339646|  10339646|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |                                 |                      |      Latency      |      Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |grp_subconv_1x1_16p16_fu_335     |subconv_1x1_16p16     |  6612577|  6612577|  6612577|  6612577|   none  |
        |grp_subconv_3x3_16_strid_fu_346  |subconv_3x3_16_strid  |   378721|   378721|   378721|   378721|   none  |
        |grp_subconv_1x1_89_fu_359        |subconv_1x1_89        |  1653601|  1653601|  1653601|  1653601|   none  |
        |grp_shuffle_4811_fu_371          |shuffle_4811          |    14017|    14017|    14017|    14017|   none  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_conv1r_output     |  13103|  13103|       273|          -|          -|    48|    no    |
        | + memset_conv1r_output    |    271|    271|        17|          -|          -|    16|    no    |
        |  ++ memset_conv1r_output  |     15|     15|         1|          -|          -|    16|    no    |
        |- memset_conv2r_ourput     |   3503|   3503|        73|          -|          -|    48|    no    |
        | + memset_conv2r_ourput    |     71|     71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv2r_ourput  |      7|      7|         1|          -|          -|     8|    no    |
        |- memset_conv3r_ourput     |   3503|   3503|        73|          -|          -|    48|    no    |
        | + memset_conv3r_ourput    |     71|     71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv3r_ourput  |      7|      7|         1|          -|          -|     8|    no    |
        |- memset_conv1l_output     |   3503|   3503|        73|          -|          -|    48|    no    |
        | + memset_conv1l_output    |     71|     71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv1l_output  |      7|      7|         1|          -|          -|     8|    no    |
        |- memset_conv2l_output     |   3503|   3503|        73|          -|          -|    48|    no    |
        | + memset_conv2l_output    |     71|     71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv2l_output  |      7|      7|         1|          -|          -|     8|    no    |
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     261|    174|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     15|    3654|   4039|
|Memory           |       64|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    808|
|Register         |        -|      -|     137|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       64|     15|    4052|   5021|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       22|      6|       3|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+------+------+
    |grp_shuffle_4811_fu_371          |shuffle_4811          |        0|      0|   307|   181|
    |grp_subconv_1x1_16p16_fu_335     |subconv_1x1_16p16     |        0|      5|  1080|  1338|
    |grp_subconv_1x1_89_fu_359        |subconv_1x1_89        |        0|      5|  1047|  1328|
    |grp_subconv_3x3_16_strid_fu_346  |subconv_3x3_16_strid  |        0|      5|  1220|  1192|
    +---------------------------------+----------------------+---------+-------+------+------+
    |Total                            |                      |        0|     15|  3654|  4039|
    +---------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |conv1r_output_U    |DownsampleUnit1_cocq  |       32|  0|   0|  12288|   32|     1|       393216|
    |conv2r_ourput_0_U  |DownsampleUnit1_cpcA  |        8|  0|   0|   3072|   32|     1|        98304|
    |conv3r_ourput_0_U  |DownsampleUnit1_cpcA  |        8|  0|   0|   3072|   32|     1|        98304|
    |conv1l_output_0_U  |DownsampleUnit1_cpcA  |        8|  0|   0|   3072|   32|     1|        98304|
    |conv2l_output_0_U  |DownsampleUnit1_cpcA  |        8|  0|   0|   3072|   32|     1|        98304|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total              |                      |       64|  0|   0|  24576|  160|     5|       786432|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |indvarinc12_fu_391_p2             |     +    |      0|  17|   9|           4|           1|
    |indvarinc19_fu_430_p2             |     +    |      0|  23|  11|           6|           1|
    |indvarinc23_fu_436_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc28_fu_442_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc35_fu_481_p2             |     +    |      0|  23|  11|           6|           1|
    |indvarinc39_fu_487_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc43_fu_532_p2             |     +    |      0|  23|  11|           6|           1|
    |indvarinc44_fu_538_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc45_fu_544_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc46_fu_583_p2             |     +    |      0|  23|  11|           6|           1|
    |indvarinc47_fu_589_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc48_fu_595_p2             |     +    |      0|  14|   9|           3|           1|
    |indvarinc4_fu_379_p2              |     +    |      0|  23|  11|           6|           1|
    |indvarinc8_fu_385_p2              |     +    |      0|  17|   9|           4|           1|
    |indvarinc_fu_493_p2               |     +    |      0|  14|   9|           3|           1|
    |tmp_409_fu_418_p2                 |   icmp   |      0|   0|   2|           4|           2|
    |tmp_410_fu_424_p2                 |   icmp   |      0|   0|   3|           6|           6|
    |tmp_411_fu_463_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_412_fu_469_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_413_fu_475_p2                 |   icmp   |      0|   0|   3|           6|           6|
    |tmp_414_fu_514_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_415_fu_520_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_416_fu_526_p2                 |   icmp   |      0|   0|   3|           6|           6|
    |tmp_417_fu_565_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_418_fu_571_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_419_fu_577_p2                 |   icmp   |      0|   0|   3|           6|           6|
    |tmp_420_fu_616_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_421_fu_622_p2                 |   icmp   |      0|   0|   1|           3|           2|
    |tmp_422_fu_628_p2                 |   icmp   |      0|   0|   3|           6|           6|
    |tmp_s_fu_412_p2                   |   icmp   |      0|   0|   2|           4|           2|
    |ap_block_state21_on_subcall_done  |    or    |      0|   0|   2|           1|           1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 261| 174|         125|          66|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  121|         26|    1|         26|
    |conv1l_bias_ce0                             |    9|          2|    1|          2|
    |conv1l_output_0_address0                    |   21|          4|   12|         48|
    |conv1l_output_0_ce0                         |   21|          4|    1|          4|
    |conv1l_output_0_d0                          |   15|          3|   32|         96|
    |conv1l_output_0_we0                         |   15|          3|    1|          3|
    |conv1l_weight_ce0                           |    9|          2|    1|          2|
    |conv1r_output_address0                      |   21|          4|   14|         56|
    |conv1r_output_ce0                           |   21|          4|    1|          4|
    |conv1r_output_d0                            |   15|          3|   32|         96|
    |conv1r_output_we0                           |   15|          3|    1|          3|
    |conv2l_bias_ce0                             |    9|          2|    1|          2|
    |conv2l_output_0_address0                    |   21|          4|   12|         48|
    |conv2l_output_0_ce0                         |   21|          4|    1|          4|
    |conv2l_output_0_d0                          |   15|          3|   32|         96|
    |conv2l_output_0_we0                         |   15|          3|    1|          3|
    |conv2l_weight_ce0                           |    9|          2|    1|          2|
    |conv2r_bias_ce0                             |    9|          2|    1|          2|
    |conv2r_ourput_0_address0                    |   21|          4|   12|         48|
    |conv2r_ourput_0_ce0                         |   21|          4|    1|          4|
    |conv2r_ourput_0_d0                          |   15|          3|   32|         96|
    |conv2r_ourput_0_we0                         |   15|          3|    1|          3|
    |conv2r_weight_ce0                           |    9|          2|    1|          2|
    |conv3r_bias_ce0                             |    9|          2|    1|          2|
    |conv3r_ourput_0_address0                    |   21|          4|   12|         48|
    |conv3r_ourput_0_ce0                         |   21|          4|    1|          4|
    |conv3r_ourput_0_d0                          |   15|          3|   32|         96|
    |conv3r_ourput_0_we0                         |   15|          3|    1|          3|
    |conv3r_weight_ce0                           |    9|          2|    1|          2|
    |grp_subconv_1x1_89_fu_359_bias_q0           |   15|          3|   32|         96|
    |grp_subconv_1x1_89_fu_359_input_0_q0        |   15|          3|   32|         96|
    |grp_subconv_1x1_89_fu_359_weight_q0         |   15|          3|   32|         96|
    |grp_subconv_3x3_16_strid_fu_346_bias_q0     |   15|          3|   32|         96|
    |grp_subconv_3x3_16_strid_fu_346_input_r_q0  |   15|          3|   32|         96|
    |grp_subconv_3x3_16_strid_fu_346_weight_q0   |   15|          3|   32|         96|
    |invdar11_reg_184                            |    9|          2|    4|          8|
    |invdar18_reg_195                            |    9|          2|    6|         12|
    |invdar22_reg_207                            |    9|          2|    3|          6|
    |invdar27_reg_219                            |    9|          2|    3|          6|
    |invdar34_reg_230                            |    9|          2|    6|         12|
    |invdar38_reg_242                            |    9|          2|    3|          6|
    |invdar3_reg_160                             |    9|          2|    6|         12|
    |invdar42_reg_265                            |    9|          2|    6|         12|
    |invdar43_reg_277                            |    9|          2|    3|          6|
    |invdar44_reg_289                            |    9|          2|    3|          6|
    |invdar45_reg_300                            |    9|          2|    6|         12|
    |invdar46_reg_312                            |    9|          2|    3|          6|
    |invdar47_reg_324                            |    9|          2|    3|          6|
    |invdar7_reg_172                             |    9|          2|    4|          8|
    |invdar_reg_254                              |    9|          2|    3|          6|
    |shuffleunit0_2_outpu_address0               |   15|          3|   14|         42|
    |shuffleunit0_2_outpu_ce0                    |   15|          3|    1|          3|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  808|        166|  510|       1550|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  25|   0|   25|          0|
    |ap_reg_grp_shuffle_4811_fu_371_ap_start          |   1|   0|    1|          0|
    |ap_reg_grp_subconv_1x1_16p16_fu_335_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_subconv_1x1_89_fu_359_ap_start        |   1|   0|    1|          0|
    |ap_reg_grp_subconv_3x3_16_strid_fu_346_ap_start  |   1|   0|    1|          0|
    |indvarinc19_reg_658                              |   6|   0|    6|          0|
    |indvarinc23_reg_663                              |   3|   0|    3|          0|
    |indvarinc35_reg_682                              |   6|   0|    6|          0|
    |indvarinc39_reg_687                              |   3|   0|    3|          0|
    |indvarinc43_reg_706                              |   6|   0|    6|          0|
    |indvarinc44_reg_711                              |   3|   0|    3|          0|
    |indvarinc46_reg_730                              |   6|   0|    6|          0|
    |indvarinc47_reg_735                              |   3|   0|    3|          0|
    |indvarinc4_reg_634                               |   6|   0|    6|          0|
    |indvarinc8_reg_639                               |   4|   0|    4|          0|
    |invdar11_reg_184                                 |   4|   0|    4|          0|
    |invdar18_reg_195                                 |   6|   0|    6|          0|
    |invdar22_reg_207                                 |   3|   0|    3|          0|
    |invdar27_reg_219                                 |   3|   0|    3|          0|
    |invdar34_reg_230                                 |   6|   0|    6|          0|
    |invdar38_reg_242                                 |   3|   0|    3|          0|
    |invdar3_reg_160                                  |   6|   0|    6|          0|
    |invdar42_reg_265                                 |   6|   0|    6|          0|
    |invdar43_reg_277                                 |   3|   0|    3|          0|
    |invdar44_reg_289                                 |   3|   0|    3|          0|
    |invdar45_reg_300                                 |   6|   0|    6|          0|
    |invdar46_reg_312                                 |   3|   0|    3|          0|
    |invdar47_reg_324                                 |   3|   0|    3|          0|
    |invdar7_reg_172                                  |   4|   0|    4|          0|
    |invdar_reg_254                                   |   3|   0|    3|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 137|   0|  137|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |    DownsampleUnit1   | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |    DownsampleUnit1   | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |    DownsampleUnit1   | return value |
|ap_done                        | out |    1| ap_ctrl_hs |    DownsampleUnit1   | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |    DownsampleUnit1   | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |    DownsampleUnit1   | return value |
|conv1r_weight_address0         | out |   12|  ap_memory |     conv1r_weight    |     array    |
|conv1r_weight_ce0              | out |    1|  ap_memory |     conv1r_weight    |     array    |
|conv1r_weight_q0               |  in |   32|  ap_memory |     conv1r_weight    |     array    |
|conv1r_bias_address0           | out |    6|  ap_memory |      conv1r_bias     |     array    |
|conv1r_bias_ce0                | out |    1|  ap_memory |      conv1r_bias     |     array    |
|conv1r_bias_q0                 |  in |   32|  ap_memory |      conv1r_bias     |     array    |
|conv2r_weight_address0         | out |    9|  ap_memory |     conv2r_weight    |     array    |
|conv2r_weight_ce0              | out |    1|  ap_memory |     conv2r_weight    |     array    |
|conv2r_weight_q0               |  in |   32|  ap_memory |     conv2r_weight    |     array    |
|conv2r_bias_address0           | out |    6|  ap_memory |      conv2r_bias     |     array    |
|conv2r_bias_ce0                | out |    1|  ap_memory |      conv2r_bias     |     array    |
|conv2r_bias_q0                 |  in |   32|  ap_memory |      conv2r_bias     |     array    |
|conv3r_weight_address0         | out |   12|  ap_memory |     conv3r_weight    |     array    |
|conv3r_weight_ce0              | out |    1|  ap_memory |     conv3r_weight    |     array    |
|conv3r_weight_q0               |  in |   32|  ap_memory |     conv3r_weight    |     array    |
|conv3r_bias_address0           | out |    6|  ap_memory |      conv3r_bias     |     array    |
|conv3r_bias_ce0                | out |    1|  ap_memory |      conv3r_bias     |     array    |
|conv3r_bias_q0                 |  in |   32|  ap_memory |      conv3r_bias     |     array    |
|conv1l_weight_address0         | out |    9|  ap_memory |     conv1l_weight    |     array    |
|conv1l_weight_ce0              | out |    1|  ap_memory |     conv1l_weight    |     array    |
|conv1l_weight_q0               |  in |   32|  ap_memory |     conv1l_weight    |     array    |
|conv1l_bias_address0           | out |    6|  ap_memory |      conv1l_bias     |     array    |
|conv1l_bias_ce0                | out |    1|  ap_memory |      conv1l_bias     |     array    |
|conv1l_bias_q0                 |  in |   32|  ap_memory |      conv1l_bias     |     array    |
|conv2l_weight_address0         | out |   12|  ap_memory |     conv2l_weight    |     array    |
|conv2l_weight_ce0              | out |    1|  ap_memory |     conv2l_weight    |     array    |
|conv2l_weight_q0               |  in |   32|  ap_memory |     conv2l_weight    |     array    |
|conv2l_bias_address0           | out |    6|  ap_memory |      conv2l_bias     |     array    |
|conv2l_bias_ce0                | out |    1|  ap_memory |      conv2l_bias     |     array    |
|conv2l_bias_q0                 |  in |   32|  ap_memory |      conv2l_bias     |     array    |
|shuffleunit0_2_outpu_address0  | out |   14|  ap_memory | shuffleunit0_2_outpu |     array    |
|shuffleunit0_2_outpu_ce0       | out |    1|  ap_memory | shuffleunit0_2_outpu |     array    |
|shuffleunit0_2_outpu_q0        |  in |   32|  ap_memory | shuffleunit0_2_outpu |     array    |
|downsampleunit1_outp_address0  | out |   13|  ap_memory | downsampleunit1_outp |     array    |
|downsampleunit1_outp_ce0       | out |    1|  ap_memory | downsampleunit1_outp |     array    |
|downsampleunit1_outp_we0       | out |    1|  ap_memory | downsampleunit1_outp |     array    |
|downsampleunit1_outp_d0        | out |   32|  ap_memory | downsampleunit1_outp |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

