u32 omap2_pwrdm_get_mem_bank_onstate_mask(u8 bank)\r\n{\r\nswitch (bank) {\r\ncase 0:\r\nreturn OMAP_MEM0_ONSTATE_MASK;\r\ncase 1:\r\nreturn OMAP_MEM1_ONSTATE_MASK;\r\ncase 2:\r\nreturn OMAP_MEM2_ONSTATE_MASK;\r\ncase 3:\r\nreturn OMAP_MEM3_ONSTATE_MASK;\r\ncase 4:\r\nreturn OMAP_MEM4_ONSTATE_MASK;\r\ndefault:\r\nWARN_ON(1);\r\nreturn -EEXIST;\r\n}\r\nreturn 0;\r\n}\r\nu32 omap2_pwrdm_get_mem_bank_retst_mask(u8 bank)\r\n{\r\nswitch (bank) {\r\ncase 0:\r\nreturn OMAP_MEM0_RETSTATE_MASK;\r\ncase 1:\r\nreturn OMAP_MEM1_RETSTATE_MASK;\r\ncase 2:\r\nreturn OMAP_MEM2_RETSTATE_MASK;\r\ncase 3:\r\nreturn OMAP_MEM3_RETSTATE_MASK;\r\ncase 4:\r\nreturn OMAP_MEM4_RETSTATE_MASK;\r\ndefault:\r\nWARN_ON(1);\r\nreturn -EEXIST;\r\n}\r\nreturn 0;\r\n}\r\nu32 omap2_pwrdm_get_mem_bank_stst_mask(u8 bank)\r\n{\r\nswitch (bank) {\r\ncase 0:\r\nreturn OMAP_MEM0_STATEST_MASK;\r\ncase 1:\r\nreturn OMAP_MEM1_STATEST_MASK;\r\ncase 2:\r\nreturn OMAP_MEM2_STATEST_MASK;\r\ncase 3:\r\nreturn OMAP_MEM3_STATEST_MASK;\r\ncase 4:\r\nreturn OMAP_MEM4_STATEST_MASK;\r\ndefault:\r\nWARN_ON(1);\r\nreturn -EEXIST;\r\n}\r\nreturn 0;\r\n}
