Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 18:05:02 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.818        0.000                      0                 1552        0.089        0.000                      0                 1552       48.750        0.000                       0                   575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.818        0.000                      0                 1548        0.089        0.000                      0                 1548       48.750        0.000                       0                   575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.000        0.000                      0                    4        1.461        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.818ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.057ns  (logic 4.681ns (17.965%)  route 21.376ns (82.035%))
  Logic Levels:           23  (LUT2=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         4.071     9.685    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.295     9.980 f  sm/D_states_q[4]_i_20/O
                         net (fo=12, routed)          0.883    10.863    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  sm/D_registers_q[7][24]_i_22/O
                         net (fo=1, routed)           0.858    11.846    sm/D_registers_q[7][24]_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.970 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          1.090    13.060    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  sm/D_registers_q[7][1]_i_15/O
                         net (fo=1, routed)           0.000    13.184    sm/D_registers_q[7][1]_i_15_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  sm/D_registers_q_reg[7][1]_i_9/O
                         net (fo=71, routed)          3.283    16.684    sm/D_states_q_reg[7]_rep__0_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.321    17.005 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.801    17.806    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.328    18.134 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.853    18.987    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150    19.137 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.675    19.812    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.354    20.166 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.645    20.810    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.326    21.136 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.534    21.670    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I3_O)        0.124    21.794 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    22.076    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.200 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.604    22.804    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.928 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.796    23.725    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.849 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.487    24.335    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.459 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.562    25.021    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.145 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.464    25.609    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.733 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.428    26.162    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.286 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.326    26.612    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.736 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.162    26.898    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124    27.022 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          1.577    28.598    sm/M_alum_out[0]
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.148    28.746 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.667    29.413    sm/D_states_q[3]_i_13_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.328    29.741 f  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           0.826    30.567    sm/D_states_q[3]_i_4_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.124    30.691 r  sm/D_states_q[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.502    31.193    sm/D_states_q[3]_rep__1_i_1_n_0
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.438   104.842    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.271   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)       -0.067   105.011    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        105.011    
                         arrival time                         -31.193    
  -------------------------------------------------------------------
                         slack                                 73.818    

Slack (MET) :             74.013ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.960ns  (logic 4.681ns (18.032%)  route 21.279ns (81.968%))
  Logic Levels:           23  (LUT2=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         4.071     9.685    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.295     9.980 f  sm/D_states_q[4]_i_20/O
                         net (fo=12, routed)          0.883    10.863    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  sm/D_registers_q[7][24]_i_22/O
                         net (fo=1, routed)           0.858    11.846    sm/D_registers_q[7][24]_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.970 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          1.090    13.060    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  sm/D_registers_q[7][1]_i_15/O
                         net (fo=1, routed)           0.000    13.184    sm/D_registers_q[7][1]_i_15_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  sm/D_registers_q_reg[7][1]_i_9/O
                         net (fo=71, routed)          3.283    16.684    sm/D_states_q_reg[7]_rep__0_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.321    17.005 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.801    17.806    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.328    18.134 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.853    18.987    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150    19.137 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.675    19.812    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.354    20.166 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.645    20.810    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.326    21.136 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.534    21.670    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I3_O)        0.124    21.794 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    22.076    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.200 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.604    22.804    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.928 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.796    23.725    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.849 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.487    24.335    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.459 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.562    25.021    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.145 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.464    25.609    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.733 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.428    26.162    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.286 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.326    26.612    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.736 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.162    26.898    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124    27.022 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          1.577    28.598    sm/M_alum_out[0]
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.148    28.746 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.667    29.413    sm/D_states_q[3]_i_13_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.328    29.741 f  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           1.231    30.972    sm/D_states_q[3]_i_4_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.124    31.096 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000    31.096    sm/D_states_d__0[3]
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.438   104.842    sm/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.271   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)        0.031   105.109    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        105.109    
                         arrival time                         -31.096    
  -------------------------------------------------------------------
                         slack                                 74.013    

Slack (MET) :             74.044ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.905ns  (logic 4.683ns (18.078%)  route 21.222ns (81.922%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         4.071     9.685    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.295     9.980 f  sm/D_states_q[4]_i_20/O
                         net (fo=12, routed)          0.883    10.863    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  sm/D_registers_q[7][24]_i_22/O
                         net (fo=1, routed)           0.858    11.846    sm/D_registers_q[7][24]_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.970 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          1.090    13.060    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  sm/D_registers_q[7][1]_i_15/O
                         net (fo=1, routed)           0.000    13.184    sm/D_registers_q[7][1]_i_15_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  sm/D_registers_q_reg[7][1]_i_9/O
                         net (fo=71, routed)          3.283    16.684    sm/D_states_q_reg[7]_rep__0_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.321    17.005 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.801    17.806    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.328    18.134 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.853    18.987    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150    19.137 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.675    19.812    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.354    20.166 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.645    20.810    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.326    21.136 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.534    21.670    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I3_O)        0.124    21.794 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    22.076    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.200 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.604    22.804    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.928 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.796    23.725    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.849 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.487    24.335    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.459 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.562    25.021    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.145 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.464    25.609    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.733 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.428    26.162    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.286 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.326    26.612    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.736 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.162    26.898    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124    27.022 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          1.719    28.740    sm/M_alum_out[0]
    SLICE_X49Y64         LUT4 (Prop_lut4_I0_O)        0.152    28.892 r  sm/D_states_q[1]_i_27/O
                         net (fo=1, routed)           0.733    29.625    sm/D_states_q[1]_i_27_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I4_O)        0.326    29.951 r  sm/D_states_q[1]_i_6/O
                         net (fo=4, routed)           0.634    30.585    sm/D_states_q[1]_i_6_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    30.709 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.332    31.041    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.295   105.136    
                         clock uncertainty           -0.035   105.101    
    SLICE_X56Y65         FDSE (Setup_fdse_C_D)       -0.016   105.085    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        105.085    
                         arrival time                         -31.041    
  -------------------------------------------------------------------
                         slack                                 74.044    

Slack (MET) :             74.166ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.859ns  (logic 4.681ns (18.102%)  route 21.178ns (81.898%))
  Logic Levels:           23  (LUT2=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         4.071     9.685    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.295     9.980 f  sm/D_states_q[4]_i_20/O
                         net (fo=12, routed)          0.883    10.863    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  sm/D_registers_q[7][24]_i_22/O
                         net (fo=1, routed)           0.858    11.846    sm/D_registers_q[7][24]_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.970 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          1.090    13.060    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  sm/D_registers_q[7][1]_i_15/O
                         net (fo=1, routed)           0.000    13.184    sm/D_registers_q[7][1]_i_15_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  sm/D_registers_q_reg[7][1]_i_9/O
                         net (fo=71, routed)          3.283    16.684    sm/D_states_q_reg[7]_rep__0_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.321    17.005 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.801    17.806    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.328    18.134 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.853    18.987    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150    19.137 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.675    19.812    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.354    20.166 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.645    20.810    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.326    21.136 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.534    21.670    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I3_O)        0.124    21.794 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    22.076    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.200 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.604    22.804    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.928 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.796    23.725    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.849 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.487    24.335    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.459 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.562    25.021    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.145 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.464    25.609    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.733 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.428    26.162    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.286 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.326    26.612    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.736 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.162    26.898    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124    27.022 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          1.577    28.598    sm/M_alum_out[0]
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.148    28.746 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.667    29.413    sm/D_states_q[3]_i_13_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I1_O)        0.328    29.741 f  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           1.130    30.871    sm/D_states_q[3]_i_4_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.124    30.995 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    30.995    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X59Y63         FDRE (Setup_fdre_C_D)        0.031   105.161    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        105.161    
                         arrival time                         -30.995    
  -------------------------------------------------------------------
                         slack                                 74.166    

Slack (MET) :             74.243ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.684ns  (logic 4.453ns (17.338%)  route 21.231ns (82.662%))
  Logic Levels:           23  (LUT2=1 LUT5=5 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         4.071     9.685    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.295     9.980 f  sm/D_states_q[4]_i_20/O
                         net (fo=12, routed)          0.883    10.863    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  sm/D_registers_q[7][24]_i_22/O
                         net (fo=1, routed)           0.858    11.846    sm/D_registers_q[7][24]_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.970 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          1.090    13.060    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  sm/D_registers_q[7][1]_i_15/O
                         net (fo=1, routed)           0.000    13.184    sm/D_registers_q[7][1]_i_15_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  sm/D_registers_q_reg[7][1]_i_9/O
                         net (fo=71, routed)          3.283    16.684    sm/D_states_q_reg[7]_rep__0_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.321    17.005 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.801    17.806    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.328    18.134 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.853    18.987    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150    19.137 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.675    19.812    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.354    20.166 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.645    20.810    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.326    21.136 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.534    21.670    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I3_O)        0.124    21.794 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    22.076    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.200 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.604    22.804    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.928 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.796    23.725    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.849 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.487    24.335    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.459 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.562    25.021    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.145 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.464    25.609    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.733 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.428    26.162    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.286 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.326    26.612    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.736 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.162    26.898    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124    27.022 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          1.185    28.207    sm/M_alum_out[0]
    SLICE_X49Y63         LUT5 (Prop_lut5_I2_O)        0.124    28.331 f  sm/D_states_q[3]_i_24/O
                         net (fo=1, routed)           1.214    29.545    sm/D_states_q[3]_i_24_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124    29.669 r  sm/D_states_q[3]_i_6/O
                         net (fo=4, routed)           0.687    30.356    sm/D_states_q[3]_i_6_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124    30.480 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.340    30.820    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X59Y63         FDRE (Setup_fdre_C_D)       -0.067   105.063    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        105.063    
                         arrival time                         -30.820    
  -------------------------------------------------------------------
                         slack                                 74.243    

Slack (MET) :             74.445ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.596ns  (logic 4.453ns (17.397%)  route 21.143ns (82.603%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         4.071     9.685    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.295     9.980 f  sm/D_states_q[4]_i_20/O
                         net (fo=12, routed)          0.883    10.863    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  sm/D_registers_q[7][24]_i_22/O
                         net (fo=1, routed)           0.858    11.846    sm/D_registers_q[7][24]_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.970 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          1.090    13.060    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  sm/D_registers_q[7][1]_i_15/O
                         net (fo=1, routed)           0.000    13.184    sm/D_registers_q[7][1]_i_15_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  sm/D_registers_q_reg[7][1]_i_9/O
                         net (fo=71, routed)          3.283    16.684    sm/D_states_q_reg[7]_rep__0_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.321    17.005 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.801    17.806    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.328    18.134 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.853    18.987    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150    19.137 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.675    19.812    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.354    20.166 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.645    20.810    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.326    21.136 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.534    21.670    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I3_O)        0.124    21.794 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    22.076    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.200 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.604    22.804    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.928 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.796    23.725    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.849 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.487    24.335    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.459 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.562    25.021    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.145 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.464    25.609    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.733 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.428    26.162    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.286 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.326    26.612    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.736 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.162    26.898    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124    27.022 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          1.967    28.989    sm/M_alum_out[0]
    SLICE_X61Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.113 f  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.518    29.631    sm/D_states_q[1]_i_14_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.124    29.755 r  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.853    30.608    sm/D_states_q[1]_i_3_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.732 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    30.732    sm/D_states_d__0[1]
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.295   105.136    
                         clock uncertainty           -0.035   105.101    
    SLICE_X56Y65         FDSE (Setup_fdse_C_D)        0.077   105.178    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.178    
                         arrival time                         -30.732    
  -------------------------------------------------------------------
                         slack                                 74.445    

Slack (MET) :             74.452ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.593ns  (logic 4.453ns (17.399%)  route 21.140ns (82.601%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         4.071     9.685    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.295     9.980 f  sm/D_states_q[4]_i_20/O
                         net (fo=12, routed)          0.883    10.863    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  sm/D_registers_q[7][24]_i_22/O
                         net (fo=1, routed)           0.858    11.846    sm/D_registers_q[7][24]_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.970 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          1.090    13.060    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  sm/D_registers_q[7][1]_i_15/O
                         net (fo=1, routed)           0.000    13.184    sm/D_registers_q[7][1]_i_15_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  sm/D_registers_q_reg[7][1]_i_9/O
                         net (fo=71, routed)          3.283    16.684    sm/D_states_q_reg[7]_rep__0_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.321    17.005 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.801    17.806    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.328    18.134 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.853    18.987    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150    19.137 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.675    19.812    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.354    20.166 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.645    20.810    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.326    21.136 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.534    21.670    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I3_O)        0.124    21.794 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    22.076    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.200 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.604    22.804    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.928 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.796    23.725    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.849 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.487    24.335    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.459 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.562    25.021    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.145 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.464    25.609    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.733 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.428    26.162    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.286 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.326    26.612    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.736 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.162    26.898    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124    27.022 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          1.967    28.989    sm/M_alum_out[0]
    SLICE_X61Y65         LUT6 (Prop_lut6_I1_O)        0.124    29.113 f  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.518    29.631    sm/D_states_q[1]_i_14_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.124    29.755 r  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           0.850    30.605    sm/D_states_q[1]_i_3_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.729 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    30.729    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.295   105.136    
                         clock uncertainty           -0.035   105.101    
    SLICE_X56Y65         FDSE (Setup_fdse_C_D)        0.081   105.182    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        105.182    
                         arrival time                         -30.729    
  -------------------------------------------------------------------
                         slack                                 74.452    

Slack (MET) :             74.488ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.556ns  (logic 4.683ns (18.324%)  route 20.873ns (81.675%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=4 LUT6=16 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         4.071     9.685    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.295     9.980 f  sm/D_states_q[4]_i_20/O
                         net (fo=12, routed)          0.883    10.863    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  sm/D_registers_q[7][24]_i_22/O
                         net (fo=1, routed)           0.858    11.846    sm/D_registers_q[7][24]_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.970 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          1.090    13.060    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  sm/D_registers_q[7][1]_i_15/O
                         net (fo=1, routed)           0.000    13.184    sm/D_registers_q[7][1]_i_15_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  sm/D_registers_q_reg[7][1]_i_9/O
                         net (fo=71, routed)          3.283    16.684    sm/D_states_q_reg[7]_rep__0_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.321    17.005 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.801    17.806    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.328    18.134 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.853    18.987    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150    19.137 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.675    19.812    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.354    20.166 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.645    20.810    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.326    21.136 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.534    21.670    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I3_O)        0.124    21.794 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    22.076    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.200 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.604    22.804    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.928 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.796    23.725    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.849 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.487    24.335    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.459 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.562    25.021    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.145 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.464    25.609    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.733 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.428    26.162    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.286 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.326    26.612    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.736 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.162    26.898    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124    27.022 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          1.719    28.740    sm/M_alum_out[0]
    SLICE_X49Y64         LUT4 (Prop_lut4_I0_O)        0.152    28.892 r  sm/D_states_q[1]_i_27/O
                         net (fo=1, routed)           0.733    29.625    sm/D_states_q[1]_i_27_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I4_O)        0.326    29.951 r  sm/D_states_q[1]_i_6/O
                         net (fo=4, routed)           0.617    30.568    sm/D_states_q[1]_i_6_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.124    30.692 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    30.692    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.295   105.136    
                         clock uncertainty           -0.035   105.101    
    SLICE_X56Y65         FDSE (Setup_fdse_C_D)        0.079   105.180    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        105.180    
                         arrival time                         -30.692    
  -------------------------------------------------------------------
                         slack                                 74.488    

Slack (MET) :             74.825ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.120ns  (logic 4.453ns (17.727%)  route 20.667ns (82.273%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         4.071     9.685    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.295     9.980 f  sm/D_states_q[4]_i_20/O
                         net (fo=12, routed)          0.883    10.863    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  sm/D_registers_q[7][24]_i_22/O
                         net (fo=1, routed)           0.858    11.846    sm/D_registers_q[7][24]_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.970 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          1.090    13.060    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  sm/D_registers_q[7][1]_i_15/O
                         net (fo=1, routed)           0.000    13.184    sm/D_registers_q[7][1]_i_15_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  sm/D_registers_q_reg[7][1]_i_9/O
                         net (fo=71, routed)          3.283    16.684    sm/D_states_q_reg[7]_rep__0_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.321    17.005 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.801    17.806    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.328    18.134 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.853    18.987    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150    19.137 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.675    19.812    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.354    20.166 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.645    20.810    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.326    21.136 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.534    21.670    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I3_O)        0.124    21.794 r  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    22.076    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.200 r  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.604    22.804    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.928 r  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.796    23.725    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.849 r  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.487    24.335    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.459 r  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.562    25.021    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.145 r  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.464    25.609    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.733 r  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.428    26.162    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.286 f  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.326    26.612    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.736 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.162    26.898    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124    27.022 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          0.733    27.755    sm/M_alum_out[0]
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.879 f  sm/D_states_q[2]_i_17/O
                         net (fo=1, routed)           0.945    28.824    sm/D_states_q[2]_i_17_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    28.948 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.683    29.631    sm/D_states_q[2]_i_5_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.124    29.755 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.502    30.256    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X63Y66         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.502   104.906    sm/clk_IBUF_BUFG
    SLICE_X63Y66         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X63Y66         FDSE (Setup_fdse_C_D)       -0.047   105.082    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.082    
                         arrival time                         -30.256    
  -------------------------------------------------------------------
                         slack                                 74.825    

Slack (MET) :             74.923ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.002ns  (logic 4.453ns (17.810%)  route 20.549ns (82.190%))
  Logic Levels:           23  (LUT2=1 LUT5=4 LUT6=17 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         4.071     9.685    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.295     9.980 f  sm/D_states_q[4]_i_20/O
                         net (fo=12, routed)          0.883    10.863    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  sm/D_registers_q[7][24]_i_22/O
                         net (fo=1, routed)           0.858    11.846    sm/D_registers_q[7][24]_i_22_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I1_O)        0.124    11.970 r  sm/D_registers_q[7][24]_i_9/O
                         net (fo=50, routed)          1.090    13.060    sm/M_sm_bsel[0]
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.124    13.184 r  sm/D_registers_q[7][1]_i_15/O
                         net (fo=1, routed)           0.000    13.184    sm/D_registers_q[7][1]_i_15_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  sm/D_registers_q_reg[7][1]_i_9/O
                         net (fo=71, routed)          3.283    16.684    sm/D_states_q_reg[7]_rep__0_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I3_O)        0.321    17.005 r  sm/D_registers_q[7][5]_i_12/O
                         net (fo=5, routed)           0.801    17.806    sm/D_registers_q[7][5]_i_12_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.328    18.134 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=4, routed)           0.853    18.987    sm/D_registers_q[7][5]_i_8_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.150    19.137 r  sm/D_registers_q[7][7]_i_8/O
                         net (fo=4, routed)           0.675    19.812    sm/D_registers_q[7][7]_i_8_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.354    20.166 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.645    20.810    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y49         LUT5 (Prop_lut5_I0_O)        0.326    21.136 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=3, routed)           0.534    21.670    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I3_O)        0.124    21.794 f  sm/D_registers_q[7][0]_i_113/O
                         net (fo=1, routed)           0.282    22.076    sm/D_registers_q[7][0]_i_113_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.200 f  sm/D_registers_q[7][0]_i_111/O
                         net (fo=1, routed)           0.604    22.804    sm/D_registers_q[7][0]_i_111_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.124    22.928 f  sm/D_registers_q[7][0]_i_109/O
                         net (fo=1, routed)           0.796    23.725    sm/D_registers_q[7][0]_i_109_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    23.849 f  sm/D_registers_q[7][0]_i_92/O
                         net (fo=1, routed)           0.487    24.335    sm/D_registers_q[7][0]_i_92_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.459 f  sm/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.562    25.021    sm/D_registers_q[7][0]_i_71_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.145 f  sm/D_registers_q[7][0]_i_47/O
                         net (fo=1, routed)           0.464    25.609    sm/D_registers_q[7][0]_i_47_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.733 f  sm/D_registers_q[7][0]_i_24/O
                         net (fo=1, routed)           0.428    26.162    sm/D_registers_q[7][0]_i_24_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.286 r  sm/D_registers_q[7][0]_i_12/O
                         net (fo=1, routed)           0.326    26.612    sm/D_registers_q[7][0]_i_12_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.736 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.162    26.898    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.124    27.022 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=18, routed)          1.182    28.203    sm/M_alum_out[0]
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    28.327 f  sm/D_states_q[1]_i_10/O
                         net (fo=2, routed)           0.313    28.641    sm/D_states_q[1]_i_10_n_0
    SLICE_X55Y66         LUT6 (Prop_lut6_I3_O)        0.124    28.765 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.695    29.460    sm/D_states_q[0]_i_2_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124    29.584 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.554    30.138    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X58Y65         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.502   104.906    sm/clk_IBUF_BUFG
    SLICE_X58Y65         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.258   105.164    
                         clock uncertainty           -0.035   105.129    
    SLICE_X58Y65         FDSE (Setup_fdse_C_D)       -0.067   105.062    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        105.062    
                         arrival time                         -30.138    
  -------------------------------------------------------------------
                         slack                                 74.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.914    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.825     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X46Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.914    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.825     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X46Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.914    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.825     2.014    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X46Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.914    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.825     2.014    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X46Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.451%)  route 0.281ns (66.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.552     1.496    sr2/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.917    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y69         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.010    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.451%)  route 0.281ns (66.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.552     1.496    sr2/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.917    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y69         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.010    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.451%)  route 0.281ns (66.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.552     1.496    sr2/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.917    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y69         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.010    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y69         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.451%)  route 0.281ns (66.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.552     1.496    sr2/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.917    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y69         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.010    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y69         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.444%)  route 0.267ns (67.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X43Y69         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.128     1.625 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.267     1.891    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y69         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.010    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y69         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.766    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.444%)  route 0.267ns (67.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.553     1.497    sr2/clk_IBUF_BUFG
    SLICE_X43Y69         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.128     1.625 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.267     1.891    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y69         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.010    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y69         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y69         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.766    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y18   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y20   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y61   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y59   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y55   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y56   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y56   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y57   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y54   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y69   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y69   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y69   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y69   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.000ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 0.773ns (13.906%)  route 4.786ns (86.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         3.761     9.375    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.295     9.670 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           1.025    10.695    fifo_reset_cond/AS[0]
    SLICE_X45Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X45Y70         FDPE (Recov_fdpe_C_PRE)     -0.359   104.695    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                 94.000    

Slack (MET) :             94.000ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 0.773ns (13.906%)  route 4.786ns (86.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         3.761     9.375    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.295     9.670 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           1.025    10.695    fifo_reset_cond/AS[0]
    SLICE_X45Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X45Y70         FDPE (Recov_fdpe_C_PRE)     -0.359   104.695    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                 94.000    

Slack (MET) :             94.000ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 0.773ns (13.906%)  route 4.786ns (86.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         3.761     9.375    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.295     9.670 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           1.025    10.695    fifo_reset_cond/AS[0]
    SLICE_X45Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X45Y70         FDPE (Recov_fdpe_C_PRE)     -0.359   104.695    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                 94.000    

Slack (MET) :             94.000ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 0.773ns (13.906%)  route 4.786ns (86.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDSE (Prop_fdse_C_Q)         0.478     5.614 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         3.761     9.375    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.295     9.670 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           1.025    10.695    fifo_reset_cond/AS[0]
    SLICE_X45Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X45Y70         FDPE (Recov_fdpe_C_PRE)     -0.359   104.695    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                 94.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.186ns (13.630%)  route 1.179ns (86.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sm/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         0.730     2.403    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.448 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.449     2.896    fifo_reset_cond/AS[0]
    SLICE_X45Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X45Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.186ns (13.630%)  route 1.179ns (86.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sm/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         0.730     2.403    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.448 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.449     2.896    fifo_reset_cond/AS[0]
    SLICE_X45Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X45Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.186ns (13.630%)  route 1.179ns (86.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sm/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         0.730     2.403    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.448 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.449     2.896    fifo_reset_cond/AS[0]
    SLICE_X45Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X45Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.186ns (13.630%)  route 1.179ns (86.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    sm/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         0.730     2.403    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.448 f  sm/D_stage_q[3]_i_1/O
                         net (fo=6, routed)           0.449     2.896    fifo_reset_cond/AS[0]
    SLICE_X45Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.821     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X45Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.461    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.880ns  (logic 12.330ns (34.365%)  route 23.550ns (65.635%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.265     7.881    L_reg/M_sm_pbc[4]
    SLICE_X40Y51         LUT2 (Prop_lut2_I1_O)        0.301     8.182 f  L_reg/L_4ec649c2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.995     9.177    L_reg/L_4ec649c2_remainder0_carry_i_25__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.301 f  L_reg/L_4ec649c2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.730    10.031    L_reg/L_4ec649c2_remainder0_carry_i_12__0_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.150    10.181 f  L_reg/L_4ec649c2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.557    10.738    L_reg/L_4ec649c2_remainder0_carry_i_20__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.320    11.058 r  L_reg/L_4ec649c2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.616    11.674    L_reg/L_4ec649c2_remainder0_carry_i_10__0_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.326    12.000 r  L_reg/L_4ec649c2_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.000    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.550 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.884 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.044    13.927    L_reg/L_4ec649c2_remainder0_1[5]
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.303    14.230 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.165    15.396    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.520 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    15.953    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.150    16.103 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.172    17.275    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.352    17.627 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.845    18.472    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.356    18.828 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.963    19.791    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.376    20.167 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.827    20.994    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    21.703 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.703    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.817 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.818    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.847    22.904    L_reg/L_4ec649c2_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.302    23.206 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.428    23.634    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.758 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.004    24.762    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    24.886 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.764    25.650    L_reg/i__carry_i_13__1_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.150    25.800 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.887    26.687    L_reg/i__carry_i_23__1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.326    27.013 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.631    27.644    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I1_O)        0.119    27.763 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.808    28.570    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.332    28.902 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.902    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.435 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.435    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.552 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.553    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.670    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.889 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.000    30.889    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.295    31.184 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.545    31.729    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.853 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.633    32.486    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    32.610 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    33.442    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124    33.566 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.104    34.670    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.153    34.823 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.454    37.277    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    41.018 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.018    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.778ns  (logic 12.104ns (33.830%)  route 23.675ns (66.170%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=6 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.265     7.881    L_reg/M_sm_pbc[4]
    SLICE_X40Y51         LUT2 (Prop_lut2_I1_O)        0.301     8.182 f  L_reg/L_4ec649c2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.995     9.177    L_reg/L_4ec649c2_remainder0_carry_i_25__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.301 f  L_reg/L_4ec649c2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.730    10.031    L_reg/L_4ec649c2_remainder0_carry_i_12__0_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.150    10.181 f  L_reg/L_4ec649c2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.557    10.738    L_reg/L_4ec649c2_remainder0_carry_i_20__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.320    11.058 r  L_reg/L_4ec649c2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.616    11.674    L_reg/L_4ec649c2_remainder0_carry_i_10__0_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.326    12.000 r  L_reg/L_4ec649c2_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.000    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.550 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.884 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.044    13.927    L_reg/L_4ec649c2_remainder0_1[5]
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.303    14.230 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.165    15.396    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.520 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    15.953    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.150    16.103 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.172    17.275    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.352    17.627 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.845    18.472    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.356    18.828 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.963    19.791    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.376    20.167 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.827    20.994    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    21.703 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.703    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.817 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.818    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.847    22.904    L_reg/L_4ec649c2_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.302    23.206 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.428    23.634    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.758 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.004    24.762    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    24.886 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.764    25.650    L_reg/i__carry_i_13__1_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.150    25.800 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.887    26.687    L_reg/i__carry_i_23__1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.326    27.013 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.631    27.644    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I1_O)        0.119    27.763 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.808    28.570    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.332    28.902 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.902    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.435 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.435    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.552 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.553    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.670    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.889 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.000    30.889    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.295    31.184 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.545    31.729    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.853 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.633    32.486    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    32.610 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    33.442    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124    33.566 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.123    34.689    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y48         LUT3 (Prop_lut3_I1_O)        0.124    34.813 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.559    37.373    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.916 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.916    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.765ns  (logic 12.104ns (33.844%)  route 23.661ns (66.156%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.265     7.881    L_reg/M_sm_pbc[4]
    SLICE_X40Y51         LUT2 (Prop_lut2_I1_O)        0.301     8.182 f  L_reg/L_4ec649c2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.995     9.177    L_reg/L_4ec649c2_remainder0_carry_i_25__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.301 f  L_reg/L_4ec649c2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.730    10.031    L_reg/L_4ec649c2_remainder0_carry_i_12__0_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.150    10.181 f  L_reg/L_4ec649c2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.557    10.738    L_reg/L_4ec649c2_remainder0_carry_i_20__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.320    11.058 r  L_reg/L_4ec649c2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.616    11.674    L_reg/L_4ec649c2_remainder0_carry_i_10__0_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.326    12.000 r  L_reg/L_4ec649c2_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.000    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.550 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.884 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.044    13.927    L_reg/L_4ec649c2_remainder0_1[5]
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.303    14.230 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.165    15.396    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.520 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    15.953    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.150    16.103 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.172    17.275    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.352    17.627 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.845    18.472    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.356    18.828 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.963    19.791    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.376    20.167 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.827    20.994    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    21.703 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.703    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.817 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.818    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.847    22.904    L_reg/L_4ec649c2_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.302    23.206 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.428    23.634    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.758 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.004    24.762    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    24.886 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.764    25.650    L_reg/i__carry_i_13__1_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.150    25.800 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.887    26.687    L_reg/i__carry_i_23__1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.326    27.013 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.631    27.644    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I1_O)        0.119    27.763 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.808    28.570    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.332    28.902 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.902    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.435 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.435    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.552 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.553    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.670    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.889 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.000    30.889    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.295    31.184 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.545    31.729    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.853 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.633    32.486    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    32.610 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    33.442    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124    33.566 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.104    34.670    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124    34.794 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.565    37.359    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    40.903 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.903    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.614ns  (logic 12.346ns (34.668%)  route 23.267ns (65.332%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.265     7.881    L_reg/M_sm_pbc[4]
    SLICE_X40Y51         LUT2 (Prop_lut2_I1_O)        0.301     8.182 f  L_reg/L_4ec649c2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.995     9.177    L_reg/L_4ec649c2_remainder0_carry_i_25__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.301 f  L_reg/L_4ec649c2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.730    10.031    L_reg/L_4ec649c2_remainder0_carry_i_12__0_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.150    10.181 f  L_reg/L_4ec649c2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.557    10.738    L_reg/L_4ec649c2_remainder0_carry_i_20__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.320    11.058 r  L_reg/L_4ec649c2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.616    11.674    L_reg/L_4ec649c2_remainder0_carry_i_10__0_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.326    12.000 r  L_reg/L_4ec649c2_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.000    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.550 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.884 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.044    13.927    L_reg/L_4ec649c2_remainder0_1[5]
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.303    14.230 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.165    15.396    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.520 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    15.953    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.150    16.103 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.172    17.275    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.352    17.627 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.845    18.472    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.356    18.828 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.963    19.791    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.376    20.167 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.827    20.994    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    21.703 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.703    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.817 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.818    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.847    22.904    L_reg/L_4ec649c2_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.302    23.206 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.428    23.634    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.758 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.004    24.762    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    24.886 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.764    25.650    L_reg/i__carry_i_13__1_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.150    25.800 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.887    26.687    L_reg/i__carry_i_23__1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.326    27.013 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.631    27.644    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I1_O)        0.119    27.763 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.808    28.570    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.332    28.902 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.902    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.435 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.435    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.552 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.553    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.670    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.889 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.000    30.889    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.295    31.184 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.545    31.729    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.853 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.633    32.486    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    32.610 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    33.442    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124    33.566 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.953    34.519    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.150    34.669 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.322    36.991    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    40.752 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.752    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.554ns  (logic 12.326ns (34.670%)  route 23.227ns (65.330%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.265     7.881    L_reg/M_sm_pbc[4]
    SLICE_X40Y51         LUT2 (Prop_lut2_I1_O)        0.301     8.182 f  L_reg/L_4ec649c2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.995     9.177    L_reg/L_4ec649c2_remainder0_carry_i_25__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.301 f  L_reg/L_4ec649c2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.730    10.031    L_reg/L_4ec649c2_remainder0_carry_i_12__0_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.150    10.181 f  L_reg/L_4ec649c2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.557    10.738    L_reg/L_4ec649c2_remainder0_carry_i_20__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.320    11.058 r  L_reg/L_4ec649c2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.616    11.674    L_reg/L_4ec649c2_remainder0_carry_i_10__0_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.326    12.000 r  L_reg/L_4ec649c2_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.000    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.550 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.884 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.044    13.927    L_reg/L_4ec649c2_remainder0_1[5]
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.303    14.230 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.165    15.396    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.520 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    15.953    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.150    16.103 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.172    17.275    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.352    17.627 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.845    18.472    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.356    18.828 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.963    19.791    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.376    20.167 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.827    20.994    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    21.703 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.703    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.817 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.818    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.847    22.904    L_reg/L_4ec649c2_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.302    23.206 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.428    23.634    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.758 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.004    24.762    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    24.886 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.764    25.650    L_reg/i__carry_i_13__1_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.150    25.800 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.887    26.687    L_reg/i__carry_i_23__1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.326    27.013 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.631    27.644    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I1_O)        0.119    27.763 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.808    28.570    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.332    28.902 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.902    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.435 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.435    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.552 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.553    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.670    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.889 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.000    30.889    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.295    31.184 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.545    31.729    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.853 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.633    32.486    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    32.610 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    33.442    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124    33.566 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.955    34.521    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I0_O)        0.148    34.669 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.280    36.949    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.742    40.692 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.692    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.537ns  (logic 11.468ns (32.270%)  route 24.070ns (67.730%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=6 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.478     5.616 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.522     7.138    L_reg/M_sm_pac[8]
    SLICE_X45Y60         LUT3 (Prop_lut3_I2_O)        0.329     7.467 r  L_reg/L_4ec649c2_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.893     8.360    L_reg/L_4ec649c2_remainder0_carry_i_21_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.326     8.686 r  L_reg/L_4ec649c2_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.192     9.878    L_reg/L_4ec649c2_remainder0_carry__0_i_9_n_0
    SLICE_X46Y60         LUT2 (Prop_lut2_I1_O)        0.124    10.002 f  L_reg/L_4ec649c2_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.161    10.163    L_reg/L_4ec649c2_remainder0_carry_i_15_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    10.287 r  L_reg/L_4ec649c2_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.867    11.154    L_reg/L_4ec649c2_remainder0_carry_i_8_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I0_O)        0.153    11.307 r  L_reg/L_4ec649c2_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.337    11.645    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.233 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.233    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.567 f  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.752    13.319    L_reg/L_4ec649c2_remainder0[5]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.303    13.622 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.272    14.893    L_reg/i__carry__0_i_18_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.017 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.807    15.824    L_reg/i__carry_i_26__0_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.948 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.857    16.805    L_reg/i__carry_i_24__0_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I2_O)        0.150    16.955 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    17.783    L_reg/i__carry_i_19_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.354    18.137 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.978    19.115    L_reg/i__carry_i_11_n_0
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.441 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    19.773    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.280 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.280    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.502 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.998    21.500    L_reg/L_4ec649c2_remainder0_inferred__1/i__carry__1[0]
    SLICE_X39Y57         LUT3 (Prop_lut3_I2_O)        0.327    21.827 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.289    23.117    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.326    23.443 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.596    24.039    L_reg/i__carry_i_13_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I1_O)        0.150    24.189 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.819    25.008    L_reg/i__carry_i_18_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.326    25.334 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.972    26.306    L_reg/i__carry_i_13_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.149    26.455 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.902    27.357    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.332    27.689 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.689    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.222 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.222    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.339 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.339    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.662 f  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.474    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.306    29.780 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.682    30.462    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.586 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.035    31.621    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.745 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.574    32.320    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.444 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.483    33.927    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X51Y58         LUT3 (Prop_lut3_I2_O)        0.124    34.051 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.108    37.159    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    40.675 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.675    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.459ns  (logic 12.105ns (34.138%)  route 23.354ns (65.862%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.265     7.881    L_reg/M_sm_pbc[4]
    SLICE_X40Y51         LUT2 (Prop_lut2_I1_O)        0.301     8.182 f  L_reg/L_4ec649c2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.995     9.177    L_reg/L_4ec649c2_remainder0_carry_i_25__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.301 f  L_reg/L_4ec649c2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.730    10.031    L_reg/L_4ec649c2_remainder0_carry_i_12__0_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.150    10.181 f  L_reg/L_4ec649c2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.557    10.738    L_reg/L_4ec649c2_remainder0_carry_i_20__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.320    11.058 r  L_reg/L_4ec649c2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.616    11.674    L_reg/L_4ec649c2_remainder0_carry_i_10__0_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.326    12.000 r  L_reg/L_4ec649c2_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.000    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.550 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.884 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.044    13.927    L_reg/L_4ec649c2_remainder0_1[5]
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.303    14.230 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.165    15.396    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.520 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    15.953    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.150    16.103 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.172    17.275    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.352    17.627 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.845    18.472    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.356    18.828 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.963    19.791    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.376    20.167 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.827    20.994    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    21.703 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.703    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.817 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.818    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.847    22.904    L_reg/L_4ec649c2_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.302    23.206 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.428    23.634    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.758 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.004    24.762    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    24.886 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.764    25.650    L_reg/i__carry_i_13__1_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.150    25.800 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.887    26.687    L_reg/i__carry_i_23__1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.326    27.013 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.631    27.644    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I1_O)        0.119    27.763 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.808    28.570    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.332    28.902 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.902    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.435 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.435    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.552 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.553    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.670    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.889 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.000    30.889    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.295    31.184 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.545    31.729    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.853 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.633    32.486    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    32.610 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    33.442    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124    33.566 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.953    34.519    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I2_O)        0.124    34.643 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.409    37.052    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.597 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.597    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.421ns  (logic 11.713ns (33.068%)  route 23.708ns (66.932%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=5 LUT4=1 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.478     5.616 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.522     7.138    L_reg/M_sm_pac[8]
    SLICE_X45Y60         LUT3 (Prop_lut3_I2_O)        0.329     7.467 r  L_reg/L_4ec649c2_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.893     8.360    L_reg/L_4ec649c2_remainder0_carry_i_21_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.326     8.686 r  L_reg/L_4ec649c2_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.192     9.878    L_reg/L_4ec649c2_remainder0_carry__0_i_9_n_0
    SLICE_X46Y60         LUT2 (Prop_lut2_I1_O)        0.124    10.002 f  L_reg/L_4ec649c2_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.161    10.163    L_reg/L_4ec649c2_remainder0_carry_i_15_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    10.287 r  L_reg/L_4ec649c2_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.867    11.154    L_reg/L_4ec649c2_remainder0_carry_i_8_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I0_O)        0.153    11.307 r  L_reg/L_4ec649c2_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.337    11.645    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.233 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.233    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.567 f  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.752    13.319    L_reg/L_4ec649c2_remainder0[5]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.303    13.622 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.272    14.893    L_reg/i__carry__0_i_18_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.017 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.807    15.824    L_reg/i__carry_i_26__0_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.948 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.857    16.805    L_reg/i__carry_i_24__0_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I2_O)        0.150    16.955 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    17.783    L_reg/i__carry_i_19_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.354    18.137 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.978    19.115    L_reg/i__carry_i_11_n_0
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.441 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    19.773    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.280 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.280    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.502 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.998    21.500    L_reg/L_4ec649c2_remainder0_inferred__1/i__carry__1[0]
    SLICE_X39Y57         LUT3 (Prop_lut3_I2_O)        0.327    21.827 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.289    23.117    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.326    23.443 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.596    24.039    L_reg/i__carry_i_13_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I1_O)        0.150    24.189 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.819    25.008    L_reg/i__carry_i_18_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.326    25.334 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.972    26.306    L_reg/i__carry_i_13_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.149    26.455 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.902    27.357    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.332    27.689 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.689    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.222 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.222    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.339 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.339    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.662 f  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.474    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.306    29.780 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.682    30.462    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.586 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.035    31.621    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.745 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.574    32.320    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.444 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.478    33.922    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X51Y58         LUT4 (Prop_lut4_I3_O)        0.154    34.076 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.751    36.827    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    40.559 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.559    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.348ns  (logic 12.092ns (34.210%)  route 23.255ns (65.790%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.265     7.881    L_reg/M_sm_pbc[4]
    SLICE_X40Y51         LUT2 (Prop_lut2_I1_O)        0.301     8.182 f  L_reg/L_4ec649c2_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.995     9.177    L_reg/L_4ec649c2_remainder0_carry_i_25__0_n_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.301 f  L_reg/L_4ec649c2_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.730    10.031    L_reg/L_4ec649c2_remainder0_carry_i_12__0_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.150    10.181 f  L_reg/L_4ec649c2_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.557    10.738    L_reg/L_4ec649c2_remainder0_carry_i_20__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.320    11.058 r  L_reg/L_4ec649c2_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.616    11.674    L_reg/L_4ec649c2_remainder0_carry_i_10__0_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.326    12.000 r  L_reg/L_4ec649c2_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.000    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.550 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.550    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.884 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.044    13.927    L_reg/L_4ec649c2_remainder0_1[5]
    SLICE_X43Y49         LUT3 (Prop_lut3_I2_O)        0.303    14.230 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.165    15.396    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.520 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.433    15.953    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.150    16.103 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.172    17.275    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I4_O)        0.352    17.627 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.845    18.472    L_reg/i__carry_i_19__1_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.356    18.828 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.963    19.791    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y52         LUT2 (Prop_lut2_I1_O)        0.376    20.167 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.827    20.994    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    21.703 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.703    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.817 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    21.818    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.847    22.904    L_reg/L_4ec649c2_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.302    23.206 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.428    23.634    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.758 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.004    24.762    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    24.886 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.764    25.650    L_reg/i__carry_i_13__1_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.150    25.800 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.887    26.687    L_reg/i__carry_i_23__1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.326    27.013 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.631    27.644    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I1_O)        0.119    27.763 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.808    28.570    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.332    28.902 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.902    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.435 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.435    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.552 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.553    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.670 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.670    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.889 r  bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.000    30.889    bseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.295    31.184 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.545    31.729    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.853 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.633    32.486    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124    32.610 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    33.442    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124    33.566 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.955    34.521    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124    34.645 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.308    36.953    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    40.486 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.486    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.256ns  (logic 11.705ns (33.200%)  route 23.551ns (66.800%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=5 LUT4=1 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.478     5.616 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.522     7.138    L_reg/M_sm_pac[8]
    SLICE_X45Y60         LUT3 (Prop_lut3_I2_O)        0.329     7.467 r  L_reg/L_4ec649c2_remainder0_carry_i_21/O
                         net (fo=3, routed)           0.893     8.360    L_reg/L_4ec649c2_remainder0_carry_i_21_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.326     8.686 r  L_reg/L_4ec649c2_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.192     9.878    L_reg/L_4ec649c2_remainder0_carry__0_i_9_n_0
    SLICE_X46Y60         LUT2 (Prop_lut2_I1_O)        0.124    10.002 f  L_reg/L_4ec649c2_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.161    10.163    L_reg/L_4ec649c2_remainder0_carry_i_15_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    10.287 r  L_reg/L_4ec649c2_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.867    11.154    L_reg/L_4ec649c2_remainder0_carry_i_8_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I0_O)        0.153    11.307 r  L_reg/L_4ec649c2_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.337    11.645    aseg_driver/decimal_renderer/i__carry_i_6__2[2]
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.233 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.233    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.567 f  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.752    13.319    L_reg/L_4ec649c2_remainder0[5]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.303    13.622 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.272    14.893    L_reg/i__carry__0_i_18_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.017 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.807    15.824    L_reg/i__carry_i_26__0_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.948 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.857    16.805    L_reg/i__carry_i_24__0_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I2_O)        0.150    16.955 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.828    17.783    L_reg/i__carry_i_19_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.354    18.137 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.978    19.115    L_reg/i__carry_i_11_n_0
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.326    19.441 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    19.773    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.280 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.280    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.502 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.998    21.500    L_reg/L_4ec649c2_remainder0_inferred__1/i__carry__1[0]
    SLICE_X39Y57         LUT3 (Prop_lut3_I2_O)        0.327    21.827 r  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.289    23.117    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X37Y61         LUT2 (Prop_lut2_I1_O)        0.326    23.443 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.596    24.039    L_reg/i__carry_i_13_0
    SLICE_X37Y61         LUT5 (Prop_lut5_I1_O)        0.150    24.189 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.819    25.008    L_reg/i__carry_i_18_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.326    25.334 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.972    26.306    L_reg/i__carry_i_13_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.149    26.455 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.902    27.357    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.332    27.689 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.689    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.222 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.222    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.339 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.339    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.662 r  aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    29.474    aseg_driver/decimal_renderer/L_4ec649c2_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X39Y62         LUT6 (Prop_lut6_I3_O)        0.306    29.780 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.682    30.462    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.586 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.035    31.621    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.745 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.574    32.320    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124    32.444 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.468    33.912    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X51Y58         LUT4 (Prop_lut4_I3_O)        0.152    34.064 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.604    36.668    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    40.394 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.394    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1076506778[2].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.408ns (77.050%)  route 0.419ns (22.950%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.591     1.535    forLoop_idx_0_1076506778[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_1076506778[2].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1076506778[2].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.068     1.744    forLoop_idx_0_1076506778[2].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  forLoop_idx_0_1076506778[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=29, routed)          0.351     2.140    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.363 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.363    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_649759712[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.421ns (75.528%)  route 0.460ns (24.472%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    forLoop_idx_0_649759712[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_649759712[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_649759712[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.120     1.797    forLoop_idx_0_649759712[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X62Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  forLoop_idx_0_649759712[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=8, routed)           0.340     2.182    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.417 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.417    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1076506778[3].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.409ns (73.779%)  route 0.501ns (26.221%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.589     1.533    forLoop_idx_0_1076506778[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  forLoop_idx_0_1076506778[3].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_1076506778[3].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.132     1.806    forLoop_idx_0_1076506778[3].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.045     1.851 r  forLoop_idx_0_1076506778[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=26, routed)          0.368     2.220    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.443 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.443    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_649759712[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.438ns (74.760%)  route 0.486ns (25.240%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.594     1.538    forLoop_idx_0_649759712[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  forLoop_idx_0_649759712[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  forLoop_idx_0_649759712[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.061     1.763    forLoop_idx_0_649759712[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X65Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  forLoop_idx_0_649759712[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.425     2.232    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.462 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.462    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.383ns (67.015%)  route 0.681ns (32.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.681     2.332    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.575 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.575    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.386ns (67.009%)  route 0.682ns (32.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.682     2.334    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.578 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.578    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.369ns (63.857%)  route 0.775ns (36.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.775     2.426    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.654 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.654    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.373ns (62.648%)  route 0.819ns (37.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.551     1.495    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.819     2.454    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.687 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.687    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.373ns (62.955%)  route 0.808ns (37.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.808     2.458    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.690 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.690    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.461ns (64.288%)  route 0.812ns (35.712%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.065     1.743    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.788 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=15, routed)          0.379     2.167    cond_butt_next_play/sel
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.212 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.367     2.579    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.809 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.809    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.207ns  (logic 1.628ns (38.693%)  route 2.579ns (61.307%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.098     3.602    forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.726 r  forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.481     4.207    forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.509     4.913    forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.178ns  (logic 1.619ns (38.753%)  route 2.559ns (61.247%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.424    reset_cond/butt_reset_IBUF
    SLICE_X55Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.548 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.629     4.178    reset_cond/M_reset_cond_in
    SLICE_X54Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.425     4.829    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.178ns  (logic 1.619ns (38.753%)  route 2.559ns (61.247%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.424    reset_cond/butt_reset_IBUF
    SLICE_X55Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.548 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.629     4.178    reset_cond/M_reset_cond_in
    SLICE_X55Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.425     4.829    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.178ns  (logic 1.619ns (38.753%)  route 2.559ns (61.247%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.424    reset_cond/butt_reset_IBUF
    SLICE_X55Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.548 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.629     4.178    reset_cond/M_reset_cond_in
    SLICE_X55Y74         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.425     4.829    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y74         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.178ns  (logic 1.619ns (38.753%)  route 2.559ns (61.247%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.424    reset_cond/butt_reset_IBUF
    SLICE_X55Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.548 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.629     4.178    reset_cond/M_reset_cond_in
    SLICE_X55Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.425     4.829    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.178ns  (logic 1.619ns (38.753%)  route 2.559ns (61.247%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.424    reset_cond/butt_reset_IBUF
    SLICE_X55Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.548 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.629     4.178    reset_cond/M_reset_cond_in
    SLICE_X55Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.425     4.829    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.628ns (39.750%)  route 2.467ns (60.250%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.993     3.497    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.621 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.474     4.095    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.023ns  (logic 1.613ns (40.102%)  route 2.410ns (59.898%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    E2                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.788     3.277    forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.401 r  forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.622     4.023    forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.509     4.913    forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.855ns  (logic 1.625ns (42.148%)  route 2.230ns (57.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    C2                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.749     3.249    forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.373 r  forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.481     3.855    forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.509     4.913    forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.584ns  (logic 1.618ns (45.148%)  route 1.966ns (54.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.260     2.754    forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.878 r  forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.706     3.584    forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.492     4.896    forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1076506778[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.311ns (33.115%)  route 0.628ns (66.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.498     0.764    forLoop_idx_0_1076506778[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.809 r  forLoop_idx_0_1076506778[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.130     0.940    forLoop_idx_0_1076506778[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1076506778[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.847     2.037    forLoop_idx_0_1076506778[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1076506778[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1076506778[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.308ns (29.825%)  route 0.724ns (70.175%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.473     0.736    forLoop_idx_0_1076506778[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.781 r  forLoop_idx_0_1076506778[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.251     1.032    forLoop_idx_0_1076506778[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1076506778[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.847     2.037    forLoop_idx_0_1076506778[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1076506778[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.307ns (28.680%)  route 0.763ns (71.320%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.482     0.743    forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.788 r  forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.281     1.070    forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.847     2.037    forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1076506778[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.313ns (26.726%)  route 0.859ns (73.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.687     0.955    forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.000 r  forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.172     1.172    forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_649759712[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.302ns (23.997%)  route 0.957ns (76.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    E2                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.721     0.978    forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.023 r  forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.236     1.259    forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_1076506778[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.316ns (24.475%)  route 0.976ns (75.525%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.078    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.123 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.169     1.293    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.317ns (23.730%)  route 1.017ns (76.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.845     1.117    forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.162 r  forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.172     1.334    forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_649759712[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.308ns (22.583%)  route 1.055ns (77.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.817     1.079    reset_cond/butt_reset_IBUF
    SLICE_X55Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.124 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.238     1.362    reset_cond/M_reset_cond_in
    SLICE_X54Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.308ns (22.583%)  route 1.055ns (77.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.817     1.079    reset_cond/butt_reset_IBUF
    SLICE_X55Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.124 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.238     1.362    reset_cond/M_reset_cond_in
    SLICE_X55Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.308ns (22.583%)  route 1.055ns (77.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B2                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.817     1.079    reset_cond/butt_reset_IBUF
    SLICE_X55Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.124 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.238     1.362    reset_cond/M_reset_cond_in
    SLICE_X55Y74         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y74         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





