Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jun 17 14:58:26 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.191        0.000                      0                  583        0.140        0.000                      0                  583        2.000        0.000                       0                   320  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_1_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_1_0  {0.000 6.250}        12.500          80.000          
  clkfbout_design_1_clk_wiz_1_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0       45.094        0.000                      0                  523        0.228        0.000                      0                  523       49.500        0.000                       0                   278  
  clk_out2_design_1_clk_wiz_1_0        6.933        0.000                      0                   36        0.231        0.000                      0                   36        5.750        0.000                       0                    38  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1_0  clk_out2_design_1_clk_wiz_1_0        5.191        0.000                      0                   60        0.140        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       45.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.094ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@100.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.568ns  (logic 26.905ns (49.305%)  route 27.663ns (50.695%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 98.745 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.655    -0.703    design_1_i/BTNs_test_0/inst/clk
    SLICE_X23Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=12, routed)          1.363     1.116    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.240 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.323     1.563    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.687 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.413     3.100    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     7.136 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.138    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.656 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.646    11.302    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.149    11.451 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    12.096    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116_n_0
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.332    12.428 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.428    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.960 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.960    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.183 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/O[0]
                         net (fo=3, routed)           1.248    14.432    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_7
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.299    14.731 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68/O
                         net (fo=2, routed)           0.446    15.177    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I1_O)        0.124    15.301 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10/O
                         net (fo=2, routed)           1.045    16.345    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    16.469 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14/O
                         net (fo=1, routed)           0.000    16.469    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.982 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.297 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=13, routed)          1.735    19.032    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X37Y44         LUT3 (Prop_lut3_I1_O)        0.307    19.339 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.786    20.125    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.529    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.646 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.865 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.977    21.843    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.295    22.138 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    22.138    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.670 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.827 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          0.938    23.765    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.329    24.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.094    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.001    24.645    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.759 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.759    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.981 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.715    25.696    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.907 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.909    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    31.427 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.667    33.094    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.150    33.244 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4/O
                         net (fo=4, routed)           0.695    33.940    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.332    34.272 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    34.272    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.785 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.785    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[1]
                         net (fo=2, routed)           1.147    36.255    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_6
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.332    36.587 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3/O
                         net (fo=2, routed)           0.490    37.077    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.328    37.405 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7/O
                         net (fo=1, routed)           0.000    37.405    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.938 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.001    37.938    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.055 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.055    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.172 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.172    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.289 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.289    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.528 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[2]
                         net (fo=5, routed)           1.538    40.066    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_5
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.301    40.367 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4/O
                         net (fo=1, routed)           0.000    40.367    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.899 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.001    40.900    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.014 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.014    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.348 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.828    42.175    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_6
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.303    42.478 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.478    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.028 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.028    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.185 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.970    44.155    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.329    44.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.561    46.045    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    46.169 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    46.169    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.702 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    46.702    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.819 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.819    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.936 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.053 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    47.053    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.001    47.171    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.288 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.288    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.517 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.080    48.597    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.310    48.907 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.907    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.457 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.457    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    49.791 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           0.715    50.505    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.303    50.808 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           0.646    51.454    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    51.578 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_3/O
                         net (fo=6, routed)           1.171    52.749    design_1_i/hsv_to_rgb_0/inst/R[6]_i_3_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    52.873 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.489    53.362    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X41Y38         LUT4 (Prop_lut4_I0_O)        0.124    53.486 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_1/O
                         net (fo=1, routed)           0.379    53.865    design_1_i/hsv_to_rgb_0/inst/p_1_in[3]
    SLICE_X41Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.576    98.745    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
                         clock pessimism              0.473    99.218    
                         clock uncertainty           -0.212    99.006    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)       -0.047    98.959    design_1_i/hsv_to_rgb_0/inst/R_reg[3]
  -------------------------------------------------------------------
                         required time                         98.959    
                         arrival time                         -53.865    
  -------------------------------------------------------------------
                         slack                                 45.094    

Slack (MET) :             45.132ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@100.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.559ns  (logic 26.887ns (49.281%)  route 27.672ns (50.719%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 98.743 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.655    -0.703    design_1_i/BTNs_test_0/inst/clk
    SLICE_X23Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=12, routed)          1.363     1.116    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.240 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.323     1.563    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.687 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.413     3.100    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     7.136 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.138    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.656 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.646    11.302    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.149    11.451 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    12.096    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116_n_0
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.332    12.428 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.428    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.960 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.960    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.183 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/O[0]
                         net (fo=3, routed)           1.248    14.432    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_7
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.299    14.731 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68/O
                         net (fo=2, routed)           0.446    15.177    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I1_O)        0.124    15.301 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10/O
                         net (fo=2, routed)           1.045    16.345    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    16.469 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14/O
                         net (fo=1, routed)           0.000    16.469    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.982 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.297 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=13, routed)          1.735    19.032    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X37Y44         LUT3 (Prop_lut3_I1_O)        0.307    19.339 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.786    20.125    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.529    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.646 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.865 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.977    21.843    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.295    22.138 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    22.138    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.670 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.827 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          0.938    23.765    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.329    24.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.094    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.001    24.645    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.759 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.759    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.981 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.715    25.696    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.907 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.909    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    31.427 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.667    33.094    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.150    33.244 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4/O
                         net (fo=4, routed)           0.695    33.940    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.332    34.272 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    34.272    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.785 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.785    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[1]
                         net (fo=2, routed)           1.147    36.255    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_6
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.332    36.587 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3/O
                         net (fo=2, routed)           0.490    37.077    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.328    37.405 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7/O
                         net (fo=1, routed)           0.000    37.405    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.938 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.001    37.938    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.055 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.055    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.172 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.172    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.289 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.289    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.528 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[2]
                         net (fo=5, routed)           1.538    40.066    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_5
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.301    40.367 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4/O
                         net (fo=1, routed)           0.000    40.367    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.899 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.001    40.900    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.014 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.014    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.348 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.828    42.175    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_6
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.303    42.478 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.478    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.028 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.028    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.185 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.970    44.155    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.329    44.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.561    46.045    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    46.169 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    46.169    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.702 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    46.702    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.819 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.819    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.936 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.053 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    47.053    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.001    47.171    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.288 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.288    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.517 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.080    48.597    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.310    48.907 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.907    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.457 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.457    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.770 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.464    50.233    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.306    50.539 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.551    51.090    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I3_O)        0.124    51.214 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_3/O
                         net (fo=3, routed)           1.295    52.508    design_1_i/hsv_to_rgb_0/inst/G[7]_i_3_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    52.632 f  design_1_i/hsv_to_rgb_0/inst/G[4]_i_2/O
                         net (fo=3, routed)           0.599    53.232    design_1_i/hsv_to_rgb_0/inst/G[4]_i_2_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124    53.356 r  design_1_i/hsv_to_rgb_0/inst/G[3]_i_1/O
                         net (fo=1, routed)           0.500    53.856    design_1_i/hsv_to_rgb_0/inst/G[3]_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.574    98.743    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                         clock pessimism              0.473    99.216    
                         clock uncertainty           -0.212    99.004    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)       -0.016    98.988    design_1_i/hsv_to_rgb_0/inst/G_reg[3]
  -------------------------------------------------------------------
                         required time                         98.988    
                         arrival time                         -53.856    
  -------------------------------------------------------------------
                         slack                                 45.132    

Slack (MET) :             45.228ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@100.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.510ns  (logic 26.905ns (49.358%)  route 27.604ns (50.642%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 98.744 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.655    -0.703    design_1_i/BTNs_test_0/inst/clk
    SLICE_X23Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=12, routed)          1.363     1.116    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.240 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.323     1.563    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.687 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.413     3.100    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     7.136 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.138    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.656 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.646    11.302    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.149    11.451 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    12.096    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116_n_0
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.332    12.428 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.428    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.960 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.960    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.183 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/O[0]
                         net (fo=3, routed)           1.248    14.432    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_7
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.299    14.731 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68/O
                         net (fo=2, routed)           0.446    15.177    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I1_O)        0.124    15.301 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10/O
                         net (fo=2, routed)           1.045    16.345    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    16.469 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14/O
                         net (fo=1, routed)           0.000    16.469    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.982 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.297 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=13, routed)          1.735    19.032    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X37Y44         LUT3 (Prop_lut3_I1_O)        0.307    19.339 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.786    20.125    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.529    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.646 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.865 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.977    21.843    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.295    22.138 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    22.138    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.670 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.827 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          0.938    23.765    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.329    24.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.094    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.001    24.645    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.759 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.759    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.981 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.715    25.696    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.907 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.909    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    31.427 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.667    33.094    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.150    33.244 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4/O
                         net (fo=4, routed)           0.695    33.940    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.332    34.272 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    34.272    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.785 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.785    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[1]
                         net (fo=2, routed)           1.147    36.255    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_6
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.332    36.587 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3/O
                         net (fo=2, routed)           0.490    37.077    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.328    37.405 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7/O
                         net (fo=1, routed)           0.000    37.405    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.938 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.001    37.938    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.055 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.055    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.172 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.172    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.289 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.289    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.528 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[2]
                         net (fo=5, routed)           1.538    40.066    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_5
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.301    40.367 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4/O
                         net (fo=1, routed)           0.000    40.367    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.899 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.001    40.900    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.014 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.014    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.348 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.828    42.175    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_6
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.303    42.478 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.478    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.028 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.028    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.185 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.970    44.155    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.329    44.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.561    46.045    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    46.169 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    46.169    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.702 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    46.702    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.819 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.819    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.936 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.053 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    47.053    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.001    47.171    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.288 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.288    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.517 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.080    48.597    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.310    48.907 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.907    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.457 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.457    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    49.791 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           0.715    50.505    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.303    50.808 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           0.646    51.454    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    51.578 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_3/O
                         net (fo=6, routed)           1.171    52.749    design_1_i/hsv_to_rgb_0/inst/R[6]_i_3_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    52.873 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.809    53.682    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.124    53.806 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_1/O
                         net (fo=1, routed)           0.000    53.806    design_1_i/hsv_to_rgb_0/inst/p_1_in[0]
    SLICE_X40Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.575    98.744    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
                         clock pessimism              0.473    99.217    
                         clock uncertainty           -0.212    99.005    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.029    99.034    design_1_i/hsv_to_rgb_0/inst/R_reg[0]
  -------------------------------------------------------------------
                         required time                         99.034    
                         arrival time                         -53.806    
  -------------------------------------------------------------------
                         slack                                 45.228    

Slack (MET) :             45.248ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@100.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.536ns  (logic 26.931ns (49.382%)  route 27.604ns (50.617%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 98.744 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.655    -0.703    design_1_i/BTNs_test_0/inst/clk
    SLICE_X23Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=12, routed)          1.363     1.116    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.240 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.323     1.563    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.687 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.413     3.100    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     7.136 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.138    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.656 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.646    11.302    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.149    11.451 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    12.096    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116_n_0
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.332    12.428 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.428    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.960 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.960    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.183 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/O[0]
                         net (fo=3, routed)           1.248    14.432    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_7
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.299    14.731 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68/O
                         net (fo=2, routed)           0.446    15.177    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I1_O)        0.124    15.301 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10/O
                         net (fo=2, routed)           1.045    16.345    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    16.469 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14/O
                         net (fo=1, routed)           0.000    16.469    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.982 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.297 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=13, routed)          1.735    19.032    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X37Y44         LUT3 (Prop_lut3_I1_O)        0.307    19.339 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.786    20.125    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.529    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.646 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.865 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.977    21.843    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.295    22.138 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    22.138    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.670 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.827 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          0.938    23.765    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.329    24.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.094    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.001    24.645    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.759 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.759    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.981 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.715    25.696    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.907 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.909    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    31.427 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.667    33.094    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.150    33.244 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4/O
                         net (fo=4, routed)           0.695    33.940    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.332    34.272 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    34.272    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.785 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.785    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[1]
                         net (fo=2, routed)           1.147    36.255    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_6
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.332    36.587 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3/O
                         net (fo=2, routed)           0.490    37.077    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.328    37.405 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7/O
                         net (fo=1, routed)           0.000    37.405    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.938 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.001    37.938    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.055 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.055    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.172 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.172    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.289 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.289    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.528 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[2]
                         net (fo=5, routed)           1.538    40.066    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_5
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.301    40.367 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4/O
                         net (fo=1, routed)           0.000    40.367    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.899 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.001    40.900    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.014 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.014    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.348 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.828    42.175    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_6
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.303    42.478 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.478    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.028 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.028    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.185 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.970    44.155    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.329    44.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.561    46.045    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    46.169 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    46.169    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.702 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    46.702    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.819 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.819    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.936 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.053 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    47.053    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.001    47.171    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.288 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.288    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.517 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.080    48.597    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.310    48.907 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.907    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.457 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.457    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    49.791 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           0.715    50.505    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.303    50.808 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           0.646    51.454    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    51.578 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_3/O
                         net (fo=6, routed)           1.171    52.749    design_1_i/hsv_to_rgb_0/inst/R[6]_i_3_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.124    52.873 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.809    53.682    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.150    53.832 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_1/O
                         net (fo=1, routed)           0.000    53.832    design_1_i/hsv_to_rgb_0/inst/p_1_in[4]
    SLICE_X40Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.575    98.744    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                         clock pessimism              0.473    99.217    
                         clock uncertainty           -0.212    99.005    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.075    99.080    design_1_i/hsv_to_rgb_0/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         99.080    
                         arrival time                         -53.832    
  -------------------------------------------------------------------
                         slack                                 45.248    

Slack (MET) :             45.431ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@100.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.308ns  (logic 27.251ns (50.179%)  route 27.057ns (49.821%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 98.745 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.655    -0.703    design_1_i/BTNs_test_0/inst/clk
    SLICE_X23Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=12, routed)          1.363     1.116    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.240 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.323     1.563    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.687 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.413     3.100    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     7.136 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.138    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.656 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.646    11.302    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.149    11.451 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    12.096    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116_n_0
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.332    12.428 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.428    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.960 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.960    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.183 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/O[0]
                         net (fo=3, routed)           1.248    14.432    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_7
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.299    14.731 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68/O
                         net (fo=2, routed)           0.446    15.177    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I1_O)        0.124    15.301 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10/O
                         net (fo=2, routed)           1.045    16.345    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    16.469 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14/O
                         net (fo=1, routed)           0.000    16.469    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.982 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.297 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=13, routed)          1.735    19.032    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X37Y44         LUT3 (Prop_lut3_I1_O)        0.307    19.339 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.786    20.125    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.529    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.646 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.865 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.977    21.843    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.295    22.138 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    22.138    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.670 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.827 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          0.938    23.765    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.329    24.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.094    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.001    24.645    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.759 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.759    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.981 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.715    25.696    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.907 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.909    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    31.427 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.667    33.094    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.150    33.244 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4/O
                         net (fo=4, routed)           0.695    33.940    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.332    34.272 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    34.272    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.785 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.785    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[1]
                         net (fo=2, routed)           1.147    36.255    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_6
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.332    36.587 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3/O
                         net (fo=2, routed)           0.490    37.077    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.328    37.405 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7/O
                         net (fo=1, routed)           0.000    37.405    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.938 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.001    37.938    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.055 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.055    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.172 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.172    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.289 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.289    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.528 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[2]
                         net (fo=5, routed)           1.538    40.066    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_5
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.301    40.367 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4/O
                         net (fo=1, routed)           0.000    40.367    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.899 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.001    40.900    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.014 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.014    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.348 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.828    42.175    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_6
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.303    42.478 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.478    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.028 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.028    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.185 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.970    44.155    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.329    44.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.561    46.045    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    46.169 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    46.169    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.702 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    46.702    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.819 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.819    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.936 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.053 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    47.053    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.001    47.171    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.288 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.288    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.517 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.080    48.597    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.310    48.907 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.907    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.457 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.457    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.679 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[0]
                         net (fo=1, routed)           0.555    50.233    design_1_i/hsv_to_rgb_0/inst/data3[4]
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.299    50.532 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_18/O
                         net (fo=3, routed)           0.954    51.486    design_1_i/hsv_to_rgb_0/inst/R[7]_i_18_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I2_O)        0.150    51.636 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_7/O
                         net (fo=5, routed)           0.862    52.498    design_1_i/hsv_to_rgb_0/inst/R[7]_i_7_n_0
    SLICE_X41Y38         LUT3 (Prop_lut3_I2_O)        0.352    52.850 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_7/O
                         net (fo=4, routed)           0.423    53.272    design_1_i/hsv_to_rgb_0/inst/R[6]_i_7_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.332    53.604 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_1/O
                         net (fo=1, routed)           0.000    53.604    design_1_i/hsv_to_rgb_0/inst/p_1_in[2]
    SLICE_X41Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.576    98.745    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                         clock pessimism              0.473    99.218    
                         clock uncertainty           -0.212    99.006    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.029    99.035    design_1_i/hsv_to_rgb_0/inst/R_reg[2]
  -------------------------------------------------------------------
                         required time                         99.035    
                         arrival time                         -53.604    
  -------------------------------------------------------------------
                         slack                                 45.431    

Slack (MET) :             45.460ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@100.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.329ns  (logic 27.090ns (49.863%)  route 27.239ns (50.137%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=7 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 98.745 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.655    -0.703    design_1_i/BTNs_test_0/inst/clk
    SLICE_X23Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=12, routed)          1.363     1.116    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.240 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.323     1.563    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.687 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.413     3.100    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     7.136 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.138    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.656 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.646    11.302    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.149    11.451 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    12.096    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116_n_0
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.332    12.428 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.428    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.960 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.960    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.183 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/O[0]
                         net (fo=3, routed)           1.248    14.432    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_7
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.299    14.731 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68/O
                         net (fo=2, routed)           0.446    15.177    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I1_O)        0.124    15.301 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10/O
                         net (fo=2, routed)           1.045    16.345    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    16.469 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14/O
                         net (fo=1, routed)           0.000    16.469    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.982 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.297 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=13, routed)          1.735    19.032    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X37Y44         LUT3 (Prop_lut3_I1_O)        0.307    19.339 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.786    20.125    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.529    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.646 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.865 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.977    21.843    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.295    22.138 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    22.138    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.670 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.827 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          0.938    23.765    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.329    24.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.094    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.001    24.645    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.759 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.759    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.981 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.715    25.696    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.907 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.909    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    31.427 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.667    33.094    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.150    33.244 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4/O
                         net (fo=4, routed)           0.695    33.940    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.332    34.272 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    34.272    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.785 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.785    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[1]
                         net (fo=2, routed)           1.147    36.255    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_6
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.332    36.587 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3/O
                         net (fo=2, routed)           0.490    37.077    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.328    37.405 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7/O
                         net (fo=1, routed)           0.000    37.405    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.938 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.001    37.938    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.055 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.055    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.172 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.172    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.289 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.289    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.528 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[2]
                         net (fo=5, routed)           1.538    40.066    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_5
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.301    40.367 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4/O
                         net (fo=1, routed)           0.000    40.367    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.899 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.001    40.900    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.014 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.014    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.348 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.828    42.175    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_6
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.303    42.478 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.478    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.028 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.028    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.185 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.970    44.155    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.329    44.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.561    46.045    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    46.169 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    46.169    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.702 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    46.702    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.819 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.819    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.936 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.053 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    47.053    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.001    47.171    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.288 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.288    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.517 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.080    48.597    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.310    48.907 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.907    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.457 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.457    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.770 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.464    50.233    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.306    50.539 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.567    51.106    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I2_O)        0.119    51.225 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=3, routed)           0.971    52.196    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.332    52.528 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_2/O
                         net (fo=4, routed)           0.973    53.501    design_1_i/hsv_to_rgb_0/inst/R[6]_i_2_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.124    53.625 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1/O
                         net (fo=1, routed)           0.000    53.625    design_1_i/hsv_to_rgb_0/inst/p_1_in[6]
    SLICE_X42Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.576    98.745    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                         clock pessimism              0.473    99.218    
                         clock uncertainty           -0.212    99.006    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)        0.079    99.085    design_1_i/hsv_to_rgb_0/inst/R_reg[6]
  -------------------------------------------------------------------
                         required time                         99.085    
                         arrival time                         -53.625    
  -------------------------------------------------------------------
                         slack                                 45.460    

Slack (MET) :             45.565ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@100.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.221ns  (logic 27.251ns (50.259%)  route 26.970ns (49.741%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 98.745 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.655    -0.703    design_1_i/BTNs_test_0/inst/clk
    SLICE_X23Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=12, routed)          1.363     1.116    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.240 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.323     1.563    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.687 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.413     3.100    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     7.136 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.138    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.656 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.646    11.302    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.149    11.451 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    12.096    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116_n_0
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.332    12.428 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.428    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.960 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.960    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.183 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/O[0]
                         net (fo=3, routed)           1.248    14.432    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_7
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.299    14.731 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68/O
                         net (fo=2, routed)           0.446    15.177    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I1_O)        0.124    15.301 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10/O
                         net (fo=2, routed)           1.045    16.345    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    16.469 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14/O
                         net (fo=1, routed)           0.000    16.469    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.982 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.297 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=13, routed)          1.735    19.032    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X37Y44         LUT3 (Prop_lut3_I1_O)        0.307    19.339 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.786    20.125    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.529    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.646 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.865 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.977    21.843    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.295    22.138 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    22.138    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.670 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.827 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          0.938    23.765    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.329    24.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.094    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.001    24.645    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.759 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.759    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.981 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.715    25.696    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.907 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.909    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    31.427 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.667    33.094    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.150    33.244 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4/O
                         net (fo=4, routed)           0.695    33.940    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.332    34.272 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    34.272    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.785 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.785    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[1]
                         net (fo=2, routed)           1.147    36.255    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_6
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.332    36.587 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3/O
                         net (fo=2, routed)           0.490    37.077    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.328    37.405 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7/O
                         net (fo=1, routed)           0.000    37.405    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.938 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.001    37.938    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.055 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.055    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.172 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.172    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.289 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.289    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.528 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[2]
                         net (fo=5, routed)           1.538    40.066    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_5
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.301    40.367 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4/O
                         net (fo=1, routed)           0.000    40.367    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.899 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.001    40.900    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.014 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.014    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.348 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.828    42.175    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_6
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.303    42.478 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.478    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.028 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.028    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.185 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.970    44.155    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.329    44.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.561    46.045    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    46.169 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    46.169    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.702 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    46.702    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.819 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.819    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.936 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.053 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    47.053    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.001    47.171    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.288 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.288    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.517 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.080    48.597    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.310    48.907 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.907    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.457 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.457    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.679 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[0]
                         net (fo=1, routed)           0.555    50.233    design_1_i/hsv_to_rgb_0/inst/data3[4]
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.299    50.532 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_18/O
                         net (fo=3, routed)           0.954    51.486    design_1_i/hsv_to_rgb_0/inst/R[7]_i_18_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I2_O)        0.150    51.636 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_7/O
                         net (fo=5, routed)           0.862    52.498    design_1_i/hsv_to_rgb_0/inst/R[7]_i_7_n_0
    SLICE_X41Y38         LUT3 (Prop_lut3_I2_O)        0.352    52.850 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_7/O
                         net (fo=4, routed)           0.336    53.186    design_1_i/hsv_to_rgb_0/inst/R[6]_i_7_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.332    53.518 r  design_1_i/hsv_to_rgb_0/inst/R[1]_i_1/O
                         net (fo=1, routed)           0.000    53.518    design_1_i/hsv_to_rgb_0/inst/p_1_in[1]
    SLICE_X42Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.576    98.745    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
                         clock pessimism              0.473    99.218    
                         clock uncertainty           -0.212    99.006    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)        0.077    99.083    design_1_i/hsv_to_rgb_0/inst/R_reg[1]
  -------------------------------------------------------------------
                         required time                         99.083    
                         arrival time                         -53.518    
  -------------------------------------------------------------------
                         slack                                 45.565    

Slack (MET) :             45.572ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@100.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.218ns  (logic 27.251ns (50.262%)  route 26.967ns (49.738%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 98.745 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.655    -0.703    design_1_i/BTNs_test_0/inst/clk
    SLICE_X23Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=12, routed)          1.363     1.116    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.240 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.323     1.563    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.687 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.413     3.100    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     7.136 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.138    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.656 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.646    11.302    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.149    11.451 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    12.096    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116_n_0
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.332    12.428 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.428    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.960 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.960    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.183 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/O[0]
                         net (fo=3, routed)           1.248    14.432    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_7
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.299    14.731 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68/O
                         net (fo=2, routed)           0.446    15.177    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I1_O)        0.124    15.301 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10/O
                         net (fo=2, routed)           1.045    16.345    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    16.469 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14/O
                         net (fo=1, routed)           0.000    16.469    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.982 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.297 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=13, routed)          1.735    19.032    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X37Y44         LUT3 (Prop_lut3_I1_O)        0.307    19.339 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.786    20.125    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.529    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.646 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.865 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.977    21.843    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.295    22.138 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    22.138    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.670 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.827 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          0.938    23.765    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.329    24.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.094    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.001    24.645    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.759 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.759    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.981 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.715    25.696    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.907 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.909    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    31.427 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.667    33.094    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.150    33.244 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4/O
                         net (fo=4, routed)           0.695    33.940    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.332    34.272 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    34.272    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.785 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.785    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[1]
                         net (fo=2, routed)           1.147    36.255    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_6
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.332    36.587 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3/O
                         net (fo=2, routed)           0.490    37.077    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.328    37.405 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7/O
                         net (fo=1, routed)           0.000    37.405    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.938 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.001    37.938    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.055 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.055    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.172 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.172    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.289 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.289    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.528 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[2]
                         net (fo=5, routed)           1.538    40.066    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_5
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.301    40.367 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4/O
                         net (fo=1, routed)           0.000    40.367    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.899 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.001    40.900    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.014 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.014    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.348 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.828    42.175    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_6
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.303    42.478 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.478    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.028 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.028    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.185 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.970    44.155    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.329    44.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.561    46.045    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    46.169 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    46.169    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.702 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    46.702    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.819 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.819    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.936 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.053 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    47.053    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.001    47.171    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.288 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.288    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.517 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.080    48.597    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.310    48.907 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.907    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.457 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.457    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.679 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[0]
                         net (fo=1, routed)           0.555    50.233    design_1_i/hsv_to_rgb_0/inst/data3[4]
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.299    50.532 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_18/O
                         net (fo=3, routed)           0.954    51.486    design_1_i/hsv_to_rgb_0/inst/R[7]_i_18_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I2_O)        0.150    51.636 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_7/O
                         net (fo=5, routed)           0.862    52.498    design_1_i/hsv_to_rgb_0/inst/R[7]_i_7_n_0
    SLICE_X41Y38         LUT3 (Prop_lut3_I2_O)        0.352    52.850 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_7/O
                         net (fo=4, routed)           0.333    53.183    design_1_i/hsv_to_rgb_0/inst/R[6]_i_7_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.332    53.515 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_1/O
                         net (fo=1, routed)           0.000    53.515    design_1_i/hsv_to_rgb_0/inst/p_1_in[5]
    SLICE_X42Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.576    98.745    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
                         clock pessimism              0.473    99.218    
                         clock uncertainty           -0.212    99.006    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)        0.081    99.087    design_1_i/hsv_to_rgb_0/inst/R_reg[5]
  -------------------------------------------------------------------
                         required time                         99.087    
                         arrival time                         -53.515    
  -------------------------------------------------------------------
                         slack                                 45.572    

Slack (MET) :             45.596ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@100.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.140ns  (logic 27.039ns (49.943%)  route 27.101ns (50.057%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 98.743 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.655    -0.703    design_1_i/BTNs_test_0/inst/clk
    SLICE_X23Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=12, routed)          1.363     1.116    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.240 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.323     1.563    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.687 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.413     3.100    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     7.136 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.138    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.656 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.646    11.302    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.149    11.451 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    12.096    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116_n_0
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.332    12.428 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.428    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.960 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.960    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.183 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/O[0]
                         net (fo=3, routed)           1.248    14.432    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_7
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.299    14.731 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68/O
                         net (fo=2, routed)           0.446    15.177    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I1_O)        0.124    15.301 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10/O
                         net (fo=2, routed)           1.045    16.345    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    16.469 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14/O
                         net (fo=1, routed)           0.000    16.469    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.982 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.297 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=13, routed)          1.735    19.032    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X37Y44         LUT3 (Prop_lut3_I1_O)        0.307    19.339 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.786    20.125    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.529    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.646 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.865 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.977    21.843    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.295    22.138 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    22.138    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.670 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.827 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          0.938    23.765    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.329    24.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.094    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.001    24.645    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.759 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.759    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.981 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.715    25.696    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.907 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.909    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    31.427 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.667    33.094    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.150    33.244 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4/O
                         net (fo=4, routed)           0.695    33.940    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.332    34.272 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    34.272    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.785 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.785    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[1]
                         net (fo=2, routed)           1.147    36.255    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_6
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.332    36.587 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3/O
                         net (fo=2, routed)           0.490    37.077    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.328    37.405 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7/O
                         net (fo=1, routed)           0.000    37.405    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.938 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.001    37.938    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.055 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.055    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.172 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.172    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.289 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.289    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.528 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[2]
                         net (fo=5, routed)           1.538    40.066    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_5
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.301    40.367 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4/O
                         net (fo=1, routed)           0.000    40.367    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.899 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.001    40.900    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.014 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.014    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.348 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.828    42.175    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_6
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.303    42.478 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.478    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.028 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.028    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.185 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.970    44.155    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.329    44.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.561    46.045    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    46.169 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    46.169    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.702 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    46.702    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.819 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.819    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.936 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.053 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    47.053    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.001    47.171    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.288 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.288    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.517 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.080    48.597    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.310    48.907 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.907    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.457 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.457    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.679 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[0]
                         net (fo=1, routed)           0.555    50.233    design_1_i/hsv_to_rgb_0/inst/data3[4]
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.299    50.532 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_18/O
                         net (fo=3, routed)           0.582    51.114    design_1_i/hsv_to_rgb_0/inst/R[7]_i_18_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.124    51.238 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_7/O
                         net (fo=5, routed)           1.034    52.272    design_1_i/hsv_to_rgb_0/inst/G[7]_i_7_n_0
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.150    52.422 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_7/O
                         net (fo=4, routed)           0.667    53.089    design_1_i/hsv_to_rgb_0/inst/G[6]_i_7_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.348    53.437 r  design_1_i/hsv_to_rgb_0/inst/G[1]_i_1/O
                         net (fo=1, routed)           0.000    53.437    design_1_i/hsv_to_rgb_0/inst/G[1]_i_1_n_0
    SLICE_X39Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.574    98.743    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[1]/C
                         clock pessimism              0.473    99.216    
                         clock uncertainty           -0.212    99.004    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.029    99.033    design_1_i/hsv_to_rgb_0/inst/G_reg[1]
  -------------------------------------------------------------------
                         required time                         99.033    
                         arrival time                         -53.437    
  -------------------------------------------------------------------
                         slack                                 45.596    

Slack (MET) :             45.666ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@100.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.123ns  (logic 27.039ns (49.959%)  route 27.084ns (50.041%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 98.743 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.655    -0.703    design_1_i/BTNs_test_0/inst/clk
    SLICE_X23Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/Q
                         net (fo=12, routed)          1.363     1.116    design_1_i/hsv_to_rgb_0/inst/Saturation[0]
    SLICE_X24Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.240 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.323     1.563    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X25Y46         LUT4 (Prop_lut4_I2_O)        0.124     1.687 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.413     3.100    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     7.136 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.138    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.656 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          2.646    11.302    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.149    11.451 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116/O
                         net (fo=2, routed)           0.645    12.096    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_116_n_0
    SLICE_X31Y37         LUT4 (Prop_lut4_I3_O)        0.332    12.428 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120/O
                         net (fo=1, routed)           0.000    12.428    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_120_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.960 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.960    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_59_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.183 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17/O[0]
                         net (fo=3, routed)           1.248    14.432    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_17_n_7
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.299    14.731 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68/O
                         net (fo=2, routed)           0.446    15.177    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_68_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I1_O)        0.124    15.301 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10/O
                         net (fo=2, routed)           1.045    16.345    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_10_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.124    16.469 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14/O
                         net (fo=1, routed)           0.000    16.469    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_14_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.982 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.982    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.297 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/O[3]
                         net (fo=13, routed)          1.735    19.032    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_4
    SLICE_X37Y44         LUT3 (Prop_lut3_I1_O)        0.307    19.339 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163/O
                         net (fo=1, routed)           0.786    20.125    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_163_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.529 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.529    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.646 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.646    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.865 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[0]
                         net (fo=3, routed)           0.977    21.843    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_7
    SLICE_X33Y45         LUT4 (Prop_lut4_I1_O)        0.295    22.138 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47/O
                         net (fo=1, routed)           0.000    22.138    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_47_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.670 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.670    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.827 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          0.938    23.765    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y49         LUT5 (Prop_lut5_I3_O)        0.329    24.094 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.094    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.644 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.001    24.645    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.759 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.759    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.981 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.715    25.696    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.907 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.909    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    31.427 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[1]
                         net (fo=15, routed)          1.667    33.094    design_1_i/hsv_to_rgb_0/inst/R4__2_n_104
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.150    33.244 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4/O
                         net (fo=4, routed)           0.695    33.940    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_4_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I0_O)        0.332    34.272 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8/O
                         net (fo=1, routed)           0.000    34.272    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_8_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.785 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.785    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.108 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[1]
                         net (fo=2, routed)           1.147    36.255    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_6
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.332    36.587 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3/O
                         net (fo=2, routed)           0.490    37.077    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_3_n_0
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.328    37.405 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7/O
                         net (fo=1, routed)           0.000    37.405    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_7_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.938 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.001    37.938    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.055 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.055    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.172 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.172    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.289 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    38.289    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__6_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    38.528 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7/O[2]
                         net (fo=5, routed)           1.538    40.066    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__7_n_5
    SLICE_X36Y49         LUT2 (Prop_lut2_I1_O)        0.301    40.367 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4/O
                         net (fo=1, routed)           0.000    40.367    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_i_4_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.899 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.001    40.900    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.014 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.014    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.348 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[1]
                         net (fo=3, routed)           0.828    42.175    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_6
    SLICE_X35Y51         LUT4 (Prop_lut4_I2_O)        0.303    42.478 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    42.478    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.028 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    43.028    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.185 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.970    44.155    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.329    44.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.561    46.045    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    46.169 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    46.169    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.702 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    46.702    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.819 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.819    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.936 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.936    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.053 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    47.053    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.170 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.001    47.171    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.288 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    47.288    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.517 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.080    48.597    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.310    48.907 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.907    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.457 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    49.457    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.679 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[0]
                         net (fo=1, routed)           0.555    50.233    design_1_i/hsv_to_rgb_0/inst/data3[4]
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.299    50.532 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_18/O
                         net (fo=3, routed)           0.582    51.114    design_1_i/hsv_to_rgb_0/inst/R[7]_i_18_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.124    51.238 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_7/O
                         net (fo=5, routed)           1.034    52.272    design_1_i/hsv_to_rgb_0/inst/G[7]_i_7_n_0
    SLICE_X38Y38         LUT3 (Prop_lut3_I2_O)        0.150    52.422 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_7/O
                         net (fo=4, routed)           0.649    53.072    design_1_i/hsv_to_rgb_0/inst/G[6]_i_7_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.348    53.420 r  design_1_i/hsv_to_rgb_0/inst/G[5]_i_1/O
                         net (fo=1, routed)           0.000    53.420    design_1_i/hsv_to_rgb_0/inst/G[5]_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.574    98.743    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                         clock pessimism              0.473    99.216    
                         clock uncertainty           -0.212    99.004    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.081    99.085    design_1_i/hsv_to_rgb_0/inst/G_reg[5]
  -------------------------------------------------------------------
                         required time                         99.085    
                         arrival time                         -53.419    
  -------------------------------------------------------------------
                         slack                                 45.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.183%)  route 0.134ns (41.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.579    -0.481    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y70         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  design_1_i/BTNs_test_0/inst/counterSost1_reg[15]/Q
                         net (fo=7, routed)           0.134    -0.207    design_1_i/BTNs_test_0/inst/counterSost1[15]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.045    -0.162 r  design_1_i/BTNs_test_0/inst/counterSost1[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    design_1_i/BTNs_test_0/inst/p_1_in[15]
    SLICE_X41Y70         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.847    -0.716    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y70         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost1_reg[15]/C
                         clock pessimism              0.234    -0.481    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.092    -0.389    design_1_i/BTNs_test_0/inst/counterSost1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/sost_0/inst/sost_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/sost_0/inst/sost_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.474    design_1_i/sost_0/inst/clk
    SLICE_X37Y53         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/sost_0/inst/sost_reg[0]/Q
                         net (fo=63, routed)          0.170    -0.163    design_1_i/sost_0/inst/Q[0]
    SLICE_X37Y53         LUT4 (Prop_lut4_I1_O)        0.043    -0.120 r  design_1_i/sost_0/inst/sost[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.120    design_1_i/sost_0/inst/sost[3]_i_2_n_0
    SLICE_X37Y53         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.856    -0.707    design_1_i/sost_0/inst/clk
    SLICE_X37Y53         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[3]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.107    -0.367    design_1_i/sost_0/inst/sost_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost5_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost5_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.588    -0.472    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y53         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/BTNs_test_0/inst/counterSost5_reg[16]/Q
                         net (fo=2, routed)           0.117    -0.214    design_1_i/BTNs_test_0/inst/counterSost5[16]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  design_1_i/BTNs_test_0/inst/counterSost50_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/data2[16]
    SLICE_X41Y53         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.858    -0.705    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y53         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[16]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.105    -0.367    design_1_i/BTNs_test_0/inst/counterSost5_reg[16]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost5_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.589    -0.471    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  design_1_i/BTNs_test_0/inst/counterSost5_reg[12]/Q
                         net (fo=2, routed)           0.118    -0.212    design_1_i/BTNs_test_0/inst/counterSost5[12]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.104 r  design_1_i/BTNs_test_0/inst/counterSost50_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.104    design_1_i/BTNs_test_0/inst/data2[12]
    SLICE_X41Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[12]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.105    -0.366    design_1_i/BTNs_test_0/inst/counterSost5_reg[12]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.579    -0.481    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y70         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  design_1_i/BTNs_test_0/inst/counterSost1_reg[13]/Q
                         net (fo=5, routed)           0.168    -0.172    design_1_i/BTNs_test_0/inst/counterSost1[13]
    SLICE_X41Y70         LUT5 (Prop_lut5_I4_O)        0.045    -0.127 r  design_1_i/BTNs_test_0/inst/counterSost1[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    design_1_i/BTNs_test_0/inst/p_1_in[13]
    SLICE_X41Y70         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.847    -0.716    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y70         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost1_reg[13]/C
                         clock pessimism              0.234    -0.481    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.091    -0.390    design_1_i/BTNs_test_0/inst/counterSost1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/sost_0/inst/sost_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/sost_0/inst/sost_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.586    -0.474    design_1_i/sost_0/inst/clk
    SLICE_X37Y53         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/sost_0/inst/sost_reg[0]/Q
                         net (fo=63, routed)          0.170    -0.163    design_1_i/sost_0/inst/Q[0]
    SLICE_X37Y53         LUT4 (Prop_lut4_I1_O)        0.045    -0.118 r  design_1_i/sost_0/inst/sost[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    design_1_i/sost_0/inst/sost[2]_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.856    -0.707    design_1_i/sost_0/inst/clk
    SLICE_X37Y53         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[2]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.092    -0.382    design_1_i/sost_0/inst/sost_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.579    -0.481    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y70         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  design_1_i/BTNs_test_0/inst/counterSost1_reg[16]/Q
                         net (fo=7, routed)           0.175    -0.142    design_1_i/BTNs_test_0/inst/counterSost1[16]
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.045    -0.097 r  design_1_i/BTNs_test_0/inst/counterSost1[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    design_1_i/BTNs_test_0/inst/p_1_in[16]
    SLICE_X42Y70         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.847    -0.716    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y70         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost1_reg[16]/C
                         clock pessimism              0.234    -0.481    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.120    -0.361    design_1_i/BTNs_test_0/inst/counterSost1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.589    -0.471    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  design_1_i/BTNs_test_0/inst/counterSost5_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.210    design_1_i/BTNs_test_0/inst/counterSost5[4]
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.102 r  design_1_i/BTNs_test_0/inst/counterSost50_carry/O[3]
                         net (fo=1, routed)           0.000    -0.102    design_1_i/BTNs_test_0/inst/data2[4]
    SLICE_X41Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[4]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105    -0.366    design_1_i/BTNs_test_0/inst/counterSost5_reg[4]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.589    -0.471    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  design_1_i/BTNs_test_0/inst/counterSost5_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.210    design_1_i/BTNs_test_0/inst/counterSost5[8]
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.102 r  design_1_i/BTNs_test_0/inst/counterSost50_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.102    design_1_i/BTNs_test_0/inst/data2[8]
    SLICE_X41Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.859    -0.704    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y51         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[8]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105    -0.366    design_1_i/BTNs_test_0/inst/counterSost5_reg[8]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counterSost5_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counterSost5_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.588    -0.472    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y53         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/BTNs_test_0/inst/counterSost5_reg[13]/Q
                         net (fo=2, routed)           0.114    -0.217    design_1_i/BTNs_test_0/inst/counterSost5[13]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.102 r  design_1_i/BTNs_test_0/inst/counterSost50_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.102    design_1_i/BTNs_test_0/inst/data2[13]
    SLICE_X41Y53         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.858    -0.705    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y53         FDRE                                         r  design_1_i/BTNs_test_0/inst/counterSost5_reg[13]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.105    -0.367    design_1_i/BTNs_test_0/inst/counterSost5_reg[13]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y53     design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y53     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y53     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y53     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y54     design_1_i/BTNs_test_0/inst/Hue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y54     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y54     design_1_i/BTNs_test_0/inst/Hue_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y54     design_1_i/BTNs_test_0/inst/Hue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y53     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y53     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y53     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y53     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y53     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y53     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y54     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y54     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y54     design_1_i/BTNs_test_0/inst/Hue_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y54     design_1_i/BTNs_test_0/inst/Hue_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y53     design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y54     design_1_i/BTNs_test_0/inst/Hue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y54     design_1_i/BTNs_test_0/inst/Value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y68     design_1_i/BTNs_test_0/inst/counterSost1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y70     design_1_i/BTNs_test_0/inst/counterSost1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y70     design_1_i/BTNs_test_0/inst/counterSost1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y70     design_1_i/BTNs_test_0/inst/counterSost1_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y68     design_1_i/BTNs_test_0/inst/counterSost1_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y67     design_1_i/BTNs_test_0/inst/counterSost1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y70     design_1_i/BTNs_test_0/inst/counterSost1_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 2.374ns (43.889%)  route 3.035ns (56.111%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 11.243 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X36Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.987     0.835    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.959 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.495 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     2.644    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     2.957 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.898     3.856    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I3_O)        0.124     3.980 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.980    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.530 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.530    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.801 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.801    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X40Y35         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.574    11.243    design_1_i/PWM_0/inst/clk
    SLICE_X40Y35         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.588    11.831    
                         clock uncertainty           -0.143    11.688    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)        0.046    11.734    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 2.374ns (44.325%)  route 2.982ns (55.675%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 11.241 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X36Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.987     0.835    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.959 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.495 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     2.644    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     2.957 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.845     3.803    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I3_O)        0.124     3.927 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.927    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.477 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.477    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.748 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.748    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X39Y34         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.572    11.241    design_1_i/PWM_0/inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.625    11.866    
                         clock uncertainty           -0.143    11.723    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.046    11.769    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.769    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.027ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.340ns (43.344%)  route 3.059ns (56.656%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 11.242 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X36Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.987     0.835    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.959 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.495 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     2.644    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     2.957 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.922     3.879    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.003 r  design_1_i/PWM_0/inst/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     4.003    design_1_i/PWM_0/inst/i__carry_i_7__0_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.536 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.536    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.790 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.790    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X38Y35         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.573    11.242    design_1_i/PWM_0/inst/clk
    SLICE_X38Y35         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.625    11.867    
                         clock uncertainty           -0.143    11.724    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)        0.094    11.818    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.818    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  7.027    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.429ns (30.310%)  route 3.286ns (69.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 11.240 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X36Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.987     0.835    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.959 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.495 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     2.644    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     2.957 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.149     4.106    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.571    11.240    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
                         clock pessimism              0.625    11.865    
                         clock uncertainty           -0.143    11.722    
    SLICE_X39Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.517    design_1_i/PWM_0/inst/temp3_reg[5]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.429ns (30.310%)  route 3.286ns (69.690%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 11.240 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X36Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.987     0.835    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.959 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.495 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     2.644    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     2.957 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.149     4.106    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.571    11.240    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
                         clock pessimism              0.625    11.865    
                         clock uncertainty           -0.143    11.722    
    SLICE_X39Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.517    design_1_i/PWM_0/inst/temp3_reg[6]
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.429ns (31.353%)  route 3.129ns (68.647%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 11.242 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X36Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.987     0.835    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.959 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.495 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     2.644    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     2.957 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.992     3.950    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.573    11.242    design_1_i/PWM_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/C
                         clock pessimism              0.588    11.830    
                         clock uncertainty           -0.143    11.687    
    SLICE_X40Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.482    design_1_i/PWM_0/inst/temp3_reg[0]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.429ns (31.353%)  route 3.129ns (68.647%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 11.242 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X36Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.987     0.835    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.959 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.495 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     2.644    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     2.957 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.992     3.950    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.573    11.242    design_1_i/PWM_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/C
                         clock pessimism              0.588    11.830    
                         clock uncertainty           -0.143    11.687    
    SLICE_X40Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.482    design_1_i/PWM_0/inst/temp3_reg[1]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.429ns (31.353%)  route 3.129ns (68.647%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 11.242 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X36Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.987     0.835    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.959 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.495 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     2.644    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     2.957 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.992     3.950    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.573    11.242    design_1_i/PWM_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
                         clock pessimism              0.588    11.830    
                         clock uncertainty           -0.143    11.687    
    SLICE_X40Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.482    design_1_i/PWM_0/inst/temp3_reg[2]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.429ns (31.353%)  route 3.129ns (68.647%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 11.242 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X36Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.987     0.835    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.959 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.495 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     2.644    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     2.957 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.992     3.950    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.573    11.242    design_1_i/PWM_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/C
                         clock pessimism              0.588    11.830    
                         clock uncertainty           -0.143    11.687    
    SLICE_X40Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.482    design_1_i/PWM_0/inst/temp3_reg[3]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.429ns (32.009%)  route 3.035ns (67.991%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 11.243 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X36Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp2_reg[2]/Q
                         net (fo=1, routed)           0.987     0.835    design_1_i/PWM_0/inst/temp2[2]
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.959 r  design_1_i/PWM_0/inst/counter3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/PWM_0/inst/counter3_carry_i_3_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.495 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     2.644    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     2.957 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.899     3.856    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.574    11.243    design_1_i/PWM_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
                         clock pessimism              0.588    11.831    
                         clock uncertainty           -0.143    11.688    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.205    11.483    design_1_i/PWM_0/inst/temp1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  7.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.824%)  route 0.173ns (48.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.588    -0.472    design_1_i/PWM_0/inst/clk
    SLICE_X39Y35         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.173    -0.158    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.045    -0.113 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.857    -0.706    design_1_i/PWM_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.269    -0.436    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.092    -0.344    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.576%)  route 0.168ns (47.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.589    -0.471    design_1_i/PWM_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  design_1_i/PWM_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.168    -0.163    design_1_i/PWM_0/inst/counter_reg_n_0_[8]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.118 r  design_1_i/PWM_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    design_1_i/PWM_0/inst/p_0_in[8]
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
                         clock pessimism              0.235    -0.471    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092    -0.379    design_1_i/PWM_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.590    -0.470    design_1_i/PWM_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.190    -0.139    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.094 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    design_1_i/PWM_0/inst/p_0_in[5]
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.857    -0.706    design_1_i/PWM_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.235    -0.470    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091    -0.379    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.589    -0.471    design_1_i/PWM_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  design_1_i/PWM_0/inst/counter_reg[7]/Q
                         net (fo=8, routed)           0.191    -0.139    design_1_i/PWM_0/inst/counter_reg_n_0_[7]
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.045    -0.094 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    design_1_i/PWM_0/inst/p_0_in[7]
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.235    -0.471    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.091    -0.380    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.227ns (56.022%)  route 0.178ns (43.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.588    -0.472    design_1_i/PWM_0/inst/clk
    SLICE_X39Y35         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=11, routed)          0.178    -0.166    design_1_i/PWM_0/inst/counter_reg_n_0_[1]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.099    -0.067 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X39Y35         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X39Y35         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.234    -0.472    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.092    -0.380    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.561%)  route 0.241ns (56.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.590    -0.470    design_1_i/PWM_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.241    -0.088    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.045    -0.043 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.043    design_1_i/PWM_0/inst/p_0_in[6]
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.857    -0.706    design_1_i/PWM_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.235    -0.470    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.092    -0.378    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.861%)  route 0.258ns (58.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.590    -0.470    design_1_i/PWM_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=10, routed)          0.258    -0.071    design_1_i/PWM_0/inst/counter_reg_n_0_[2]
    SLICE_X41Y33         LUT5 (Prop_lut5_I2_O)        0.045    -0.026 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.249    -0.457    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092    -0.365    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.283ns (54.800%)  route 0.233ns (45.200%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.589    -0.471    design_1_i/PWM_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.330 f  design_1_i/PWM_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.233    -0.097    design_1_i/PWM_0/inst/counter_reg_n_0_[8]
    SLICE_X38Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.052 r  design_1_i/PWM_0/inst/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.052    design_1_i/PWM_0/inst/i__carry__0_i_1__0_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.045 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.045    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X38Y35         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X38Y35         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.269    -0.437    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.129    -0.308    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.285ns (55.513%)  route 0.228ns (44.487%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.589    -0.471    design_1_i/PWM_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.330 f  design_1_i/PWM_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.228    -0.102    design_1_i/PWM_0/inst/counter_reg_n_0_[8]
    SLICE_X39Y34         LUT4 (Prop_lut4_I3_O)        0.045    -0.057 r  design_1_i/PWM_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.057    design_1_i/PWM_0/inst/i__carry__0_i_1_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     0.042 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.042    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X39Y34         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.855    -0.708    design_1_i/PWM_0/inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.269    -0.438    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.100    -0.338    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.185ns (37.489%)  route 0.308ns (62.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.588    -0.472    design_1_i/PWM_0/inst/clk
    SLICE_X39Y35         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.308    -0.023    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.044     0.021 r  design_1_i/PWM_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.021    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X39Y35         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X39Y35         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
                         clock pessimism              0.234    -0.472    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.107    -0.365    design_1_i/PWM_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.386    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X39Y35     design_1_i/PWM_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X39Y35     design_1_i/PWM_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y34     design_1_i/PWM_0/inst/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y33     design_1_i/PWM_0/inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X39Y35     design_1_i/PWM_0/inst/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y34     design_1_i/PWM_0/inst/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y34     design_1_i/PWM_0/inst/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y33     design_1_i/PWM_0/inst/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y33     design_1_i/PWM_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y33     design_1_i/PWM_0/inst/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y33     design_1_i/PWM_0/inst/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y34     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y33     design_1_i/PWM_0/inst/temp3_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y33     design_1_i/PWM_0/inst/temp3_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y33     design_1_i/PWM_0/inst/temp3_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y33     design_1_i/PWM_0/inst/temp3_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y35     design_1_i/PWM_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y35     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y35     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y35     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y34     design_1_i/PWM_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X39Y35     design_1_i/PWM_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y34     design_1_i/PWM_0/inst/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y34     design_1_i/PWM_0/inst/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y35     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y35     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y35     design_1_i/PWM_0/inst/temp1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y35     design_1_i/PWM_0/inst/temp1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 2.470ns (37.000%)  route 4.206ns (63.000%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 11.243 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.751    -0.607    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           2.158     2.069    design_1_i/PWM_0/inst/G[5]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.193 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.193    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.763 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     3.912    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     4.225 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.898     5.124    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I3_O)        0.124     5.248 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.248    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.798 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.798    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.069 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     6.069    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X40Y35         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.574    11.243    design_1_i/PWM_0/inst/clk
    SLICE_X40Y35         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.303    11.545    
                         clock uncertainty           -0.332    11.213    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)        0.046    11.259    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 2.470ns (37.296%)  route 4.153ns (62.704%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 11.241 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.751    -0.607    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           2.158     2.069    design_1_i/PWM_0/inst/G[5]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.193 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.193    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.763 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     3.912    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     4.225 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.845     5.070    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I3_O)        0.124     5.194 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.194    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.744 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.744    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.015 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     6.015    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X39Y34         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.572    11.241    design_1_i/PWM_0/inst/clk
    SLICE_X39Y34         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.303    11.543    
                         clock uncertainty           -0.332    11.211    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.046    11.257    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 2.436ns (36.547%)  route 4.229ns (63.453%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 11.242 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.751    -0.607    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           2.158     2.069    design_1_i/PWM_0/inst/G[5]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.193 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.193    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.763 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     3.912    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     4.225 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.922     5.147    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I3_O)        0.124     5.271 r  design_1_i/PWM_0/inst/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.271    design_1_i/PWM_0/inst/i__carry_i_7__0_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.804 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.804    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.058 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     6.058    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X38Y35         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.573    11.242    design_1_i/PWM_0/inst/clk
    SLICE_X38Y35         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.303    11.544    
                         clock uncertainty           -0.332    11.212    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)        0.094    11.306    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.525ns (25.496%)  route 4.456ns (74.504%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 11.240 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.751    -0.607    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           2.158     2.069    design_1_i/PWM_0/inst/G[5]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.193 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.193    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.763 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     3.912    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     4.225 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.149     5.374    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.571    11.240    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
                         clock pessimism              0.303    11.542    
                         clock uncertainty           -0.332    11.210    
    SLICE_X39Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.005    design_1_i/PWM_0/inst/temp3_reg[5]
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.525ns (25.496%)  route 4.456ns (74.504%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 11.240 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.751    -0.607    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           2.158     2.069    design_1_i/PWM_0/inst/G[5]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.193 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.193    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.763 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     3.912    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     4.225 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.149     5.374    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.571    11.240    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
                         clock pessimism              0.303    11.542    
                         clock uncertainty           -0.332    11.210    
    SLICE_X39Y33         FDRE (Setup_fdre_C_CE)      -0.205    11.005    design_1_i/PWM_0/inst/temp3_reg[6]
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.525ns (26.182%)  route 4.300ns (73.818%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 11.242 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.751    -0.607    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           2.158     2.069    design_1_i/PWM_0/inst/G[5]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.193 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.193    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.763 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     3.912    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     4.225 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.992     5.217    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.573    11.242    design_1_i/PWM_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/C
                         clock pessimism              0.303    11.544    
                         clock uncertainty           -0.332    11.212    
    SLICE_X40Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.007    design_1_i/PWM_0/inst/temp3_reg[0]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.525ns (26.182%)  route 4.300ns (73.818%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 11.242 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.751    -0.607    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           2.158     2.069    design_1_i/PWM_0/inst/G[5]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.193 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.193    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.763 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     3.912    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     4.225 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.992     5.217    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.573    11.242    design_1_i/PWM_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/C
                         clock pessimism              0.303    11.544    
                         clock uncertainty           -0.332    11.212    
    SLICE_X40Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.007    design_1_i/PWM_0/inst/temp3_reg[1]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.525ns (26.182%)  route 4.300ns (73.818%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 11.242 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.751    -0.607    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           2.158     2.069    design_1_i/PWM_0/inst/G[5]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.193 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.193    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.763 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     3.912    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     4.225 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.992     5.217    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.573    11.242    design_1_i/PWM_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
                         clock pessimism              0.303    11.544    
                         clock uncertainty           -0.332    11.212    
    SLICE_X40Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.007    design_1_i/PWM_0/inst/temp3_reg[2]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.525ns (26.182%)  route 4.300ns (73.818%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 11.242 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.751    -0.607    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           2.158     2.069    design_1_i/PWM_0/inst/G[5]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.193 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.193    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.763 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     3.912    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     4.225 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.992     5.217    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.573    11.242    design_1_i/PWM_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/C
                         clock pessimism              0.303    11.544    
                         clock uncertainty           -0.332    11.212    
    SLICE_X40Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.007    design_1_i/PWM_0/inst/temp3_reg[3]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_1_0 rise@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.525ns (26.609%)  route 4.206ns (73.391%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 11.243 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         1.751    -0.607    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.089 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           2.158     2.069    design_1_i/PWM_0/inst/G[5]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     2.193 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     2.193    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.763 r  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.149     3.912    design_1_i/PWM_0/inst/counter3
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.313     4.225 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.899     5.124    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          1.574    11.243    design_1_i/PWM_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
                         clock pessimism              0.303    11.545    
                         clock uncertainty           -0.332    11.213    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.205    11.008    design_1_i/PWM_0/inst/temp1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.008    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  5.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.458ns (52.204%)  route 0.419ns (47.796%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.225    -0.102    design_1_i/PWM_0/inst/B[5]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.057 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.057    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     0.105 f  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           0.194     0.299    design_1_i/PWM_0/inst/counter2
    SLICE_X41Y34         LUT5 (Prop_lut5_I2_O)        0.110     0.409 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.409    design_1_i/PWM_0/inst/p_0_in[5]
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.857    -0.706    design_1_i/PWM_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.552    -0.154    
                         clock uncertainty            0.332     0.178    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091     0.269    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.264%)  route 0.726ns (83.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/Q
                         net (fo=5, routed)           0.726     0.399    design_1_i/PWM_0/inst/B[7]
    SLICE_X40Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X40Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[7]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.332     0.177    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.060     0.237    design_1_i/PWM_0/inst/temp3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.148ns (17.961%)  route 0.676ns (82.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.589    -0.471    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.148    -0.323 r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/Q
                         net (fo=6, routed)           0.676     0.353    design_1_i/PWM_0/inst/G[3]
    SLICE_X37Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X37Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.332     0.177    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.009     0.186    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.164ns (18.266%)  route 0.734ns (81.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.590    -0.470    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/Q
                         net (fo=6, routed)           0.734     0.427    design_1_i/PWM_0/inst/G[0]
    SLICE_X37Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X37Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.332     0.177    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.058     0.235    design_1_i/PWM_0/inst/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.141ns (15.163%)  route 0.789ns (84.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/Q
                         net (fo=6, routed)           0.789     0.461    design_1_i/PWM_0/inst/B[0]
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.857    -0.706    design_1_i/PWM_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/C
                         clock pessimism              0.552    -0.154    
                         clock uncertainty            0.332     0.178    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.070     0.248    design_1_i/PWM_0/inst/temp3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.141ns (15.122%)  route 0.791ns (84.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.591    -0.469    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/Q
                         net (fo=6, routed)           0.791     0.463    design_1_i/PWM_0/inst/R[0]
    SLICE_X43Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.858    -0.705    design_1_i/PWM_0/inst/clk
    SLICE_X43Y35         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.332     0.179    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.070     0.249    design_1_i/PWM_0/inst/temp1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.458ns (48.043%)  route 0.495ns (51.957%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.225    -0.102    design_1_i/PWM_0/inst/B[5]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.057 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.057    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     0.105 f  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           0.270     0.375    design_1_i/PWM_0/inst/counter2
    SLICE_X41Y34         LUT6 (Prop_lut6_I3_O)        0.110     0.485 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.485    design_1_i/PWM_0/inst/p_0_in[6]
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.857    -0.706    design_1_i/PWM_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.552    -0.154    
                         clock uncertainty            0.332     0.178    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.092     0.270    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.270    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.572ns (58.906%)  route 0.399ns (41.094%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/Q
                         net (fo=6, routed)           0.210    -0.095    design_1_i/PWM_0/inst/R[1]
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.050 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    -0.050    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     0.104 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=9, routed)           0.189     0.294    design_1_i/PWM_0/inst/counter30_out
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.110     0.404 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.404    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     0.503 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.503    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X40Y35         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.858    -0.705    design_1_i/PWM_0/inst/clk
    SLICE_X40Y35         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.332     0.179    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.100     0.279    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.279    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.141ns (14.967%)  route 0.801ns (85.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           0.801     0.474    design_1_i/PWM_0/inst/B[2]
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.857    -0.706    design_1_i/PWM_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
                         clock pessimism              0.552    -0.154    
                         clock uncertainty            0.332     0.178    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.070     0.248    design_1_i/PWM_0/inst/temp3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.719%)  route 0.817ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=276, routed)         0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y38         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.817     0.490    design_1_i/PWM_0/inst/B[5]
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=36, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X39Y33         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.332     0.175    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.070     0.245    design_1_i/PWM_0/inst/temp3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.244    





