#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
#OS: Linux 
#Hostname: user-HP-ProBook-450-G5

# Fri May 24 01:13:54 2024

#Implementation: First_Implementation


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/clk_div.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/trick_sw_detection.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/i2s/src/i2s.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/synchronizer.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/operator.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_exp_lut.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_log_sine_lut.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/tremolo.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/timers/src/timer.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/timers/src/timers.sv" (library work)
@I::"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
Options changed - recompiling
@W: CG813 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv":106:41:106:57|Rounding real from 1018.160000 to 1018 (simulation mismatch possible)
@W: CG813 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv":107:41:107:58|Rounding real from 4072.640000 to 4073 (simulation mismatch possible)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv":48:8:48:15|Synthesizing module opl3_pkg in library work.
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":44:0:44:5|Synthesizing module work_/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv_unit in library work.
Selecting top level module opl3
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv":50:7:50:16|Synthesizing module reset_sync in library work.
Running optimization stage 1 on reset_sync .......
Finished optimization stage 1 on reset_sync (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":41:7:41:11|Synthesizing module afifo in library work.

	LGFIFO=32'b00000000000000000000000000000110
	WIDTH=32'b00000000000000000000000000001010
	NFF=32'b00000000000000000000000000000010
	WRITE_ON_POSEDGE=1'b1
	OPT_REGISTER_READS=1'b1
	MSB=32'b00000000000000000000000000000110
   Generated name = afifo_6s_10s_2s_1_1_6s
Running optimization stage 1 on afifo_6s_10s_2s_1_1_6s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":159:1:159:6|Found RAM mem, depth=64, width=10
Finished optimization stage 1 on afifo_6s_10s_2s_1_1_6s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/synchronizer.sv":23:7:23:18|Synthesizing module synchronizer in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
   Generated name = synchronizer_8s
Running optimization stage 1 on synchronizer_8s .......
Finished optimization stage 1 on synchronizer_8s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv":44:7:44:13|Synthesizing module host_if in library work.
Running optimization stage 1 on host_if .......
Finished optimization stage 1 on host_if (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/clk_div.sv":46:7:46:13|Synthesizing module clk_div in library work.

	CLK_DIV_COUNT=32'b00000000000000000000000100000000
   Generated name = clk_div_256s
Running optimization stage 1 on clk_div_256s .......
Finished optimization stage 1 on clk_div_256s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000010
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_1s_1s_2s_0s
Running optimization stage 1 on pipeline_sr_1s_1s_2s_0s .......
Finished optimization stage 1 on pipeline_sr_1s_1s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	DEPTH=32'b00000000000000000000000000001001
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_8s_9_0s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	DEPTH=32'b00000000000000000000000000001001
	DEFAULT_VALUE=8'b00000000
   Generated name = mem_simple_dual_port_async_read_8s_9_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_8s_9_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=9, width=8
Finished optimization stage 1 on mem_simple_dual_port_async_read_8s_9_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on mem_multi_bank_8s_9_0s_0s_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_8s_9_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	DEPTH=32'b00000000000000000000000000010110
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_8s_22_0s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	DEPTH=32'b00000000000000000000000000010110
	DEFAULT_VALUE=8'b00000000
   Generated name = mem_simple_dual_port_async_read_8s_22_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_8s_22_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=22, width=8
Finished optimization stage 1 on mem_simple_dual_port_async_read_8s_22_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on mem_multi_bank_8s_22_0s_0s_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_8s_22_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000000011
	DEPTH=32'b00000000000000000000000000010110
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_3s_22_0s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000000011
	DEPTH=32'b00000000000000000000000000010110
	DEFAULT_VALUE=3'b000
   Generated name = mem_simple_dual_port_async_read_3s_22_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_3s_22_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=22, width=3
Finished optimization stage 1 on mem_simple_dual_port_async_read_3s_22_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on mem_multi_bank_3s_22_0s_0s_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_3s_22_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000000110
	DEPTH=32'b00000000000000000000000000001001
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_6s_9_0s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000000110
	DEPTH=32'b00000000000000000000000000001001
	DEFAULT_VALUE=6'b000000
   Generated name = mem_simple_dual_port_async_read_6s_9_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_6s_9_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=9, width=6
Finished optimization stage 1 on mem_simple_dual_port_async_read_6s_9_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on mem_multi_bank_6s_9_0s_0s_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_6s_9_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000000100
	DEPTH=32'b00000000000000000000000000001001
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_4s_9_1s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000000100
	DEPTH=32'b00000000000000000000000000001001
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=4'b0000
   Generated name = mem_simple_dual_port_4s_9_1s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_4s_9_1s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=9, width=4
Finished optimization stage 1 on mem_simple_dual_port_4s_9_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on mem_multi_bank_4s_9_1s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_4s_9_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000001001
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_1s_9_1s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000001001
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=1'b0
   Generated name = mem_simple_dual_port_1s_9_1s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_1s_9_1s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=9, width=1
Finished optimization stage 1 on mem_simple_dual_port_1s_9_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
Running optimization stage 1 on mem_multi_bank_1s_9_1s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_1s_9_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000110
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_1s_1s_6s_0s
Running optimization stage 1 on pipeline_sr_1s_1s_6s_0s .......
Finished optimization stage 1 on pipeline_sr_1s_1s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000101
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000110
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_5s_1s_6s_0s
Running optimization stage 1 on pipeline_sr_5s_1s_6s_0s .......
Finished optimization stage 1 on pipeline_sr_5s_1s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_1s_18s_0s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000010010
	DEFAULT_VALUE=1'b0
   Generated name = mem_simple_dual_port_async_read_1s_18s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_1s_18s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=18, width=1
Finished optimization stage 1 on mem_simple_dual_port_async_read_1s_18s_0s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
Running optimization stage 1 on mem_multi_bank_1s_18s_0s_0s_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_1s_18s_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv":50:7:50:19|Synthesizing module edge_detector in library work.

	EDGE_LEVEL=32'b00000000000000000000000000000001
	CLK_DLY=32'b00000000000000000000000000000000
	INITIAL_INPUT_LEVEL=32'b00000000000000000000000000000000
   Generated name = edge_detector_1s_0s_0s
Running optimization stage 1 on edge_detector_1s_0s_0s .......
Finished optimization stage 1 on edge_detector_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv":45:7:45:13|Synthesizing module vibrato in library work.
Running optimization stage 1 on vibrato .......
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv":63:4:63:12|Pruning unused bits 6 to 0 of fnum_p1[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on vibrato (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":46:7:46:20|Synthesizing module calc_phase_inc in library work.
Running optimization stage 1 on calc_phase_inc .......
Finished optimization stage 1 on calc_phase_inc (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000011
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_1s_1s_3s_0s
Running optimization stage 1 on pipeline_sr_1s_1s_3s_0s .......
Finished optimization stage 1 on pipeline_sr_1s_1s_3s_0s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000101
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000011
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_5s_1s_3s_0s
Running optimization stage 1 on pipeline_sr_5s_1s_3s_0s .......
Finished optimization stage 1 on pipeline_sr_5s_1s_3s_0s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000110
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000011
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_6s_1s_3s_0s
Running optimization stage 1 on pipeline_sr_6s_1s_3s_0s .......
Finished optimization stage 1 on pipeline_sr_6s_1s_3s_0s (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":45:7:45:17|Synthesizing module ksl_add_rom in library work.
Running optimization stage 1 on ksl_add_rom .......
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":82:4:82:12|Pruning unused bits 5 to 4 of tmp0_p1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on ksl_add_rom (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":45:7:45:26|Synthesizing module mem_multi_bank_reset in library work.

	DATA_WIDTH=32'b00000000000000000000000000000100
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=4'b1000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000000100
	DEPTH=32'b00000000000000000000000000010010
	DEFAULT_VALUE=4'b1000
   Generated name = mem_simple_dual_port_async_read_4s_18s_8
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_4s_18s_8 .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=18, width=4
Finished optimization stage 1 on mem_simple_dual_port_async_read_4s_18s_8 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 133MB)
Running optimization stage 1 on mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":86:6:86:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000101
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000010
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_5s_1s_2s_0s
Running optimization stage 1 on pipeline_sr_5s_1s_2s_0s .......
Finished optimization stage 1 on pipeline_sr_5s_1s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000001111
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_15s_18s_1s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000001111
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=15'b000000000000000
   Generated name = mem_simple_dual_port_15s_18s_1s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_15s_18s_1s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=18, width=15
Finished optimization stage 1 on mem_simple_dual_port_15s_18s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
Running optimization stage 1 on mem_multi_bank_15s_18s_1s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_15s_18s_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv":44:7:44:22|Synthesizing module env_rate_counter in library work.
Running optimization stage 1 on env_rate_counter .......
Finished optimization stage 1 on env_rate_counter (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000001001
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000000
	DEFAULT_VALUE=32'b00000000000000000000000111111111
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_9s_18s_0s_511s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":48:7:48:37|Synthesizing module mem_simple_dual_port_async_read in library work.

	DATA_WIDTH=32'b00000000000000000000000000001001
	DEPTH=32'b00000000000000000000000000010010
	DEFAULT_VALUE=9'b111111111
   Generated name = mem_simple_dual_port_async_read_9s_18s_18446744073709551615s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_async_read_9s_18s_18446744073709551615s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Found RAM ram, depth=18, width=9
Finished optimization stage 1 on mem_simple_dual_port_async_read_9s_18s_18446744073709551615s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
Running optimization stage 1 on mem_multi_bank_9s_18s_0s_511s_2s_1s_2s .......
@W: CL168 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on mem_multi_bank_9s_18s_0s_511s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/tremolo.sv":44:7:44:13|Synthesizing module tremolo in library work.
Running optimization stage 1 on tremolo .......
Finished optimization stage 1 on tremolo (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 134MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv":44:7:44:24|Synthesizing module envelope_generator in library work.
Running optimization stage 1 on envelope_generator .......
Finished optimization stage 1 on envelope_generator (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000011
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000110
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_3s_1s_6s_0s
Running optimization stage 1 on pipeline_sr_3s_1s_6s_0s .......
Finished optimization stage 1 on pipeline_sr_3s_1s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000010100
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000010
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_20s_18s_2s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000010100
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000010
	DEFAULT_VALUE=20'b00000000000000000000
   Generated name = mem_simple_dual_port_20s_18s_2s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_20s_18s_2s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=18, width=20
Finished optimization stage 1 on mem_simple_dual_port_20s_18s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on mem_multi_bank_20s_18s_2s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_20s_18s_2s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000000011
	STARTING_CYCLE=32'b00000000000000000000000000000001
	ENDING_CYCLE=32'b00000000000000000000000000000011
	POR_VALUE=3'b000
   Generated name = pipeline_sr_3s_1s_3s_0
Running optimization stage 1 on pipeline_sr_3s_1s_3s_0 .......
Finished optimization stage 1 on pipeline_sr_3s_1s_3s_0 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":46:7:46:23|Synthesizing module calc_rhythm_phase in library work.
Running optimization stage 1 on calc_rhythm_phase .......
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":118:4:118:12|Register bit rand_num[23] is always 0.
@W: CL260 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":118:4:118:12|Pruning register bit 23 of rand_num[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on calc_rhythm_phase (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000010
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_1s_18s_2s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000010
	DEFAULT_VALUE=1'b0
   Generated name = mem_simple_dual_port_1s_18s_2s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_1s_18s_2s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=18, width=1
Finished optimization stage 1 on mem_simple_dual_port_1s_18s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on mem_multi_bank_1s_18s_2s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_1s_18s_2s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_log_sine_lut.sv":49:7:49:23|Synthesizing module opl3_log_sine_lut in library work.
Running optimization stage 1 on opl3_log_sine_lut .......
Finished optimization stage 1 on opl3_log_sine_lut (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_exp_lut.sv":49:7:49:18|Synthesizing module opl3_exp_lut in library work.
Running optimization stage 1 on opl3_exp_lut .......
Finished optimization stage 1 on opl3_exp_lut (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":44:7:44:21|Synthesizing module phase_generator in library work.
Running optimization stage 1 on phase_generator .......
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":288:4:288:12|Pruning unused bits 17 to 0 of final_phase_p5[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":288:4:288:12|Pruning unused bits 7 to 0 of log_sin_plus_gain_p6[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":208:4:208:12|Pruning unused bits 9 to 0 of final_phase_p4[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[0] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[1] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[2] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[3] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[4] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[5] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[6] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[7] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[8] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Register bit modulation_shifted_p3[9] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":270:4:270:12|Register bit tmp_ws7_p5[0] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":270:4:270:12|Register bit tmp_ws7_p5[1] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":270:4:270:12|Register bit tmp_ws7_p5[2] is always 0.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":270:4:270:12|Pruning register bits 2 to 0 of tmp_ws7_p5[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":189:4:189:12|Pruning register bits 9 to 0 of modulation_shifted_p3[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on phase_generator (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000011010
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_26s_18s_1s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000011010
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=26'b00000000000000000000000000
   Generated name = mem_simple_dual_port_26s_18s_1s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_26s_18s_1s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=18, width=26
Finished optimization stage 1 on mem_simple_dual_port_26s_18s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on mem_multi_bank_26s_18s_1s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_26s_18s_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":44:7:44:17|Synthesizing module pipeline_sr in library work.

	DATA_WIDTH=32'b00000000000000000000000000011010
	STARTING_CYCLE=32'b00000000000000000000000000000010
	ENDING_CYCLE=32'b00000000000000000000000000000110
	POR_VALUE=32'b00000000000000000000000000000000
   Generated name = pipeline_sr_26s_2s_6s_0s
Running optimization stage 1 on pipeline_sr_26s_2s_6s_0s .......
Finished optimization stage 1 on pipeline_sr_26s_2s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/operator.sv":44:7:44:14|Synthesizing module operator in library work.
Running optimization stage 1 on operator .......
Finished optimization stage 1 on operator (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":46:7:46:23|Synthesizing module control_operators in library work.
Running optimization stage 1 on control_operators .......
Finished optimization stage 1 on control_operators (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":44:7:44:20|Synthesizing module mem_multi_bank in library work.

	DATA_WIDTH=32'b00000000000000000000000000001101
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=32'b00000000000000000000000000000000
	NUM_BANKS=32'b00000000000000000000000000000010
	BANK_WIDTH=32'b00000000000000000000000000000001
	PIPELINE_DELAY=32'b00000000000000000000000000000010
   Generated name = mem_multi_bank_13s_18s_1s_0s_2s_1s_2s
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":44:7:44:26|Synthesizing module mem_simple_dual_port in library work.

	DATA_WIDTH=32'b00000000000000000000000000001101
	DEPTH=32'b00000000000000000000000000010010
	OUTPUT_DELAY=32'b00000000000000000000000000000001
	DEFAULT_VALUE=13'b0000000000000
   Generated name = mem_simple_dual_port_13s_18s_1s_0s
@W: CG532 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on mem_simple_dual_port_13s_18s_1s_0s .......
@N: CL134 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Found RAM ram, depth=18, width=13
Finished optimization stage 1 on mem_simple_dual_port_13s_18s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
Running optimization stage 1 on mem_multi_bank_13s_18s_1s_0s_2s_1s_2s .......
Finished optimization stage 1 on mem_multi_bank_13s_18s_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":45:7:45:14|Synthesizing module dac_prep in library work.
Running optimization stage 1 on dac_prep .......
Finished optimization stage 1 on dac_prep (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":44:7:44:14|Synthesizing module channels in library work.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":216:59:216:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":217:59:217:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":218:59:218:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":219:59:219:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":302:54:302:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":303:54:303:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":304:54:304:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":305:54:305:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on channels .......
Finished optimization stage 1 on channels (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv":44:7:44:10|Synthesizing module leds in library work.
Running optimization stage 1 on leds .......
Finished optimization stage 1 on leds (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N: CG364 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv":44:7:44:10|Synthesizing module opl3 in library work.
@W: CG133 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv":66:36:66:41|Object status is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on opl3 .......
Finished optimization stage 1 on opl3 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
Running optimization stage 2 on opl3 .......
@A: CL153 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv":66:36:66:41|*Unassigned bits of status[7:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on opl3 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
Running optimization stage 2 on leds .......
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv":48:28:48:38|Input port bits 7 to 6 of opl3_reg_wr[17:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv":48:28:48:38|Input port bits 4 to 0 of opl3_reg_wr[17:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on leds (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
Running optimization stage 2 on channels .......
@N: CL201 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 9 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
   00000000000000000000000000000111
   00000000000000000000000000001000
@W: CL249 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Initial value is not supported on state machine state
Finished optimization stage 2 on channels (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Running optimization stage 2 on dac_prep .......
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Pruning register bits 23 to 22 of sample_opl3_r_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Pruning register bits 5 to 1 of sample_opl3_r_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Pruning register bits 23 to 22 of sample_opl3_l_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Pruning register bits 5 to 1 of sample_opl3_l_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Register bit sample_opl3_l_p1[0] is always 0.
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":61:4:61:12|Register bit sample_opl3_r_p1[0] is always 0.
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv":49:15:49:21|Input clk_dac is unused.
Finished optimization stage 2 on dac_prep (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Running optimization stage 2 on mem_simple_dual_port_13s_18s_1s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_13s_18s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Running optimization stage 2 on mem_multi_bank_13s_18s_1s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_13s_18s_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Running optimization stage 2 on control_operators .......
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":476:4:476:12|Register bit delay_counter[0] is always 0.
@W: CL260 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":476:4:476:12|Pruning register bit 0 of delay_counter[0:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on control_operators (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on operator .......
Finished optimization stage 2 on operator (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on pipeline_sr_26s_2s_6s_0s .......
Finished optimization stage 2 on pipeline_sr_26s_2s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on mem_simple_dual_port_26s_18s_1s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_26s_18s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on mem_multi_bank_26s_18s_1s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_26s_18s_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on phase_generator .......
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv":56:34:56:46|Input port bits 12 to 10 of modulation_p1[12:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on phase_generator (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on opl3_exp_lut .......
Finished optimization stage 2 on opl3_exp_lut (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on opl3_log_sine_lut .......
Finished optimization stage 2 on opl3_log_sine_lut (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_1s_18s_2s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_1s_18s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_1s_18s_2s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_1s_18s_2s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on calc_rhythm_phase .......
Finished optimization stage 2 on calc_rhythm_phase (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_3s_1s_3s_0 .......
Finished optimization stage 2 on pipeline_sr_3s_1s_3s_0 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_20s_18s_2s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_20s_18s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_20s_18s_2s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_20s_18s_2s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_3s_1s_6s_0s .......
Finished optimization stage 2 on pipeline_sr_3s_1s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on envelope_generator .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv":66:36:66:39|Input mult is unused.
Finished optimization stage 2 on envelope_generator (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on tremolo .......
Finished optimization stage 2 on tremolo (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_9s_18s_18446744073709551615s .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_9s_18s_18446744073709551615s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_9s_18s_0s_511s_2s_1s_2s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":54:15:54:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_9s_18s_0s_511s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on env_rate_counter .......
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv":53:36:53:39|Input port bits 7 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on env_rate_counter (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_15s_18s_1s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_15s_18s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_15s_18s_1s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_15s_18s_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_5s_1s_2s_0s .......
Finished optimization stage 2 on pipeline_sr_5s_1s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_4s_18s_8 .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_4s_18s_8 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s .......
@N: CL201 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":92:4:92:12|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
@W: CL249 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":92:4:92:12|Initial value is not supported on state machine state
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":57:15:57:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on ksl_add_rom .......
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":49:36:49:39|Input port bits 5 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on ksl_add_rom (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_6s_1s_3s_0s .......
Finished optimization stage 2 on pipeline_sr_6s_1s_3s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_5s_1s_3s_0s .......
Finished optimization stage 2 on pipeline_sr_5s_1s_3s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_1s_1s_3s_0s .......
Finished optimization stage 2 on pipeline_sr_1s_1s_3s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on calc_phase_inc .......
@N: CL189 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":91:4:91:12|Register bit post_mult_p2[19] is always 0.
@W: CL260 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":91:4:91:12|Pruning register bit 19 of post_mult_p2[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":51:36:51:43|Input bank_num is unused.
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":52:34:52:39|Input op_num is unused.
Finished optimization stage 2 on calc_phase_inc (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on vibrato .......
@W: CL246 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv":50:36:50:39|Input port bits 6 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on vibrato (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on edge_detector_1s_0s_0s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv":56:15:56:20|Input clk_en is unused.
Finished optimization stage 2 on edge_detector_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_1s_18s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_1s_18s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_1s_18s_0s_0s_2s_1s_2s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":54:15:54:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_1s_18s_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_5s_1s_6s_0s .......
Finished optimization stage 2 on pipeline_sr_5s_1s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_1s_1s_6s_0s .......
Finished optimization stage 2 on pipeline_sr_1s_1s_6s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_1s_9_1s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_1s_9_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_1s_9_1s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_1s_9_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_4s_9_1s_0s .......
Finished optimization stage 2 on mem_simple_dual_port_4s_9_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_4s_9_1s_0s_2s_1s_2s .......
Finished optimization stage 2 on mem_multi_bank_4s_9_1s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_6s_9_0s .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_6s_9_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_6s_9_0s_0s_2s_1s_2s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":54:15:54:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_6s_9_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_3s_22_0s .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_3s_22_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_3s_22_0s_0s_2s_1s_2s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":54:15:54:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_3s_22_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_8s_22_0s .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_8s_22_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_8s_22_0s_0s_2s_1s_2s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":54:15:54:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_8s_22_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_simple_dual_port_async_read_8s_9_0s .......
Finished optimization stage 2 on mem_simple_dual_port_async_read_8s_9_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on mem_multi_bank_8s_9_0s_0s_2s_1s_2s .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv":54:15:54:17|Input reb is unused.
Finished optimization stage 2 on mem_multi_bank_8s_9_0s_0s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on pipeline_sr_1s_1s_2s_0s .......
Finished optimization stage 2 on pipeline_sr_1s_1s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on clk_div_256s .......
Finished optimization stage 2 on clk_div_256s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on host_if .......
@N: CL159 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv":52:15:52:18|Input rd_n is unused.
Finished optimization stage 2 on host_if (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on synchronizer_8s .......
Finished optimization stage 2 on synchronizer_8s (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Running optimization stage 2 on afifo_6s_10s_2s_1_1_6s .......
Finished optimization stage 2 on afifo_6s_10s_2s_1_1_6s (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 151MB)
Running optimization stage 2 on reset_sync .......
@N: CL135 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv":58:4:58:12|Found sequential shift r2 with address depth of 3 words and data bit width of 1.
Finished optimization stage 2 on reset_sync (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 151MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/user/openCologne/4.Advanced--4/First_Implementation/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 151MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri May 24 01:13:57 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
File /home/user/openCologne/4.Advanced--4/First_Implementation/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 24 01:13:57 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/user/openCologne/4.Advanced--4/First_Implementation/synwork/OPL3Test_First_Implementation_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 33MB peak: 33MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri May 24 01:13:57 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
File /home/user/openCologne/4.Advanced--4/First_Implementation/synwork/OPL3Test_First_Implementation_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 24 01:13:58 2024

###########################################################]
# Fri May 24 01:13:58 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)

@A: MF827 |No constraint file specified.
@L: /home/user/openCologne/4.Advanced--4/First_Implementation/OPL3Test_First_Implementation_scck.rpt 
See clock summary report "/home/user/openCologne/4.Advanced--4/First_Implementation/OPL3Test_First_Implementation_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 245MB peak: 245MB)

NConnInternalConnection caching is on
@N: FX493 |Applying initial value "00000000" on instance sync_regs\[0\][7:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "00000000" on instance sync_regs\[1\][7:0].
@N: FX493 |Applying initial value "00" on instance address_p1[1:0].
@N: FX493 |Applying initial value "1" on instance cs_p1_n.
@N: FX493 |Applying initial value "00000000" on instance din_p1[7:0].
@N: FX493 |Applying initial value "1" on instance wr_p1_n.
@N: FX493 |Applying initial value "00000000" on instance host_status_p1[7:0].
@N: FX493 |Applying initial value "0" on instance wr_p2.
@N: FX493 |Applying initial value "00000000" on instance opl3_reg_wr\.address[7:0].
@N: FX493 |Applying initial value "0" on instance opl3_reg_wr\.bank_num.
@N: FX493 |Applying initial value "00000000" on instance opl3_reg_wr\.data[7:0].
@N: FX493 |Applying initial value "0" on instance opl3_reg_wr\.valid.
@N: FX493 |Applying initial value "0" on instance clk_en.
@N: FX493 |Applying initial value "0" on instance out\[1\].
@N: FX493 |Applying initial value "0" on instance out\[2\].
@N: FX493 |Applying initial value "0" on instance out\[1\].
@N: FX493 |Applying initial value "0" on instance out\[2\].
@N: FX493 |Applying initial value "0" on instance out\[3\].
@N: FX493 |Applying initial value "0" on instance out\[4\].
@N: FX493 |Applying initial value "0" on instance out\[5\].
@N: FX493 |Applying initial value "0" on instance out\[6\].
@N: FX493 |Applying initial value "00000" on instance out\[1\][4:0].
@N: FX493 |Applying initial value "00000" on instance out\[2\][4:0].
@N: FX493 |Applying initial value "00000" on instance out\[3\][4:0].
@N: FX493 |Applying initial value "00000" on instance out\[4\][4:0].
@N: FX493 |Applying initial value "00000" on instance out\[5\][4:0].
@N: FX493 |Applying initial value "00000" on instance out\[6\][4:0].
@N: FX493 |Applying initial value "0" on instance in_r0.
@N: FX493 |Applying initial value "0" on instance dvb_p1.
@N: FX493 |Applying initial value "000" on instance fnum_p1[9:7].
@N: FX493 |Applying initial value "000" on instance vib_val_p2[2:0].
@N: FX493 |Applying initial value "0" on instance out\[1\].
@N: FX493 |Applying initial value "0" on instance out\[2\].
@N: FX493 |Applying initial value "0" on instance out\[3\].
@N: FX493 |Applying initial value "00000" on instance out\[1\][4:0].
@N: FX493 |Applying initial value "00000" on instance out\[2\][4:0].
@N: FX493 |Applying initial value "00000" on instance out\[3\][4:0].
@N: FX493 |Applying initial value "000000" on instance out\[1\][5:0].
@N: FX493 |Applying initial value "000000" on instance out\[2\][5:0].
@N: FX493 |Applying initial value "000000" on instance out\[3\][5:0].
@N: FX493 |Applying initial value "00" on instance ksl_p1[1:0].
@N: FX493 |Applying initial value "0" on instance self\.bank[0].
@N: FX493 |Applying initial value "0" on instance self\.reset_mem_done.
@N: FX493 |Applying initial value "00000" on instance out\[1\][4:0].
@N: FX493 |Applying initial value "00000" on instance out\[2\][4:0].
@N: FX493 |Applying initial value "0" on instance key_on_pulse_p1.
@N: FX493 |Applying initial value "000000" on instance effective_rate_p1[5:0].
@N: FX493 |Applying initial value "0" on instance dam_p1.
@N: FX493 |Applying initial value "000000" on instance am_val_p2[5:0].
@A: FX681 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv":251:4:251:12|Initial value on register env_p3[8:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "111111111" on instance env_p3[8:0].
@N: FX493 |Applying initial value "1000" on instance state_p1[3:0].
@N: FX493 |Applying initial value "000" on instance out\[1\][2:0].
@N: FX493 |Applying initial value "000" on instance out\[2\][2:0].
@N: FX493 |Applying initial value "000" on instance out\[3\][2:0].
@N: FX493 |Applying initial value "000" on instance out\[4\][2:0].
@N: FX493 |Applying initial value "000" on instance out\[5\][2:0].
@N: FX493 |Applying initial value "000" on instance out\[6\][2:0].
@N: FX493 |Applying initial value "00000000000000000000" on instance genblk1\.genblk1\.dob_p2[19:0].
@N: FX493 |Applying initial value "000" on instance out\[1\][2:0].
@N: FX493 |Applying initial value "000" on instance out\[2\][2:0].
@N: FX493 |Applying initial value "000" on instance out\[3\][2:0].
@N: FX493 |Applying initial value "00000000000000000000" on instance hh_phase_friend[19:0].
@N: FX493 |Applying initial value "00000000000000000000001" on instance rand_num[22:0].
@N: FX493 |Applying initial value "0" on instance genblk1\.genblk1\.dob_p2[0].
@N: FX493 |Applying initial value "000000000" on instance env_p4[8:0].
@N: FX493 |Applying initial value "0000000000" on instance modulation_p2[9:0].
@N: FX493 |Applying initial value "0" on instance is_odd_period_p3.
@N: FX493 |Applying initial value "0" on instance prev_final_phase_msb_p3.
@N: FX493 |Applying initial value "0" on instance is_odd_period_p4.
@N: FX493 |Applying initial value "0" on instance prev_final_phase_msb_p4.
@N: FX493 |Applying initial value "0" on instance is_odd_period_p5.
@N: FX493 |Applying initial value "0" on instance is_odd_period_p6.
@N: FX493 |Applying initial value "000000000" on instance tmp_ws7_p5[11:3].
@N: FX493 |Applying initial value "00" on instance final_phase_p5[19:18].
@N: FX493 |Applying initial value "00000000000000000000000000" on instance out\[2\][25:0].
@N: FX493 |Applying initial value "00000000000000000000000000" on instance out\[3\][25:0].
@N: FX493 |Applying initial value "00000000000000000000000000" on instance out\[4\][25:0].
@N: FX493 |Applying initial value "00000000000000000000000000" on instance out\[5\][25:0].
@N: FX493 |Applying initial value "00000000000000000000000000" on instance out\[6\][25:0].
@N: FX493 |Applying initial value "000000" on instance connection_sel_p1[5:0].
@N: FX493 |Applying initial value "0" on instance ryt_p1.
@N: FX493 |Applying initial value "0" on instance ops_done_pulse.
@N: FX493 |Applying initial value "0" on instance bd.
@N: FX493 |Applying initial value "0" on instance dam.
@N: FX493 |Applying initial value "0" on instance dvb.
@N: FX493 |Applying initial value "0" on instance hh.
@N: FX493 |Applying initial value "0" on instance nts.
@N: FX493 |Applying initial value "0" on instance sd.
@N: FX493 |Applying initial value "0" on instance tc.
@N: FX493 |Applying initial value "0" on instance tom.
@N: FX493 |Applying initial value "0" on instance bank_num_p1[0].
@N: FX493 |Applying initial value "0" on instance use_feedback_p1.
@N: FX493 |Applying initial value "0" on instance sample_valid_opl3_p1.
@N: FX493 |Applying initial value "0000000000000000" on instance sample_opl3_l_p1[21:6].
@N: FX493 |Applying initial value "0000000000000000" on instance sample_opl3_r_p1[21:6].
@N: FX493 |Applying initial value "0" on instance channel_valid.
@N: FX493 |Applying initial value "0" on instance self\.cnt_second.
@N: FX493 |Applying initial value "0000000000000" on instance self\.operator_out_third[12:0].
@N: FX493 |Applying initial value "000000" on instance connection_sel[5:0].
@N: FX493 |Applying initial value "0" on instance is_new.

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log /home/user/openCologne/4.Advanced--4/First_Implementation/synlog/OPL3Test_First_Implementation_premap.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 296MB peak: 296MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 296MB peak: 296MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 296MB peak: 296MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 296MB peak: 296MB)

@N: BN115 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv":120:6:120:14|Removing instance dout_sync (in view: work.host_if(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\] (in view: work.pipeline_sr_1s_1s_2s_0s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\] (in view: work.pipeline_sr_1s_1s_2s_0s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\] (in view: work.pipeline_sr_1s_1s_2s_0s_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":92:4:92:12|Removing sequential instance self\.reset_mem_done (in view: work.mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\] (in view: work.pipeline_sr_1s_1s_3s_0s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\] (in view: work.pipeline_sr_1s_1s_3s_0s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][0] (in view: work.pipeline_sr_5s_1s_3s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][1] (in view: work.pipeline_sr_5s_1s_3s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][2] (in view: work.pipeline_sr_5s_1s_3s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][3] (in view: work.pipeline_sr_5s_1s_3s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][4] (in view: work.pipeline_sr_5s_1s_3s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][0] (in view: work.pipeline_sr_6s_1s_3s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][1] (in view: work.pipeline_sr_6s_1s_3s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][2] (in view: work.pipeline_sr_6s_1s_3s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][3] (in view: work.pipeline_sr_6s_1s_3s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][4] (in view: work.pipeline_sr_6s_1s_3s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][5] (in view: work.pipeline_sr_6s_1s_3s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\] (in view: work.pipeline_sr_1s_1s_6s_0s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\] (in view: work.pipeline_sr_1s_1s_6s_0s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\] (in view: work.pipeline_sr_1s_1s_6s_0s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][0] (in view: work.pipeline_sr_5s_1s_6s_0s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][1] (in view: work.pipeline_sr_5s_1s_6s_0s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][2] (in view: work.pipeline_sr_5s_1s_6s_0s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][3] (in view: work.pipeline_sr_5s_1s_6s_0s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][4] (in view: work.pipeline_sr_5s_1s_6s_0s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][0] (in view: work.pipeline_sr_3s_1s_6s_0s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\] (in view: work.pipeline_sr_1s_1s_2s_0s_9(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][13] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][14] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][15] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][16] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][17] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][18] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][19] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][20] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][21] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][22] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][23] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][24] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[6\][25] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\] (in view: work.pipeline_sr_1s_1s_2s_0s_10_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\] (in view: work.pipeline_sr_1s_1s_6s_0s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][0] (in view: work.pipeline_sr_3s_1s_6s_0s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][13] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][14] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][15] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][16] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][17] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][18] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][19] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][20] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][21] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][22] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][23] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][24] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[5\][25] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\] (in view: work.pipeline_sr_1s_1s_6s_0s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][0] (in view: work.pipeline_sr_3s_1s_6s_0s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][13] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][14] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][15] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][16] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][17] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][18] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][19] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][20] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][21] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][22] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][23] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][24] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[4\][25] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][0] (in view: work.pipeline_sr_3s_1s_6s_0s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][13] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][14] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][15] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][16] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][17] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][18] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][19] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][20] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][21] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][22] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][23] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][24] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[3\][25] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][0] (in view: work.pipeline_sr_3s_1s_6s_0s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][13] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][14] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][15] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][16] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][17] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][18] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][19] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][20] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][21] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][22] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][23] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][24] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[2\][25] (in view: work.pipeline_sr_26s_2s_6s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance out\[1\][0] (in view: work.pipeline_sr_3s_1s_6s_0s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[1:0] (in view: work.mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":92:4:92:12|There are no possible illegal states for state machine state[1:0] (in view: work.mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s(verilog)); safe FSM implementation is not required.
Encoding state machine state[8:0] (in view: work.channels(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000000001
   00000000000000000000000000000001 -> 000000010
   00000000000000000000000000000010 -> 000000100
   00000000000000000000000000000011 -> 000001000
   00000000000000000000000000000100 -> 000010000
   00000000000000000000000000000101 -> 000100000
   00000000000000000000000000000110 -> 001000000
   00000000000000000000000000000111 -> 010000000
   00000000000000000000000000001000 -> 100000000

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 298MB)


mixed edge conversion for GCC is OFF

Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 298MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 298MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 298MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=208 on top level netlist opl3 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 298MB)



Clock Summary
******************

          Start             Requested     Requested     Clock        Clock          Clock
Level     Clock             Frequency     Period        Type         Group          Load 
-----------------------------------------------------------------------------------------
0 -       opl3|clk          200.0 MHz     5.000         inferred     (multiple)     1364 
                                                                                         
0 -       opl3|clk_host     200.0 MHz     5.000         inferred     (multiple)     51   
=========================================================================================



Clock Load Summary
***********************

                  Clock     Source             Clock Pin                                Non-clock Pin     Non-clock Pin
Clock             Load      Pin                Seq Example                              Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------
opl3|clk          1364      clk(port)          leds.genblk1\.led_gen\[0\]\.led[0].C     -                 -            
                                                                                                                       
opl3|clk_host     51        clk_host(port)     host_if.address_p1[0].C                  -                 -            
=======================================================================================================================

@W: MT529 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv":58:4:58:12|Found inferred clock opl3|clk which controls 1364 sequential elements including reset_sync.r2_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":145:1:145:6|Found inferred clock opl3|clk_host which controls 51 sequential elements including host_if.afifo.wgray[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 1140 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@KP:ckid0_0       clk                 port                   1098       leds.genblk1\.led_gen\[3\]\.led[3]
@KP:ckid0_1       clk_host            port                   42         host_if.wr_p2                     
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 298MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 298MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 298MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 298MB peak: 298MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 24 01:14:00 2024

###########################################################]
# Fri May 24 01:14:00 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Lattice Technology Mapper, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 224MB peak: 224MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 229MB peak: 229MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 239MB peak: 239MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 292MB peak: 292MB)

@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance channels.control_operators.bank_num_sr.out[1] because it is equivalent to instance channels.control_operators.bank_num_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance channels.control_operators.fb_cnt1_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.bank_num_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.bank_num_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance channels.control_operators.operator.feedback_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.bank_num_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.envelope_generator.env_rate_counter.bank_num_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance channels.control_operators.operator.phase_generator.is_odd_period_msb_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankb_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance channels.control_operators.operator.phase_generator.phase_acc_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankb_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.phase_generator.bank_num_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance channels.control_operators.operator.phase_generator.is_odd_period_msb_mem.bankb_sr.out[2] because it is equivalent to instance channels.control_operators.operator.phase_generator.phase_acc_mem.bankb_sr.out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankb_sr.out[2] because it is equivalent to instance channels.control_operators.operator.phase_generator.phase_acc_mem.bankb_sr.out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv":54:4:54:12|Removing sequential instance channels.control_operators.operator.phase_generator.phase_acc_mem.bankb_sr.out[2] because it is equivalent to instance channels.control_operators.operator.phase_generator.bank_num_sr.out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: BZ173 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":72:15:72:18|ROM multiplier_p1_2[4:0] (in view: work.calc_phase_inc(verilog)) mapped in logic.
@N: BZ173 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":72:15:72:18|ROM multiplier_p1_2[4:0] (in view: work.calc_phase_inc(verilog)) mapped in logic.
@N: MO106 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv":72:15:72:18|Found ROM multiplier_p1_2[4:0] (in view: work.calc_phase_inc(verilog)) with 16 words by 5 bits.
@N: BZ173 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":63:15:63:18|ROM rom_out_p1_2[6:0] (in view: work.ksl_add_rom(verilog)) mapped in logic.
@N: BZ173 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":63:15:63:18|ROM rom_out_p1_2[6:0] (in view: work.ksl_add_rom(verilog)) mapped in logic.
@N: MO106 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":63:15:63:18|Found ROM rom_out_p1_2[6:0] (in view: work.ksl_add_rom(verilog)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 297MB peak: 297MB)

@N: FX493 |Applying initial value "1" on instance reset_sync.r0.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "1" on instance reset_sync.r1.
@N: FX493 |Applying initial value "1" on instance reset_sync.r2_0.
@N: MF179 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":224:18:224:35|Found 7 by 7 bit equality operator ('==') lcl_rd_empty (in view: work.afifo_6s_10s_2s_1_1_6s(verilog))
@N: MF179 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":221:15:221:64|Found 7 by 7 bit equality operator ('==') o_wr_full (in view: work.afifo_6s_10s_2s_1_1_6s(verilog))
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":167:1:167:6|Removing instance host_if.afifo.rd_addr[6] because it is equivalent to instance host_if.afifo.rgray[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":145:1:145:6|Removing instance host_if.afifo.wr_addr[6] because it is equivalent to instance host_if.afifo.wgray[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/clk_div.sv":54:4:54:12|Found counter in view:work.clk_div_256s(verilog) instance counter[7:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance ch_abcd_cnt_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance ch_abcd_cnt_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] 
@N: FX493 |Applying initial value "0000000000000" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1[12:0].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_0.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_1.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_2.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_3.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_4.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_5.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_6.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_7.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_8.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_9.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_10.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_11.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[1].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[2].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[3].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[4].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[5].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[6].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[7].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[8].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[9].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[10].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[11].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[12].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_25.
@N: FX493 |Applying initial value "0000000000000" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1[12:0].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_0.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_1.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_2.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_3.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_4.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_5.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_6.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_7.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_8.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_9.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_10.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_11.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[1].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[2].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[3].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[4].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[5].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[6].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[7].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[8].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[9].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[10].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[11].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_12[12].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_25.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[12] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[11] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[9] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[8] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[7] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[6] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[5] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[4] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[12] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[11] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[10] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[9] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[8] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[7] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[6] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[5] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[4] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1[0] (in view: work.channels(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv":167:4:167:12|Found counter in view:work.channels(verilog) instance self\.op_num[4:0] 
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM ch_abcd_cnt_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.channels(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM ch_abcd_cnt_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.channels(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_25.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_25.
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[0].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[1].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[2].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[3].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[4].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[5].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[6].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[7].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[8].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[9].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[10].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[11].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[12].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[0].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[1].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[2].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[3].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[4].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[5].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[6].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[7].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[8].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[9].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[10].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[11].
@N: FX493 |Applying initial value "0" on instance operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret[12].
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance kon_block_fnum_high_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[5:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance kon_block_fnum_high_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[5:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance fnum_low_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance fnum_low_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance ws_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[2:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance ws_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[2:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance sl_rr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance sl_rr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance ar_dr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance ar_dr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance ksl_tl_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance ksl_tl_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance am_vib_egt_ksr_mult_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance am_vib_egt_ksr_mult_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] 
@N: FX493 |Applying initial value "0000" on instance fb_cnt0_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1[3:0].
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret.
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_0.
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_1.
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_2.
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_3[1].
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_3[2].
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_3[3].
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_7.
@N: FX493 |Applying initial value "0000" on instance fb_cnt0_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1[3:0].
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret.
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_0.
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_1.
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_2.
@N: FX493 |Applying initial value "0" on instance fb_cnt0_mem.bankgen\[1\]\.genblk1\.mem_bank.genblk1\.dob_p1_ret_3[1].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log /home/user/openCologne/4.Advanced--4/First_Implementation/synlog/OPL3Test_First_Implementation_fpga_mapper.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance fb_cnt0_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1[0] (in view: work.control_operators(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM kon_block_fnum_high_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[5:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM kon_block_fnum_high_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[5:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM fnum_low_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM fnum_low_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM ws_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[2:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM ws_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[2:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM sl_rr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM sl_rr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM ar_dr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM ar_dr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM ksl_tl_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM ksl_tl_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM am_vib_egt_ksr_mult_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM am_vib_egt_ksr_mult_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":534:4:534:12|Removing sequential instance modulation_out_p1[12] (in view: work.control_operators(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":534:4:534:12|Removing sequential instance modulation_out_p1[11] (in view: work.control_operators(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":534:4:534:12|Removing sequential instance modulation_out_p1[10] (in view: work.control_operators(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF179 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":477:12:477:31|Found 6 by 6 bit equality operator ('==') un1_state_8 (in view: work.control_operators(verilog))
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance kon_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance kon_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[0] 
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[25] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[24] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[23] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[22] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[21] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[20] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[19] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[18] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[17] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[16] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[15] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[14] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[13] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[12] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[11] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[9] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[8] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[7] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[6] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[5] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[4] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[25] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[24] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[23] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[22] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[21] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[20] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[19] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[18] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[17] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[16] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[15] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[14] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[13] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[12] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[11] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[10] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[9] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[8] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[7] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[6] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[5] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[4] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance feedback_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1[0] (in view: work.operator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM kon_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[0] (in view: work.operator(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM kon_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[0] (in view: work.operator(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv":72:4:72:12|Found counter in view:work.calc_phase_inc(verilog) instance vibrato.vibrato_index_p1[12:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance env_int_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[8:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance env_int_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[8:0] 
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM env_int_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[8:0] (in view: work.envelope_generator(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM env_int_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[8:0] (in view: work.envelope_generator(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance bankgen\[1\]\.genblk1\.mem_bank.ram[3:0] 
@W: FX344 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Unrecognized syn_ramstyle "MLAB" on instance bankgen\[0\]\.genblk1\.mem_bank.ram[3:0] 
@N: MO231 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv":92:4:92:12|Found counter in view:work.mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s(verilog) instance self\.addr[4:0] 
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM bankgen\[1\]\.genblk1\.mem_bank.ram[3:0] (in view: work.mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|RAM bankgen\[0\]\.genblk1\.mem_bank.ram[3:0] (in view: work.mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[14] because it is equivalent to instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[13] because it is equivalent to instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/user/openCologne/4.Advanced--4/First_Implementation/synlog/OPL3Test_First_Implementation_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance counter_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1[0] (in view: work.env_rate_counter(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":87:8:87:16|Removing sequential instance final_phase_msb_mem.bankgen\[0\]\.genblk1\.mem_bank.genblk1\.dob_p1[0] (in view: work.phase_generator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 302MB peak: 302MB)

@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":88:4:88:12|Removing sequential instance phase_generator.calc_rhythm_phase.hh_phase_friend[10] (in view: work.operator(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":88:4:88:12|Removing sequential instance phase_generator.calc_rhythm_phase.hh_phase_friend[11] (in view: work.operator(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":88:4:88:12|Removing sequential instance phase_generator.calc_rhythm_phase.hh_phase_friend[12] (in view: work.operator(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":88:4:88:12|Removing sequential instance phase_generator.calc_rhythm_phase.hh_phase_friend[13] (in view: work.operator(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":88:4:88:12|Removing sequential instance phase_generator.calc_rhythm_phase.hh_phase_friend[14] (in view: work.operator(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":88:4:88:12|Removing sequential instance phase_generator.calc_rhythm_phase.hh_phase_friend[15] (in view: work.operator(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":88:4:88:12|Removing sequential instance phase_generator.calc_rhythm_phase.hh_phase_friend[16] (in view: work.operator(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":88:4:88:12|Removing sequential instance phase_generator.calc_rhythm_phase.hh_phase_friend[17] (in view: work.operator(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":88:4:88:12|Removing sequential instance phase_generator.calc_rhythm_phase.hh_phase_friend[18] (in view: work.operator(verilog)) because it does not drive other instances.
@N: BN362 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv":88:4:88:12|Removing sequential instance phase_generator.calc_rhythm_phase.hh_phase_friend[19] (in view: work.operator(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 311MB peak: 311MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 324MB peak: 324MB)

@N: FA113 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":85:34:85:61|Pipelining module tmp1_p1[6:3]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv":87:4:87:12|Pushed in register ksl_p1[1:0].
@N: BN362 :|Removing sequential instance channels.control_operators.operator.calc_phase_inc.pre_mult_p1_dummy[17] (in view: work.opl3(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:11s; Memory used current: 332MB peak: 332MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 332MB peak: 332MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 332MB peak: 332MB)

@N: FX211 |Packed ROM channels.control_operators.operator.phase_generator.exp_lut_inst.out_2_0[9:0] (8 input, 10 output) to Block SelectRAM 
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":159:1:159:6|Generating RAM host_if.afifo.mem[9:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.operator.feedback_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[25:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.operator.feedback_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[25:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.operator.phase_generator.phase_acc_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[19:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.operator.phase_generator.phase_acc_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[19:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[14:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[14:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.operator_out_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[12:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.operator_out_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[12:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.operator.envelope_generator.env_int_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[8:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.operator.envelope_generator.env_int_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[8:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.ar_dr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.sl_rr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.sl_rr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.ar_dr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.ksl_tl_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.ksl_tl_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.operator.envelope_generator.state_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[3:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.operator.envelope_generator.state_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[3:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.ws_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[2:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.ws_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[2:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.operator.phase_generator.is_odd_period_msb_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.operator.phase_generator.is_odd_period_msb_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.operator.kon_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.operator.kon_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.fb_cnt0_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[3:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.fb_cnt0_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[3:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.fb_cnt1_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.fnum_low_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.fnum_low_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv":77:4:77:12|Generating RAM channels.control_operators.fb_cnt1_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.kon_block_fnum_high_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[5:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.ch_abcd_cnt_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.ch_abcd_cnt_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0]
@N: FO126 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv":76:4:76:12|Generating RAM channels.control_operators.kon_block_fnum_high_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[5:0]
@N: FX214 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_log_sine_lut.sv":55:15:55:18|Generating ROM channels.control_operators.operator.phase_generator.log_sine_lut_inst.out_2[11:0] (in view: work.opl3(verilog)).

Finished preparing to map (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 332MB peak: 332MB)

@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[4] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[5] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[6] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[0] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[1] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[2] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[3] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[4] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[5] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[6] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[0] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[1] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[2] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[3] (in view: work.opl3(verilog)).

Finished technology mapping (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 389MB peak: 389MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:16s		    -7.42ns		1635 /      1020
   2		0h:00m:16s		    -7.42ns		1626 /      1020
   3		0h:00m:17s		    -7.69ns		1626 /      1020
   4		0h:00m:17s		    -7.30ns		1625 /      1020
   5		0h:00m:17s		    -7.30ns		1625 /      1020
   6		0h:00m:17s		    -7.30ns		1625 /      1020
   7		0h:00m:17s		    -7.30ns		1625 /      1020
   8		0h:00m:17s		    -7.30ns		1625 /      1020
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[4] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[5] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[6] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[0] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[1] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[2] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[3] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[4] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[5] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":204:1:204:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.wgray_cross[6] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[0] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[1] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[2] (in view: work.opl3(verilog)).
@N: FX1019 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v":195:1:195:6|Adding ASYNC_REG property on synchronizing instance host_if.afifo.rgray_cross[3] (in view: work.opl3(verilog)).
@N: FX271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":461:4:461:12|Replicating instance channels.control_operators.state[3] (in view: work.opl3(verilog)) with 19 loads 1 time to improve timing.
@N: FX271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":461:4:461:12|Replicating instance channels.control_operators.state[1] (in view: work.opl3(verilog)) with 21 loads 1 time to improve timing.
@N: FX271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":461:4:461:12|Replicating instance channels.control_operators.state[0] (in view: work.opl3(verilog)) with 18 loads 1 time to improve timing.
@N: FX271 :"/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv":461:4:461:12|Replicating instance channels.control_operators.state[4] (in view: work.opl3(verilog)) with 14 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   9		0h:00m:19s		    -7.20ns		1632 /      1024
  10		0h:00m:19s		    -7.34ns		1635 /      1024
  11		0h:00m:19s		    -7.23ns		1637 /      1024
  12		0h:00m:19s		    -7.08ns		1641 /      1024
  13		0h:00m:19s		    -6.77ns		1643 /      1024
  14		0h:00m:19s		    -6.57ns		1644 /      1024

  15		0h:00m:19s		    -6.98ns		1641 /      1024
  16		0h:00m:20s		    -6.34ns		1647 /      1024
  17		0h:00m:20s		    -6.71ns		1648 /      1024
  18		0h:00m:20s		    -6.39ns		1651 /      1024
  19		0h:00m:20s		    -5.97ns		1652 /      1024
  20		0h:00m:20s		    -6.21ns		1655 /      1024
  21		0h:00m:20s		    -6.07ns		1657 /      1024

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 389MB peak: 389MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: FO156 |Selected technology does not include support for GND input channels.control_operators.fb_cnt1_mem.bankgen\[0\]\.genblk1\.mem_bank.ram_ram. Inserting an inverter to convert input from GND to VCC.
@W: FO156 |Selected technology does not include support for GND input channels.control_operators.fb_cnt1_mem.bankgen\[1\]\.genblk1\.mem_bank.ram_ram. Inserting an inverter to convert input from GND to VCC.

Finished restoring hierarchy (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 390MB peak: 390MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 390MB peak: 390MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 390MB peak: 390MB)


Start Writing Netlists (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 390MB peak: 390MB)

Writing Analyst data base /home/user/openCologne/4.Advanced--4/First_Implementation/synwork/OPL3Test_First_Implementation_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 390MB peak: 390MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /home/user/openCologne/4.Advanced--4/First_Implementation/OPL3Test_First_Implementation.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 398MB peak: 398MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 398MB peak: 398MB)


Start final timing analysis (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 398MB peak: 398MB)

@W: MT420 |Found inferred clock opl3|clk with period 5.00ns. Please declare a user-defined clock on port clk.
@W: MT420 |Found inferred clock opl3|clk_host with period 5.00ns. Please declare a user-defined clock on port clk_host.


##### START OF TIMING REPORT #####[
# Timing report written on Fri May 24 01:14:29 2024
#


Top view:               opl3
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -7.973

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                   Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group          
------------------------------------------------------------------------------------------------------------------
opl3|clk           200.0 MHz     77.1 MHz      5.000         12.973        -7.973     inferred     (multiple)     
opl3|clk_host      200.0 MHz     270.0 MHz     5.000         3.703         1.297      inferred     (multiple)     
System             200.0 MHz     232.2 MHz     5.000         4.307         0.693      system       system_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
System         System         |  5.000       5.000   |  No paths    -      |  No paths    -      |  No paths    -    
System         opl3|clk       |  5.000       0.693   |  No paths    -      |  No paths    -      |  No paths    -    
opl3|clk       System         |  5.000       -2.554  |  No paths    -      |  No paths    -      |  No paths    -    
opl3|clk       opl3|clk       |  5.000       -7.973  |  No paths    -      |  No paths    -      |  No paths    -    
opl3|clk       opl3|clk_host  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
opl3|clk_host  opl3|clk       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
opl3|clk_host  opl3|clk_host  |  5.000       1.297   |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: opl3|clk
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                            Arrival           
Instance                                     Reference     Type        Pin     Net               Time        Slack 
                                             Clock                                                                 
-------------------------------------------------------------------------------------------------------------------
channels.control_operators.state_fast[0]     opl3|clk      FD1S3AX     Q       state_fast[0]     1.009       -7.973
channels.control_operators.state_fast[1]     opl3|clk      FD1S3AX     Q       state_fast[1]     1.009       -7.973
channels.control_operators.state_fast[3]     opl3|clk      FD1S3AX     Q       state_fast[3]     1.015       -7.564
channels.control_operators.state_fast[4]     opl3|clk      FD1S3AX     Q       state_fast[4]     0.985       -7.423
channels.control_operators.state[5]          opl3|clk      FD1S3AX     Q       state_0[5]        1.045       -7.247
channels.control_operators.state[2]          opl3|clk      FD1S3AX     Q       state[2]          1.103       -7.197
channels.control_operators.state[4]          opl3|clk      FD1S3AX     Q       state[4]          1.051       -6.991
channels.control_operators.state[1]          opl3|clk      FD1S3AX     Q       state[1]          1.081       -6.835
channels.control_operators.state[0]          opl3|clk      FD1S3AX     Q       state[0]          1.090       -6.676
channels.control_operators.state[3]          opl3|clk      FD1S3AX     Q       state_0[3]        1.081       -6.514
===================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                Starting                                                        Required           
Instance                                                                                                        Reference     Type        Pin     Net                           Time         Slack 
                                                                                                                Clock                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]                    opl3|clk      FD1S3AX     D       effective_rate_p1_RNO[0]      4.946        -7.973
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[1]                    opl3|clk      FD1S3AX     D       effective_rate_p1_r[1]        4.946        -7.973
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[2]                    opl3|clk      FD1S3AX     D       effective_rate_p1_s[2]        4.946        -7.973
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[3]                    opl3|clk      FD1S3AX     D       effective_rate_p1_s[3]        4.946        -7.973
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[4]                    opl3|clk      FD1S3AX     D       effective_rate_p1_s[4]        4.946        -7.973
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]                    opl3|clk      FD1S3AX     D       effective_rate_p1_RNO[5]      4.946        -7.973
channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_sr.out\[1\]     opl3|clk      FD1S3AX     D       un1_requested_rate_p0_4_i     4.946        -5.567
channels.control_operators.operator.envelope_generator.state_p1[1]                                              opl3|clk      FD1P3AX     D       next_state_p0[1]              4.946        -5.387
channels.control_operators.operator.envelope_generator.env_int_p2[7]                                            opl3|clk      FD1S3AX     D       env_int_p2_7[7]               4.946        -5.085
channels.control_operators.operator.envelope_generator.env_int_p2[8]                                            opl3|clk      FD1S3AX     D       env_int_p2_7[8]               4.946        -5.085
===================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      12.919
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.973

    Number of logic level(s):                19
    Starting point:                          channels.control_operators.state_fast[0] / Q
    Ending point:                            channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0] / D
    The start point is clocked by            opl3|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            opl3|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                          Type         Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
channels.control_operators.state_fast[0]                                                                      FD1S3AX      Q        Out     1.009     1.009 r      -         
state_fast[0]                                                                                                 Net          -        -       -         -            5         
channels.control_operators.bank_numlto1[0]                                                                    ORCALUT4     A        In      0.000     1.009 r      -         
channels.control_operators.bank_numlto1[0]                                                                    ORCALUT4     Z        Out     0.762     1.771 r      -         
bank_numlt3[0]                                                                                                Net          -        -       -         -            5         
channels.control_operators.state_fast_RNIG4K21[4]                                                             ORCALUT4     A        In      0.000     1.771 r      -         
channels.control_operators.state_fast_RNIG4K21[4]                                                             ORCALUT4     Z        Out     0.606     2.377 r      -         
state_fast_RNIG4K21[4]                                                                                        Net          -        -       -         -            1         
channels.control_operators.state_RNIOV652[2]                                                                  PFUMX        BLUT     In      0.000     2.377 r      -         
channels.control_operators.state_RNIOV652[2]                                                                  PFUMX        Z        Out     0.725     3.102 r      -         
bank_num[0]                                                                                                   Net          -        -       -         -            80        
channels.control_operators.un1_op_num_0_cry_1_0                                                               CCU2C        A0       In      0.000     3.102 r      -         
channels.control_operators.un1_op_num_0_cry_1_0                                                               CCU2C        COUT     Out     0.900     4.002 r      -         
un1_op_num_0_cry_2                                                                                            Net          -        -       -         -            1         
channels.control_operators.un1_op_num_0_cry_3_0                                                               CCU2C        CIN      In      0.000     4.002 r      -         
channels.control_operators.un1_op_num_0_cry_3_0                                                               CCU2C        S1       Out     0.698     4.700 r      -         
un1_op_num_461[4]                                                                                             Net          -        -       -         -            1         
channels.control_operators.un1_op_num_46_m_1[4]                                                               ORCALUT4     D        In      0.000     4.700 r      -         
channels.control_operators.un1_op_num_46_m_1[4]                                                               ORCALUT4     Z        Out     0.660     5.360 r      -         
N_267                                                                                                         Net          -        -       -         -            2         
channels.control_operators.sl_rr_mem.dob_bm_1[4]                                                              ORCALUT4     B        In      0.000     5.360 r      -         
channels.control_operators.sl_rr_mem.dob_bm_1[4]                                                              ORCALUT4     Z        Out     0.738     6.098 f      -         
dob_am_1[4]                                                                                                   Net          -        -       -         -            4         
channels.control_operators.sl_rr_mem.dob_am[4]                                                                ORCALUT4     C        In      0.000     6.098 f      -         
channels.control_operators.sl_rr_mem.dob_am[4]                                                                ORCALUT4     Z        Out     0.606     6.704 r      -         
dob_am_4[4]                                                                                                   Net          -        -       -         -            1         
channels.control_operators.sl_rr_mem.dob[4]                                                                   PFUMX        BLUT     In      0.000     6.704 r      -         
channels.control_operators.sl_rr_mem.dob[4]                                                                   PFUMX        Z        Out     0.403     7.107 r      -         
un28_next_state_p0_0                                                                                          Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_0_0                             CCU2C        A1       In      0.000     7.107 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_0_0                             CCU2C        COUT     Out     0.900     8.007 r      -         
un28_next_state_p0_cry_0                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_1_0                             CCU2C        CIN      In      0.000     8.007 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_1_0                             CCU2C        COUT     Out     0.061     8.068 r      -         
un28_next_state_p0_cry_2                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_3_0                             CCU2C        CIN      In      0.000     8.068 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_3_0                             CCU2C        COUT     Out     0.061     8.129 r      -         
un28_next_state_p0_cry_4_cry                                                                                  Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0                             CCU2C        CIN      In      0.000     8.129 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0                             CCU2C        S0       Out     0.799     8.928 r      -         
un28_next_state_p0_cry_4                                                                                      Net          -        -       -         -            3         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0_RNIAM0BC                    PFUMX        C0       In      0.000     8.928 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0_RNIAM0BC                    PFUMX        Z        Out     1.015     9.943 r      -         
N_75                                                                                                          Net          -        -       -         -            8         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn_N_2L1     ORCALUT4     A        In      0.000     9.943 r      -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn_N_2L1     ORCALUT4     Z        Out     0.606     10.549 f     -         
effective_rate_p18lto6_6_sn_N_2L1                                                                             Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn           ORCALUT4     B        In      0.000     10.549 f     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn           ORCALUT4     Z        Out     0.606     11.155 r     -         
effective_rate_p18lto6_6_sn                                                                                   Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0_N_2L1_0      ORCALUT4     B        In      0.000     11.155 r     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0_N_2L1_0      ORCALUT4     Z        Out     0.606     11.761 f     -         
effective_rate_p18lto6_0_N_2L1_0                                                                              Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0              ORCALUT4     A        In      0.000     11.761 f     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0              ORCALUT4     Z        Out     0.768     12.529 r     -         
effective_rate_p18                                                                                            Net          -        -       -         -            6         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1_RNO[0]              ORCALUT4     A        In      0.000     12.529 r     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1_RNO[0]              ORCALUT4     Z        Out     0.390     12.919 f     -         
effective_rate_p1_RNO[0]                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]                  FD1S3AX      D        In      0.000     12.919 f     -         
=============================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      12.919
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.973

    Number of logic level(s):                19
    Starting point:                          channels.control_operators.state_fast[1] / Q
    Ending point:                            channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0] / D
    The start point is clocked by            opl3|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            opl3|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                          Type         Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
channels.control_operators.state_fast[1]                                                                      FD1S3AX      Q        Out     1.009     1.009 r      -         
state_fast[1]                                                                                                 Net          -        -       -         -            5         
channels.control_operators.bank_numlto1[0]                                                                    ORCALUT4     B        In      0.000     1.009 r      -         
channels.control_operators.bank_numlto1[0]                                                                    ORCALUT4     Z        Out     0.762     1.771 r      -         
bank_numlt3[0]                                                                                                Net          -        -       -         -            5         
channels.control_operators.state_fast_RNIG4K21[4]                                                             ORCALUT4     A        In      0.000     1.771 r      -         
channels.control_operators.state_fast_RNIG4K21[4]                                                             ORCALUT4     Z        Out     0.606     2.377 r      -         
state_fast_RNIG4K21[4]                                                                                        Net          -        -       -         -            1         
channels.control_operators.state_RNIOV652[2]                                                                  PFUMX        BLUT     In      0.000     2.377 r      -         
channels.control_operators.state_RNIOV652[2]                                                                  PFUMX        Z        Out     0.725     3.102 r      -         
bank_num[0]                                                                                                   Net          -        -       -         -            80        
channels.control_operators.un1_op_num_0_cry_1_0                                                               CCU2C        A0       In      0.000     3.102 r      -         
channels.control_operators.un1_op_num_0_cry_1_0                                                               CCU2C        COUT     Out     0.900     4.002 r      -         
un1_op_num_0_cry_2                                                                                            Net          -        -       -         -            1         
channels.control_operators.un1_op_num_0_cry_3_0                                                               CCU2C        CIN      In      0.000     4.002 r      -         
channels.control_operators.un1_op_num_0_cry_3_0                                                               CCU2C        S1       Out     0.698     4.700 r      -         
un1_op_num_461[4]                                                                                             Net          -        -       -         -            1         
channels.control_operators.un1_op_num_46_m_1[4]                                                               ORCALUT4     D        In      0.000     4.700 r      -         
channels.control_operators.un1_op_num_46_m_1[4]                                                               ORCALUT4     Z        Out     0.660     5.360 r      -         
N_267                                                                                                         Net          -        -       -         -            2         
channels.control_operators.sl_rr_mem.dob_bm_1[4]                                                              ORCALUT4     B        In      0.000     5.360 r      -         
channels.control_operators.sl_rr_mem.dob_bm_1[4]                                                              ORCALUT4     Z        Out     0.738     6.098 f      -         
dob_am_1[4]                                                                                                   Net          -        -       -         -            4         
channels.control_operators.sl_rr_mem.dob_am[4]                                                                ORCALUT4     C        In      0.000     6.098 f      -         
channels.control_operators.sl_rr_mem.dob_am[4]                                                                ORCALUT4     Z        Out     0.606     6.704 r      -         
dob_am_4[4]                                                                                                   Net          -        -       -         -            1         
channels.control_operators.sl_rr_mem.dob[4]                                                                   PFUMX        BLUT     In      0.000     6.704 r      -         
channels.control_operators.sl_rr_mem.dob[4]                                                                   PFUMX        Z        Out     0.403     7.107 r      -         
un28_next_state_p0_0                                                                                          Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_0_0                             CCU2C        A1       In      0.000     7.107 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_0_0                             CCU2C        COUT     Out     0.900     8.007 r      -         
un28_next_state_p0_cry_0                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_1_0                             CCU2C        CIN      In      0.000     8.007 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_1_0                             CCU2C        COUT     Out     0.061     8.068 r      -         
un28_next_state_p0_cry_2                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_3_0                             CCU2C        CIN      In      0.000     8.068 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_3_0                             CCU2C        COUT     Out     0.061     8.129 r      -         
un28_next_state_p0_cry_4_cry                                                                                  Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0                             CCU2C        CIN      In      0.000     8.129 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0                             CCU2C        S0       Out     0.799     8.928 r      -         
un28_next_state_p0_cry_4                                                                                      Net          -        -       -         -            3         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0_RNIAM0BC                    PFUMX        C0       In      0.000     8.928 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0_RNIAM0BC                    PFUMX        Z        Out     1.015     9.943 r      -         
N_75                                                                                                          Net          -        -       -         -            8         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn_N_2L1     ORCALUT4     A        In      0.000     9.943 r      -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn_N_2L1     ORCALUT4     Z        Out     0.606     10.549 f     -         
effective_rate_p18lto6_6_sn_N_2L1                                                                             Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn           ORCALUT4     B        In      0.000     10.549 f     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn           ORCALUT4     Z        Out     0.606     11.155 r     -         
effective_rate_p18lto6_6_sn                                                                                   Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0_N_2L1_0      ORCALUT4     B        In      0.000     11.155 r     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0_N_2L1_0      ORCALUT4     Z        Out     0.606     11.761 f     -         
effective_rate_p18lto6_0_N_2L1_0                                                                              Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0              ORCALUT4     A        In      0.000     11.761 f     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0              ORCALUT4     Z        Out     0.768     12.529 r     -         
effective_rate_p18                                                                                            Net          -        -       -         -            6         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1_RNO[0]              ORCALUT4     A        In      0.000     12.529 r     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1_RNO[0]              ORCALUT4     Z        Out     0.390     12.919 f     -         
effective_rate_p1_RNO[0]                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]                  FD1S3AX      D        In      0.000     12.919 f     -         
=============================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      12.919
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.973

    Number of logic level(s):                19
    Starting point:                          channels.control_operators.state_fast[0] / Q
    Ending point:                            channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0] / D
    The start point is clocked by            opl3|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            opl3|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                          Type         Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
channels.control_operators.state_fast[0]                                                                      FD1S3AX      Q        Out     1.009     1.009 r      -         
state_fast[0]                                                                                                 Net          -        -       -         -            5         
channels.control_operators.bank_numlto1[0]                                                                    ORCALUT4     A        In      0.000     1.009 r      -         
channels.control_operators.bank_numlto1[0]                                                                    ORCALUT4     Z        Out     0.762     1.771 r      -         
bank_numlt3[0]                                                                                                Net          -        -       -         -            5         
channels.control_operators.state_fast_RNIG4K21[4]                                                             ORCALUT4     A        In      0.000     1.771 r      -         
channels.control_operators.state_fast_RNIG4K21[4]                                                             ORCALUT4     Z        Out     0.606     2.377 r      -         
state_fast_RNIG4K21[4]                                                                                        Net          -        -       -         -            1         
channels.control_operators.state_RNIOV652[2]                                                                  PFUMX        BLUT     In      0.000     2.377 r      -         
channels.control_operators.state_RNIOV652[2]                                                                  PFUMX        Z        Out     0.725     3.102 r      -         
bank_num[0]                                                                                                   Net          -        -       -         -            80        
channels.control_operators.un1_op_num_cry_1_0                                                                 CCU2C        A0       In      0.000     3.102 r      -         
channels.control_operators.un1_op_num_cry_1_0                                                                 CCU2C        COUT     Out     0.900     4.002 r      -         
un1_op_num_cry_2                                                                                              Net          -        -       -         -            1         
channels.control_operators.un1_op_num_cry_3_0                                                                 CCU2C        CIN      In      0.000     4.002 r      -         
channels.control_operators.un1_op_num_cry_3_0                                                                 CCU2C        S1       Out     0.698     4.700 r      -         
un1_op_num_460[4]                                                                                             Net          -        -       -         -            1         
channels.control_operators.un1_op_num_46_m_1[4]                                                               ORCALUT4     C        In      0.000     4.700 r      -         
channels.control_operators.un1_op_num_46_m_1[4]                                                               ORCALUT4     Z        Out     0.660     5.360 r      -         
N_267                                                                                                         Net          -        -       -         -            2         
channels.control_operators.sl_rr_mem.dob_bm_1[4]                                                              ORCALUT4     B        In      0.000     5.360 r      -         
channels.control_operators.sl_rr_mem.dob_bm_1[4]                                                              ORCALUT4     Z        Out     0.738     6.098 f      -         
dob_am_1[4]                                                                                                   Net          -        -       -         -            4         
channels.control_operators.sl_rr_mem.dob_am[4]                                                                ORCALUT4     C        In      0.000     6.098 f      -         
channels.control_operators.sl_rr_mem.dob_am[4]                                                                ORCALUT4     Z        Out     0.606     6.704 r      -         
dob_am_4[4]                                                                                                   Net          -        -       -         -            1         
channels.control_operators.sl_rr_mem.dob[4]                                                                   PFUMX        BLUT     In      0.000     6.704 r      -         
channels.control_operators.sl_rr_mem.dob[4]                                                                   PFUMX        Z        Out     0.403     7.107 r      -         
un28_next_state_p0_0                                                                                          Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_0_0                             CCU2C        A1       In      0.000     7.107 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_0_0                             CCU2C        COUT     Out     0.900     8.007 r      -         
un28_next_state_p0_cry_0                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_1_0                             CCU2C        CIN      In      0.000     8.007 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_1_0                             CCU2C        COUT     Out     0.061     8.068 r      -         
un28_next_state_p0_cry_2                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_3_0                             CCU2C        CIN      In      0.000     8.068 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_3_0                             CCU2C        COUT     Out     0.061     8.129 r      -         
un28_next_state_p0_cry_4_cry                                                                                  Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0                             CCU2C        CIN      In      0.000     8.129 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0                             CCU2C        S0       Out     0.799     8.928 r      -         
un28_next_state_p0_cry_4                                                                                      Net          -        -       -         -            3         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0_RNIAM0BC                    PFUMX        C0       In      0.000     8.928 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0_RNIAM0BC                    PFUMX        Z        Out     1.015     9.943 r      -         
N_75                                                                                                          Net          -        -       -         -            8         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn_N_2L1     ORCALUT4     A        In      0.000     9.943 r      -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn_N_2L1     ORCALUT4     Z        Out     0.606     10.549 f     -         
effective_rate_p18lto6_6_sn_N_2L1                                                                             Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn           ORCALUT4     B        In      0.000     10.549 f     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn           ORCALUT4     Z        Out     0.606     11.155 r     -         
effective_rate_p18lto6_6_sn                                                                                   Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0_N_2L1_0      ORCALUT4     B        In      0.000     11.155 r     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0_N_2L1_0      ORCALUT4     Z        Out     0.606     11.761 f     -         
effective_rate_p18lto6_0_N_2L1_0                                                                              Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0              ORCALUT4     A        In      0.000     11.761 f     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0              ORCALUT4     Z        Out     0.768     12.529 r     -         
effective_rate_p18                                                                                            Net          -        -       -         -            6         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1_RNO[0]              ORCALUT4     A        In      0.000     12.529 r     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1_RNO[0]              ORCALUT4     Z        Out     0.390     12.919 f     -         
effective_rate_p1_RNO[0]                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]                  FD1S3AX      D        In      0.000     12.919 f     -         
=============================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      12.919
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.973

    Number of logic level(s):                19
    Starting point:                          channels.control_operators.state_fast[0] / Q
    Ending point:                            channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0] / D
    The start point is clocked by            opl3|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            opl3|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                          Type         Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
channels.control_operators.state_fast[0]                                                                      FD1S3AX      Q        Out     1.009     1.009 r      -         
state_fast[0]                                                                                                 Net          -        -       -         -            5         
channels.control_operators.bank_numlto1[0]                                                                    ORCALUT4     A        In      0.000     1.009 r      -         
channels.control_operators.bank_numlto1[0]                                                                    ORCALUT4     Z        Out     0.762     1.771 r      -         
bank_numlt3[0]                                                                                                Net          -        -       -         -            5         
channels.control_operators.state_fast_RNIG4K21[4]                                                             ORCALUT4     A        In      0.000     1.771 r      -         
channels.control_operators.state_fast_RNIG4K21[4]                                                             ORCALUT4     Z        Out     0.606     2.377 r      -         
state_fast_RNIG4K21[4]                                                                                        Net          -        -       -         -            1         
channels.control_operators.state_RNIOV652[2]                                                                  PFUMX        BLUT     In      0.000     2.377 r      -         
channels.control_operators.state_RNIOV652[2]                                                                  PFUMX        Z        Out     0.725     3.102 r      -         
bank_num[0]                                                                                                   Net          -        -       -         -            80        
channels.control_operators.un1_op_num_0_cry_1_0                                                               CCU2C        A0       In      0.000     3.102 r      -         
channels.control_operators.un1_op_num_0_cry_1_0                                                               CCU2C        COUT     Out     0.900     4.002 r      -         
un1_op_num_0_cry_2                                                                                            Net          -        -       -         -            1         
channels.control_operators.un1_op_num_0_cry_3_0                                                               CCU2C        CIN      In      0.000     4.002 r      -         
channels.control_operators.un1_op_num_0_cry_3_0                                                               CCU2C        S1       Out     0.698     4.700 r      -         
un1_op_num_461[4]                                                                                             Net          -        -       -         -            1         
channels.control_operators.un1_op_num_46_m_1[4]                                                               ORCALUT4     D        In      0.000     4.700 r      -         
channels.control_operators.un1_op_num_46_m_1[4]                                                               ORCALUT4     Z        Out     0.660     5.360 r      -         
N_267                                                                                                         Net          -        -       -         -            2         
channels.control_operators.sl_rr_mem.dob_bm_1[4]                                                              ORCALUT4     B        In      0.000     5.360 r      -         
channels.control_operators.sl_rr_mem.dob_bm_1[4]                                                              ORCALUT4     Z        Out     0.738     6.098 f      -         
dob_am_1[4]                                                                                                   Net          -        -       -         -            4         
channels.control_operators.sl_rr_mem.dob_bm[4]                                                                ORCALUT4     C        In      0.000     6.098 f      -         
channels.control_operators.sl_rr_mem.dob_bm[4]                                                                ORCALUT4     Z        Out     0.606     6.704 r      -         
dob_bm_4[4]                                                                                                   Net          -        -       -         -            1         
channels.control_operators.sl_rr_mem.dob[4]                                                                   PFUMX        ALUT     In      0.000     6.704 r      -         
channels.control_operators.sl_rr_mem.dob[4]                                                                   PFUMX        Z        Out     0.403     7.107 r      -         
un28_next_state_p0_0                                                                                          Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_0_0                             CCU2C        A1       In      0.000     7.107 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_0_0                             CCU2C        COUT     Out     0.900     8.007 r      -         
un28_next_state_p0_cry_0                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_1_0                             CCU2C        CIN      In      0.000     8.007 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_1_0                             CCU2C        COUT     Out     0.061     8.068 r      -         
un28_next_state_p0_cry_2                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_3_0                             CCU2C        CIN      In      0.000     8.068 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_3_0                             CCU2C        COUT     Out     0.061     8.129 r      -         
un28_next_state_p0_cry_4_cry                                                                                  Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0                             CCU2C        CIN      In      0.000     8.129 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0                             CCU2C        S0       Out     0.799     8.928 r      -         
un28_next_state_p0_cry_4                                                                                      Net          -        -       -         -            3         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0_RNIAM0BC                    PFUMX        C0       In      0.000     8.928 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0_RNIAM0BC                    PFUMX        Z        Out     1.015     9.943 r      -         
N_75                                                                                                          Net          -        -       -         -            8         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn_N_2L1     ORCALUT4     A        In      0.000     9.943 r      -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn_N_2L1     ORCALUT4     Z        Out     0.606     10.549 f     -         
effective_rate_p18lto6_6_sn_N_2L1                                                                             Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn           ORCALUT4     B        In      0.000     10.549 f     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn           ORCALUT4     Z        Out     0.606     11.155 r     -         
effective_rate_p18lto6_6_sn                                                                                   Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0_N_2L1_0      ORCALUT4     B        In      0.000     11.155 r     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0_N_2L1_0      ORCALUT4     Z        Out     0.606     11.761 f     -         
effective_rate_p18lto6_0_N_2L1_0                                                                              Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0              ORCALUT4     A        In      0.000     11.761 f     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0              ORCALUT4     Z        Out     0.768     12.529 r     -         
effective_rate_p18                                                                                            Net          -        -       -         -            6         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1_RNO[0]              ORCALUT4     A        In      0.000     12.529 r     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1_RNO[0]              ORCALUT4     Z        Out     0.390     12.919 f     -         
effective_rate_p1_RNO[0]                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[0]                  FD1S3AX      D        In      0.000     12.919 f     -         
=============================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      12.919
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.973

    Number of logic level(s):                19
    Starting point:                          channels.control_operators.state_fast[0] / Q
    Ending point:                            channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5] / D
    The start point is clocked by            opl3|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            opl3|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                             Pin      Pin               Arrival      No. of    
Name                                                                                                          Type         Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
channels.control_operators.state_fast[0]                                                                      FD1S3AX      Q        Out     1.009     1.009 r      -         
state_fast[0]                                                                                                 Net          -        -       -         -            5         
channels.control_operators.bank_numlto1[0]                                                                    ORCALUT4     A        In      0.000     1.009 r      -         
channels.control_operators.bank_numlto1[0]                                                                    ORCALUT4     Z        Out     0.762     1.771 r      -         
bank_numlt3[0]                                                                                                Net          -        -       -         -            5         
channels.control_operators.state_fast_RNIG4K21[4]                                                             ORCALUT4     A        In      0.000     1.771 r      -         
channels.control_operators.state_fast_RNIG4K21[4]                                                             ORCALUT4     Z        Out     0.606     2.377 r      -         
state_fast_RNIG4K21[4]                                                                                        Net          -        -       -         -            1         
channels.control_operators.state_RNIOV652[2]                                                                  PFUMX        BLUT     In      0.000     2.377 r      -         
channels.control_operators.state_RNIOV652[2]                                                                  PFUMX        Z        Out     0.725     3.102 r      -         
bank_num[0]                                                                                                   Net          -        -       -         -            80        
channels.control_operators.un1_op_num_0_cry_1_0                                                               CCU2C        A0       In      0.000     3.102 r      -         
channels.control_operators.un1_op_num_0_cry_1_0                                                               CCU2C        COUT     Out     0.900     4.002 r      -         
un1_op_num_0_cry_2                                                                                            Net          -        -       -         -            1         
channels.control_operators.un1_op_num_0_cry_3_0                                                               CCU2C        CIN      In      0.000     4.002 r      -         
channels.control_operators.un1_op_num_0_cry_3_0                                                               CCU2C        S1       Out     0.698     4.700 r      -         
un1_op_num_461[4]                                                                                             Net          -        -       -         -            1         
channels.control_operators.un1_op_num_46_m_1[4]                                                               ORCALUT4     D        In      0.000     4.700 r      -         
channels.control_operators.un1_op_num_46_m_1[4]                                                               ORCALUT4     Z        Out     0.660     5.360 r      -         
N_267                                                                                                         Net          -        -       -         -            2         
channels.control_operators.sl_rr_mem.dob_bm_1[4]                                                              ORCALUT4     B        In      0.000     5.360 r      -         
channels.control_operators.sl_rr_mem.dob_bm_1[4]                                                              ORCALUT4     Z        Out     0.738     6.098 f      -         
dob_am_1[4]                                                                                                   Net          -        -       -         -            4         
channels.control_operators.sl_rr_mem.dob_am[4]                                                                ORCALUT4     C        In      0.000     6.098 f      -         
channels.control_operators.sl_rr_mem.dob_am[4]                                                                ORCALUT4     Z        Out     0.606     6.704 r      -         
dob_am_4[4]                                                                                                   Net          -        -       -         -            1         
channels.control_operators.sl_rr_mem.dob[4]                                                                   PFUMX        BLUT     In      0.000     6.704 r      -         
channels.control_operators.sl_rr_mem.dob[4]                                                                   PFUMX        Z        Out     0.403     7.107 r      -         
un28_next_state_p0_0                                                                                          Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_0_0                             CCU2C        A1       In      0.000     7.107 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_0_0                             CCU2C        COUT     Out     0.900     8.007 r      -         
un28_next_state_p0_cry_0                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_1_0                             CCU2C        CIN      In      0.000     8.007 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_1_0                             CCU2C        COUT     Out     0.061     8.068 r      -         
un28_next_state_p0_cry_2                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_3_0                             CCU2C        CIN      In      0.000     8.068 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_3_0                             CCU2C        COUT     Out     0.061     8.129 r      -         
un28_next_state_p0_cry_4_cry                                                                                  Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0                             CCU2C        CIN      In      0.000     8.129 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0                             CCU2C        S0       Out     0.799     8.928 r      -         
un28_next_state_p0_cry_4                                                                                      Net          -        -       -         -            3         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0_RNIAM0BC                    PFUMX        C0       In      0.000     8.928 r      -         
channels.control_operators.operator.envelope_generator.un28_next_state_p0_cry_4_0_RNIAM0BC                    PFUMX        Z        Out     1.015     9.943 r      -         
N_75                                                                                                          Net          -        -       -         -            8         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn_N_2L1     ORCALUT4     A        In      0.000     9.943 r      -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn_N_2L1     ORCALUT4     Z        Out     0.606     10.549 f     -         
effective_rate_p18lto6_6_sn_N_2L1                                                                             Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn           ORCALUT4     B        In      0.000     10.549 f     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_6_sn           ORCALUT4     Z        Out     0.606     11.155 r     -         
effective_rate_p18lto6_6_sn                                                                                   Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0_N_2L1_0      ORCALUT4     B        In      0.000     11.155 r     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0_N_2L1_0      ORCALUT4     Z        Out     0.606     11.761 f     -         
effective_rate_p18lto6_0_N_2L1_0                                                                              Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0              ORCALUT4     A        In      0.000     11.761 f     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p18lto6_0              ORCALUT4     Z        Out     0.768     12.529 r     -         
effective_rate_p18                                                                                            Net          -        -       -         -            6         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1_RNO[5]              ORCALUT4     A        In      0.000     12.529 r     -         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1_RNO[5]              ORCALUT4     Z        Out     0.390     12.919 r     -         
effective_rate_p1_RNO[5]                                                                                      Net          -        -       -         -            1         
channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1[5]                  FD1S3AX      D        In      0.000     12.919 r     -         
=============================================================================================================================================================================




====================================
Detailed Report for Clock: opl3|clk_host
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival          
Instance                      Reference         Type        Pin     Net             Time        Slack
                              Clock                                                                  
-----------------------------------------------------------------------------------------------------
host_if.afifo.wgray[6]        opl3|clk_host     FD1P3DX     Q       wgray[6]        0.955       1.297
host_if.afifo.wgray[0]        opl3|clk_host     FD1P3DX     Q       wgray[0]        0.907       1.345
host_if.afifo.wgray[1]        opl3|clk_host     FD1P3DX     Q       wgray[1]        0.907       1.345
host_if.afifo.wgray[2]        opl3|clk_host     FD1P3DX     Q       wgray[2]        0.907       1.345
host_if.afifo.wgray[3]        opl3|clk_host     FD1P3DX     Q       wgray[3]        0.907       1.345
host_if.afifo.wgray[4]        opl3|clk_host     FD1P3DX     Q       wgray[4]        0.907       1.345
host_if.afifo.wgray[5]        opl3|clk_host     FD1P3DX     Q       wgray[5]        0.907       1.345
host_if.afifo.wr_rgray[0]     opl3|clk_host     FD1S3DX     Q       wr_rgray[0]     0.853       1.399
host_if.afifo.wr_rgray[1]     opl3|clk_host     FD1S3DX     Q       wr_rgray[1]     0.853       1.399
host_if.afifo.wr_rgray[2]     opl3|clk_host     FD1S3DX     Q       wr_rgray[2]     0.853       1.399
=====================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required          
Instance                    Reference         Type         Pin     Net           Time         Slack
                            Clock                                                                  
---------------------------------------------------------------------------------------------------
host_if.afifo.mem_ram       opl3|clk_host     DPR16X4C     WRE     mem_and_0     5.000        1.297
host_if.afifo.mem_ram_0     opl3|clk_host     DPR16X4C     WRE     mem_and_0     5.000        1.297
host_if.afifo.mem_ram_1     opl3|clk_host     DPR16X4C     WRE     mem_and_0     5.000        1.297
host_if.afifo.mem_ram_2     opl3|clk_host     DPR16X4C     WRE     mem_and_2     5.000        1.297
host_if.afifo.mem_ram_3     opl3|clk_host     DPR16X4C     WRE     mem_and_2     5.000        1.297
host_if.afifo.mem_ram_4     opl3|clk_host     DPR16X4C     WRE     mem_and_2     5.000        1.297
host_if.afifo.mem_ram_5     opl3|clk_host     DPR16X4C     WRE     mem_and_4     5.000        1.297
host_if.afifo.mem_ram_6     opl3|clk_host     DPR16X4C     WRE     mem_and_4     5.000        1.297
host_if.afifo.mem_ram_7     opl3|clk_host     DPR16X4C     WRE     mem_and_4     5.000        1.297
host_if.afifo.mem_ram_8     opl3|clk_host     DPR16X4C     WRE     mem_and_6     5.000        1.297
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      3.703
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.297

    Number of logic level(s):                4
    Starting point:                          host_if.afifo.wgray[6] / Q
    Ending point:                            host_if.afifo.mem_ram / WRE
    The start point is clocked by            opl3|clk_host [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            opl3|clk_host [rising] (rise=0.000 fall=2.500 period=5.000) on pin WCK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
host_if.afifo.wgray[6]         FD1P3DX      Q        Out     0.955     0.955 r     -         
wgray[6]                       Net          -        -       -         -           3         
host_if.afifo.o_wr_full_6      ORCALUT4     A        In      0.000     0.955 r     -         
host_if.afifo.o_wr_full_6      ORCALUT4     Z        Out     0.606     1.561 r     -         
o_wr_full_6                    Net          -        -       -         -           1         
host_if.afifo.o_wr_full_NE     ORCALUT4     A        In      0.000     1.561 r     -         
host_if.afifo.o_wr_full_NE     ORCALUT4     Z        Out     0.606     2.167 f     -         
o_wr_full_NE                   Net          -        -       -         -           1         
host_if.afifo.wr_addr5         ORCALUT4     B        In      0.000     2.167 f     -         
host_if.afifo.wr_addr5         ORCALUT4     Z        Out     0.828     2.995 f     -         
wr_addr5                       Net          -        -       -         -           17        
host_if.afifo.mem_and_0        ORCALUT4     A        In      0.000     2.995 f     -         
host_if.afifo.mem_and_0        ORCALUT4     Z        Out     0.708     3.703 f     -         
mem_and_0                      Net          -        -       -         -           3         
host_if.afifo.mem_ram          DPR16X4C     WRE      In      0.000     3.703 f     -         
=============================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                  Starting                                             Arrival          
Instance                                                                          Reference     Type       Pin     Net                 Time        Slack
                                                                                  Clock                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------
channels.control_operators.operator.calc_phase_inc.un1_post_mult_p2_add[0:37]     System        ALU54B     R1      post_mult_p2[0]     0.000       0.693
channels.control_operators.operator.calc_phase_inc.un1_post_mult_p2_add[0:37]     System        ALU54B     R1      post_mult_p2[0]     0.000       0.693
channels.control_operators.operator.calc_phase_inc.un1_post_mult_p2_add[0:37]     System        ALU54B     R2      post_mult_p2[1]     0.000       0.754
channels.control_operators.operator.calc_phase_inc.un1_post_mult_p2_add[0:37]     System        ALU54B     R2      post_mult_p2[1]     0.000       0.754
channels.control_operators.operator.calc_phase_inc.un1_post_mult_p2_add[0:37]     System        ALU54B     R3      post_mult_p2[2]     0.000       0.754
channels.control_operators.operator.calc_phase_inc.un1_post_mult_p2_add[0:37]     System        ALU54B     R3      post_mult_p2[2]     0.000       0.754
channels.control_operators.operator.calc_phase_inc.un1_post_mult_p2_add[0:37]     System        ALU54B     R4      post_mult_p2[3]     0.000       0.815
channels.control_operators.operator.calc_phase_inc.un1_post_mult_p2_add[0:37]     System        ALU54B     R4      post_mult_p2[3]     0.000       0.815
channels.control_operators.operator.calc_phase_inc.un1_post_mult_p2_add[0:37]     System        ALU54B     R5      post_mult_p2[4]     0.000       0.815
channels.control_operators.operator.calc_phase_inc.un1_post_mult_p2_add[0:37]     System        ALU54B     R5      post_mult_p2[4]     0.000       0.815
========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                 Required          
Instance                                                                 Reference     Type        Pin     Net                    Time         Slack
                                                                         Clock                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
channels.control_operators.operator.phase_generator.phase_acc_p3[19]     System        FD1P3AX     D       phase_acc_p3_4[19]     4.946        0.693
channels.control_operators.operator.phase_generator.phase_acc_p3[17]     System        FD1P3AX     D       phase_acc_p3_4[17]     4.946        0.754
channels.control_operators.operator.phase_generator.phase_acc_p3[18]     System        FD1P3AX     D       phase_acc_p3_4[18]     4.946        0.754
channels.control_operators.operator.phase_generator.phase_acc_p3[15]     System        FD1P3AX     D       phase_acc_p3_4[15]     4.946        0.815
channels.control_operators.operator.phase_generator.phase_acc_p3[16]     System        FD1P3AX     D       phase_acc_p3_4[16]     4.946        0.815
channels.control_operators.operator.phase_generator.phase_acc_p3[13]     System        FD1P3AX     D       phase_acc_p3_4[13]     4.946        0.876
channels.control_operators.operator.phase_generator.phase_acc_p3[14]     System        FD1P3AX     D       phase_acc_p3_4[14]     4.946        0.876
channels.control_operators.operator.phase_generator.phase_acc_p3[11]     System        FD1P3AX     D       phase_acc_p3_4[11]     4.946        0.937
channels.control_operators.operator.phase_generator.phase_acc_p3[12]     System        FD1P3AX     D       phase_acc_p3_4[12]     4.946        0.937
channels.control_operators.operator.phase_generator.phase_acc_p3[9]      System        FD1P3AX     D       phase_acc_p3_4[9]      4.946        0.998
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      4.253
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.693

    Number of logic level(s):                14
    Starting point:                          channels.control_operators.operator.calc_phase_inc.un1_post_mult_p2_add[0:37] / R1
    Ending point:                            channels.control_operators.operator.phase_generator.phase_acc_p3[19] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            opl3|clk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------
channels.control_operators.operator.calc_phase_inc.un1_post_mult_p2_add[0:37]     ALU54B       R1       Out     0.000     0.000 r     -         
post_mult_p2[0]                                                                   Net          -        -       -         -           2         
channels.control_operators.operator.calc_phase_inc.phase_inc_p2_cry_0_0           CCU2C        C1       In      0.000     0.000 r     -         
channels.control_operators.operator.calc_phase_inc.phase_inc_p2_cry_0_0           CCU2C        COUT     Out     0.900     0.900 r     -         
phase_inc_p2_cry_0                                                                Net          -        -       -         -           1         
channels.control_operators.operator.calc_phase_inc.phase_inc_p2_cry_1_0           CCU2C        CIN      In      0.000     0.900 r     -         
channels.control_operators.operator.calc_phase_inc.phase_inc_p2_cry_1_0           CCU2C        S1       Out     0.272     1.171 r     -         
phase_inc_p2[2]                                                                   Net          -        -       -         -           2         
channels.control_operators.operator.phase_generator.un1_phase_inc_p2[2]           ORCALUT4     D        In      0.000     1.171 r     -         
channels.control_operators.operator.phase_generator.un1_phase_inc_p2[2]           ORCALUT4     Z        Out     0.606     1.778 r     -         
un1_phase_inc_p2[2]                                                               Net          -        -       -         -           1         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_1_0      CCU2C        B1       In      0.000     1.778 r     -         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_1_0      CCU2C        COUT     Out     0.900     2.678 r     -         
un1_phase_acc_p2_cry_2                                                            Net          -        -       -         -           1         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_3_0      CCU2C        CIN      In      0.000     2.678 r     -         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_3_0      CCU2C        COUT     Out     0.061     2.739 r     -         
un1_phase_acc_p2_cry_4                                                            Net          -        -       -         -           1         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_5_0      CCU2C        CIN      In      0.000     2.739 r     -         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_5_0      CCU2C        COUT     Out     0.061     2.800 r     -         
un1_phase_acc_p2_cry_6                                                            Net          -        -       -         -           1         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_7_0      CCU2C        CIN      In      0.000     2.800 r     -         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_7_0      CCU2C        COUT     Out     0.061     2.861 r     -         
un1_phase_acc_p2_cry_8                                                            Net          -        -       -         -           1         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_9_0      CCU2C        CIN      In      0.000     2.861 r     -         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_9_0      CCU2C        COUT     Out     0.061     2.921 r     -         
un1_phase_acc_p2_cry_10                                                           Net          -        -       -         -           1         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_11_0     CCU2C        CIN      In      0.000     2.921 r     -         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_11_0     CCU2C        COUT     Out     0.061     2.982 r     -         
un1_phase_acc_p2_cry_12                                                           Net          -        -       -         -           1         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_13_0     CCU2C        CIN      In      0.000     2.982 r     -         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_13_0     CCU2C        COUT     Out     0.061     3.043 r     -         
un1_phase_acc_p2_cry_14                                                           Net          -        -       -         -           1         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_15_0     CCU2C        CIN      In      0.000     3.043 r     -         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_15_0     CCU2C        COUT     Out     0.061     3.104 r     -         
un1_phase_acc_p2_cry_16                                                           Net          -        -       -         -           1         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_17_0     CCU2C        CIN      In      0.000     3.104 r     -         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_cry_17_0     CCU2C        COUT     Out     0.061     3.166 r     -         
un1_phase_acc_p2_cry_18                                                           Net          -        -       -         -           1         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_s_19_0       CCU2C        CIN      In      0.000     3.166 r     -         
channels.control_operators.operator.phase_generator.un1_phase_acc_p2_s_19_0       CCU2C        S0       Out     0.698     3.863 r     -         
un1_phase_acc_p2_s_19_0_S0                                                        Net          -        -       -         -           1         
channels.control_operators.operator.phase_generator.phase_acc_p3_4[19]            ORCALUT4     B        In      0.000     3.863 r     -         
channels.control_operators.operator.phase_generator.phase_acc_p3_4[19]            ORCALUT4     Z        Out     0.390     4.253 r     -         
phase_acc_p3_4[19]                                                                Net          -        -       -         -           1         
channels.control_operators.operator.phase_generator.phase_acc_p3[19]              FD1P3AX      D        In      0.000     4.253 r     -         
================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 398MB peak: 398MB)


Finished timing report (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 398MB peak: 398MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_85f-6

Register bits: 1094 of 83640 (1%)
PIC Latch:       0
I/O cells:       77
Block Rams : 1 of 208 (0%)

DSP primitives:       3 of 234 (1%)

Details:
ALU54B:         1
CCU2C:          195
DP16KD:         1
DPR16X4C:       172
FD1P3AX:        275
FD1P3AY:        1
FD1P3DX:        24
FD1P3IX:        53
FD1S3AX:        630
FD1S3AY:        10
FD1S3BX:        4
FD1S3DX:        30
FD1S3IX:        20
GSR:            1
IB:             15
IFS1P3BX:       2
IFS1P3DX:       10
INV:            3
MULT18X18D:     2
OB:             62
OFS1P3DX:       35
ORCALUT4:       1638
PFUMX:          172
PUR:            1
ROM256X1A:      12
VHI:            97
VLO:            97
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 398MB peak: 398MB)

Process took 0h:00m:29s realtime, 0h:00m:29s cputime
# Fri May 24 01:14:29 2024

###########################################################]
