<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picorv32.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picosoc.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\advspi.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\ahb_bus.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picosoc_dtcm.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picosoc_itcm.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wb_bus.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wb_brancher.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbgpio.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbi2c.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbspi.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbuart.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\simpleuart.v<br>
C:\Gowin\Gowin_V1.9.7Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\dm.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.7Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 10 16:08:16 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>Gowin_PicoRV32_Top</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device:</td>
<td>GW2A-18C</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Port </b></td>
<td>162</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>162</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>52</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>74</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>34</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>4279</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>210</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1872</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>123</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>230</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>673</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>187</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>930</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNR</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNPE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNCE</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>6558</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>524</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2178</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3856</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>768</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>768</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>51</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>51</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>32</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label">Logic</td>
<td>7521(6609 LUTs, 768 ALUs, 24 SSRAMs) / 20736</td>
<td>36%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>4279 / 16512</td>
<td>26%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>32 / 46</td>
<td>70%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>jtag_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>jtag_TCK_ibuf/I </td>
</tr>
</table><br/>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>100.0 MHz</td>
<td>55.4 MHz</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>jtag_TCK</td>
<td>100.0 MHz</td>
<td>137.8 MHz</td>
<td>5</td>
<td>TOP</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[F]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.687</td>
<td>0.687</td>
<td>tINS</td>
<td>FF</td>
<td>4182</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.924</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.156</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n519_s1/I1</td>
</tr>
<tr>
<td>6.948</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1372</td>
<td>n519_s1/F</td>
</tr>
<tr>
<td>7.185</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>7.702</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>7.939</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>8.392</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>8.629</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>9.184</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.421</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_20_s1/I2</td>
</tr>
<tr>
<td>9.874</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_20_s1/F</td>
</tr>
<tr>
<td>10.111</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_4_s2/I1</td>
</tr>
<tr>
<td>10.666</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/mem_rdata_latched_4_s2/F</td>
</tr>
<tr>
<td>10.903</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5332_s1/I1</td>
</tr>
<tr>
<td>11.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>core/n5332_s1/F</td>
</tr>
<tr>
<td>11.695</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5766_s3/I1</td>
</tr>
<tr>
<td>12.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/n5766_s3/F</td>
</tr>
<tr>
<td>12.487</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2210_s7/I1</td>
</tr>
<tr>
<td>13.042</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/n2210_s7/F</td>
</tr>
<tr>
<td>13.279</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2211_s1/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2211_s1/F</td>
</tr>
<tr>
<td>14.071</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2211_s0/I0</td>
</tr>
<tr>
<td>14.588</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2211_s0/F</td>
</tr>
<tr>
<td>14.825</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_23_s0/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>4182</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_23_s0/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.688, 74.365%; route: 0.237, 25.635% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.825, 65.442%; route: 2.844, 31.951%; tC2Q: 0.232, 2.606% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870% </td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/decoded_rs1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[F]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.687</td>
<td>0.687</td>
<td>tINS</td>
<td>FF</td>
<td>4182</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.924</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.156</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n519_s1/I1</td>
</tr>
<tr>
<td>6.948</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1372</td>
<td>n519_s1/F</td>
</tr>
<tr>
<td>7.185</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>7.702</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>7.939</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>8.392</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>8.629</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>9.184</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.421</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_3_s5/I2</td>
</tr>
<tr>
<td>9.874</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_3_s5/F</td>
</tr>
<tr>
<td>10.111</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_3_s2/I1</td>
</tr>
<tr>
<td>10.666</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_3_s2/F</td>
</tr>
<tr>
<td>10.903</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_3_s1/I0</td>
</tr>
<tr>
<td>11.420</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>core/mem_rdata_latched_3_s1/F</td>
</tr>
<tr>
<td>11.657</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5407_s1/I1</td>
</tr>
<tr>
<td>12.212</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5407_s1/F</td>
</tr>
<tr>
<td>12.449</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5407_s0/I1</td>
</tr>
<tr>
<td>13.004</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>core/n5407_s0/F</td>
</tr>
<tr>
<td>13.241</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5716_s4/I0</td>
</tr>
<tr>
<td>13.758</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5716_s4/F</td>
</tr>
<tr>
<td>13.995</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5716_s0/I1</td>
</tr>
<tr>
<td>14.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5716_s0/F</td>
</tr>
<tr>
<td>14.787</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/decoded_rs1_0_s0/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>4182</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/decoded_rs1_0_s0/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.124</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 1.375, 74.365%; route: 0.474, 25.635% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.612, 66.233%; route: 5.688, 32.444%; tC2Q: 0.232, 1.323% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 1.365, 79.130%; route: 0.360, 20.870% </td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[F]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.687</td>
<td>0.687</td>
<td>tINS</td>
<td>FF</td>
<td>4182</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.924</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.156</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n519_s1/I1</td>
</tr>
<tr>
<td>6.948</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1372</td>
<td>n519_s1/F</td>
</tr>
<tr>
<td>7.185</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>7.702</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>7.939</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>8.392</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>8.629</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>9.184</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.421</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_20_s1/I2</td>
</tr>
<tr>
<td>9.874</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_20_s1/F</td>
</tr>
<tr>
<td>10.111</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_4_s2/I1</td>
</tr>
<tr>
<td>10.666</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/mem_rdata_latched_4_s2/F</td>
</tr>
<tr>
<td>10.903</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5332_s1/I1</td>
</tr>
<tr>
<td>11.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>core/n5332_s1/F</td>
</tr>
<tr>
<td>11.695</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5766_s3/I1</td>
</tr>
<tr>
<td>12.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/n5766_s3/F</td>
</tr>
<tr>
<td>12.487</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2210_s7/I1</td>
</tr>
<tr>
<td>13.042</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/n2210_s7/F</td>
</tr>
<tr>
<td>13.279</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2213_s1/I0</td>
</tr>
<tr>
<td>13.796</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n2213_s1/F</td>
</tr>
<tr>
<td>14.033</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2213_s0/I0</td>
</tr>
<tr>
<td>14.550</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2213_s0/F</td>
</tr>
<tr>
<td>14.787</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_21_s0/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>4182</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_21_s0/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 2.063, 74.365%; route: 0.711, 25.635% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 17.399, 66.502%; route: 8.532, 32.611%; tC2Q: 0.232, 0.887% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 2.048, 79.130%; route: 0.540, 20.870% </td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/decoded_rs1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[F]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.687</td>
<td>0.687</td>
<td>tINS</td>
<td>FF</td>
<td>4182</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.924</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.156</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n519_s1/I1</td>
</tr>
<tr>
<td>6.948</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1372</td>
<td>n519_s1/F</td>
</tr>
<tr>
<td>7.185</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>7.702</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>7.939</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>8.392</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>8.629</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>9.184</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.421</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_20_s1/I2</td>
</tr>
<tr>
<td>9.874</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/mem_rdata_latched_20_s1/F</td>
</tr>
<tr>
<td>10.111</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_4_s2/I1</td>
</tr>
<tr>
<td>10.666</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/mem_rdata_latched_4_s2/F</td>
</tr>
<tr>
<td>10.903</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5332_s1/I1</td>
</tr>
<tr>
<td>11.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>core/n5332_s1/F</td>
</tr>
<tr>
<td>11.695</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5766_s3/I1</td>
</tr>
<tr>
<td>12.250</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/n5766_s3/F</td>
</tr>
<tr>
<td>12.487</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5712_s3/I2</td>
</tr>
<tr>
<td>12.940</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/n5712_s3/F</td>
</tr>
<tr>
<td>13.177</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5714_s2/I1</td>
</tr>
<tr>
<td>13.732</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5714_s2/F</td>
</tr>
<tr>
<td>13.969</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n5714_s0/I1</td>
</tr>
<tr>
<td>14.524</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n5714_s0/F</td>
</tr>
<tr>
<td>14.761</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/decoded_rs1_2_s0/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>4182</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/decoded_rs1_2_s0/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.248</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 2.750, 74.365%; route: 0.948, 25.635% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 23.160, 66.613%; route: 11.376, 32.720%; tC2Q: 0.232, 0.667% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 2.730, 79.130%; route: 0.720, 20.870% </td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstdly_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mem_rdata_q_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[F]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>5.687</td>
<td>0.687</td>
<td>tINS</td>
<td>FF</td>
<td>4182</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>5.924</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rstdly_15_s1/CLK</td>
</tr>
<tr>
<td>6.156</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>rstdly_15_s1/Q</td>
</tr>
<tr>
<td>6.393</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n519_s1/I1</td>
</tr>
<tr>
<td>6.948</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1372</td>
<td>n519_s1/F</td>
</tr>
<tr>
<td>7.185</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s8/I0</td>
</tr>
<tr>
<td>7.702</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>core/mem_xfer_s8/F</td>
</tr>
<tr>
<td>7.939</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s2/I2</td>
</tr>
<tr>
<td>8.392</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>core/mem_xfer_s2/F</td>
</tr>
<tr>
<td>8.629</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>9.184</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>9.421</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s3/I0</td>
</tr>
<tr>
<td>9.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s3/F</td>
</tr>
<tr>
<td>10.175</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_latched_11_s1/I1</td>
</tr>
<tr>
<td>10.730</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>core/mem_rdata_latched_11_s1/F</td>
</tr>
<tr>
<td>10.967</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2206_s14/I1</td>
</tr>
<tr>
<td>11.522</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/n2206_s14/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2206_s11/I2</td>
</tr>
<tr>
<td>12.212</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2206_s11/F</td>
</tr>
<tr>
<td>12.449</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2206_s7/I0</td>
</tr>
<tr>
<td>12.966</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2206_s7/F</td>
</tr>
<tr>
<td>13.203</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2206_s2/I0</td>
</tr>
<tr>
<td>13.720</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2206_s2/F</td>
</tr>
<tr>
<td>13.957</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/n2206_s0/I1</td>
</tr>
<tr>
<td>14.512</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/n2206_s0/F</td>
</tr>
<tr>
<td>14.749</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/mem_rdata_q_28_s0/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tINS</td>
<td>RR</td>
<td>4182</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.862</td>
<td>0.18</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/mem_rdata_q_28_s0/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.310</td>
</tr>
<tr>
<td class="label">Hold Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 3.438, 74.365%; route: 1.185, 25.635% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 28.909, 66.670%; route: 14.220, 32.794%; tC2Q: 0.232, 0.535% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 3.412, 79.130%; route: 0.900, 20.870% </td></tr>
</table>
<br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:47s realtime, 0h:0m:42s cputime
<br/>
Memory peak: 101.7MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
