INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'cntr_11_0_a80ae8f33755e346'...
Applying external generics to 'cntr_11_0_a80ae8f33755e346'...
Delivering associated files for 'cntr_11_0_a80ae8f33755e346'...
Generating implementation netlist for 'cntr_11_0_a80ae8f33755e346'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_a80ae8f33755e346'...
Running synthesis for 'cntr_11_0_a80ae8f33755e346'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_a80ae8f33755e346'...
Writing VHDL behavioral simulation model for 'cntr_11_0_a80ae8f33755e346'...
Delivered 3 files into directory
C:/Users/Adithya/AppData/Local/Temp/sysgentmp-Adithya/cg_wk/c9cdf0a80354653bd/tm
p/_cg/cntr_11_0_a80ae8f33755e346
Delivered 1 file into directory
C:/Users/Adithya/AppData/Local/Temp/sysgentmp-Adithya/cg_wk/c9cdf0a80354653bd/tm
p/_cg/cntr_11_0_a80ae8f33755e346
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cntr_11_0_a80ae8f33755e346'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
