INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.srcs/sources_1/new/Full_Adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.srcs/sources_1/new/Half_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.srcs/sim_1/new/Full_Adder_4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_4bit_tb
