-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Generated by Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
-- Created on Sun Jun 13 14:36:53 2021

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY DispCntrl IS
    PORT (
        reset : IN STD_LOGIC := '0';
        clock : IN STD_LOGIC;
        s0 : OUT STD_LOGIC;
        s1 : OUT STD_LOGIC
    );
END DispCntrl;

ARCHITECTURE BEHAVIOR OF DispCntrl IS
    TYPE type_fstate IS (DezMin,UniMin,UniH,DezH);
    SIGNAL fstate : type_fstate;
    SIGNAL reg_fstate : type_fstate;
BEGIN
    PROCESS (clock,reg_fstate)
    BEGIN
        IF (clock='1' AND clock'event) THEN
            fstate <= reg_fstate;
        END IF;
    END PROCESS;

    PROCESS (fstate,reset)
    BEGIN
        IF (reset='1') THEN
            reg_fstate <= UniMin;
            s0 <= '0';
            s1 <= '0';
        ELSE
            s0 <= '0';
            s1 <= '0';
            CASE fstate IS
                WHEN DezMin =>
                    reg_fstate <= UniH;

                    s1 <= '0';

                    s0 <= '1';
                WHEN UniMin =>
                    reg_fstate <= DezMin;

                    s1 <= '0';

                    s0 <= '0';
                WHEN UniH =>
                    reg_fstate <= DezH;

                    s1 <= '1';

                    s0 <= '0';
                WHEN DezH =>
                    reg_fstate <= UniMin;

                    s1 <= '1';

                    s0 <= '1';
                WHEN OTHERS => 
                    s0 <= 'X';
                    s1 <= 'X';
                    report "Reach undefined state";
            END CASE;
        END IF;
    END PROCESS;
END BEHAVIOR;
