

================================================================
== Vitis HLS Report for 'pu_kernel'
================================================================
* Date:           Wed Sep  3 20:05:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+-----------------+-----------+-----------+------+----------+
        |                    |   Latency (cycles)   |    Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |     max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+------------+-----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_263_1  |       22|  6442451014|  11 ~ 3221225507|          -|          -|     2|        no|
        +--------------------+---------+------------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 11 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%au0_r_1 = alloca i32 1"   --->   Operation 12 'alloca' 'au0_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%au1_r_1 = alloca i32 1"   --->   Operation 13 'alloca' 'au1_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K"   --->   Operation 14 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tile_value_0_0162_loc = alloca i64 1"   --->   Operation 15 'alloca' 'tile_value_0_0162_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tile_value_1_0163_loc = alloca i64 1"   --->   Operation 16 'alloca' 'tile_value_1_0163_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tile_value_2_0164_loc = alloca i64 1"   --->   Operation 17 'alloca' 'tile_value_2_0164_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tile_value_3_0165_loc = alloca i64 1"   --->   Operation 18 'alloca' 'tile_value_3_0165_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tile_y_0_013_loc = alloca i64 1"   --->   Operation 19 'alloca' 'tile_y_0_013_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tile_y_1_014_loc = alloca i64 1"   --->   Operation 20 'alloca' 'tile_y_1_014_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tile_y_2_015_loc = alloca i64 1"   --->   Operation 21 'alloca' 'tile_y_2_015_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tile_y_3_016_loc = alloca i64 1"   --->   Operation 22 'alloca' 'tile_y_3_016_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tile_ref_0_017_loc = alloca i64 1"   --->   Operation 23 'alloca' 'tile_ref_0_017_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tile_ref_1_018_loc = alloca i64 1"   --->   Operation 24 'alloca' 'tile_ref_1_018_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tile_ref_2_019_loc = alloca i64 1"   --->   Operation 25 'alloca' 'tile_ref_2_019_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tile_ref_3_020_loc = alloca i64 1"   --->   Operation 26 'alloca' 'tile_ref_3_020_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%streamA = alloca i64 1" [src/spmm_device_fpga.cpp:249]   --->   Operation 27 'alloca' 'streamA' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 61278> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%streamB = alloca i64 1" [src/spmm_device_fpga.cpp:249]   --->   Operation 28 'alloca' 'streamB' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 61278> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Dbuf = alloca i64 1" [src/spmm_device_fpga.cpp:218]   --->   Operation 29 'alloca' 'Dbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%AU0 = alloca i64 1" [src/spmm_device_fpga.cpp:252]   --->   Operation 30 'alloca' 'AU0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%AU1 = alloca i64 1" [src/spmm_device_fpga.cpp:252]   --->   Operation 31 'alloca' 'AU1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%s_0_read = read i388 @_ssdm_op_Read.ap_fifo.volatile.i388P0A, i388 %s_0" [src/spmm_device_fpga.cpp:238]   --->   Operation 32 'read' 's_0_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln238 = trunc i388 %s_0_read" [src/spmm_device_fpga.cpp:238]   --->   Operation 33 'trunc' 'trunc_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_v_y_0 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 64, i32 95" [src/spmm_device_fpga.cpp:238]   --->   Operation 34 'partselect' 'p_v_y_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln238_5 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 96, i32 127" [src/spmm_device_fpga.cpp:238]   --->   Operation 35 'partselect' 'trunc_ln238_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_v_y_1 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 160, i32 191" [src/spmm_device_fpga.cpp:238]   --->   Operation 36 'partselect' 'p_v_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln238_8 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 192, i32 223" [src/spmm_device_fpga.cpp:238]   --->   Operation 37 'partselect' 'trunc_ln238_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_v_y_2 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 256, i32 287" [src/spmm_device_fpga.cpp:238]   --->   Operation 38 'partselect' 'p_v_y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln238_s = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 288, i32 319" [src/spmm_device_fpga.cpp:238]   --->   Operation 39 'partselect' 'trunc_ln238_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_v_y_3 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_0_read, i32 352, i32 383" [src/spmm_device_fpga.cpp:238]   --->   Operation 40 'partselect' 'p_v_y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ref_0 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_0_read, i32 384" [src/spmm_device_fpga.cpp:238]   --->   Operation 41 'bitselect' 'p_ref_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ref_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_0_read, i32 385" [src/spmm_device_fpga.cpp:238]   --->   Operation 42 'bitselect' 'p_ref_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ref_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_0_read, i32 386" [src/spmm_device_fpga.cpp:238]   --->   Operation 43 'bitselect' 'p_ref_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ref_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_0_read, i32 387" [src/spmm_device_fpga.cpp:238]   --->   Operation 44 'bitselect' 'p_ref_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_v_value_0 = bitcast i32 %trunc_ln238" [src/spmm_device_fpga.cpp:238]   --->   Operation 45 'bitcast' 'p_v_value_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_v_value_1 = bitcast i32 %trunc_ln238_5" [src/spmm_device_fpga.cpp:238]   --->   Operation 46 'bitcast' 'p_v_value_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_v_value_2 = bitcast i32 %trunc_ln238_8" [src/spmm_device_fpga.cpp:238]   --->   Operation 47 'bitcast' 'p_v_value_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_v_value_3 = bitcast i32 %trunc_ln238_s" [src/spmm_device_fpga.cpp:238]   --->   Operation 48 'bitcast' 'p_v_value_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.45ns)   --->   "%call_ln238 = call void @pu_kernel_Pipeline_pu_save_stream_into_pu, i1 %p_ref_0, i1 %p_ref_1, i1 %p_ref_2, i1 %p_ref_3, i32 %p_v_value_0, i32 %p_v_value_1, i32 %p_v_value_2, i32 %p_v_value_3, i32 %p_v_y_0, i32 %p_v_y_1, i32 %p_v_y_2, i32 %p_v_y_3, i1 %tile_ref_3_020_loc, i1 %tile_ref_2_019_loc, i1 %tile_ref_1_018_loc, i1 %tile_ref_0_017_loc, i32 %tile_y_3_016_loc, i32 %tile_y_2_015_loc, i32 %tile_y_1_014_loc, i32 %tile_y_0_013_loc, i32 %tile_value_3_0165_loc, i32 %tile_value_2_0164_loc, i32 %tile_value_1_0163_loc, i32 %tile_value_0_0162_loc" [src/spmm_device_fpga.cpp:238]   --->   Operation 49 'call' 'call_ln238' <Predicate = true> <Delay = 0.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 50 [2/2] (2.08ns)   --->   "%call_ln0 = call void @pu_kernel_Pipeline_init_au, i30 %K_read, i32 %AU0, i32 %AU1"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln263 = store i32 4294967295, i32 %au1_r_1" [src/spmm_device_fpga.cpp:263]   --->   Operation 51 'store' 'store_ln263' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln263 = store i32 4294967295, i32 %au0_r_1" [src/spmm_device_fpga.cpp:263]   --->   Operation 52 'store' 'store_ln263' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln263 = store i2 0, i2 %i_2" [src/spmm_device_fpga.cpp:263]   --->   Operation 53 'store' 'store_ln263' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 54 [1/2] (0.88ns)   --->   "%call_ln238 = call void @pu_kernel_Pipeline_pu_save_stream_into_pu, i1 %p_ref_0, i1 %p_ref_1, i1 %p_ref_2, i1 %p_ref_3, i32 %p_v_value_0, i32 %p_v_value_1, i32 %p_v_value_2, i32 %p_v_value_3, i32 %p_v_y_0, i32 %p_v_y_1, i32 %p_v_y_2, i32 %p_v_y_3, i1 %tile_ref_3_020_loc, i1 %tile_ref_2_019_loc, i1 %tile_ref_1_018_loc, i1 %tile_ref_0_017_loc, i32 %tile_y_3_016_loc, i32 %tile_y_2_015_loc, i32 %tile_y_1_014_loc, i32 %tile_y_0_013_loc, i32 %tile_value_3_0165_loc, i32 %tile_value_2_0164_loc, i32 %tile_value_1_0163_loc, i32 %tile_value_0_0162_loc" [src/spmm_device_fpga.cpp:238]   --->   Operation 54 'call' 'call_ln238' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel_Pipeline_init_au, i30 %K_read, i32 %AU0, i32 %AU1"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 56 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tile_ref_3_020_loc_load = load i1 %tile_ref_3_020_loc"   --->   Operation 57 'load' 'tile_ref_3_020_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tile_ref_2_019_loc_load = load i1 %tile_ref_2_019_loc"   --->   Operation 58 'load' 'tile_ref_2_019_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tile_ref_1_018_loc_load = load i1 %tile_ref_1_018_loc"   --->   Operation 59 'load' 'tile_ref_1_018_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tile_ref_0_017_loc_load = load i1 %tile_ref_0_017_loc"   --->   Operation 60 'load' 'tile_ref_0_017_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tile_y_3_016_loc_load = load i32 %tile_y_3_016_loc"   --->   Operation 61 'load' 'tile_y_3_016_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tile_y_2_015_loc_load = load i32 %tile_y_2_015_loc"   --->   Operation 62 'load' 'tile_y_2_015_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tile_y_1_014_loc_load = load i32 %tile_y_1_014_loc"   --->   Operation 63 'load' 'tile_y_1_014_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tile_y_0_013_loc_load = load i32 %tile_y_0_013_loc"   --->   Operation 64 'load' 'tile_y_0_013_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (0.00ns)   --->   "%dfm_ret = call i128 @dfm, i32 %tile_y_0_013_loc_load, i32 %tile_y_1_014_loc_load, i32 %tile_y_2_015_loc_load, i32 %tile_y_3_016_loc_load, i1 %tile_ref_0_017_loc_load, i1 %tile_ref_1_018_loc_load, i1 %tile_ref_2_019_loc_load, i1 %tile_ref_3_020_loc_load, i32 %Dbuf, i32 %gmem3, i64 %B_read, i30 %K_read" [src/spmm_device_fpga.cpp:247]   --->   Operation 65 'call' 'dfm_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_0, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_37, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_0, void @empty_26, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @streamA_str, i32 1, void @p_str, void @p_str, i32 61278, i32 61278, i32 %streamA, i32 %streamA"   --->   Operation 68 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamA, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @streamB_str, i32 1, void @p_str, void @p_str, i32 61278, i32 61278, i32 %streamB, i32 %streamB"   --->   Operation 70 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamB, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln220 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615" [src/spmm_device_fpga.cpp:220]   --->   Operation 72 'specmemcore' 'specmemcore_ln220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tile_value_3_0165_loc_load = load i32 %tile_value_3_0165_loc"   --->   Operation 73 'load' 'tile_value_3_0165_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tile_value_2_0164_loc_load = load i32 %tile_value_2_0164_loc"   --->   Operation 74 'load' 'tile_value_2_0164_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tile_value_1_0163_loc_load = load i32 %tile_value_1_0163_loc"   --->   Operation 75 'load' 'tile_value_1_0163_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tile_value_0_0162_loc_load = load i32 %tile_value_0_0162_loc"   --->   Operation 76 'load' 'tile_value_0_0162_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (0.00ns)   --->   "%dfm_ret = call i128 @dfm, i32 %tile_y_0_013_loc_load, i32 %tile_y_1_014_loc_load, i32 %tile_y_2_015_loc_load, i32 %tile_y_3_016_loc_load, i1 %tile_ref_0_017_loc_load, i1 %tile_ref_1_018_loc_load, i1 %tile_ref_2_019_loc_load, i1 %tile_ref_3_020_loc_load, i32 %Dbuf, i32 %gmem3, i64 %B_read, i30 %K_read" [src/spmm_device_fpga.cpp:247]   --->   Operation 77 'call' 'dfm_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_0 = extractvalue i128 %dfm_ret" [src/spmm_device_fpga.cpp:247]   --->   Operation 78 'extractvalue' 'tile_to_dbuf_begin_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_1 = extractvalue i128 %dfm_ret" [src/spmm_device_fpga.cpp:247]   --->   Operation 79 'extractvalue' 'tile_to_dbuf_begin_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_2 = extractvalue i128 %dfm_ret" [src/spmm_device_fpga.cpp:247]   --->   Operation 80 'extractvalue' 'tile_to_dbuf_begin_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_3 = extractvalue i128 %dfm_ret" [src/spmm_device_fpga.cpp:247]   --->   Operation 81 'extractvalue' 'tile_to_dbuf_begin_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln263 = br void %for.inc61" [src/spmm_device_fpga.cpp:263]   --->   Operation 82 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.37>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%i = load i2 %i_2" [src/spmm_device_fpga.cpp:266]   --->   Operation 83 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.34ns)   --->   "%icmp_ln263 = icmp_eq  i2 %i, i2 2" [src/spmm_device_fpga.cpp:263]   --->   Operation 84 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 85 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.43ns)   --->   "%add_ln263 = add i2 %i, i2 1" [src/spmm_device_fpga.cpp:263]   --->   Operation 86 'add' 'add_ln263' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void %for.inc61.split, void %for.end63" [src/spmm_device_fpga.cpp:263]   --->   Operation 87 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln266 = trunc i2 %i" [src/spmm_device_fpga.cpp:266]   --->   Operation 88 'trunc' 'trunc_ln266' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%shl_ln266 = shl i2 %i, i2 1" [src/spmm_device_fpga.cpp:266]   --->   Operation 89 'shl' 'shl_ln266' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.22ns)   --->   "%select_ln266 = select i1 %trunc_ln266, i32 %tile_value_2_0164_loc_load, i32 %tile_value_0_0162_loc_load" [src/spmm_device_fpga.cpp:266]   --->   Operation 90 'select' 'select_ln266' <Predicate = (!icmp_ln263)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.22ns)   --->   "%select_ln266_1 = select i1 %trunc_ln266, i32 %tile_y_2_015_loc_load, i32 %tile_y_0_013_loc_load" [src/spmm_device_fpga.cpp:266]   --->   Operation 91 'select' 'select_ln266_1' <Predicate = (!icmp_ln263)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln266_1 = trunc i32 %tile_to_dbuf_begin_2" [src/spmm_device_fpga.cpp:266]   --->   Operation 92 'trunc' 'trunc_ln266_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln266_2 = trunc i32 %tile_to_dbuf_begin_0" [src/spmm_device_fpga.cpp:266]   --->   Operation 93 'trunc' 'trunc_ln266_2' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.24ns)   --->   "%select_ln266_2 = select i1 %trunc_ln266, i16 %trunc_ln266_1, i16 %trunc_ln266_2" [src/spmm_device_fpga.cpp:266]   --->   Operation 94 'select' 'select_ln266_2' <Predicate = (!icmp_ln263)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [2/2] (2.03ns)   --->   "%call_ln266 = call void @pu_comp, i32 %streamA, i32 %select_ln266, i32 %Dbuf, i30 %K_read, i16 %select_ln266_2" [src/spmm_device_fpga.cpp:266]   --->   Operation 95 'call' 'call_ln266' <Predicate = (!icmp_ln263)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%or_ln267 = or i2 %shl_ln266, i2 1" [src/spmm_device_fpga.cpp:267]   --->   Operation 96 'or' 'or_ln267' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.34ns) (out node of the LUT)   --->   "%icmp_ln267 = icmp_eq  i2 %or_ln267, i2 1" [src/spmm_device_fpga.cpp:267]   --->   Operation 97 'icmp' 'icmp_ln267' <Predicate = (!icmp_ln263)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.22ns)   --->   "%select_ln267 = select i1 %icmp_ln267, i32 %tile_value_1_0163_loc_load, i32 %tile_value_3_0165_loc_load" [src/spmm_device_fpga.cpp:267]   --->   Operation 98 'select' 'select_ln267' <Predicate = (!icmp_ln263)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.22ns)   --->   "%select_ln267_1 = select i1 %icmp_ln267, i32 %tile_y_1_014_loc_load, i32 %tile_y_3_016_loc_load" [src/spmm_device_fpga.cpp:267]   --->   Operation 99 'select' 'select_ln267_1' <Predicate = (!icmp_ln263)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln267 = trunc i32 %tile_to_dbuf_begin_1" [src/spmm_device_fpga.cpp:267]   --->   Operation 100 'trunc' 'trunc_ln267' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln267_1 = trunc i32 %tile_to_dbuf_begin_3" [src/spmm_device_fpga.cpp:267]   --->   Operation 101 'trunc' 'trunc_ln267_1' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.24ns)   --->   "%select_ln267_2 = select i1 %icmp_ln267, i16 %trunc_ln267, i16 %trunc_ln267_1" [src/spmm_device_fpga.cpp:267]   --->   Operation 102 'select' 'select_ln267_2' <Predicate = (!icmp_ln263)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln263 = store i2 %add_ln263, i2 %i_2" [src/spmm_device_fpga.cpp:263]   --->   Operation 103 'store' 'store_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.38>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln272 = ret" [src/spmm_device_fpga.cpp:272]   --->   Operation 104 'ret' 'ret_ln272' <Predicate = (icmp_ln263)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln266 = call void @pu_comp, i32 %streamA, i32 %select_ln266, i32 %Dbuf, i30 %K_read, i16 %select_ln266_2" [src/spmm_device_fpga.cpp:266]   --->   Operation 105 'call' 'call_ln266' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.03>
ST_7 : Operation 106 [2/2] (2.03ns)   --->   "%call_ln267 = call void @pu_comp, i32 %streamB, i32 %select_ln267, i32 %Dbuf, i30 %K_read, i16 %select_ln267_2" [src/spmm_device_fpga.cpp:267]   --->   Operation 106 'call' 'call_ln267' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln267 = call void @pu_comp, i32 %streamB, i32 %select_ln267, i32 %Dbuf, i30 %K_read, i16 %select_ln267_2" [src/spmm_device_fpga.cpp:267]   --->   Operation 107 'call' 'call_ln267' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.20>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%au0_r_1_load = load i32 %au0_r_1" [src/spmm_device_fpga.cpp:269]   --->   Operation 108 'load' 'au0_r_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%au1_r_1_load = load i32 %au1_r_1" [src/spmm_device_fpga.cpp:269]   --->   Operation 109 'load' 'au1_r_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [2/2] (2.20ns)   --->   "%call_ret = call i64 @au_merge, i32 %streamA, i32 %streamB, i32 %select_ln266_1, i32 %select_ln267_1, i32 %AU0, i32 %AU1, i32 %au0_r_1_load, i32 %au1_r_1_load, i30 %K_read" [src/spmm_device_fpga.cpp:269]   --->   Operation 110 'call' 'call_ret' <Predicate = true> <Delay = 2.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.80>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln263 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/spmm_device_fpga.cpp:263]   --->   Operation 111 'specloopname' 'specloopname_ln263' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/2] (0.41ns)   --->   "%call_ret = call i64 @au_merge, i32 %streamA, i32 %streamB, i32 %select_ln266_1, i32 %select_ln267_1, i32 %AU0, i32 %AU1, i32 %au0_r_1_load, i32 %au1_r_1_load, i30 %K_read" [src/spmm_device_fpga.cpp:269]   --->   Operation 112 'call' 'call_ret' <Predicate = true> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%au0_r = extractvalue i64 %call_ret" [src/spmm_device_fpga.cpp:269]   --->   Operation 113 'extractvalue' 'au0_r' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%au1_r = extractvalue i64 %call_ret" [src/spmm_device_fpga.cpp:269]   --->   Operation 114 'extractvalue' 'au1_r' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln263 = store i32 %au1_r, i32 %au1_r_1" [src/spmm_device_fpga.cpp:263]   --->   Operation 115 'store' 'store_ln263' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln263 = store i32 %au0_r, i32 %au0_r_1" [src/spmm_device_fpga.cpp:263]   --->   Operation 116 'store' 'store_ln263' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln263 = br void %for.inc61" [src/spmm_device_fpga.cpp:263]   --->   Operation 117 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.08ns
The critical path consists of the following:
	wire read operation ('K_read') on port 'K' [8]  (0 ns)
	'call' operation ('call_ln0') to 'pu_kernel_Pipeline_init_au' [69]  (2.08 ns)

 <State 2>: 0.887ns
The critical path consists of the following:
	'call' operation ('call_ln238', src/spmm_device_fpga.cpp:238) to 'pu_kernel_Pipeline_pu_save_stream_into_pu' [51]  (0.887 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.38ns
The critical path consists of the following:
	'load' operation ('i', src/spmm_device_fpga.cpp:266) on local variable 'i' [75]  (0 ns)
	'select' operation ('select_ln266_2', src/spmm_device_fpga.cpp:266) [90]  (0.243 ns)
	'call' operation ('call_ln266', src/spmm_device_fpga.cpp:266) to 'pu_comp' [91]  (2.03 ns)
	blocking operation 0.1 ns on control path)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 2.03ns
The critical path consists of the following:
	'call' operation ('call_ln267', src/spmm_device_fpga.cpp:267) to 'pu_comp' [99]  (2.03 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 2.2ns
The critical path consists of the following:
	'load' operation ('au0_r_1_load', src/spmm_device_fpga.cpp:269) on local variable 'au0_r' [81]  (0 ns)
	'call' operation ('call_ret', src/spmm_device_fpga.cpp:269) to 'au_merge' [100]  (2.2 ns)

 <State 10>: 0.807ns
The critical path consists of the following:
	'call' operation ('call_ret', src/spmm_device_fpga.cpp:269) to 'au_merge' [100]  (0.42 ns)
	'store' operation ('store_ln263', src/spmm_device_fpga.cpp:263) of variable 'au1_r', src/spmm_device_fpga.cpp:269 on local variable 'au1_r' [103]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
