
*** Running vivado
    with args -log design_1_my_lfsr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_lfsr_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_my_lfsr_0_0.tcl -notrace
Command: synth_design -top design_1_my_lfsr_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 471.867 ; gain = 94.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_my_lfsr_0_0' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ip/design_1_my_lfsr_0_0/synth/design_1_my_lfsr_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'my_lfsr_v1_0' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/e926/hdl/my_lfsr_v1_0.v:3]
	Parameter ID bound to: 0 - type: integer 
	Parameter C_s_axi_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_s_axi_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter CORE_VERSION bound to: 32'b00000000000000000000000000000001 
	Parameter CORE_MAGIC bound to: 1195791696 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LFSR16' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/LFSR16.sv:1]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/LFSR16.sv:20]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/LFSR16.sv:27]
WARNING: [Synth 8-87] always_comb on 'state_next_reg' did not result in combinational logic [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/LFSR16.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'LFSR16' (1#1) [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/LFSR16.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'INIT' does not match port width (1) of module 'LFSR16' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/e926/hdl/my_lfsr_v1_0.v:68]
WARNING: [Synth 8-689] width (32) of port connection 'GO' does not match port width (1) of module 'LFSR16' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/e926/hdl/my_lfsr_v1_0.v:69]
WARNING: [Synth 8-689] width (32) of port connection 'SEED' does not match port width (16) of module 'LFSR16' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/e926/hdl/my_lfsr_v1_0.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'Q' does not match port width (16) of module 'LFSR16' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/e926/hdl/my_lfsr_v1_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/up_axi.v:2]
	Parameter AXI_ADDRESS_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (2#1) [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/up_axi.v:2]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_awaddr' does not match port width (10) of module 'up_axi' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/e926/hdl/my_lfsr_v1_0.v:85]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_araddr' does not match port width (10) of module 'up_axi' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/e926/hdl/my_lfsr_v1_0.v:95]
INFO: [Synth 8-6155] done synthesizing module 'my_lfsr_v1_0' (3#1) [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/e926/hdl/my_lfsr_v1_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_my_lfsr_0_0' (4#1) [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ip/design_1_my_lfsr_0_0/synth/design_1_my_lfsr_0_0.v:57]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[1]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[0]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_wstrb[3]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_wstrb[2]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_wstrb[1]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_wstrb[0]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[1]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[0]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_awaddr[15]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_awaddr[14]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_awaddr[13]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_awaddr[12]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_awaddr[11]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_awaddr[10]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_araddr[15]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_araddr[14]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_araddr[13]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_araddr[12]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_araddr[11]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_araddr[10]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design my_lfsr_v1_0 has unconnected port s_axi_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 527.230 ; gain = 150.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 527.230 ; gain = 150.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 527.230 ; gain = 150.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 844.773 ; gain = 3.082
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 844.773 ; gain = 467.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 844.773 ; gain = 467.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 844.773 ; gain = 467.578
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'LFSR16'
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Q0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_next_reg' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/LFSR16.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/LFSR16.sv:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s1 |                              001 | 00000000000000000000000000000000
                      s3 |                              010 | 11111111111111111111111111111110
                      s2 |                              100 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'one-hot' in module 'LFSR16'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/LFSR16.sv:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 844.773 ; gain = 467.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LFSR16 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module my_lfsr_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/imp_GO_reg' and it is trimmed from '32' to '1' bits. [c:/Users/fors2/generator_GPIO/generator_GPIO.srcs/sources_1/bd/design_1/ipshared/e926/hdl/my_lfsr_v1_0.v:69]
INFO: [Synth 8-5545] ROM "inst/Q0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3917] design design_1_my_lfsr_0_0 has port s_axi_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_lfsr_0_0 has port s_axi_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_lfsr_0_0 has port s_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_my_lfsr_0_0 has port s_axi_rresp[0] driven by constant 0
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_awaddr[15]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_awaddr[14]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_awaddr[13]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_awaddr[12]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_awaddr[11]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_awaddr[10]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_araddr[15]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_araddr[14]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_araddr[13]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_araddr[12]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_araddr[11]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_araddr[10]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_my_lfsr_0_0 has unconnected port s_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 844.773 ; gain = 467.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 854.105 ; gain = 476.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 854.402 ; gain = 477.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 876.113 ; gain = 498.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/up_resetn_reg is being inverted and renamed to inst/up_resetn_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 876.113 ; gain = 498.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 876.113 ; gain = 498.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 876.113 ; gain = 498.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 876.113 ; gain = 498.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 876.113 ; gain = 498.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 876.113 ; gain = 498.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     5|
|3     |LUT3 |     8|
|4     |LUT4 |    33|
|5     |LUT5 |    30|
|6     |LUT6 |    74|
|7     |FDRE |   303|
|8     |FDSE |     1|
|9     |LD   |     3|
+------+-----+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |   460|
|2     |  inst        |my_lfsr_v1_0 |   460|
|3     |    i_up_axi  |up_axi       |   255|
|4     |    my_lfsr16 |LFSR16       |    43|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 876.113 ; gain = 498.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 876.113 ; gain = 181.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 876.113 ; gain = 498.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 876.113 ; gain = 510.418
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/fors2/generator_GPIO/generator_GPIO.runs/design_1_my_lfsr_0_0_synth_1/design_1_my_lfsr_0_0.dcp' has been generated.
