///Register `PERIP_RST_EN` reader
pub type R = crate::R<PERIP_RST_EN_SPEC>;
///Register `PERIP_RST_EN` writer
pub type W = crate::W<PERIP_RST_EN_SPEC>;
///Field `TIMERS_RST` reader -
pub type TIMERS_RST_R = crate::BitReader;
///Field `TIMERS_RST` writer -
pub type TIMERS_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI01_RST` reader -
pub type SPI01_RST_R = crate::BitReader;
///Field `SPI01_RST` writer -
pub type SPI01_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART_RST` reader -
pub type UART_RST_R = crate::BitReader;
///Field `UART_RST` writer -
pub type UART_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `WDG_RST` reader -
pub type WDG_RST_R = crate::BitReader;
///Field `WDG_RST` writer -
pub type WDG_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S0_RST` reader -
pub type I2S0_RST_R = crate::BitReader;
///Field `I2S0_RST` writer -
pub type I2S0_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART1_RST` reader -
pub type UART1_RST_R = crate::BitReader;
///Field `UART1_RST` writer -
pub type UART1_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI2_RST` reader -
pub type SPI2_RST_R = crate::BitReader;
///Field `SPI2_RST` writer -
pub type SPI2_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C0_EXT0_RST` reader -
pub type I2C0_EXT0_RST_R = crate::BitReader;
///Field `I2C0_EXT0_RST` writer -
pub type I2C0_EXT0_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UHCI0_RST` reader -
pub type UHCI0_RST_R = crate::BitReader;
///Field `UHCI0_RST` writer -
pub type UHCI0_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RMT_RST` reader -
pub type RMT_RST_R = crate::BitReader;
///Field `RMT_RST` writer -
pub type RMT_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PCNT_RST` reader -
pub type PCNT_RST_R = crate::BitReader;
///Field `PCNT_RST` writer -
pub type PCNT_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LEDC_RST` reader -
pub type LEDC_RST_R = crate::BitReader;
///Field `LEDC_RST` writer -
pub type LEDC_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UHCI1_RST` reader -
pub type UHCI1_RST_R = crate::BitReader;
///Field `UHCI1_RST` writer -
pub type UHCI1_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIMERGROUP_RST` reader -
pub type TIMERGROUP_RST_R = crate::BitReader;
///Field `TIMERGROUP_RST` writer -
pub type TIMERGROUP_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EFUSE_RST` reader -
pub type EFUSE_RST_R = crate::BitReader;
///Field `EFUSE_RST` writer -
pub type EFUSE_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIMERGROUP1_RST` reader -
pub type TIMERGROUP1_RST_R = crate::BitReader;
///Field `TIMERGROUP1_RST` writer -
pub type TIMERGROUP1_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI3_RST` reader -
pub type SPI3_RST_R = crate::BitReader;
///Field `SPI3_RST` writer -
pub type SPI3_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PWM0_RST` reader -
pub type PWM0_RST_R = crate::BitReader;
///Field `PWM0_RST` writer -
pub type PWM0_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C_EXT1_RST` reader -
pub type I2C_EXT1_RST_R = crate::BitReader;
///Field `I2C_EXT1_RST` writer -
pub type I2C_EXT1_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TWAI_RST` reader -
pub type TWAI_RST_R = crate::BitReader;
///Field `TWAI_RST` writer -
pub type TWAI_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PWM1_RST` reader -
pub type PWM1_RST_R = crate::BitReader;
///Field `PWM1_RST` writer -
pub type PWM1_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S1_RST` reader -
pub type I2S1_RST_R = crate::BitReader;
///Field `I2S1_RST` writer -
pub type I2S1_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI_DMA_RST` reader -
pub type SPI_DMA_RST_R = crate::BitReader;
///Field `SPI_DMA_RST` writer -
pub type SPI_DMA_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART2_RST` reader -
pub type UART2_RST_R = crate::BitReader;
///Field `UART2_RST` writer -
pub type UART2_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART_MEM_RST` reader -
pub type UART_MEM_RST_R = crate::BitReader;
///Field `UART_MEM_RST` writer -
pub type UART_MEM_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PWM2_RST` reader -
pub type PWM2_RST_R = crate::BitReader;
///Field `PWM2_RST` writer -
pub type PWM2_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PWM3_RST` reader -
pub type PWM3_RST_R = crate::BitReader;
///Field `PWM3_RST` writer -
pub type PWM3_RST_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0
    #[inline(always)]
    pub fn timers_rst(&self) -> TIMERS_RST_R {
        TIMERS_RST_R::new((self.bits & 1) != 0)
    }
    ///Bit 1
    #[inline(always)]
    pub fn spi01_rst(&self) -> SPI01_RST_R {
        SPI01_RST_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2
    #[inline(always)]
    pub fn uart_rst(&self) -> UART_RST_R {
        UART_RST_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3
    #[inline(always)]
    pub fn wdg_rst(&self) -> WDG_RST_R {
        WDG_RST_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4
    #[inline(always)]
    pub fn i2s0_rst(&self) -> I2S0_RST_R {
        I2S0_RST_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5
    #[inline(always)]
    pub fn uart1_rst(&self) -> UART1_RST_R {
        UART1_RST_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6
    #[inline(always)]
    pub fn spi2_rst(&self) -> SPI2_RST_R {
        SPI2_RST_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7
    #[inline(always)]
    pub fn i2c0_ext0_rst(&self) -> I2C0_EXT0_RST_R {
        I2C0_EXT0_RST_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8
    #[inline(always)]
    pub fn uhci0_rst(&self) -> UHCI0_RST_R {
        UHCI0_RST_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9
    #[inline(always)]
    pub fn rmt_rst(&self) -> RMT_RST_R {
        RMT_RST_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10
    #[inline(always)]
    pub fn pcnt_rst(&self) -> PCNT_RST_R {
        PCNT_RST_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11
    #[inline(always)]
    pub fn ledc_rst(&self) -> LEDC_RST_R {
        LEDC_RST_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12
    #[inline(always)]
    pub fn uhci1_rst(&self) -> UHCI1_RST_R {
        UHCI1_RST_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13
    #[inline(always)]
    pub fn timergroup_rst(&self) -> TIMERGROUP_RST_R {
        TIMERGROUP_RST_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14
    #[inline(always)]
    pub fn efuse_rst(&self) -> EFUSE_RST_R {
        EFUSE_RST_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15
    #[inline(always)]
    pub fn timergroup1_rst(&self) -> TIMERGROUP1_RST_R {
        TIMERGROUP1_RST_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16
    #[inline(always)]
    pub fn spi3_rst(&self) -> SPI3_RST_R {
        SPI3_RST_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17
    #[inline(always)]
    pub fn pwm0_rst(&self) -> PWM0_RST_R {
        PWM0_RST_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18
    #[inline(always)]
    pub fn i2c_ext1_rst(&self) -> I2C_EXT1_RST_R {
        I2C_EXT1_RST_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19
    #[inline(always)]
    pub fn twai_rst(&self) -> TWAI_RST_R {
        TWAI_RST_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20
    #[inline(always)]
    pub fn pwm1_rst(&self) -> PWM1_RST_R {
        PWM1_RST_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21
    #[inline(always)]
    pub fn i2s1_rst(&self) -> I2S1_RST_R {
        I2S1_RST_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22
    #[inline(always)]
    pub fn spi_dma_rst(&self) -> SPI_DMA_RST_R {
        SPI_DMA_RST_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23
    #[inline(always)]
    pub fn uart2_rst(&self) -> UART2_RST_R {
        UART2_RST_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24
    #[inline(always)]
    pub fn uart_mem_rst(&self) -> UART_MEM_RST_R {
        UART_MEM_RST_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25
    #[inline(always)]
    pub fn pwm2_rst(&self) -> PWM2_RST_R {
        PWM2_RST_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26
    #[inline(always)]
    pub fn pwm3_rst(&self) -> PWM3_RST_R {
        PWM3_RST_R::new(((self.bits >> 26) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PERIP_RST_EN")
            .field("timers_rst", &self.timers_rst())
            .field("spi01_rst", &self.spi01_rst())
            .field("uart_rst", &self.uart_rst())
            .field("wdg_rst", &self.wdg_rst())
            .field("i2s0_rst", &self.i2s0_rst())
            .field("uart1_rst", &self.uart1_rst())
            .field("spi2_rst", &self.spi2_rst())
            .field("i2c0_ext0_rst", &self.i2c0_ext0_rst())
            .field("uhci0_rst", &self.uhci0_rst())
            .field("rmt_rst", &self.rmt_rst())
            .field("pcnt_rst", &self.pcnt_rst())
            .field("ledc_rst", &self.ledc_rst())
            .field("uhci1_rst", &self.uhci1_rst())
            .field("timergroup_rst", &self.timergroup_rst())
            .field("efuse_rst", &self.efuse_rst())
            .field("timergroup1_rst", &self.timergroup1_rst())
            .field("spi3_rst", &self.spi3_rst())
            .field("pwm0_rst", &self.pwm0_rst())
            .field("i2c_ext1_rst", &self.i2c_ext1_rst())
            .field("twai_rst", &self.twai_rst())
            .field("pwm1_rst", &self.pwm1_rst())
            .field("i2s1_rst", &self.i2s1_rst())
            .field("spi_dma_rst", &self.spi_dma_rst())
            .field("uart2_rst", &self.uart2_rst())
            .field("uart_mem_rst", &self.uart_mem_rst())
            .field("pwm2_rst", &self.pwm2_rst())
            .field("pwm3_rst", &self.pwm3_rst())
            .finish()
    }
}
impl W {
    ///Bit 0
    #[inline(always)]
    #[must_use]
    pub fn timers_rst(&mut self) -> TIMERS_RST_W<PERIP_RST_EN_SPEC> {
        TIMERS_RST_W::new(self, 0)
    }
    ///Bit 1
    #[inline(always)]
    #[must_use]
    pub fn spi01_rst(&mut self) -> SPI01_RST_W<PERIP_RST_EN_SPEC> {
        SPI01_RST_W::new(self, 1)
    }
    ///Bit 2
    #[inline(always)]
    #[must_use]
    pub fn uart_rst(&mut self) -> UART_RST_W<PERIP_RST_EN_SPEC> {
        UART_RST_W::new(self, 2)
    }
    ///Bit 3
    #[inline(always)]
    #[must_use]
    pub fn wdg_rst(&mut self) -> WDG_RST_W<PERIP_RST_EN_SPEC> {
        WDG_RST_W::new(self, 3)
    }
    ///Bit 4
    #[inline(always)]
    #[must_use]
    pub fn i2s0_rst(&mut self) -> I2S0_RST_W<PERIP_RST_EN_SPEC> {
        I2S0_RST_W::new(self, 4)
    }
    ///Bit 5
    #[inline(always)]
    #[must_use]
    pub fn uart1_rst(&mut self) -> UART1_RST_W<PERIP_RST_EN_SPEC> {
        UART1_RST_W::new(self, 5)
    }
    ///Bit 6
    #[inline(always)]
    #[must_use]
    pub fn spi2_rst(&mut self) -> SPI2_RST_W<PERIP_RST_EN_SPEC> {
        SPI2_RST_W::new(self, 6)
    }
    ///Bit 7
    #[inline(always)]
    #[must_use]
    pub fn i2c0_ext0_rst(&mut self) -> I2C0_EXT0_RST_W<PERIP_RST_EN_SPEC> {
        I2C0_EXT0_RST_W::new(self, 7)
    }
    ///Bit 8
    #[inline(always)]
    #[must_use]
    pub fn uhci0_rst(&mut self) -> UHCI0_RST_W<PERIP_RST_EN_SPEC> {
        UHCI0_RST_W::new(self, 8)
    }
    ///Bit 9
    #[inline(always)]
    #[must_use]
    pub fn rmt_rst(&mut self) -> RMT_RST_W<PERIP_RST_EN_SPEC> {
        RMT_RST_W::new(self, 9)
    }
    ///Bit 10
    #[inline(always)]
    #[must_use]
    pub fn pcnt_rst(&mut self) -> PCNT_RST_W<PERIP_RST_EN_SPEC> {
        PCNT_RST_W::new(self, 10)
    }
    ///Bit 11
    #[inline(always)]
    #[must_use]
    pub fn ledc_rst(&mut self) -> LEDC_RST_W<PERIP_RST_EN_SPEC> {
        LEDC_RST_W::new(self, 11)
    }
    ///Bit 12
    #[inline(always)]
    #[must_use]
    pub fn uhci1_rst(&mut self) -> UHCI1_RST_W<PERIP_RST_EN_SPEC> {
        UHCI1_RST_W::new(self, 12)
    }
    ///Bit 13
    #[inline(always)]
    #[must_use]
    pub fn timergroup_rst(&mut self) -> TIMERGROUP_RST_W<PERIP_RST_EN_SPEC> {
        TIMERGROUP_RST_W::new(self, 13)
    }
    ///Bit 14
    #[inline(always)]
    #[must_use]
    pub fn efuse_rst(&mut self) -> EFUSE_RST_W<PERIP_RST_EN_SPEC> {
        EFUSE_RST_W::new(self, 14)
    }
    ///Bit 15
    #[inline(always)]
    #[must_use]
    pub fn timergroup1_rst(&mut self) -> TIMERGROUP1_RST_W<PERIP_RST_EN_SPEC> {
        TIMERGROUP1_RST_W::new(self, 15)
    }
    ///Bit 16
    #[inline(always)]
    #[must_use]
    pub fn spi3_rst(&mut self) -> SPI3_RST_W<PERIP_RST_EN_SPEC> {
        SPI3_RST_W::new(self, 16)
    }
    ///Bit 17
    #[inline(always)]
    #[must_use]
    pub fn pwm0_rst(&mut self) -> PWM0_RST_W<PERIP_RST_EN_SPEC> {
        PWM0_RST_W::new(self, 17)
    }
    ///Bit 18
    #[inline(always)]
    #[must_use]
    pub fn i2c_ext1_rst(&mut self) -> I2C_EXT1_RST_W<PERIP_RST_EN_SPEC> {
        I2C_EXT1_RST_W::new(self, 18)
    }
    ///Bit 19
    #[inline(always)]
    #[must_use]
    pub fn twai_rst(&mut self) -> TWAI_RST_W<PERIP_RST_EN_SPEC> {
        TWAI_RST_W::new(self, 19)
    }
    ///Bit 20
    #[inline(always)]
    #[must_use]
    pub fn pwm1_rst(&mut self) -> PWM1_RST_W<PERIP_RST_EN_SPEC> {
        PWM1_RST_W::new(self, 20)
    }
    ///Bit 21
    #[inline(always)]
    #[must_use]
    pub fn i2s1_rst(&mut self) -> I2S1_RST_W<PERIP_RST_EN_SPEC> {
        I2S1_RST_W::new(self, 21)
    }
    ///Bit 22
    #[inline(always)]
    #[must_use]
    pub fn spi_dma_rst(&mut self) -> SPI_DMA_RST_W<PERIP_RST_EN_SPEC> {
        SPI_DMA_RST_W::new(self, 22)
    }
    ///Bit 23
    #[inline(always)]
    #[must_use]
    pub fn uart2_rst(&mut self) -> UART2_RST_W<PERIP_RST_EN_SPEC> {
        UART2_RST_W::new(self, 23)
    }
    ///Bit 24
    #[inline(always)]
    #[must_use]
    pub fn uart_mem_rst(&mut self) -> UART_MEM_RST_W<PERIP_RST_EN_SPEC> {
        UART_MEM_RST_W::new(self, 24)
    }
    ///Bit 25
    #[inline(always)]
    #[must_use]
    pub fn pwm2_rst(&mut self) -> PWM2_RST_W<PERIP_RST_EN_SPEC> {
        PWM2_RST_W::new(self, 25)
    }
    ///Bit 26
    #[inline(always)]
    #[must_use]
    pub fn pwm3_rst(&mut self) -> PWM3_RST_W<PERIP_RST_EN_SPEC> {
        PWM3_RST_W::new(self, 26)
    }
}
/**

You can [`read`](crate::generic::Reg::read) this register and get [`perip_rst_en::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`perip_rst_en::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct PERIP_RST_EN_SPEC;
impl crate::RegisterSpec for PERIP_RST_EN_SPEC {
    type Ux = u32;
}
///`read()` method returns [`perip_rst_en::R`](R) reader structure
impl crate::Readable for PERIP_RST_EN_SPEC {}
///`write(|w| ..)` method takes [`perip_rst_en::W`](W) writer structure
impl crate::Writable for PERIP_RST_EN_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets PERIP_RST_EN to value 0
impl crate::Resettable for PERIP_RST_EN_SPEC {
    const RESET_VALUE: u32 = 0;
}
