m255
K3
13
cModel Technology
dC:\altera\13.0sp1\modelsim_ase\win32aloem\Lab1
Pcpu_package
Z0 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z1 DPx4 ieee 16 std_logic_signed 0 22 E>OLoMaBGQ?hbGgOoNXM^1
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 w1665410590
Z5 d/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2
Z6 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab1/CPU_Package.vhd
Z7 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab1/CPU_Package.vhd
l0
L5
VRame742QEi==6?6gUzc`>0
!s100 lQa;M`D^TOb37V6DDV43l0
Z8 OV;C;10.1d;51
32
b1
!i10b 1
Z9 !s108 1667384944.134546
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab1/CPU_Package.vhd|
Z11 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab1/CPU_Package.vhd|
Z12 o-work work -2002 -explicit -O0
Z13 tExplicit 1
Bbody
Z14 DPx4 work 11 cpu_package 0 22 Rame742QEi==6?6gUzc`>0
Z15 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R1
R2
R3
l0
L28
Z16 VoEhEZ=R3R<G5j6UEAT<W60
Z17 !s100 XW0dIln;`cR7IQ[YdV?i]1
R8
32
!i10b 1
R9
R10
R11
R12
R13
nbody
Edata_buffer_tb
Z18 w1665145013
R15
R1
R14
R2
R3
R5
Z19 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/data_buffer_TB.vhd
Z20 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/data_buffer_TB.vhd
l0
L5
V>oEFWPfKa=MeP[3]?XM2W3
R8
32
Z21 !s108 1667384943.879750
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/data_buffer_TB.vhd|
Z23 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/data_buffer_TB.vhd|
R12
R13
!s100 VQGVQ[GGejB[U`eolI[0E0
!i10b 1
Atest
R15
R1
R14
R2
R3
DEx4 work 14 data_buffer_tb 0 22 >oEFWPfKa=MeP[3]?XM2W3
l22
L8
V2=<X]RD9B=Xk5V3Fz<Pa20
R8
32
R21
R22
R23
R12
R13
!s100 ]<6[d:lcP25Y@7JXX^k;L0
!i10b 1
Edatabuffer
R18
R15
R1
R14
Z24 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R5
Z25 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/data_buffer.vhd
Z26 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/data_buffer.vhd
l0
L6
V1B^z=hKS6lM9JNH@1VR<J1
R8
32
Z27 !s108 1667384943.840899
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/data_buffer.vhd|
Z29 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/data_buffer.vhd|
R12
R13
!s100 iI2>A`lQo2H5bR?<T<eL62
!i10b 1
Artl
R15
R1
R14
R24
R2
R3
DEx4 work 10 databuffer 0 22 1B^z=hKS6lM9JNH@1VR<J1
l18
L16
VN?^[lmfGVE7dbzP@j[Cm:0
R8
32
R27
R28
R29
R12
R13
!s100 KRThATh[h>Yd7<Y:QQTU>3
!i10b 1
Emultiplexer
R18
R15
R1
R14
R24
R2
R3
R5
Z30 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/multiplexer.vhd
Z31 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/multiplexer.vhd
l0
L6
V7LBRaKimmaCDgWR5mIP3;1
R8
32
Z32 !s108 1667384943.905428
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/multiplexer.vhd|
Z34 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/multiplexer.vhd|
R12
R13
!s100 7lB8VN=?D<zcQ9GGlkU=O3
!i10b 1
Artl
R15
R1
R14
R24
R2
R3
DEx4 work 11 multiplexer 0 22 7LBRaKimmaCDgWR5mIP3;1
l20
L18
VSoJ3hD=@09Y7XeTM=`d4@1
R8
32
R32
R33
R34
R12
R13
!s100 [ka9]ng`oZ@Z8A1aog8QC3
!i10b 1
Emultiplexer_tb
R18
R15
R1
R14
R2
R3
R5
Z35 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/multiplexer_TB.vhd
Z36 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/multiplexer_TB.vhd
l0
L5
VQjmWZiWJFH<@XG8P:OPFb2
R8
32
Z37 !s108 1667384943.936489
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/multiplexer_TB.vhd|
Z39 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/multiplexer_TB.vhd|
R12
R13
!s100 7IAXOz@X?kX8AO4C4<]6V3
!i10b 1
Atest
R15
R1
R14
R2
R3
DEx4 work 14 multiplexer_tb 0 22 QjmWZiWJFH<@XG8P:OPFb2
l28
L8
V<I7F3;OM[gVO[?7JJ7m1M3
R8
32
R37
R38
R39
R12
R13
!s100 Fnm:302E9SlnEQMLV^;WM1
!i10b 1
Eram
Z40 w1665759840
R15
R1
R14
R24
R2
R3
R5
Z41 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/ram.vhd
Z42 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/ram.vhd
l0
L6
VR0N5Tcj9l@Nf3151LO39]0
R8
32
Z43 !s108 1667384943.962569
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/ram.vhd|
Z45 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/ram.vhd|
R12
R13
!s100 0DKAW6HlUm87@6S<VMCjV3
!i10b 1
Artl
R15
R1
R14
R24
R2
R3
DEx4 work 3 ram 0 22 R0N5Tcj9l@Nf3151LO39]0
l23
L18
V9IYngW]XH=^3]edEm0lHd3
R8
32
R43
R44
R45
R12
R13
!s100 AEUb<e@>NobEdc5oRVLAj0
!i10b 1
Eram_tb
Z46 w1667219406
R15
R1
R14
R2
R3
R5
Z47 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/ram_TB.vhd
Z48 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/ram_TB.vhd
l0
L5
V`o:=]CO<]zf>9DjldhJHa0
R8
32
Z49 !s108 1667384943.994253
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/ram_TB.vhd|
Z51 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/ram_TB.vhd|
R12
R13
!s100 GG[m1e?W2`MXm<J0JE`472
!i10b 1
Atest
R15
R1
R14
R2
R3
DEx4 work 6 ram_tb 0 22 `o:=]CO<]zf>9DjldhJHa0
l26
L8
V36GD=gkaEn`IdzI1DFT0F2
R8
32
R49
R50
R51
R12
R13
!s100 4U<5^BV1hm9VfRiLaK8=`3
!i10b 1
Eregister_file_tb
R18
R15
R1
R14
R2
R3
R5
Z52 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/register_file_TB.vhd
Z53 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/register_file_TB.vhd
l0
L5
V3bIm@GC6BkloNZEiz0Qkh0
R8
32
Z54 !s108 1667384944.051402
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/register_file_TB.vhd|
Z56 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/register_file_TB.vhd|
R12
R13
!s100 05f=g9JiNl81jim_`BCA22
!i10b 1
Atest
R15
R1
R14
R2
R3
Z57 DEx4 work 16 register_file_tb 0 22 3bIm@GC6BkloNZEiz0Qkh0
l32
L8
VV5H`?15?I`lf^0>4EN4^40
R8
32
R54
R55
R56
R12
R13
!s100 N3dQF>H0?89UbZPD>62e<0
!i10b 1
Abehavior
R15
R1
R14
R2
R3
R57
l28
L8
VN1oBK35bIB<ASnOV0n;LE3
R8
32
R12
R13
w1664463162
dC:\altera\13.0sp1\modelsim_ase\win32aloem\Lab2
FC:/altera/13.0sp1/modelsim_ase/win32aloem/Lab2/register_file_TB.vhd
8C:/altera/13.0sp1/modelsim_ase/win32aloem/Lab2/register_file_TB.vhd
!s90 -reportprogress|300|-work|work|-2002|-explicit|C:/altera/13.0sp1/modelsim_ase/win32aloem/Lab2/register_file_TB.vhd|
!s107 C:/altera/13.0sp1/modelsim_ase/win32aloem/Lab2/register_file_TB.vhd|
!s108 1664463165.785000
!s100 le:f>P<JR`O@28n^iF=1b2
!i10b 1
Eregisterfile
Z58 w1667219371
R15
R1
R14
R24
R2
R3
R5
Z59 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/register_file.vhd
Z60 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/register_file.vhd
l0
L6
VN24LPT8nVHDX`eGZOidj13
R8
32
Z61 !s108 1667384944.020394
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/register_file.vhd|
Z63 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/register_file.vhd|
R12
R13
!s100 7<Gm2LzJ6>Ak_<]Il4>Wg1
!i10b 1
Artl
R15
R1
R14
R24
R2
R3
DEx4 work 12 registerfile 0 22 N24LPT8nVHDX`eGZOidj13
l28
L23
V???hL4Jf3aK]d_FRRlA@63
R8
32
R61
R62
R63
R12
R13
!s100 ZD]dWU=iKgF4TzCGoN>j@1
!i10b 1
Erom
R18
R15
R1
R14
R2
R3
R5
Z64 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/rom.vhd
Z65 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/rom.vhd
l0
L5
VkB??k9_NM4?OjeDi4z[ZV1
R8
32
Z66 !s108 1667384944.077730
Z67 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/rom.vhd|
Z68 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/rom.vhd|
R12
R13
!s100 e1D3jSR>_1@mOZX8HY<VE3
!i10b 1
Artl
R15
R1
R14
R2
R3
DEx4 work 3 rom 0 22 kB??k9_NM4?OjeDi4z[ZV1
l16
L14
VRb0hmDB`VlT9<[]hJh?HX0
R8
32
R66
R67
R68
R12
R13
!s100 SA^ahYV`fc<XDb^G<<`YE2
!i10b 1
Erom_tb
R18
R24
R15
R1
R14
R2
R3
R5
Z69 8/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/rom_TB.vhd
Z70 F/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/rom_TB.vhd
l0
L6
V3iV32cBofBZoEBgI@2]V;1
R8
32
Z71 !s108 1667384944.104412
Z72 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/rom_TB.vhd|
Z73 !s107 /home/jonathan/Documents/GitHub/IL1331-VHDL-Design/Lab2/rom_TB.vhd|
R12
R13
!s100 kdI`_]lBL8DTWH1nE?1N_0
!i10b 1
Atest
R24
R15
R1
R14
R2
R3
DEx4 work 6 rom_tb 0 22 3iV32cBofBZoEBgI@2]V;1
l23
L9
V63fIgBj`Y]>Ah2?NTZahf0
!s100 B5XT5Z9mmUI`ANFDingf_2
R8
32
R71
R72
R73
R12
R13
!i10b 1
