-- hds header_start
--
-- VHDL Architecture MP2_2.Comparator2.untitled
--
-- Created:
--          by - skim41.stdt (glsn46.ews.uiuc.edu)
--          at - 16:50:14 10/15/04
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2001.5 (Build 170)
--
-- hds header_end
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;


LIBRARY MP2_2;
USE MP2_2.LC3b_types.all;

ENTITY Comparator2 IS
   PORT( 
      Clk       : IN     std_logic;
      tag       : IN     LC3b_tag9;
      tag1_out  : IN     LC3b_tag9;
      Comp_Out2 : OUT    std_logic
   );

-- Declarations

END Comparator2 ;

-- hds interface_end
ARCHITECTURE untitled OF Comparator2 IS
BEGIN

 vhdl_Comparator2 : PROCESS(tag, tag1_out)

   BEGIN

   IF (tag = tag1_out) then
       Comp_Out2 <= '1';
   Else
       Comp_Out2 <= '0';
   end IF;

   END PROCESS vhdl_Comparator2;
END untitled;
