<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › iwlwifi › iwl-eeprom.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>iwl-eeprom.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * This file is provided under a dual BSD/GPLv2 license.  When using or</span>
<span class="cm"> * redistributing this file, you may do so under either license.</span>
<span class="cm"> *</span>
<span class="cm"> * GPL LICENSE SUMMARY</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2008 - 2012 Intel Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,</span>
<span class="cm"> * USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution</span>
<span class="cm"> * in the file called LICENSE.GPL.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> *  Intel Linux Wireless &lt;ilw@linux.intel.com&gt;</span>
<span class="cm"> * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<span class="cm"> *</span>
<span class="cm"> * BSD LICENSE</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2005 - 2012 Intel Corporation. All rights reserved.</span>
<span class="cm"> * All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions</span>
<span class="cm"> * are met:</span>
<span class="cm"> *</span>
<span class="cm"> *  * Redistributions of source code must retain the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer.</span>
<span class="cm"> *  * Redistributions in binary form must reproduce the above copyright</span>
<span class="cm"> *    notice, this list of conditions and the following disclaimer in</span>
<span class="cm"> *    the documentation and/or other materials provided with the</span>
<span class="cm"> *    distribution.</span>
<span class="cm"> *  * Neither the name Intel Corporation nor the names of its</span>
<span class="cm"> *    contributors may be used to endorse or promote products derived</span>
<span class="cm"> *    from this software without specific prior written permission.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<span class="cm"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<span class="cm"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<span class="cm"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<span class="cm"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<span class="cm"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<span class="cm"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<span class="cm"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<span class="cm"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<span class="cm"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *****************************************************************************/</span>

<span class="cp">#ifndef __iwl_eeprom_h__</span>
<span class="cp">#define __iwl_eeprom_h__</span>

<span class="cp">#include &lt;net/mac80211.h&gt;</span>

<span class="k">struct</span> <span class="n">iwl_priv</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * EEPROM access time values:</span>
<span class="cm"> *</span>
<span class="cm"> * Driver initiates EEPROM read by writing byte address &lt;&lt; 1 to CSR_EEPROM_REG.</span>
<span class="cm"> * Driver then polls CSR_EEPROM_REG for CSR_EEPROM_REG_READ_VALID_MSK (0x1).</span>
<span class="cm"> * When polling, wait 10 uSec between polling loops, up to a maximum 5000 uSec.</span>
<span class="cm"> * Driver reads 16-bit value from bits 31-16 of CSR_EEPROM_REG.</span>
<span class="cm"> */</span>
<span class="cp">#define IWL_EEPROM_ACCESS_TIMEOUT	5000 </span><span class="cm">/* uSec */</span><span class="cp"></span>

<span class="cp">#define IWL_EEPROM_SEM_TIMEOUT 		10   </span><span class="cm">/* microseconds */</span><span class="cp"></span>
<span class="cp">#define IWL_EEPROM_SEM_RETRY_LIMIT	1000 </span><span class="cm">/* number of attempts (not time) */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Regulatory channel usage flags in EEPROM struct iwl4965_eeprom_channel.flags.</span>
<span class="cm"> *</span>
<span class="cm"> * IBSS and/or AP operation is allowed *only* on those channels with</span>
<span class="cm"> * (VALID &amp;&amp; IBSS &amp;&amp; ACTIVE &amp;&amp; !RADAR).  This restriction is in place because</span>
<span class="cm"> * RADAR detection is not supported by the 4965 driver, but is a</span>
<span class="cm"> * requirement for establishing a new network for legal operation on channels</span>
<span class="cm"> * requiring RADAR detection or restricting ACTIVE scanning.</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE:  &quot;WIDE&quot; flag does not indicate anything about &quot;HT40&quot; 40 MHz channels.</span>
<span class="cm"> *        It only indicates that 20 MHz channel use is supported; HT40 channel</span>
<span class="cm"> *        usage is indicated by a separate set of regulatory flags for each</span>
<span class="cm"> *        HT40 channel pair.</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE:  Using a channel inappropriately will result in a uCode error!</span>
<span class="cm"> */</span>
<span class="cp">#define IWL_NUM_TX_CALIB_GROUPS 5</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">EEPROM_CHANNEL_VALID</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* usable for this SKU/geo */</span>
	<span class="n">EEPROM_CHANNEL_IBSS</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>		<span class="cm">/* usable as an IBSS channel */</span>
	<span class="cm">/* Bit 2 Reserved */</span>
	<span class="n">EEPROM_CHANNEL_ACTIVE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>	<span class="cm">/* active scanning allowed */</span>
	<span class="n">EEPROM_CHANNEL_RADAR</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>	<span class="cm">/* radar detection required */</span>
	<span class="n">EEPROM_CHANNEL_WIDE</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>		<span class="cm">/* 20 MHz channel okay */</span>
	<span class="cm">/* Bit 6 Reserved (was Narrow Channel) */</span>
	<span class="n">EEPROM_CHANNEL_DFS</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>	<span class="cm">/* dynamic freq selection candidate */</span>
<span class="p">};</span>

<span class="cm">/* SKU Capabilities */</span>
<span class="cp">#define EEPROM_SKU_CAP_BAND_24GHZ			(1 &lt;&lt; 4)</span>
<span class="cp">#define EEPROM_SKU_CAP_BAND_52GHZ			(1 &lt;&lt; 5)</span>
<span class="cp">#define EEPROM_SKU_CAP_11N_ENABLE	                (1 &lt;&lt; 6)</span>
<span class="cp">#define EEPROM_SKU_CAP_AMT_ENABLE			(1 &lt;&lt; 7)</span>
<span class="cp">#define EEPROM_SKU_CAP_IPAN_ENABLE	                (1 &lt;&lt; 8)</span>

<span class="cm">/* *regulatory* channel data format in eeprom, one for each channel.</span>
<span class="cm"> * There are separate entries for HT40 (40 MHz) vs. normal (20 MHz) channels. */</span>
<span class="k">struct</span> <span class="n">iwl_eeprom_channel</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>		<span class="cm">/* EEPROM_CHANNEL_* flags copied from EEPROM */</span>
	<span class="n">s8</span> <span class="n">max_power_avg</span><span class="p">;</span>	<span class="cm">/* max power (dBm) on this chnl, limit 31 */</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">enum</span> <span class="n">iwl_eeprom_enhanced_txpwr_flags</span> <span class="p">{</span>
	<span class="n">IWL_EEPROM_ENH_TXP_FL_VALID</span>		<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
	<span class="n">IWL_EEPROM_ENH_TXP_FL_BAND_52G</span>		<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">IWL_EEPROM_ENH_TXP_FL_OFDM</span>		<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
	<span class="n">IWL_EEPROM_ENH_TXP_FL_40MHZ</span>		<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span>
	<span class="n">IWL_EEPROM_ENH_TXP_FL_HT_AP</span>		<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span>
	<span class="n">IWL_EEPROM_ENH_TXP_FL_RES1</span>		<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
	<span class="n">IWL_EEPROM_ENH_TXP_FL_RES2</span>		<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span>
	<span class="n">IWL_EEPROM_ENH_TXP_FL_COMMON_TYPE</span>	<span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * iwl_eeprom_enhanced_txpwr structure</span>
<span class="cm"> *    This structure presents the enhanced regulatory tx power limit layout</span>
<span class="cm"> *    in eeprom image</span>
<span class="cm"> *    Enhanced regulatory tx power portion of eeprom image can be broken down</span>
<span class="cm"> *    into individual structures; each one is 8 bytes in size and contain the</span>
<span class="cm"> *    following information</span>
<span class="cm"> * @flags: entry flags</span>
<span class="cm"> * @channel: channel number</span>
<span class="cm"> * @chain_a_max_pwr: chain a max power in 1/2 dBm</span>
<span class="cm"> * @chain_b_max_pwr: chain b max power in 1/2 dBm</span>
<span class="cm"> * @chain_c_max_pwr: chain c max power in 1/2 dBm</span>
<span class="cm"> * @delta_20_in_40: 20-in-40 deltas (hi/lo)</span>
<span class="cm"> * @mimo2_max_pwr: mimo2 max power in 1/2 dBm</span>
<span class="cm"> * @mimo3_max_pwr: mimo3 max power in 1/2 dBm</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iwl_eeprom_enhanced_txpwr</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">channel</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">chain_a_max</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">chain_b_max</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">chain_c_max</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">delta_20_in_40</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">mimo2_max</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">mimo3_max</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="cm">/* calibration */</span>
<span class="k">struct</span> <span class="n">iwl_eeprom_calib_hdr</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">version</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pa_type</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">voltage</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="cp">#define EEPROM_CALIB_ALL	(INDIRECT_ADDRESS | INDIRECT_CALIBRATION)</span>
<span class="cp">#define EEPROM_XTAL		((2*0x128) | EEPROM_CALIB_ALL)</span>

<span class="cm">/* temperature */</span>
<span class="cp">#define EEPROM_KELVIN_TEMPERATURE	((2*0x12A) | EEPROM_CALIB_ALL)</span>
<span class="cp">#define EEPROM_RAW_TEMPERATURE		((2*0x12B) | EEPROM_CALIB_ALL)</span>


<span class="cm">/* agn links */</span>
<span class="cp">#define EEPROM_LINK_HOST             (2*0x64)</span>
<span class="cp">#define EEPROM_LINK_GENERAL          (2*0x65)</span>
<span class="cp">#define EEPROM_LINK_REGULATORY       (2*0x66)</span>
<span class="cp">#define EEPROM_LINK_CALIBRATION      (2*0x67)</span>
<span class="cp">#define EEPROM_LINK_PROCESS_ADJST    (2*0x68)</span>
<span class="cp">#define EEPROM_LINK_OTHERS           (2*0x69)</span>
<span class="cp">#define EEPROM_LINK_TXP_LIMIT        (2*0x6a)</span>
<span class="cp">#define EEPROM_LINK_TXP_LIMIT_SIZE   (2*0x6b)</span>

<span class="cm">/* agn regulatory - indirect access */</span>
<span class="cp">#define EEPROM_REG_BAND_1_CHANNELS       ((0x08)\</span>
<span class="cp">		| INDIRECT_ADDRESS | INDIRECT_REGULATORY)   </span><span class="cm">/* 28 bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_REG_BAND_2_CHANNELS       ((0x26)\</span>
<span class="cp">		| INDIRECT_ADDRESS | INDIRECT_REGULATORY)   </span><span class="cm">/* 26 bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_REG_BAND_3_CHANNELS       ((0x42)\</span>
<span class="cp">		| INDIRECT_ADDRESS | INDIRECT_REGULATORY)   </span><span class="cm">/* 24 bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_REG_BAND_4_CHANNELS       ((0x5C)\</span>
<span class="cp">		| INDIRECT_ADDRESS | INDIRECT_REGULATORY)   </span><span class="cm">/* 22 bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_REG_BAND_5_CHANNELS       ((0x74)\</span>
<span class="cp">		| INDIRECT_ADDRESS | INDIRECT_REGULATORY)   </span><span class="cm">/* 12 bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_REG_BAND_24_HT40_CHANNELS  ((0x82)\</span>
<span class="cp">		| INDIRECT_ADDRESS | INDIRECT_REGULATORY)   </span><span class="cm">/* 14  bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_REG_BAND_52_HT40_CHANNELS  ((0x92)\</span>
<span class="cp">		| INDIRECT_ADDRESS | INDIRECT_REGULATORY)   </span><span class="cm">/* 22  bytes */</span><span class="cp"></span>

<span class="cm">/* 6000 regulatory - indirect access */</span>
<span class="cp">#define EEPROM_6000_REG_BAND_24_HT40_CHANNELS  ((0x80)\</span>
<span class="cp">		| INDIRECT_ADDRESS | INDIRECT_REGULATORY)   </span><span class="cm">/* 14  bytes */</span><span class="cp"></span>
<span class="cm">/* 2.4 GHz */</span>
<span class="k">extern</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">iwl_eeprom_band_1</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>

<span class="cp">#define ADDRESS_MSK                 0x0000FFFF</span>
<span class="cp">#define INDIRECT_TYPE_MSK           0x000F0000</span>
<span class="cp">#define INDIRECT_HOST               0x00010000</span>
<span class="cp">#define INDIRECT_GENERAL            0x00020000</span>
<span class="cp">#define INDIRECT_REGULATORY         0x00030000</span>
<span class="cp">#define INDIRECT_CALIBRATION        0x00040000</span>
<span class="cp">#define INDIRECT_PROCESS_ADJST      0x00050000</span>
<span class="cp">#define INDIRECT_OTHERS             0x00060000</span>
<span class="cp">#define INDIRECT_TXP_LIMIT          0x00070000</span>
<span class="cp">#define INDIRECT_TXP_LIMIT_SIZE     0x00080000</span>
<span class="cp">#define INDIRECT_ADDRESS            0x00100000</span>

<span class="cm">/* General */</span>
<span class="cp">#define EEPROM_DEVICE_ID                    (2*0x08)	</span><span class="cm">/* 2 bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_SUBSYSTEM_ID		    (2*0x0A)	</span><span class="cm">/* 2 bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_MAC_ADDRESS                  (2*0x15)	</span><span class="cm">/* 6  bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_BOARD_REVISION               (2*0x35)	</span><span class="cm">/* 2  bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_BOARD_PBA_NUMBER             (2*0x3B+1)	</span><span class="cm">/* 9  bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_VERSION                      (2*0x44)	</span><span class="cm">/* 2  bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_SKU_CAP                      (2*0x45)	</span><span class="cm">/* 2  bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_OEM_MODE                     (2*0x46)	</span><span class="cm">/* 2  bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_RADIO_CONFIG                 (2*0x48)	</span><span class="cm">/* 2  bytes */</span><span class="cp"></span>
<span class="cp">#define EEPROM_NUM_MAC_ADDRESS              (2*0x4C)	</span><span class="cm">/* 2  bytes */</span><span class="cp"></span>

<span class="cm">/* The following masks are to be applied on EEPROM_RADIO_CONFIG */</span>
<span class="cp">#define EEPROM_RF_CFG_TYPE_MSK(x)   (x &amp; 0x3)         </span><span class="cm">/* bits 0-1   */</span><span class="cp"></span>
<span class="cp">#define EEPROM_RF_CFG_STEP_MSK(x)   ((x &gt;&gt; 2)  &amp; 0x3) </span><span class="cm">/* bits 2-3   */</span><span class="cp"></span>
<span class="cp">#define EEPROM_RF_CFG_DASH_MSK(x)   ((x &gt;&gt; 4)  &amp; 0x3) </span><span class="cm">/* bits 4-5   */</span><span class="cp"></span>
<span class="cp">#define EEPROM_RF_CFG_PNUM_MSK(x)   ((x &gt;&gt; 6)  &amp; 0x3) </span><span class="cm">/* bits 6-7   */</span><span class="cp"></span>
<span class="cp">#define EEPROM_RF_CFG_TX_ANT_MSK(x) ((x &gt;&gt; 8)  &amp; 0xF) </span><span class="cm">/* bits 8-11  */</span><span class="cp"></span>
<span class="cp">#define EEPROM_RF_CFG_RX_ANT_MSK(x) ((x &gt;&gt; 12) &amp; 0xF) </span><span class="cm">/* bits 12-15 */</span><span class="cp"></span>

<span class="cp">#define EEPROM_RF_CONFIG_TYPE_MAX	0x3</span>

<span class="cp">#define EEPROM_REGULATORY_BAND_NO_HT40			(0)</span>

<span class="k">struct</span> <span class="n">iwl_eeprom_ops</span> <span class="p">{</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">regulatory_bands</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">bool</span> <span class="n">enhanced_txpower</span><span class="p">;</span>
<span class="p">};</span>


<span class="kt">int</span> <span class="n">iwl_eeprom_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">hw_rev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">iwl_eeprom_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">iwl_eeprom_check_version</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">iwl_eeprom_init_hw_params</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">);</span>
<span class="n">u16</span> <span class="n">iwl_eeprom_calib_version</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">);</span>
<span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">iwl_eeprom_query_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">offset</span><span class="p">);</span>
<span class="n">u16</span> <span class="n">iwl_eeprom_query16</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">offset</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">iwl_eeprom_get_mac</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">mac</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">iwl_init_channel_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">iwl_free_channel_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">);</span>
<span class="k">const</span> <span class="k">struct</span> <span class="n">iwl_channel_info</span> <span class="o">*</span><span class="n">iwl_get_channel_info</span><span class="p">(</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">iwl_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span>
		<span class="k">enum</span> <span class="n">ieee80211_band</span> <span class="n">band</span><span class="p">,</span> <span class="n">u16</span> <span class="n">channel</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">iwl_rf_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">);</span>

<span class="cp">#endif  </span><span class="cm">/* __iwl_eeprom_h__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
