

================================================================
== Vitis HLS Report for 'runDataL2toL1'
================================================================
* Date:           Sat Jan 22 01:13:12 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.805 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53| 0.530 us | 0.530 us |   53|   53|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_L2_H_IN_LOOP_L2_W_IN  |       51|       51|         4|          1|          1|    49|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %wo, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %ho, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %co_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_25, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_26, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "%co_1_read = read i20 @_ssdm_op_Read.ap_fifo.i20P, i20 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:249->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 15 'read' 'co_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.45ns)   --->   "%ho_read = read i20 @_ssdm_op_Read.ap_fifo.i20P, i20 %ho" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:251->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 16 'read' 'ho_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%wo_read = read i20 @_ssdm_op_Read.ap_fifo.i20P, i20 %wo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 17 'read' 'wo_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.45ns)   --->   "%ro_read = read i20 @_ssdm_op_Read.ap_fifo.i20P, i20 %ro" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 18 'read' 'ro_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.45ns)   --->   "%so_read = read i20 @_ssdm_op_Read.ap_fifo.i20P, i20 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 19 'read' 'so_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (1.45ns)   --->   "%TILESIZE_H_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_25"   --->   Operation 20 'read' 'TILESIZE_H_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (1.45ns)   --->   "%TILESIZE_W_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_26"   --->   Operation 21 'read' 'TILESIZE_W_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (1.45ns)   --->   "%WH_in_assign = read i20 @_ssdm_op_Read.ap_fifo.i20P, i20 %empty"   --->   Operation 22 'read' 'WH_in_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %TILESIZE_W_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:30->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 23 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_43 = trunc i32 %TILESIZE_H_assign"   --->   Operation 24 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%mul3_cast_i_i = mul i20 %ho_read, i20 %empty_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:251->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 25 'mul' 'mul3_cast_i_i' <Predicate = true> <Delay = 2.32> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_44 = trunc i32 %TILESIZE_W_assign"   --->   Operation 26 'trunc' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%mul6_cast_i_i = mul i20 %wo_read, i20 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 27 'mul' 'mul6_cast_i_i' <Predicate = true> <Delay = 2.32> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%mul9_i_i = mul i20 %WH_in_assign, i20 %co_1_read"   --->   Operation 28 'mul' 'mul9_i_i' <Predicate = true> <Delay = 2.32> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.80ns)   --->   "%tmp = add i20 %ro_read, i20 %mul3_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 29 'add' 'tmp' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.80ns)   --->   "%tmp2 = add i20 %so_read, i20 %mul6_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 30 'add' 'tmp2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%cast = zext i32 %TILESIZE_H_assign"   --->   Operation 31 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %TILESIZE_W_assign"   --->   Operation 32 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 33 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.60ns)   --->   "%br_ln32 = br void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 34 'br' 'br_ln32' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 4.80>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln32_2, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 35 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%hi = phi i32, void %entry, i32 %select_ln32_1, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 36 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%wi = phi i32, void %entry, i32 %add_ln34, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:34->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 37 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.06ns)   --->   "%icmp_ln32 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 39 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.14ns)   --->   "%add_ln32_2 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 40 'add' 'add_ln32_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %._crit_edge.loopexit.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 41 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.85ns)   --->   "%icmp_ln34 = icmp_eq  i32 %wi, i32 %TILESIZE_W_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:34->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 42 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.22ns)   --->   "%select_ln32 = select i1 %icmp_ln34, i32, i32 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 43 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.88ns)   --->   "%add_ln32_3 = add i32, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 44 'add' 'add_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.22ns)   --->   "%select_ln32_1 = select i1 %icmp_ln34, i32 %add_ln32_3, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 45 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %select_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 46 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32 = add i20 %mul9_i_i, i20 %trunc_ln32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 47 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 48 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln32_1 = add i20 %add_ln32, i20 %tmp" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 48 'add' 'add_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 49 [1/1] (2.32ns)   --->   "%mul_ln32 = mul i20 %WH_in_assign, i20 %add_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 49 'mul' 'mul_ln32' <Predicate = (!icmp_ln32)> <Delay = 2.32> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i32 %select_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 50 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node add17_i_i)   --->   "%mul_ln32_1 = mul i8 %trunc_ln30, i8 %trunc_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 51 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty_45 = trunc i32 %select_ln32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 52 'trunc' 'empty_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty_46 = trunc i32 %select_ln32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 53 'trunc' 'empty_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i20 %mul_ln32, i20 %empty_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 54 'add' 'tmp3' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 55 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add13_i_i = add i20 %tmp3, i20 %tmp2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 55 'add' 'add13_i_i' <Predicate = (!icmp_ln32)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 56 [1/1] (0.88ns)   --->   "%add_ln34 = add i32, i32 %select_ln32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:34->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 56 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 57 [2/3] (0.99ns) (grouped into DSP with root node add17_i_i)   --->   "%mul_ln32_1 = mul i8 %trunc_ln30, i8 %trunc_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 57 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 58 [1/3] (0.00ns) (grouped into DSP with root node add17_i_i)   --->   "%mul_ln32_1 = mul i8 %trunc_ln30, i8 %trunc_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 58 'mul' 'mul_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%idxprom_i_i = zext i20 %add13_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 59 'zext' 'idxprom_i_i' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (0.64ns) (root node of the DSP)   --->   "%add17_i_i = add i8 %empty_46, i8 %mul_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 60 'add' 'add17_i_i' <Predicate = (!icmp_ln32)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 61 'getelementptr' 'data_l2_0_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (1.15ns)   --->   "%data_l2_0_load = load i20 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 62 'load' 'data_l2_0_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 817216> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 63 'getelementptr' 'data_l2_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (1.15ns)   --->   "%data_l2_1_load = load i20 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 64 'load' 'data_l2_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 817216> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 65 'getelementptr' 'data_l2_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (1.15ns)   --->   "%data_l2_2_load = load i20 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 66 'load' 'data_l2_2_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 817216> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 67 'getelementptr' 'data_l2_3_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (1.15ns)   --->   "%data_l2_3_load = load i20 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 68 'load' 'data_l2_3_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 817216> <RAM>

State 5 <SV = 4> <Delay = 2.31>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_L2_H_IN_LOOP_L2_W_IN_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 71 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:34->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 72 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 73 [1/2] (0.64ns) (root node of the DSP)   --->   "%add17_i_i = add i8 %empty_46, i8 %mul_ln32_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 73 'add' 'add17_i_i' <Predicate = (!icmp_ln32)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%idxprom18_i_i = zext i8 %add17_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 74 'zext' 'idxprom18_i_i' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (1.15ns)   --->   "%data_l2_0_load = load i20 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 75 'load' 'data_l2_0_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 817216> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%data_l1_0_addr = getelementptr i8 %data_l1_0, i64, i64 %idxprom18_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 76 'getelementptr' 'data_l1_0_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.15ns)   --->   "%store_ln41 = store i8 %data_l2_0_load, i8 %data_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 77 'store' 'store_ln41' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 196> <RAM>
ST_5 : Operation 78 [1/2] (1.15ns)   --->   "%data_l2_1_load = load i20 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 78 'load' 'data_l2_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 817216> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%data_l1_1_addr = getelementptr i8 %data_l1_1, i64, i64 %idxprom18_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 79 'getelementptr' 'data_l1_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.15ns)   --->   "%store_ln41 = store i8 %data_l2_1_load, i8 %data_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 80 'store' 'store_ln41' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 196> <RAM>
ST_5 : Operation 81 [1/2] (1.15ns)   --->   "%data_l2_2_load = load i20 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 81 'load' 'data_l2_2_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 817216> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%data_l1_2_addr = getelementptr i8 %data_l1_2, i64, i64 %idxprom18_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 82 'getelementptr' 'data_l1_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.15ns)   --->   "%store_ln41 = store i8 %data_l2_2_load, i8 %data_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 83 'store' 'store_ln41' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 196> <RAM>
ST_5 : Operation 84 [1/2] (1.15ns)   --->   "%data_l2_3_load = load i20 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 84 'load' 'data_l2_3_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 817216> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%data_l1_3_addr = getelementptr i8 %data_l1_3, i64, i64 %idxprom18_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 85 'getelementptr' 'data_l1_3_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.15ns)   --->   "%store_ln41 = store i8 %data_l2_3_load, i8 %data_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 86 'store' 'store_ln41' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 196> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln262 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 88 'ret' 'ret_ln262' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.63ns
The critical path consists of the following:
	fifo read on port 'empty_25' [30]  (1.46 ns)
	'mul' operation ('bound') [43]  (3.17 ns)

 <State 2>: 4.8ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) with incoming values : ('select_ln32_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [47]  (0 ns)
	'add' operation ('add_ln32_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [58]  (0.88 ns)
	'select' operation ('select_ln32_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [59]  (0.227 ns)
	'add' operation ('add_ln32', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [61]  (0 ns)
	'add' operation ('add_ln32_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [62]  (0.689 ns)
	'mul' operation ('mul_ln32', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [63]  (2.32 ns)
	'add' operation ('tmp3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [70]  (0 ns)
	'add' operation ('add13_i_i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [71]  (0.689 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[73] ('mul_ln32_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:32->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [65]  (0.996 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('data_l2_0_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [75]  (0 ns)
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) on array 'data_l2_0' [76]  (1.16 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) on array 'data_l2_0' [76]  (1.16 ns)
	'store' operation ('store_ln41', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) of variable 'data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262 on array 'data_l1_0' [78]  (1.16 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
