Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 17 22:21:42 2024
| Host         : POWERSLAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cifru_timing_summary_routed.rpt -pb cifru_timing_summary_routed.pb -rpx cifru_timing_summary_routed.rpx -warn_on_violation
| Design       : cifru
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
LUTAR-1    Warning           LUT drives async reset alert    7           
TIMING-18  Warning           Missing input or output delay   13          
TIMING-20  Warning           Non-clocked latch               26          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (135)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (135)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: control/currentState_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: control/currentState_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: control/currentState_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: control/currentState_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: executie/comparator_a/match_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: executie/display/count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: executie/display/count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mpgAddCifra/Q2_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mpgAddCifra/Q3_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgDown/Q2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgDown/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.564        0.000                      0                  203        0.201        0.000                      0                  203        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.564        0.000                      0                  203        0.201        0.000                      0                  203        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.856ns (18.028%)  route 3.892ns (81.972%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.724     5.327    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.971     6.754    mpgDown/cnt_reg_n_0_[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.878 f  mpgDown/cnt[31]_i_6__1/O
                         net (fo=1, routed)           0.573     7.451    mpgDown/cnt[31]_i_6__1_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.124     7.575 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           1.083     8.658    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.152     8.810 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          1.265    10.075    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[21]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X7Y93          FDRE (Setup_fdre_C_R)       -0.653    14.638    mpgDown/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.856ns (18.028%)  route 3.892ns (81.972%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.724     5.327    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.971     6.754    mpgDown/cnt_reg_n_0_[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.878 f  mpgDown/cnt[31]_i_6__1/O
                         net (fo=1, routed)           0.573     7.451    mpgDown/cnt[31]_i_6__1_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.124     7.575 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           1.083     8.658    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.152     8.810 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          1.265    10.075    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[22]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X7Y93          FDRE (Setup_fdre_C_R)       -0.653    14.638    mpgDown/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.856ns (18.028%)  route 3.892ns (81.972%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.724     5.327    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.971     6.754    mpgDown/cnt_reg_n_0_[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.878 f  mpgDown/cnt[31]_i_6__1/O
                         net (fo=1, routed)           0.573     7.451    mpgDown/cnt[31]_i_6__1_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.124     7.575 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           1.083     8.658    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.152     8.810 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          1.265    10.075    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[23]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X7Y93          FDRE (Setup_fdre_C_R)       -0.653    14.638    mpgDown/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.856ns (18.028%)  route 3.892ns (81.972%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.724     5.327    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.971     6.754    mpgDown/cnt_reg_n_0_[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.878 f  mpgDown/cnt[31]_i_6__1/O
                         net (fo=1, routed)           0.573     7.451    mpgDown/cnt[31]_i_6__1_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.124     7.575 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           1.083     8.658    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.152     8.810 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          1.265    10.075    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[24]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X7Y93          FDRE (Setup_fdre_C_R)       -0.653    14.638    mpgDown/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.856ns (19.156%)  route 3.613ns (80.844%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.724     5.327    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.971     6.754    mpgDown/cnt_reg_n_0_[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.878 f  mpgDown/cnt[31]_i_6__1/O
                         net (fo=1, routed)           0.573     7.451    mpgDown/cnt[31]_i_6__1_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.124     7.575 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           1.083     8.658    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.152     8.810 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          0.985     9.795    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  mpgDown/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgDown/CLK
    SLICE_X7Y94          FDRE                                         r  mpgDown/cnt_reg[25]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.653    14.613    mpgDown/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.856ns (19.156%)  route 3.613ns (80.844%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.724     5.327    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.971     6.754    mpgDown/cnt_reg_n_0_[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.878 f  mpgDown/cnt[31]_i_6__1/O
                         net (fo=1, routed)           0.573     7.451    mpgDown/cnt[31]_i_6__1_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.124     7.575 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           1.083     8.658    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.152     8.810 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          0.985     9.795    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  mpgDown/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgDown/CLK
    SLICE_X7Y94          FDRE                                         r  mpgDown/cnt_reg[26]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.653    14.613    mpgDown/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.856ns (19.156%)  route 3.613ns (80.844%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.724     5.327    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.971     6.754    mpgDown/cnt_reg_n_0_[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.878 f  mpgDown/cnt[31]_i_6__1/O
                         net (fo=1, routed)           0.573     7.451    mpgDown/cnt[31]_i_6__1_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.124     7.575 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           1.083     8.658    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.152     8.810 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          0.985     9.795    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  mpgDown/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgDown/CLK
    SLICE_X7Y94          FDRE                                         r  mpgDown/cnt_reg[27]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.653    14.613    mpgDown/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.856ns (19.156%)  route 3.613ns (80.844%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.724     5.327    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.971     6.754    mpgDown/cnt_reg_n_0_[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.878 f  mpgDown/cnt[31]_i_6__1/O
                         net (fo=1, routed)           0.573     7.451    mpgDown/cnt[31]_i_6__1_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.124     7.575 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           1.083     8.658    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.152     8.810 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          0.985     9.795    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X7Y94          FDRE                                         r  mpgDown/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgDown/CLK
    SLICE_X7Y94          FDRE                                         r  mpgDown/cnt_reg[28]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y94          FDRE (Setup_fdre_C_R)       -0.653    14.613    mpgDown/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.856ns (19.252%)  route 3.590ns (80.748%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.724     5.327    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.971     6.754    mpgDown/cnt_reg_n_0_[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.878 f  mpgDown/cnt[31]_i_6__1/O
                         net (fo=1, routed)           0.573     7.451    mpgDown/cnt[31]_i_6__1_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.124     7.575 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           1.083     8.658    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.152     8.810 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          0.963     9.773    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  mpgDown/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgDown/CLK
    SLICE_X7Y95          FDRE                                         r  mpgDown/cnt_reg[29]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.653    14.613    mpgDown/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.856ns (19.252%)  route 3.590ns (80.748%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.724     5.327    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  mpgDown/cnt_reg[21]/Q
                         net (fo=2, routed)           0.971     6.754    mpgDown/cnt_reg_n_0_[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.878 f  mpgDown/cnt[31]_i_6__1/O
                         net (fo=1, routed)           0.573     7.451    mpgDown/cnt[31]_i_6__1_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.124     7.575 r  mpgDown/cnt[31]_i_2__1/O
                         net (fo=2, routed)           1.083     8.658    mpgDown/cnt[31]_i_2__1_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.152     8.810 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          0.963     9.773    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X7Y95          FDRE                                         r  mpgDown/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgDown/CLK
    SLICE_X7Y95          FDRE                                         r  mpgDown/cnt_reg[30]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.653    14.613    mpgDown/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mpgDown/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.599     1.518    mpgDown/CLK
    SLICE_X6Y86          FDRE                                         r  mpgDown/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  mpgDown/Q1_reg/Q
                         net (fo=1, routed)           0.112     1.794    mpgDown/Q1_reg_n_0
    SLICE_X6Y87          FDRE                                         r  mpgDown/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.870     2.035    mpgDown/CLK
    SLICE_X6Y87          FDRE                                         r  mpgDown/Q2_reg/C
                         clock pessimism             -0.500     1.534    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.059     1.593    mpgDown/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mpgUp/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    mpgUp/CLK
    SLICE_X1Y90          FDRE                                         r  mpgUp/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgUp/Q1_reg/Q
                         net (fo=1, routed)           0.158     1.821    mpgUp/Q1_reg_n_0
    SLICE_X3Y89          FDRE                                         r  mpgUp/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.875     2.040    mpgUp/CLK
    SLICE_X3Y89          FDRE                                         r  mpgUp/Q2_reg/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.070     1.607    mpgUp/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mpgDown/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    mpgDown/CLK
    SLICE_X7Y94          FDRE                                         r  mpgDown/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgDown/cnt_reg[28]/Q
                         net (fo=2, routed)           0.118     1.781    mpgDown/cnt_reg_n_0_[28]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  mpgDown/cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.889    mpgDown/cnt0_carry__5_n_4
    SLICE_X7Y94          FDRE                                         r  mpgDown/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.874     2.039    mpgDown/CLK
    SLICE_X7Y94          FDRE                                         r  mpgDown/cnt_reg[28]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.105     1.627    mpgDown/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mpgDown/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    mpgDown/CLK
    SLICE_X7Y92          FDRE                                         r  mpgDown/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgDown/cnt_reg[20]/Q
                         net (fo=2, routed)           0.118     1.780    mpgDown/cnt_reg_n_0_[20]
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  mpgDown/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.888    mpgDown/cnt0_carry__3_n_4
    SLICE_X7Y92          FDRE                                         r  mpgDown/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    mpgDown/CLK
    SLICE_X7Y92          FDRE                                         r  mpgDown/cnt_reg[20]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    mpgDown/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mpgDown/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    mpgDown/CLK
    SLICE_X7Y90          FDRE                                         r  mpgDown/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgDown/cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.783    mpgDown/cnt_reg_n_0_[12]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  mpgDown/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.891    mpgDown/cnt0_carry__1_n_4
    SLICE_X7Y90          FDRE                                         r  mpgDown/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    mpgDown/CLK
    SLICE_X7Y90          FDRE                                         r  mpgDown/cnt_reg[12]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    mpgDown/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mpgDown/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    mpgDown/CLK
    SLICE_X7Y91          FDRE                                         r  mpgDown/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgDown/cnt_reg[16]/Q
                         net (fo=2, routed)           0.120     1.783    mpgDown/cnt_reg_n_0_[16]
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  mpgDown/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.891    mpgDown/cnt0_carry__2_n_4
    SLICE_X7Y91          FDRE                                         r  mpgDown/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    mpgDown/CLK
    SLICE_X7Y91          FDRE                                         r  mpgDown/cnt_reg[16]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    mpgDown/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mpgDown/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.601     1.520    mpgDown/CLK
    SLICE_X7Y89          FDRE                                         r  mpgDown/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mpgDown/cnt_reg[8]/Q
                         net (fo=2, routed)           0.120     1.782    mpgDown/cnt_reg_n_0_[8]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  mpgDown/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.890    mpgDown/cnt0_carry__0_n_4
    SLICE_X7Y89          FDRE                                         r  mpgDown/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    mpgDown/CLK
    SLICE_X7Y89          FDRE                                         r  mpgDown/cnt_reg[8]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    mpgDown/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mpgDown/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgDown/cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.784    mpgDown/cnt_reg_n_0_[24]
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  mpgDown/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.892    mpgDown/cnt0_carry__4_n_4
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.874     2.039    mpgDown/CLK
    SLICE_X7Y93          FDRE                                         r  mpgDown/cnt_reg[24]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.105     1.627    mpgDown/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mpgDown/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    mpgDown/CLK
    SLICE_X7Y91          FDRE                                         r  mpgDown/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgDown/cnt_reg[13]/Q
                         net (fo=2, routed)           0.115     1.777    mpgDown/cnt_reg_n_0_[13]
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  mpgDown/cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.892    mpgDown/cnt0_carry__2_n_7
    SLICE_X7Y91          FDRE                                         r  mpgDown/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    mpgDown/CLK
    SLICE_X7Y91          FDRE                                         r  mpgDown/cnt_reg[13]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    mpgDown/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    mpgAddCifra/CLK
    SLICE_X6Y92          FDRE                                         r  mpgAddCifra/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  mpgAddCifra/cnt_reg[15]/Q
                         net (fo=2, routed)           0.127     1.812    mpgAddCifra/cnt[15]
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  mpgAddCifra/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.922    mpgAddCifra/p_1_in[15]
    SLICE_X6Y92          FDRE                                         r  mpgAddCifra/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    mpgAddCifra/CLK
    SLICE_X6Y92          FDRE                                         r  mpgAddCifra/cnt_reg[15]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.134     1.655    mpgAddCifra/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     control/currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     control/currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     control/currentState_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     control/currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     executie/display/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     executie/display/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     mpgAddCifra/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92     mpgAddCifra/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92     mpgAddCifra/Q3_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     control/currentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     control/currentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     executie/display/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     executie/display/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     control/currentState_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     control/currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     executie/display/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     executie/display/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.282ns  (logic 4.468ns (53.956%)  route 3.813ns (46.044%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[0]/G
    SLICE_X3Y88          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  executie/display/displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.837     1.396    executie/display/displayValueAtCount[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.152     1.548 r  executie/display/segmentOutLED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.976     4.524    segmentOutLED_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.757     8.282 r  segmentOutLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.282    segmentOutLED[5]
    R10                                                               r  segmentOutLED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 4.260ns (51.755%)  route 3.971ns (48.245%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[1]/G
    SLICE_X3Y88          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  executie/display/displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.896     1.455    executie/display/displayValueAtCount[1]
    SLICE_X3Y88          LUT4 (Prop_lut4_I3_O)        0.124     1.579 r  executie/display/segmentOutLED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.075     4.654    segmentOutLED_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.231 r  segmentOutLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.231    segmentOutLED[6]
    T10                                                               r  segmentOutLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 4.465ns (55.303%)  route 3.609ns (44.697%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[0]/G
    SLICE_X3Y88          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  executie/display/displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.964     1.523    executie/display/displayValueAtCount[0]
    SLICE_X3Y89          LUT4 (Prop_lut4_I2_O)        0.153     1.676 r  executie/display/segmentOutLED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.645     4.321    segmentOutLED_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753     8.074 r  segmentOutLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.074    segmentOutLED[3]
    K13                                                               r  segmentOutLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 4.480ns (55.829%)  route 3.544ns (44.171%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X3Y88          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.828     1.387    executie/display/displayValueAtCount[3]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.152     1.539 r  executie/display/segmentOutLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.716     4.255    segmentOutLED_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.769     8.024 r  segmentOutLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.024    segmentOutLED[1]
    T11                                                               r  segmentOutLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 4.217ns (56.127%)  route 3.296ns (43.873%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[0]/G
    SLICE_X3Y88          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  executie/display/displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.964     1.523    executie/display/displayValueAtCount[0]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     1.647 r  executie/display/segmentOutLED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.332     3.979    segmentOutLED_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.512 r  segmentOutLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.512    segmentOutLED[2]
    P15                                                               r  segmentOutLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 4.176ns (59.062%)  route 2.895ns (40.938%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[0]/G
    SLICE_X3Y88          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  executie/display/displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.837     1.396    executie/display/displayValueAtCount[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     1.520 r  executie/display/segmentOutLED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.057     3.578    segmentOutLED_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.071 r  segmentOutLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.071    segmentOutLED[4]
    K16                                                               r  segmentOutLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 4.220ns (61.208%)  route 2.675ns (38.792%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X3Y88          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.828     1.387    executie/display/displayValueAtCount[3]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     1.511 r  executie/display/segmentOutLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.846     3.358    segmentOutLED_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.895 r  segmentOutLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.895    segmentOutLED[0]
    L18                                                               r  segmentOutLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/introduCaractereLED_reg/G
                            (positive level-sensitive latch)
  Destination:            introduCaractereLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 4.094ns (71.004%)  route 1.672ns (28.996%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  control/introduCaractereLED_reg/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control/introduCaractereLED_reg/Q
                         net (fo=1, routed)           1.672     2.231    introduCaractereLED_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.766 r  introduCaractereLED_OBUF_inst/O
                         net (fo=0)                   0.000     5.766    introduCaractereLED
    K15                                                               r  introduCaractereLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Cifru/memory_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            executie/display/displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.365ns  (logic 1.237ns (36.758%)  route 2.128ns (63.242%))
  Logic Levels:           3  (LDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          LDCE                         0.000     0.000 r  executie/ram_Cifru/memory_reg[2][2]/G
    SLICE_X5Y89          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  executie/ram_Cifru/memory_reg[2][2]/Q
                         net (fo=1, routed)           1.091     1.854    executie/display/displayValueAtCount_reg[3]_i_1_1[2]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.146     2.000 r  executie/display/displayValueAtCount_reg[2]_i_2/O
                         net (fo=1, routed)           0.469     2.469    executie/display/displayValueAtCount_reg[2]_i_2_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.328     2.797 r  executie/display/displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.568     3.365    executie/display/displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X3Y88          LDCE                                         r  executie/display/displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Cifru/memory_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            executie/display/displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.257ns  (logic 1.263ns (38.782%)  route 1.994ns (61.218%))
  Logic Levels:           3  (LDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          LDCE                         0.000     0.000 r  executie/ram_Cifru/memory_reg[2][1]/G
    SLICE_X5Y89          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  executie/ram_Cifru/memory_reg[2][1]/Q
                         net (fo=1, routed)           0.942     1.705    executie/display/displayValueAtCount_reg[3]_i_1_1[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.152     1.857 r  executie/display/displayValueAtCount_reg[1]_i_2/O
                         net (fo=1, routed)           0.286     2.143    executie/display/displayValueAtCount_reg[1]_i_2_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.348     2.491 r  executie/display/displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.765     3.257    executie/display/displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X3Y88          LDCE                                         r  executie/display/displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_CifreCurente/memory_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.785%)  route 0.114ns (47.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  executie/ram_Controller/data2_reg[1]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  executie/ram_Controller/data2_reg[1]/Q
                         net (fo=5, routed)           0.114     0.242    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[1]
    SLICE_X2Y88          LDCE                                         r  executie/ram_CifreCurente/memory_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_Cifru/memory_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.735%)  route 0.129ns (50.265%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  executie/ram_Controller/data1_reg[1]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  executie/ram_Controller/data1_reg[1]/Q
                         net (fo=5, routed)           0.129     0.257    executie/ram_Cifru/displayValueAtCount_reg[3]_i_1[1]
    SLICE_X4Y89          LDCE                                         r  executie/ram_Cifru/memory_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_CifreCurente/memory_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.618%)  route 0.130ns (50.382%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  executie/ram_Controller/data2_reg[3]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  executie/ram_Controller/data2_reg[3]/Q
                         net (fo=3, routed)           0.130     0.258    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[3]
    SLICE_X2Y89          LDCE                                         r  executie/ram_CifreCurente/memory_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_CifreCurente/memory_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.412%)  route 0.123ns (46.588%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  executie/ram_Controller/data2_reg[2]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  executie/ram_Controller/data2_reg[2]/Q
                         net (fo=4, routed)           0.123     0.264    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[2]
    SLICE_X2Y88          LDCE                                         r  executie/ram_CifreCurente/memory_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_Cifru/memory_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.108%)  route 0.144ns (52.892%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  executie/ram_Controller/data1_reg[3]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  executie/ram_Controller/data1_reg[3]/Q
                         net (fo=3, routed)           0.144     0.272    executie/ram_Cifru/displayValueAtCount_reg[3]_i_1[3]
    SLICE_X5Y89          LDCE                                         r  executie/ram_Cifru/memory_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_Cifru/memory_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.128ns (46.603%)  route 0.147ns (53.397%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  executie/ram_Controller/data1_reg[3]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  executie/ram_Controller/data1_reg[3]/Q
                         net (fo=3, routed)           0.147     0.275    executie/ram_Cifru/displayValueAtCount_reg[3]_i_1[3]
    SLICE_X4Y89          LDCE                                         r  executie/ram_Cifru/memory_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_Cifru/memory_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (49.016%)  route 0.147ns (50.984%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  executie/ram_Controller/data1_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  executie/ram_Controller/data1_reg[0]/Q
                         net (fo=6, routed)           0.147     0.288    executie/ram_Cifru/displayValueAtCount_reg[3]_i_1[0]
    SLICE_X5Y89          LDCE                                         r  executie/ram_Cifru/memory_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_Cifru/memory_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.038%)  route 0.153ns (51.962%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  executie/ram_Controller/data1_reg[0]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  executie/ram_Controller/data1_reg[0]/Q
                         net (fo=6, routed)           0.153     0.294    executie/ram_Cifru/displayValueAtCount_reg[3]_i_1[0]
    SLICE_X4Y89          LDCE                                         r  executie/ram_Cifru/memory_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_CifreCurente/memory_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.661%)  route 0.179ns (58.339%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  executie/ram_Controller/data2_reg[1]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  executie/ram_Controller/data2_reg[1]/Q
                         net (fo=5, routed)           0.179     0.307    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[1]
    SLICE_X2Y89          LDCE                                         r  executie/ram_CifreCurente/memory_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/ram_CifreCurente/memory_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.179%)  route 0.183ns (58.821%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE                         0.000     0.000 r  executie/ram_Controller/data2_reg[3]/C
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  executie/ram_Controller/data2_reg[3]/Q
                         net (fo=3, routed)           0.183     0.311    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[3]
    SLICE_X2Y88          LDCE                                         r  executie/ram_CifreCurente/memory_reg[0][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.108ns  (logic 4.154ns (51.239%)  route 3.953ns (48.761%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.723     5.326    executie/display/CLK
    SLICE_X3Y89          FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  executie/display/count_reg[1]/Q
                         net (fo=14, routed)          0.867     6.648    executie/display/count[1]
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     6.772 r  executie/display/anodActiv_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.087     9.859    anodActiv_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.433 r  anodActiv_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.433    anodActiv[2]
    T9                                                                r  anodActiv[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            liberOcupatLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.470ns  (logic 4.100ns (54.891%)  route 3.370ns (45.109%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  control/currentState_reg[3]/Q
                         net (fo=16, routed)          0.895     6.675    control/currentState[3]
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=5, routed)           2.475     9.274    liberOcupatLED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.795 r  liberOcupatLED_OBUF_inst/O
                         net (fo=0)                   0.000    12.795    liberOcupatLED
    H17                                                               r  liberOcupatLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 4.352ns (58.625%)  route 3.071ns (41.375%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.723     5.326    executie/display/CLK
    SLICE_X3Y89          FDRE                                         r  executie/display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  executie/display/count_reg[0]/Q
                         net (fo=10, routed)          0.831     6.612    executie/display/count[0]
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.153     6.765 r  executie/display/anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.241     9.006    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.743    12.748 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.748    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.198ns  (logic 4.379ns (60.830%)  route 2.820ns (39.170%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.723     5.326    executie/display/CLK
    SLICE_X3Y89          FDRE                                         r  executie/display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  executie/display/count_reg[0]/Q
                         net (fo=10, routed)          0.724     6.506    executie/display/count[0]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.156     6.662 r  executie/display/anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.095     8.757    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.767    12.524 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.524    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.388ns  (logic 1.286ns (29.305%)  route 3.102ns (70.695%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  control/currentState_reg[3]/Q
                         net (fo=16, routed)          0.895     6.675    control/currentState[3]
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.148     6.823 r  control/displayValueAtCount_reg[3]_i_4/O
                         net (fo=8, routed)           1.306     8.129    executie/display/displayValueAtCount_reg[3]_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I1_O)        0.356     8.485 r  executie/display/displayValueAtCount_reg[0]_i_2/O
                         net (fo=1, routed)           0.296     8.781    executie/display/displayValueAtCount_reg[0]_i_2_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.326     9.107 r  executie/display/displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.606     9.713    executie/display/displayValueAtCount_reg[0]_i_1_n_0
    SLICE_X3Y88          LDCE                                         r  executie/display/displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.871ns  (logic 1.273ns (32.885%)  route 2.598ns (67.115%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  control/currentState_reg[3]/Q
                         net (fo=16, routed)          0.895     6.675    control/currentState[3]
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.148     6.823 r  control/displayValueAtCount_reg[3]_i_4/O
                         net (fo=8, routed)           0.652     7.476    executie/display/displayValueAtCount_reg[3]_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.321     7.797 r  executie/display/displayValueAtCount_reg[1]_i_2/O
                         net (fo=1, routed)           0.286     8.082    executie/display/displayValueAtCount_reg[1]_i_2_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.348     8.430 r  executie/display/displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.765     9.196    executie/display/displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X3Y88          LDCE                                         r  executie/display/displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.825ns  (logic 1.252ns (32.728%)  route 2.573ns (67.272%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  control/currentState_reg[3]/Q
                         net (fo=16, routed)          0.895     6.675    control/currentState[3]
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.148     6.823 r  control/displayValueAtCount_reg[3]_i_4/O
                         net (fo=8, routed)           0.641     7.465    executie/display/displayValueAtCount_reg[3]_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.320     7.785 r  executie/display/displayValueAtCount_reg[2]_i_2/O
                         net (fo=1, routed)           0.469     8.254    executie/display/displayValueAtCount_reg[2]_i_2_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.328     8.582 r  executie/display/displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.568     9.150    executie/display/displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X3Y88          LDCE                                         r  executie/display/displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.667ns  (logic 1.056ns (28.799%)  route 2.611ns (71.201%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  control/currentState_reg[3]/Q
                         net (fo=16, routed)          0.895     6.675    control/currentState[3]
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.148     6.823 r  control/displayValueAtCount_reg[3]_i_4/O
                         net (fo=8, routed)           0.626     7.450    executie/display/displayValueAtCount_reg[3]_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.328     7.778 r  executie/display/displayValueAtCount_reg[3]_i_3/O
                         net (fo=1, routed)           0.480     8.257    executie/display/displayValueAtCount_reg[3]_i_3_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.124     8.381 r  executie/display/displayValueAtCount_reg[3]_i_1/O
                         net (fo=1, routed)           0.610     8.992    executie/display/displayValueAtCount_reg[3]_i_1_n_0
    SLICE_X3Y88          LDCE                                         r  executie/display/displayValueAtCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/introduCaractereLED_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.575ns  (logic 0.580ns (22.520%)  route 1.995ns (77.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  control/currentState_reg[3]/Q
                         net (fo=16, routed)          0.895     6.675    control/currentState[3]
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.799 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.101     7.900    control/liberOcupatLED_OBUF
    SLICE_X0Y101         LDCE                                         r  control/introduCaractereLED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/nextState[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.475ns  (logic 0.608ns (24.570%)  route 1.867ns (75.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  control/currentState_reg[0]/Q
                         net (fo=16, routed)          0.850     6.631    control/currentState[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.152     6.783 f  control/nextState[3]_LDC_i_1/O
                         net (fo=2, routed)           1.016     7.799    control/nextState[3]_LDC_i_1_n_0
    SLICE_X4Y93          FDPE                                         f  control/nextState[3]_P/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/comparator_a/match_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.329%)  route 0.199ns (51.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  control/currentState_reg[2]/Q
                         net (fo=15, routed)          0.199     1.861    control/currentState[2]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.045     1.906 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.000     1.906    executie/comparator_a/liberOcupatLED_OBUF
    SLICE_X2Y90          LDCE                                         r  executie/comparator_a/match_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpgUp/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.097%)  route 0.302ns (61.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    mpgUp/CLK
    SLICE_X3Y89          FDRE                                         r  mpgUp/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgUp/Q3_reg/Q
                         net (fo=2, routed)           0.127     1.789    control/Q3
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  control/data1[3]_i_1/O
                         net (fo=4, routed)           0.176     2.010    executie/ram_Controller/data1_reg[0]_0[0]
    SLICE_X4Y88          FDRE                                         r  executie/ram_Controller/data1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpgUp/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.097%)  route 0.302ns (61.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    mpgUp/CLK
    SLICE_X3Y89          FDRE                                         r  mpgUp/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgUp/Q3_reg/Q
                         net (fo=2, routed)           0.127     1.789    control/Q3
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  control/data1[3]_i_1/O
                         net (fo=4, routed)           0.176     2.010    executie/ram_Controller/data1_reg[0]_0[0]
    SLICE_X4Y88          FDRE                                         r  executie/ram_Controller/data1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpgUp/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.097%)  route 0.302ns (61.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    mpgUp/CLK
    SLICE_X3Y89          FDRE                                         r  mpgUp/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgUp/Q3_reg/Q
                         net (fo=2, routed)           0.127     1.789    control/Q3
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  control/data1[3]_i_1/O
                         net (fo=4, routed)           0.176     2.010    executie/ram_Controller/data1_reg[0]_0[0]
    SLICE_X4Y88          FDRE                                         r  executie/ram_Controller/data1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpgUp/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.097%)  route 0.302ns (61.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    mpgUp/CLK
    SLICE_X3Y89          FDRE                                         r  mpgUp/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgUp/Q3_reg/Q
                         net (fo=2, routed)           0.127     1.789    control/Q3
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  control/data1[3]_i_1/O
                         net (fo=4, routed)           0.176     2.010    executie/ram_Controller/data1_reg[0]_0[0]
    SLICE_X4Y88          FDRE                                         r  executie/ram_Controller/data1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.186ns (34.941%)  route 0.346ns (65.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  control/currentState_reg[3]/Q
                         net (fo=16, routed)          0.169     1.831    control/currentState[3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  control/data2[3]_i_1/O
                         net (fo=4, routed)           0.178     2.054    executie/ram_Controller/data2_reg[0]_0[0]
    SLICE_X1Y88          FDRE                                         r  executie/ram_Controller/data2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data2_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.186ns (34.941%)  route 0.346ns (65.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  control/currentState_reg[3]/Q
                         net (fo=16, routed)          0.169     1.831    control/currentState[3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  control/data2[3]_i_1/O
                         net (fo=4, routed)           0.178     2.054    executie/ram_Controller/data2_reg[0]_0[0]
    SLICE_X1Y88          FDRE                                         r  executie/ram_Controller/data2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data2_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.186ns (34.941%)  route 0.346ns (65.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  control/currentState_reg[3]/Q
                         net (fo=16, routed)          0.169     1.831    control/currentState[3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  control/data2[3]_i_1/O
                         net (fo=4, routed)           0.178     2.054    executie/ram_Controller/data2_reg[0]_0[0]
    SLICE_X1Y88          FDRE                                         r  executie/ram_Controller/data2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data2_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.186ns (34.941%)  route 0.346ns (65.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  control/currentState_reg[3]/Q
                         net (fo=16, routed)          0.169     1.831    control/currentState[3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  control/data2[3]_i_1/O
                         net (fo=4, routed)           0.178     2.054    executie/ram_Controller/data2_reg[0]_0[0]
    SLICE_X1Y88          FDRE                                         r  executie/ram_Controller/data2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/nextState[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.189ns (31.463%)  route 0.412ns (68.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  control/currentState_reg[3]/Q
                         net (fo=16, routed)          0.178     1.840    control/currentState[3]
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.048     1.888 f  control/nextState[3]_LDC_i_2/O
                         net (fo=1, routed)           0.234     2.122    control/nextState[3]_LDC_i_2_n_0
    SLICE_X3Y91          LDCE                                         f  control/nextState[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/currentState_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.976ns  (logic 1.478ns (49.654%)  route 1.498ns (50.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.498     2.976    control/AR[0]
    SLICE_X1Y91          FDCE                                         f  control/currentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.604     5.027    control/CLK
    SLICE_X1Y91          FDCE                                         r  control/currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/currentState_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.935ns  (logic 1.478ns (50.342%)  route 1.458ns (49.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.458     2.935    control/AR[0]
    SLICE_X4Y90          FDCE                                         f  control/currentState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.601     5.024    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/currentState_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.935ns  (logic 1.478ns (50.342%)  route 1.458ns (49.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.458     2.935    control/AR[0]
    SLICE_X4Y90          FDCE                                         f  control/currentState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.601     5.024    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/currentState_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.935ns  (logic 1.478ns (50.342%)  route 1.458ns (49.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.458     2.935    control/AR[0]
    SLICE_X4Y90          FDCE                                         f  control/currentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.601     5.024    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            mpgDown/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.573ns  (logic 1.480ns (57.521%)  route 1.093ns (42.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  down_IBUF_inst/O
                         net (fo=1, routed)           1.093     2.573    mpgDown/down_IBUF
    SLICE_X6Y86          FDRE                                         r  mpgDown/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.598     5.021    mpgDown/CLK
    SLICE_X6Y86          FDRE                                         r  mpgDown/Q1_reg/C

Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            mpgAddCifra/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.565ns  (logic 1.477ns (57.570%)  route 1.088ns (42.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  addCifra_IBUF_inst/O
                         net (fo=1, routed)           1.088     2.565    mpgAddCifra/addCifra_IBUF
    SLICE_X5Y88          FDRE                                         r  mpgAddCifra/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.600     5.023    mpgAddCifra/CLK
    SLICE_X5Y88          FDRE                                         r  mpgAddCifra/Q1_reg/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            mpgUp/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 1.486ns (62.107%)  route 0.907ns (37.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  up_IBUF_inst/O
                         net (fo=1, routed)           0.907     2.392    mpgUp/up_IBUF
    SLICE_X1Y90          FDRE                                         r  mpgUp/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603     5.026    mpgUp/CLK
    SLICE_X1Y90          FDRE                                         r  mpgUp/Q1_reg/C

Slack:                    inf
  Source:                 executie/comparator_a/match_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.957ns  (logic 0.749ns (38.269%)  route 1.208ns (61.731%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          LDCE                         0.000     0.000 r  executie/comparator_a/match_reg/G
    SLICE_X2Y90          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  executie/comparator_a/match_reg/Q
                         net (fo=5, routed)           0.829     1.454    executie/display/match
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.124     1.578 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.379     1.957    executie/display/count[0]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603     5.026    executie/display/CLK
    SLICE_X3Y89          FDRE                                         r  executie/display/count_reg[0]/C

Slack:                    inf
  Source:                 control/nextState[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            control/currentState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.697ns  (logic 0.885ns (52.148%)  route 0.812ns (47.852%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          LDCE                         0.000     0.000 r  control/nextState[3]_LDC/G
    SLICE_X3Y91          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control/nextState[3]_LDC/Q
                         net (fo=1, routed)           0.812     1.573    control/nextState[3]_LDC_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     1.697 r  control/currentState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.697    control/currentState[3]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.601     5.024    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C

Slack:                    inf
  Source:                 control/nextState[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            control/currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.887ns (59.932%)  route 0.593ns (40.068%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          LDCE                         0.000     0.000 r  control/nextState[2]_LDC/G
    SLICE_X3Y90          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  control/nextState[2]_LDC/Q
                         net (fo=1, routed)           0.593     1.356    control/nextState[2]_LDC_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     1.480 r  control/currentState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.480    control/currentState[2]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.601     5.024    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/nextState[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            control/currentState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.206%)  route 0.177ns (48.794%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDPE                         0.000     0.000 r  control/nextState[3]_P/C
    SLICE_X4Y93          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  control/nextState[3]_P/Q
                         net (fo=1, routed)           0.177     0.318    control/nextState[3]_P_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.363 r  control/currentState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    control/currentState[3]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C

Slack:                    inf
  Source:                 control/nextState[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            control/currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.947%)  route 0.178ns (46.053%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDPE                         0.000     0.000 r  control/nextState[1]_P/C
    SLICE_X2Y92          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  control/nextState[1]_P/Q
                         net (fo=1, routed)           0.178     0.342    control/nextState[1]_P_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.045     0.387 r  control/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.387    control/currentState[1]_i_1_n_0
    SLICE_X1Y91          FDCE                                         r  control/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.876     2.041    control/CLK
    SLICE_X1Y91          FDCE                                         r  control/currentState_reg[1]/C

Slack:                    inf
  Source:                 control/nextState[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            control/currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.401%)  route 0.233ns (55.599%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDPE                         0.000     0.000 r  control/nextState[2]_P/C
    SLICE_X4Y92          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  control/nextState[2]_P/Q
                         net (fo=1, routed)           0.233     0.374    control/nextState[2]_P_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.419 r  control/currentState[2]_i_1/O
                         net (fo=1, routed)           0.000     0.419    control/currentState[2]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[2]/C

Slack:                    inf
  Source:                 control/nextState[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            control/currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.926%)  route 0.280ns (60.074%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  control/nextState[0]_C/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control/nextState[0]_C/Q
                         net (fo=1, routed)           0.280     0.421    control/nextState[0]_C_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.466 r  control/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.466    control/currentState[0]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            mpgUp/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.254ns (42.539%)  route 0.343ns (57.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  up_IBUF_inst/O
                         net (fo=1, routed)           0.343     0.596    mpgUp/up_IBUF
    SLICE_X1Y90          FDRE                                         r  mpgUp/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.876     2.041    mpgUp/CLK
    SLICE_X1Y90          FDRE                                         r  mpgUp/Q1_reg/C

Slack:                    inf
  Source:                 executie/comparator_a/match_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.223ns (35.051%)  route 0.413ns (64.949%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          LDCE                         0.000     0.000 r  executie/comparator_a/match_reg/G
    SLICE_X2Y90          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/comparator_a/match_reg/Q
                         net (fo=5, routed)           0.297     0.475    executie/display/match
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.520 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.116     0.636    executie/display/count[0]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.875     2.040    executie/display/CLK
    SLICE_X3Y89          FDRE                                         r  executie/display/count_reg[0]/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            mpgDown/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.248ns (37.224%)  route 0.418ns (62.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  down_IBUF_inst/O
                         net (fo=1, routed)           0.418     0.666    mpgDown/down_IBUF
    SLICE_X6Y86          FDRE                                         r  mpgDown/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.869     2.034    mpgDown/CLK
    SLICE_X6Y86          FDRE                                         r  mpgDown/Q1_reg/C

Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            mpgAddCifra/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.244ns (36.124%)  route 0.432ns (63.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  addCifra_IBUF_inst/O
                         net (fo=1, routed)           0.432     0.677    mpgAddCifra/addCifra_IBUF
    SLICE_X5Y88          FDRE                                         r  mpgAddCifra/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    mpgAddCifra/CLK
    SLICE_X5Y88          FDRE                                         r  mpgAddCifra/Q1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/currentState_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.245ns (29.467%)  route 0.588ns (70.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.588     0.833    control/AR[0]
    SLICE_X4Y90          FDCE                                         f  control/currentState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/currentState_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.245ns (29.467%)  route 0.588ns (70.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.588     0.833    control/AR[0]
    SLICE_X4Y90          FDCE                                         f  control/currentState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[2]/C





