<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>RISC-V Assembler: Compiler Explorer - Project F</title>
<meta name=theme-color><meta name=description content="The Godbolt Compiler Explorer is a fantastic tool for assembler programmers. In this post, I show you how to use Compiler Explorer to generate RISC-V assembly code and offer some ideas to make best use of this tool."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/rss.svg><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.128.2"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="RISC-V Assembler: Compiler Explorer"><meta itemprop=description content="The Godbolt Compiler Explorer is a fantastic tool for assembler programmers. In this post, I show you how to use Compiler Explorer to generate RISC-V assembly code and offer some ideas to make best use of this tool."><meta itemprop=datePublished content="2024-10-15T00:00:00+00:00"><meta itemprop=dateModified content="2024-10-15T00:00:00+00:00"><meta itemprop=wordCount content="1338"><meta itemprop=image content="https://projectf.io/posts/riscv-compiler-explorer/img/social/riscv-compiler-explorer.png"><meta itemprop=keywords content="Asm,Maths,Riscv"><meta property="og:url" content="https://projectf.io/posts/riscv-compiler-explorer/"><meta property="og:site_name" content="Project F"><meta property="og:title" content="RISC-V Assembler: Compiler Explorer"><meta property="og:description" content="The Godbolt Compiler Explorer is a fantastic tool for assembler programmers. In this post, I show you how to use Compiler Explorer to generate RISC-V assembly code and offer some ideas to make best use of this tool."><meta property="og:locale" content="en_gb"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2024-10-15T00:00:00+00:00"><meta property="article:modified_time" content="2024-10-15T00:00:00+00:00"><meta property="article:tag" content="Asm"><meta property="article:tag" content="Maths"><meta property="article:tag" content="Riscv"><meta property="og:image" content="https://projectf.io/posts/riscv-compiler-explorer/img/social/riscv-compiler-explorer.png"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/posts/riscv-compiler-explorer/img/social/riscv-compiler-explorer.png"><meta name=twitter:title content="RISC-V Assembler: Compiler Explorer"><meta name=twitter:description content="The Godbolt Compiler Explorer is a fantastic tool for assembler programmers. In this post, I show you how to use Compiler Explorer to generate RISC-V assembly code and offer some ideas to make best use of this tool."><link rel=canonical href=https://projectf.io/posts/riscv-compiler-explorer/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><article><header class=mb-4><h1 class="!my-0 pb-2.5">RISC-V Assembler: Compiler Explorer</h1><div class="text-sm antialiased opacity-60">Published
<time>15 Oct 2024</time></div></header><section><p>The Godbolt Compiler Explorer is a fantastic tool for assembler programmers. In this post, I show you how to use <em>Compiler Explorer</em> to generate RISC-V assembly code and offer some ideas to make best use of this tool.</p><p>In the last few years, we&rsquo;ve seen an explosion of RISC-V CPU designs on FPGA and ASIC, including the RP2350 found on the Raspberry Pi Pico 2. Thankfully, RISC-V is ideal for assembly programming with its compact, easy-to-learn instruction set. This series will help you learn and understand 32-bit RISC-V instructions and programming.</p><p><strong>RISC-V Assembler</strong>: <a href=/posts/riscv-arithmetic/>Arithmetic</a> | <a href=/posts/riscv-logical/>Logical</a> | <a href=/posts/riscv-shift/>Shift</a> | <a href=/posts/riscv-load-store/>Load and Store</a> | <a href=/posts/riscv-branch-set/>Branch and Set</a> | <a href=/posts/riscv-jump-function/>Jump and Function</a> | <a href=/posts/riscv-multiply-divide/>Multiply and Divide</a> | <a href=/posts/riscv-compiler-explorer/>Compiler Explorer</a> | <a href=/posts/riscv-cheat-sheet/>Assembler Cheat Sheet</a></p><h2 id=getting-started-with-compiler-explorer>Getting Started with Compiler Explorer</h2><p>The Godbolt Compiler Explorer lives at <a href=https://godbolt.org>godbolt.org</a>.</p><p><em>Compiler Explorer</em> lets you see the results of compiling C, C++, Rust and other high-level languages in your browser. Change your high-level code and see the assembled code update immediately. This is invaluable when experimenting and learning, and <em>Compiler Explorer</em> even shows you which assembly instructions correspond to which parts of your high-level code.</p><p>I will focus on C and 32-bit RISC-V (RV32), but much of this advice applies to other languages and architectures. My examples use the <a href=https://github.com/Wren6991/Hazard3>Hazard3</a> RISC-V CPU because it&rsquo;s both open source and available in a low-cost microcontroller, the <a href=https://www.raspberrypi.com/products/rp2350/>Raspberry Pi RP2350</a>.</p><p><img src=img/ce-interface.png alt="Compiler Explorer Interface" title="Language: C, Compiler: rv32gc clang 18.1.0, Compiler Options: -O"></p><p>You write your high-level code on the left and the assembler appears on the right. You can choose your programming language <strong>A</strong>, compiler <strong>B</strong>, and compiler options <strong>C</strong>. Click on output <strong>D</strong> to see compiler output, including errors and warnings.</p><h2 id=choosing-a-compiler>Choosing a Compiler</h2><p>For 32-bit RISC-V, you can choose GCC or Clang in many versions. While I normally use GNU assembler (gas) to assemble my RISC-V designs, Clang often generates more readable assembler. The beauty of <em>Compiler Explorer</em> is you can easily use both and compare them.</p><p>Add your chosen compilers to your favourites; otherwise, you&rsquo;ll be doing a lot of scrolling! You do this by clicking on the compiler drop-down menu and selecting the stars next to your chosen compilers.</p><h2 id=functions-and-optimisation>Functions and Optimisation</h2><p>The best way to experiment with simple designs is to write a function. That way, the inputs and outputs are clear, and you can plainly see what&rsquo;s happening.</p><p>By default, the generated code is unoptimised. This is probably not what you want because it adds a stack frame to your functions, making it harder to see what your algorithm is doing.</p><p>Consider this trivial C function that squares a number:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-C data-lang=C><span style=display:flex><span><span style=color:#66d9ef>int</span> <span style=color:#a6e22e>square</span>(<span style=color:#66d9ef>int</span> num) {
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>return</span> num <span style=color:#f92672>*</span> num;
</span></span><span style=display:flex><span>}
</span></span></code></pre></div><p>In Clang 18.1, without optimisation, you get 11 instructions!</p><p><img src=img/ce-square-unoptimised.png alt="Compiler Explorer without optimisation" title="square:
addi    sp, sp, -16
sw      ra, 12(sp)
sw      s0, 8(sp)
addi    s0, sp, 16
sw      a0, -12(s0)
lw      a0, -12(s0)
mul     a0, a0, a0
lw      ra, 12(sp)
lw      s0, 8(sp)
addi    sp, sp, 16
ret"></p><p>It makes sense if you know that <strong>sp</strong> is the stack pointer, <strong>ra</strong> is the return address, and <strong>s0</strong> is the frame pointer. However, unless you&rsquo;re learning about <a href=/posts/riscv-jump-function/>functions</a>, these instructions are just getting in the way.</p><p>If we add <strong>-O</strong> to the compiler options (top right of window), we get more readable code:</p><p><img src=img/ce-square-optimised.png alt="Compiler Explorer with optimisation" title="square:
mul     a0, a0, a0
ret"></p><p>As expected, squaring a number requires a single multiply instruction.</p><p>You can optimise further with <code>-O2</code> or for size with <code>-Os</code>. See <a href=https://gcc.gnu.org/onlinedocs/gcc/Optimize-Options.html>GCC Options That Control Optimization</a>.</p><h2 id=compiler-options>Compiler Options</h2><p>Beyond optimisation, you can pass many more options to the compiler.</p><p>For RISC-V, the two key options are:</p><ul><li><code>-mabi=ABI-string</code></li><li><code>-march=ISA-string</code></li></ul><p>The <strong>ABI</strong> specifies the integer and floating-point <strong>calling convention</strong>. There are three valid 32-bit conventions, all of which have 32-bit int, long, and pointer but differ in their floating-point support:</p><ul><li><code>ilp32</code> - 32 bit without floating point (soft floats)</li><li><code>ilp32f</code> - 32 bit with single-precision floating point</li><li><code>ilp32d</code> - 32 bit with double-precision floating point</li></ul><p>The <strong>ISA</strong> specifies the size (32 or 64-bit) and RISC-V <strong>extensions</strong> to use. There are many possible combinations; here are a few of the 32-bit possibilities:</p><ul><li><code>rv32i</code> - base 32-bit integer instructions</li><li><code>rv32im</code> - 32-bit integer with multiply extension</li><li><code>rv32imac</code> - 32-bit integer with multiply, atomic, and compressed extensions</li></ul><p>For Hazard3, which lacks floating-point hardware but supports bit-manipulation extensions:</p><ul><li><code>-mabi=ilp32</code></li><li><code>-march=rv32imac_zicsr_zifencei_zba_zbb_zbkb_zbs</code></li></ul><p>For a complete list of RISC-V compiler options, see <a href=https://gcc.gnu.org/onlinedocs/gcc/RISC-V-Options.html>GCC RISC-V Options</a> (works with GCC & Clang).</p><p>Compiler support for RISC-V extensions has evolved rapidly in recent years, so if you have trouble assembling some code, make sure your compiler is new enough.</p><p><em>ProTip: Another handy option is <code>-fno-inline</code>, which prevents functions from being inlined.</em></p><h2 id=c-types>C Types</h2><p>C types are broadly architecture-dependent, and C sets a low bar for acceptable implementations. For example,¬†<strong>int</strong>¬†is signed and must be capable of the range ‚àí32767 to +32767.</p><p>If you&rsquo;re doing anything vaguely numerical, you want to be precise with your types using <a href=https://en.cppreference.com/w/c/types/integer>stdint.h</a>.</p><p>Types you might want to use include:</p><ul><li><strong>signed</strong>: <code>int8_t, int16_t, int32_t, int64_t</code></li><li><strong>unsigned</strong>: <code>uint8_t, uint16_t, uint32_t, uint64_t</code></li></ul><p>For example, compare 32-bit and 64-bit addition on 32-bit RISC-V:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#75715e>#include</span> <span style=color:#75715e>&lt;stdint.h&gt;</span><span style=color:#75715e>
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>int32_t</span> <span style=color:#a6e22e>add32</span>(<span style=color:#66d9ef>int32_t</span> a, <span style=color:#66d9ef>int32_t</span> b) {
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>return</span> a <span style=color:#f92672>+</span> b;
</span></span><span style=display:flex><span>}
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>int64_t</span> <span style=color:#a6e22e>add64</span>(<span style=color:#66d9ef>int64_t</span> a, <span style=color:#66d9ef>int64_t</span> b) {
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>return</span> a <span style=color:#f92672>+</span> b;
</span></span><span style=display:flex><span>}
</span></span></code></pre></div><p><img src=img/ce-add32-add64.png alt="32-bit and 64-bit Addition in Compiler Explorer" title="add32:
add     a0, a0, a1
ret
add64:
add     a1, a1, a3
add     a0, a0, a2
sltu    a2, a0, a2
add     a1, a1, a2
ret"></p><p><em>Learn more about <a href=/posts/riscv-branch-set/#set>RISC-V set instructions and multi-word addition</a>.</em></p><p>C&rsquo;s rules for type conversion can lead to unexpected results. For example, multiplying 32-bit values produces a 64-bit product, but you only get a 64-bit result if you explicitly cast the input values to 64 bits. Contrast the assembled code for these two functions:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#75715e>#include</span> <span style=color:#75715e>&lt;stdint.h&gt;</span><span style=color:#75715e>
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>int64_t</span> <span style=color:#a6e22e>mul64_broken</span>(<span style=color:#66d9ef>int32_t</span> x, <span style=color:#66d9ef>int32_t</span> y) {
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>return</span> x <span style=color:#f92672>*</span> y;  <span style=color:#75715e>// returns 32-bit result!
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>}
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>int64_t</span> <span style=color:#a6e22e>mul64</span>(<span style=color:#66d9ef>int32_t</span> x, <span style=color:#66d9ef>int32_t</span> y) {
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>return</span> (<span style=color:#66d9ef>int64_t</span>)x <span style=color:#f92672>*</span> (<span style=color:#66d9ef>int64_t</span>)y;  <span style=color:#75715e>// 64-bit cast
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>}
</span></span></code></pre></div><p><img src=img/ce-mul64.png alt="64-bit Multiplication in Compiler Explorer" title="mul64_broken:
mul     a0, a1, a0
srai    a1, a0, 31
ret
mul64:
mul     a2, a1, a0
mulh    a1, a1, a0
mv      a0, a2
ret"></p><h2 id=risc-v-extensions>RISC-V Extensions</h2><p>You can easily explore the impact of different RISC-V extensions on code generation.</p><p>In this example, let&rsquo;s reverse the order of bytes in a 32-bit word:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-C data-lang=C><span style=display:flex><span><span style=color:#66d9ef>int32_t</span> <span style=color:#a6e22e>endian_swap</span>(<span style=color:#66d9ef>int32_t</span> word) {
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>return</span> ((word<span style=color:#f92672>&gt;&gt;</span><span style=color:#ae81ff>24</span>) <span style=color:#f92672>&amp;</span> <span style=color:#ae81ff>0xFF</span>) <span style=color:#f92672>|</span>
</span></span><span style=display:flex><span>        ((word<span style=color:#f92672>&lt;&lt;</span><span style=color:#ae81ff>8</span>) <span style=color:#f92672>&amp;</span> <span style=color:#ae81ff>0xFF0000</span>) <span style=color:#f92672>|</span>
</span></span><span style=display:flex><span>        ((word<span style=color:#f92672>&gt;&gt;</span><span style=color:#ae81ff>8</span>) <span style=color:#f92672>&amp;</span> <span style=color:#ae81ff>0xFF00</span>) <span style=color:#f92672>|</span>
</span></span><span style=display:flex><span>        ((word<span style=color:#f92672>&lt;&lt;</span><span style=color:#ae81ff>24</span>) <span style=color:#f92672>&amp;</span> <span style=color:#ae81ff>0xFF000000</span>);
</span></span><span style=display:flex><span>}
</span></span></code></pre></div><p>The result from Clang 18.1 with <code>-O</code>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span>endian_swap:
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>srli</span>    <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>a0</span>, <span style=color:#ae81ff>8</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>lui</span>     <span style=color:#66d9ef>a2</span>, <span style=color:#ae81ff>16</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>addi</span>    <span style=color:#66d9ef>a2</span>, <span style=color:#66d9ef>a2</span>, -<span style=color:#ae81ff>256</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>and</span>     <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>a2</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>srli</span>    <span style=color:#66d9ef>a3</span>, <span style=color:#66d9ef>a0</span>, <span style=color:#ae81ff>24</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>or</span>      <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>a3</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>and</span>     <span style=color:#66d9ef>a2</span>, <span style=color:#66d9ef>a2</span>, <span style=color:#66d9ef>a0</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>slli</span>    <span style=color:#66d9ef>a2</span>, <span style=color:#66d9ef>a2</span>, <span style=color:#ae81ff>8</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>slli</span>    <span style=color:#66d9ef>a0</span>, <span style=color:#66d9ef>a0</span>, <span style=color:#ae81ff>24</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>or</span>      <span style=color:#66d9ef>a0</span>, <span style=color:#66d9ef>a0</span>, <span style=color:#66d9ef>a2</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>or</span>      <span style=color:#66d9ef>a0</span>, <span style=color:#66d9ef>a0</span>, <span style=color:#66d9ef>a1</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>ret</span>
</span></span></code></pre></div><p>If we use the extensions supported by Hazard3, the generated code is rather shorter.</p><p>Clang 18.1 with <code>-O -mabi=ilp32 -march=rv32imac_zicsr_zifencei_zba_zbb_zbkb_zbs</code>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span>endian_swap:
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>rev8</span>    <span style=color:#66d9ef>a0</span>, <span style=color:#66d9ef>a0</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>ret</span>
</span></span></code></pre></div><p>The <strong>Zbb</strong> (basic bit-manipulation) extension includes the <strong>rev8</strong> instruction, which reverses the bytes in a word, swapping big endian to little endian and vice-versa.</p><h2 id=comparing-architectures>Comparing Architectures</h2><p><em>Compiler Explorer</em> is a great way to compare and contrast architectures and instruction sets. Let&rsquo;s look at a couple of simple functions compiled for different architectures.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#75715e>#include</span> <span style=color:#75715e>&lt;stdint.h&gt;</span><span style=color:#75715e>
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>int64_t</span> <span style=color:#a6e22e>add64</span>(<span style=color:#66d9ef>int64_t</span> a, <span style=color:#66d9ef>int64_t</span> b) {
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>return</span> a <span style=color:#f92672>+</span> b;
</span></span><span style=display:flex><span>}
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>int32_t</span> <span style=color:#a6e22e>greater</span>(<span style=color:#66d9ef>int32_t</span> a, <span style=color:#66d9ef>int32_t</span> b) {
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (a <span style=color:#f92672>&gt;</span> b) <span style=color:#66d9ef>return</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>return</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>}
</span></span></code></pre></div><p><strong>32-bit RISC-V</strong> (Clang 18.1 with <code>-O</code>):</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span>add64:
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>add</span>     <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>a3</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>add</span>     <span style=color:#66d9ef>a0</span>, <span style=color:#66d9ef>a0</span>, <span style=color:#66d9ef>a2</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>sltu</span>    <span style=color:#66d9ef>a2</span>, <span style=color:#66d9ef>a0</span>, <span style=color:#66d9ef>a2</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>add</span>     <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>a2</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>ret</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>greater:
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>slt</span>     <span style=color:#66d9ef>a0</span>, <span style=color:#66d9ef>a1</span>, <span style=color:#66d9ef>a0</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>ret</span>
</span></span></code></pre></div><p><strong>armv7</strong> (Clang 18.1 with <code>-O</code>):</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span>add64:
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>adds</span>    <span style=color:#66d9ef>r0</span>, <span style=color:#66d9ef>r2</span>, <span style=color:#66d9ef>r0</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>adc</span>     <span style=color:#66d9ef>r1</span>, <span style=color:#66d9ef>r3</span>, <span style=color:#66d9ef>r1</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>bx</span>      <span style=color:#66d9ef>lr</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>greater:
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>mov</span>     <span style=color:#66d9ef>r2</span>, <span style=color:#75715e>#0
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#a6e22e>cmp</span>     <span style=color:#66d9ef>r0</span>, <span style=color:#66d9ef>r1</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>movgt</span>   <span style=color:#66d9ef>r2</span>, <span style=color:#75715e>#1
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#a6e22e>mov</span>     <span style=color:#66d9ef>r0</span>, <span style=color:#66d9ef>r2</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>bx</span>      <span style=color:#66d9ef>lr</span>
</span></span></code></pre></div><p>Or how about the <strong>Intel 486</strong> (GCC 14.2 with <code>-O -m32 -march=i486</code>):</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span>add64:
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>mov</span>     <span style=color:#66d9ef>eax</span>, <span style=color:#66d9ef>DWORD</span> <span style=color:#66d9ef>PTR</span> [<span style=color:#66d9ef>esp</span><span style=color:#960050;background-color:#1e0010>+</span><span style=color:#ae81ff>12</span>]
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>mov</span>     <span style=color:#66d9ef>edx</span>, <span style=color:#66d9ef>DWORD</span> <span style=color:#66d9ef>PTR</span> [<span style=color:#66d9ef>esp</span><span style=color:#960050;background-color:#1e0010>+</span><span style=color:#ae81ff>16</span>]
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>add</span>     <span style=color:#66d9ef>eax</span>, <span style=color:#66d9ef>DWORD</span> <span style=color:#66d9ef>PTR</span> [<span style=color:#66d9ef>esp</span><span style=color:#960050;background-color:#1e0010>+</span><span style=color:#ae81ff>4</span>]
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>adc</span>     <span style=color:#66d9ef>edx</span>, <span style=color:#66d9ef>DWORD</span> <span style=color:#66d9ef>PTR</span> [<span style=color:#66d9ef>esp</span><span style=color:#960050;background-color:#1e0010>+</span><span style=color:#ae81ff>8</span>]
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>ret</span>
</span></span><span style=display:flex><span>greater:
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>mov</span>     <span style=color:#66d9ef>eax</span>, <span style=color:#66d9ef>DWORD</span> <span style=color:#66d9ef>PTR</span> [<span style=color:#66d9ef>esp</span><span style=color:#960050;background-color:#1e0010>+</span><span style=color:#ae81ff>8</span>]
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>cmp</span>     <span style=color:#66d9ef>DWORD</span> <span style=color:#66d9ef>PTR</span> [<span style=color:#66d9ef>esp</span><span style=color:#960050;background-color:#1e0010>+</span><span style=color:#ae81ff>4</span>], <span style=color:#66d9ef>eax</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>setg</span>    <span style=color:#66d9ef>al</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>and</span>     <span style=color:#66d9ef>eax</span>, <span style=color:#ae81ff>255</span>
</span></span><span style=display:flex><span>        <span style=color:#a6e22e>ret</span>
</span></span></code></pre></div><p>You can pass all the usual compiler options to select specific architectures. Refer to your chosen compiler documentation for details.</p><p><em>Compiler Explorer</em> supports an impressive collections of instruction sets: <a href=https://en.wikipedia.org/wiki/MOS_Technology_6502>6502</a>, <a href=https://en.wikipedia.org/wiki/AArch64>aarch64</a>, <a href=https://en.wikipedia.org/wiki/X86-64>amd64</a> (inc. i386), <a href=https://en.wikipedia.org/wiki/ARM_architecture_family#32-bit_architecture>arm32</a>, <a href=https://en.wikipedia.org/wiki/Atmel_AVR_instruction_set>avr</a>, <a href=https://en.wikipedia.org/wiki/TMS320#C6000_series>c6x</a>, <a href=https://en.wikipedia.org/wiki/EBPF>ebpf</a>, <a href=https://en.wikipedia.org/wiki/Kalray>kvx</a>, <a href=https://en.wikipedia.org/wiki/Loongson#LoongArch>loongarch</a>, <a href=https://en.wikipedia.org/wiki/Motorola_68000_series>m68k</a>, <a href=https://en.wikipedia.org/wiki/MIPS_architecture>mips</a>, <a href=https://mrisc32.bitsnbites.eu>mrisc32</a>, <a href=https://en.wikipedia.org/wiki/TI_MSP430>msp430</a>, <a href=https://en.wikipedia.org/wiki/PowerPC>powerpc</a>, <a href=https://en.wikipedia.org/wiki/RISC-V>riscv32</a>, <a href=https://en.wikipedia.org/wiki/RISC-V>riscv64</a>, <a href=https://en.wikipedia.org/wiki/Z/Architecture>s390x</a>, <a href=https://en.wikipedia.org/wiki/SuperH>sh</a> (SuperH), <a href=https://en.wikipedia.org/wiki/SPARC>sparc</a>, <a href=https://en.wikipedia.org/wiki/VAX>vax</a>, <a href=https://en.wikipedia.org/wiki/WebAssembly>wasm32</a>, and <a href=https://en.wikipedia.org/wiki/Tensilica#Xtensa_configurable_cores>xtensa</a>! I lost a fair few hours learning about some of the more obscure of them.</p><h2 id=whats-next>What&rsquo;s Next?</h2><p>Check out the <a href=/posts/riscv-cheat-sheet/>RISC-V Assembler Cheat Sheet</a> and my <a href=/tutorials/>FPGA & RISC-V Tutorials</a>.</p><p>Share your thoughts with me on <a href=https://mastodon.social/@WillFlux>Mastodon</a> or <a href=https://x.com/WillFlux>X</a>. If you enjoy my work, please <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. Sponsors help me create new projects for everyone, <em>and</em> they get early access to blog posts and source code. üôè</p></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/asm>asm</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/maths>maths</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/riscv>riscv</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io/>Project F</a>: A little oasis for FPGA and RISC-V design.
&copy; 2024 Will Green.</div></footer></body></html>