{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669999119259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669999119262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 11:38:39 2022 " "Processing started: Fri Dec 02 11:38:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669999119262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999119262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lhnRISC621_v -c lhnRISC621_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off lhnRISC621_v -c lhnRISC621_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999119262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669999119631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669999119631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhnrisc621_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhnrisc621_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhnRISC621_v " "Found entity 1: lhnRISC621_v" {  } { { "lhnRISC621_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999125104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999125104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhnrisc621_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lhnrisc621_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhnRISC621_v_tb " "Found entity 1: lhnRISC621_v_tb" {  } { { "lhnRISC621_v_tb.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhnRISC621_v_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999125105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999125105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_ir2assembly_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_ir2assembly_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_ir2assembly_v " "Found entity 1: lhn_ir2assembly_v" {  } { { "lhn_ir2assembly_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_ir2assembly_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999125107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999125107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_mm " "Found entity 1: lhn_mm" {  } { { "lhn_mm.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_mm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999125109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999125109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_pll_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_pll_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_v " "Found entity 1: lhn_pll_v" {  } { { "lhn_pll_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_pll_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999125111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999125111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_pll_3_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_pll_3_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_pll_3_v " "Found entity 1: lhn_pll_3_v" {  } { { "lhn_pll_3_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_pll_3_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999125112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999125112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cache_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cache_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_cache_v " "Found entity 1: lhn_cache_v" {  } { { "lhn_cache_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999125114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999125114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cam_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cam_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_CAM_v " "Found entity 1: lhn_CAM_v" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_CAM_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999125116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999125116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_3to8_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_3to8_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_3to8_dec " "Found entity 1: lhn_3to8_dec" {  } { { "lhn_3to8_dec.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_3to8_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999125117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999125117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cache_2w_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cache_2w_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_cache_2w_v " "Found entity 1: lhn_cache_2w_v" {  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/lhn_cache_2w_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999125119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999125119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Top_Wrapper " "Found entity 1: FPGA_Top_Wrapper" {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669999125121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999125121 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "core2 FPGA_Top_Wrapper.v(103) " "Verilog HDL error at FPGA_Top_Wrapper.v(103): object \"core2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 103 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669999125131 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "core3 FPGA_Top_Wrapper.v(108) " "Verilog HDL error at FPGA_Top_Wrapper.v(108): object \"core3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FPGA_Top_Wrapper.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_12/lhnRISC621_multicore_v_restored/FPGA_Top_Wrapper.v" 108 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669999125131 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669999125172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 02 11:38:45 2022 " "Processing ended: Fri Dec 02 11:38:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669999125172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669999125172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669999125172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669999125172 ""}
