{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "F:/EMB_pub/embedded/risc_v/ae350_soc/ref_design/1.1/FPGA_RefDesign/Tang_MEGA_138K_Pro_Dock/ae350_demo/src/ae350_demo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/EMB_pub/embedded/risc_v/ae350_soc/ref_design/1.1/FPGA_RefDesign/Tang_MEGA_138K_Pro_Dock/ae350_demo/src/gowin_pll_ae350/gowin_pll_ae350.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/EMB_pub/embedded/risc_v/ae350_soc/ref_design/1.1/FPGA_RefDesign/Tang_MEGA_138K_Pro_Dock/ae350_demo/src/gowin_pll_ddr3/gowin_pll_ddr3.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/EMB_pub/embedded/risc_v/ae350_soc/ref_design/1.1/FPGA_RefDesign/Tang_MEGA_138K_Pro_Dock/ae350_demo/src/key_debounce.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/EMB_pub/embedded/risc_v/ae350_soc/ref_design/1.1/FPGA_RefDesign/Tang_MEGA_138K_Pro_Dock/ae350_demo/src/riscv_ae350_soc/riscv_ae350_soc.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "F:/EMB_pub/embedded/risc_v/ae350_soc/ref_design/1.1/FPGA_RefDesign/Tang_MEGA_138K_Pro_Dock/ae350_demo/impl/temp/rtl_parser.result",
 "Top" : "ae350_demo_top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}