<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xG HAL User Manual: Trigger Output</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xG HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">Trigger Output</div>  </div>
<div class="ingroups"><a class="el" href="group/group__TIM__LL__Exported__Constants.html">TIM Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#gaa10c26b0f05efc3ef38d8a5f0289e8f7">LL_TIM_TRGO_RESET</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga94e2bc4e28ae8ff1ebc982831a8a4d15">LL_TIM_TRGO_ENABLE</a>&#160;&#160;&#160;TIM_CR2_MMS_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga41786dd75a7b6b011be308c1c768b8db">LL_TIM_TRGO_UPDATE</a>&#160;&#160;&#160;TIM_CR2_MMS_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga62fc81fe69892117a9fed9d386e4049e">LL_TIM_TRGO_CC1IF</a>&#160;&#160;&#160;(TIM_CR2_MMS_1 | TIM_CR2_MMS_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga2c9fcd1afd730ce4a2a66b86a2a8fd66">LL_TIM_TRGO_OC1REF</a>&#160;&#160;&#160;TIM_CR2_MMS_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga665fad9a32880a12466d855774333c02">LL_TIM_TRGO_OC2REF</a>&#160;&#160;&#160;(TIM_CR2_MMS_2 | TIM_CR2_MMS_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#gabe53aaf56f580dc459f4601e23a0e4e5">LL_TIM_TRGO_OC3REF</a>&#160;&#160;&#160;(TIM_CR2_MMS_2 | TIM_CR2_MMS_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga0d0503bbd05e1b29b038a48bfa2147e5">LL_TIM_TRGO_OC4REF</a>&#160;&#160;&#160;(TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga62fc81fe69892117a9fed9d386e4049e"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_TRGO_CC1IF" ref="ga62fc81fe69892117a9fed9d386e4049e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga62fc81fe69892117a9fed9d386e4049e">LL_TIM_TRGO_CC1IF</a>&#160;&#160;&#160;(TIM_CR2_MMS_1 | TIM_CR2_MMS_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CC1 capture or a compare match is used as trigger output </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00708">708</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94e2bc4e28ae8ff1ebc982831a8a4d15"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_TRGO_ENABLE" ref="ga94e2bc4e28ae8ff1ebc982831a8a4d15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga94e2bc4e28ae8ff1ebc982831a8a4d15">LL_TIM_TRGO_ENABLE</a>&#160;&#160;&#160;TIM_CR2_MMS_0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Counter Enable signal (CNT_EN) is used as trigger output </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00706">706</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c9fcd1afd730ce4a2a66b86a2a8fd66"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_TRGO_OC1REF" ref="ga2c9fcd1afd730ce4a2a66b86a2a8fd66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga2c9fcd1afd730ce4a2a66b86a2a8fd66">LL_TIM_TRGO_OC1REF</a>&#160;&#160;&#160;TIM_CR2_MMS_2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OC1REF signal is used as trigger output </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00709">709</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga665fad9a32880a12466d855774333c02"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_TRGO_OC2REF" ref="ga665fad9a32880a12466d855774333c02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga665fad9a32880a12466d855774333c02">LL_TIM_TRGO_OC2REF</a>&#160;&#160;&#160;(TIM_CR2_MMS_2 | TIM_CR2_MMS_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OC2REF signal is used as trigger output </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00710">710</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__tim_8c_source.html#l00595">LL_TIM_HALLSENSOR_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="gabe53aaf56f580dc459f4601e23a0e4e5"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_TRGO_OC3REF" ref="gabe53aaf56f580dc459f4601e23a0e4e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__TRGO.html#gabe53aaf56f580dc459f4601e23a0e4e5">LL_TIM_TRGO_OC3REF</a>&#160;&#160;&#160;(TIM_CR2_MMS_2 | TIM_CR2_MMS_1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OC3REF signal is used as trigger output </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00711">711</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d0503bbd05e1b29b038a48bfa2147e5"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_TRGO_OC4REF" ref="ga0d0503bbd05e1b29b038a48bfa2147e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga0d0503bbd05e1b29b038a48bfa2147e5">LL_TIM_TRGO_OC4REF</a>&#160;&#160;&#160;(TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>OC4REF signal is used as trigger output </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00712">712</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa10c26b0f05efc3ef38d8a5f0289e8f7"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_TRGO_RESET" ref="gaa10c26b0f05efc3ef38d8a5f0289e8f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__TRGO.html#gaa10c26b0f05efc3ef38d8a5f0289e8f7">LL_TIM_TRGO_RESET</a>&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>UG bit from the TIMx_EGR register is used as trigger output </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00705">705</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41786dd75a7b6b011be308c1c768b8db"></a><!-- doxytag: member="stm32f1xx_ll_tim.h::LL_TIM_TRGO_UPDATE" ref="ga41786dd75a7b6b011be308c1c768b8db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga41786dd75a7b6b011be308c1c768b8db">LL_TIM_TRGO_UPDATE</a>&#160;&#160;&#160;TIM_CR2_MMS_1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Update event is used as trigger output </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__tim_8h_source.html#l00707">707</a> of file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:57:04 for STM32F103xG HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
