{"switchID": {"p4_name": "switchID_reg_rw_0", "control_width": 2, "base_addr": 1140982016, "output_fields": [{"type": "bits", "px_name": "result", "size": 31}], "px_class": "UserEngine", "prefix_name": "switchID", "input_decl": {"px_type_name": "switchID_reg_rw_input_t", "px_name": "switchID_reg_rw_input"}, "max_cycles": 64, "input_fields": [{"type": "bits", "px_name": "stateful_valid", "size": 1}, {"type": "bits", "px_name": "index", "size": 2}, {"type": "bits", "px_name": "newVal", "size": 31}, {"type": "bits", "px_name": "opCode", "size": 8}], "px_name": "switchID_reg_rw_0", "extern_type": "reg_rw", "module_name": "vSwitch0switchID_reg_rw_0_t", "output_decl": {"px_type_name": "switchID_reg_rw_output_t", "px_name": "switchID_reg_rw_output"}, "px_type_name": "switchID_reg_rw_0_t", "annotations": {"Xilinx_MaxLatency": ["64"], "Xilinx_ControlWidth": ["2"]}, "addr_offset": 256}, "tin": {"p4_name": "tin_timestamp_0", "control_width": 0, "output_fields": [{"type": "bits", "px_name": "result", "size": 31}], "px_class": "UserEngine", "prefix_name": "tin", "input_decl": {"px_type_name": "tin_timestamp_input_t", "px_name": "tin_timestamp_input"}, "max_cycles": 1, "input_fields": [{"type": "bits", "px_name": "stateful_valid_0", "size": 1}, {"type": "bits", "px_name": "valid", "size": 1}], "px_name": "tin_timestamp_0", "extern_type": "timestamp", "module_name": "vSwitch0tin_timestamp_0_t", "output_decl": {"px_type_name": "tin_timestamp_output_t", "px_name": "tin_timestamp_output"}, "px_type_name": "tin_timestamp_0_t", "annotations": {"Xilinx_MaxLatency": ["1"], "Xilinx_ControlWidth": ["0"]}}}