# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab_5_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:23 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:55:23 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:23 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:55:23 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:23 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:55:23 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:23 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:55:23 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:23 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/fetch.sv 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/mux_2to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/mux_2to1.sv 
# -- Compiling module mux_2to1
# 
# Top level modules:
# 	mux_2to1
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/Reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/Reg_16.sv 
# -- Compiling module reg_16
# -- Compiling module reg_10
# 
# Top level modules:
# 	reg_16
# 	reg_10
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/mux_4to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/mux_4to1.sv 
# -- Compiling module mux_4to1
# 
# Top level modules:
# 	mux_4to1
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/mux_4to1_concatenation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/mux_4to1_concatenation.sv 
# -- Compiling module mux_4to1_concatenation
# 
# Top level modules:
# 	mux_4to1_concatenation
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/decoder_3to8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/mux_8to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/mux_8to1.sv 
# -- Compiling module mux_8to1
# 
# Top level modules:
# 	mux_8to1
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/sext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/sext.sv 
# -- Compiling module sext4
# -- Compiling module sext5
# -- Compiling module sext8
# -- Compiling module sext10
# 
# Top level modules:
# 	sext4
# 	sext5
# 	sext8
# 	sext10
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/Reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/Reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:24 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:55:24 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:25 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:55:25 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab\ 5.2 {C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/5_1_testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:55:25 on Mar 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2" C:/Users/vverm2/ECE_Classes/ECE-385/Lab 5.2/5_1_testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:55:25 on Mar 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:55:27 on Mar 05,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.mux_4to1
# Loading work.reg_16
# Loading work.reg_10
# Loading work.mux_2to1
# Loading work.reg_file
# Loading work.decoder_3to8
# Loading work.mux_8to1
# Loading work.sext4
# Loading work.sext5
# Loading work.sext8
# Loading work.sext10
# Loading work.ALU
# Loading work.reg_1
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.fetch
# Loading work.mux_4to1_concatenation
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.sync
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: verve  Hostname: V-BOOK  ProcessID: 18680
#           Attempting to use alternate WLF file "./wlftvkf5yb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvkf5yb
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# End time: 20:00:24 on Mar 05,2023, Elapsed time: 0:04:57
# Errors: 0, Warnings: 2
