Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 18 22:19:47 2024
| Host         : HYEON-OdysseyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_top_timing_summary_routed.rpt -pb design_top_timing_summary_routed.pb -rpx design_top_timing_summary_routed.rpx -warn_on_violation
| Design       : design_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (311)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (120)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (311)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/r_1Hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_kbd/pulse/B_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_kbd/pulse/C_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/r_25MHz_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (120)
--------------------------------
 There are 120 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.346        0.000                      0                  155        0.087        0.000                      0                  155        3.000        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100MHz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.346        0.000                      0                   55        0.243        0.000                      0                   55        4.500        0.000                       0                    73  
  clk_out2_clk_wiz_0         15.122        0.000                      0                  100        0.171        0.000                      0                  100        9.500        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.347        0.000                      0                   55        0.243        0.000                      0                   55        4.500        0.000                       0                    73  
  clk_out2_clk_wiz_0_1       15.124        0.000                      0                  100        0.171        0.000                      0                  100        9.500        0.000                       0                    51  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.346        0.000                      0                   55        0.169        0.000                      0                   55  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         15.122        0.000                      0                  100        0.087        0.000                      0                  100  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.346        0.000                      0                   55        0.169        0.000                      0                   55  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       15.122        0.000                      0                  100        0.087        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 3.113ns (59.000%)  route 2.163ns (41.000%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.030     2.617    pg1/cdr/digit_word[6]
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     2.741 f  pg1/cdr/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.741    pg1/cdr/rgb_reg[11]_i_5_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209     2.950 f  pg1/cdr/rgb_reg_reg[11]_i_4/O
                         net (fo=4, routed)           0.609     3.559    vgc/rgb_reg_reg[7]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.326     3.885 r  vgc/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.524     4.409    vgc_n_13
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.578     9.066    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)       -0.237     8.754    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.624ns (32.438%)  route 3.382ns (67.562%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.631    -0.909    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  vgc/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.603     0.212    vgc/y[0]
    SLICE_X9Y103         LUT2 (Prop_lut2_I0_O)        0.153     0.365 f  vgc/char_addr_reg[6]_i_4/O
                         net (fo=1, routed)           0.674     1.039    vgc/char_addr_reg[6]_i_4_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I0_O)        0.327     1.366 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.674     2.040    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X8Y103         LUT5 (Prop_lut5_I0_O)        0.148     2.188 f  vgc/char_addr_reg[6]_i_2/O
                         net (fo=15, routed)          0.558     2.746    vgc/char_addr_reg[6]_i_2_n_0
    SLICE_X7Y102         LUT6 (Prop_lut6_I4_O)        0.328     3.074 r  vgc/bit_addr_reg[2]_i_4/O
                         net (fo=6, routed)           0.873     3.947    pg1/cdr/rgb_reg_reg[6]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.150     4.097 r  pg1/cdr/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.097    pg1_n_2
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.048    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.118     9.091    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 3.084ns (64.202%)  route 1.720ns (35.798%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.586 f  pg1/cdr/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.030     2.617    pg1/cdr/digit_word[6]
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     2.741 r  pg1/cdr/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.741    pg1/cdr/rgb_reg[11]_i_5_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209     2.950 r  pg1/cdr/rgb_reg_reg[11]_i_4/O
                         net (fo=4, routed)           0.689     3.639    pg1/cdr/h_count_reg_reg[4]
    SLICE_X8Y101         LUT2 (Prop_lut2_I0_O)        0.297     3.936 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.936    pg1_n_0
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.578     9.066    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.077     9.068    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 3.084ns (64.229%)  route 1.718ns (35.771%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.030     2.617    pg1/cdr/digit_word[6]
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     2.741 f  pg1/cdr/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.741    pg1/cdr/rgb_reg[11]_i_5_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209     2.950 f  pg1/cdr/rgb_reg_reg[11]_i_4/O
                         net (fo=4, routed)           0.687     3.637    vgc/rgb_reg_reg[7]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.297     3.934 r  vgc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     3.934    vgc_n_19
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.578     9.066    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.081     9.072    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -3.934    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.828ns (20.168%)  route 3.277ns (79.832%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.999     3.143    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.267 r  clock_and_calendar/bin_clk/ctr_1Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     3.267    clock_and_calendar/bin_clk/ctr_1Hz_0[7]
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.031     9.098    clock_and_calendar/bin_clk/ctr_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.148%)  route 3.087ns (78.852%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.809     2.953    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.124     3.077 r  clock_and_calendar/bin_clk/ctr_1Hz[1]_i_1/O
                         net (fo=1, routed)           0.000     3.077    clock_and_calendar/bin_clk/ctr_1Hz_0[1]
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.588     8.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[1]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.029     9.097    clock_and_calendar/bin_clk/ctr_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.828ns (21.181%)  route 3.081ns (78.819%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.803     2.947    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.071 r  clock_and_calendar/bin_clk/ctr_1Hz[8]_i_1/O
                         net (fo=1, routed)           0.000     3.071    clock_and_calendar/bin_clk/ctr_1Hz_0[8]
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.031     9.098    clock_and_calendar/bin_clk/ctr_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.828ns (21.190%)  route 3.079ns (78.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.801     2.945    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.124     3.069 r  clock_and_calendar/bin_clk/ctr_1Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     3.069    clock_and_calendar/bin_clk/ctr_1Hz_0[2]
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.588     8.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031     9.099    clock_and_calendar/bin_clk/ctr_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.150%)  route 3.087ns (78.850%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.809     2.953    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.077 r  clock_and_calendar/bin_clk/ctr_1Hz[5]_i_1/O
                         net (fo=1, routed)           0.000     3.077    clock_and_calendar/bin_clk/ctr_1Hz_0[5]
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.077     9.144    clock_and_calendar/bin_clk/ctr_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.828ns (21.193%)  route 3.079ns (78.807%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.801     2.945    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.069 r  clock_and_calendar/bin_clk/ctr_1Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     3.069    clock_and_calendar/bin_clk/ctr_1Hz_0[6]
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.081     9.148    clock_and_calendar/bin_clk/ctr_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.172    -0.252    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.070    -0.495    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/f_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.605    -0.559    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clock_and_calendar/bin_clk/e_reg/Q
                         net (fo=1, routed)           0.172    -0.246    clock_and_calendar/bin_clk/e_reg_n_0
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.878    -0.795    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/f_reg/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.070    -0.489    clock_and_calendar/bin_clk/f_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/g_reg/Q
                         net (fo=1, routed)           0.174    -0.250    clock_and_calendar/bin_clk/g_reg_n_0
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.066    -0.499    clock_and_calendar/bin_clk/h_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.605    -0.559    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clock_and_calendar/bin_clk/d_reg/Q
                         net (fo=1, routed)           0.174    -0.244    clock_and_calendar/bin_clk/d_reg_n_0
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.878    -0.795    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.066    -0.493    clock_and_calendar/bin_clk/e_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.569    -0.595    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.257    vgc/r_25MHz[0]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.043    -0.214 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    vgc/p_0_in[1]
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.840    -0.833    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X10Y103        FDCE (Hold_fdce_C_D)         0.131    -0.464    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.822%)  route 0.180ns (49.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X9Y101         FDCE                                         r  vgc/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  vgc/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.180    -0.273    vgc/x[2]
    SLICE_X9Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vgc/h_sync_next
    SLICE_X9Y102         FDCE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.841    -0.832    vgc/clk_out1
    SLICE_X9Y102         FDCE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism              0.254    -0.578    
    SLICE_X9Y102         FDCE (Hold_fdce_C_D)         0.092    -0.486    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.569    -0.595    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.257    vgc/r_25MHz[0]
    SLICE_X10Y103        LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  vgc/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vgc/p_0_in[0]
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.840    -0.833    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X10Y103        FDCE (Hold_fdce_C_D)         0.120    -0.475    vgc/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.597    -0.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y107         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.258    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X1Y107         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  clock_and_calendar/bin_clk/ctr_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    clock_and_calendar/bin_clk/ctr_1Hz_0[0]
    SLICE_X1Y107         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.870    -0.803    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y107         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091    -0.476    clock_and_calendar/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/r_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/r_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.601%)  route 0.204ns (49.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y111         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  clock_and_calendar/bin_clk/r_1Hz_reg/Q
                         net (fo=19, routed)          0.204    -0.200    clock_and_calendar/bin_clk/CLK
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  clock_and_calendar/bin_clk/r_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.155    clock_and_calendar/bin_clk/r_1Hz_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y111         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.120    -0.448    clock_and_calendar/bin_clk/r_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.231ns (44.102%)  route 0.293ns (55.898%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.595    -0.569    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y112         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[17]/Q
                         net (fo=2, routed)           0.135    -0.293    clock_and_calendar/bin_clk/ctr_1Hz[17]
    SLICE_X0Y112         LUT5 (Prop_lut5_I3_O)        0.045    -0.248 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_5/O
                         net (fo=32, routed)          0.158    -0.090    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_5_n_0
    SLICE_X2Y112         LUT5 (Prop_lut5_I3_O)        0.045    -0.045 r  clock_and_calendar/bin_clk/ctr_1Hz[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    clock_and_calendar/bin_clk/ctr_1Hz_0[16]
    SLICE_X2Y112         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.867    -0.806    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y112         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[16]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.120    -0.434    clock_and_calendar/bin_clk/ctr_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.389    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     pg1/cdr/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clockmaking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y98      clock_and_calendar/bin_clk/a_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y98      clock_and_calendar/bin_clk/b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y98      clock_and_calendar/bin_clk/c_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[27]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y98      clock_and_calendar/bin_clk/a_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y98      clock_and_calendar/bin_clk/b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y98      clock_and_calendar/bin_clk/c_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[26]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y101     rgb_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y102     vgc/h_count_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.122ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.138ns (23.469%)  route 3.711ns (76.531%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.820     3.164    ps2_kbd/ps2/output_strobe
    SLICE_X7Y108         LUT2 (Prop_lut2_I0_O)        0.124     3.288 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.602     3.890    ps2_kbd/ps2/hold_release0
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     4.014    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.577    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.079    19.136    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                 15.122    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.084    19.081    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.557    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.084    19.081    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.557    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.084    19.081    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.557    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.084    19.081    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.557    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.295ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_extended_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.138ns (24.341%)  route 3.537ns (75.659%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.820     3.164    ps2_kbd/ps2/output_strobe
    SLICE_X7Y108         LUT2 (Prop_lut2_I0_O)        0.124     3.288 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.428     3.716    ps2_kbd/ps2/hold_release0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  ps2_kbd/ps2/hold_extended_i_1/O
                         net (fo=1, routed)           0.000     3.840    ps2_kbd/ps2/hold_extended_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X6Y107         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X6Y107         FDRE (Setup_fdre_C_D)        0.077    19.135    ps2_kbd/ps2/hold_extended_reg
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                 15.295    

Slack (MET) :             15.543ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.890ns (21.472%)  route 3.255ns (78.528%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.966     3.310    ps2_kbd/ps2/output_strobe
    SLICE_X4Y107         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X4Y107         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X4Y107         FDRE (Setup_fdre_C_CE)      -0.205    18.853    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 15.543    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.890ns (21.577%)  route 3.235ns (78.423%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.946     3.290    ps2_kbd/ps2/output_strobe
    SLICE_X5Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X5Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    18.853    ps2_kbd/ps2/scancode_reg[1]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                          -3.290    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.590ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.890ns (21.798%)  route 3.193ns (78.202%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.904     3.248    ps2_kbd/ps2/output_strobe
    SLICE_X3Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.588    18.567    ps2_kbd/ps2/CLK
    SLICE_X3Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    18.838    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                         18.838    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                 15.590    

Slack (MET) :             15.605ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/shift_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.014ns (23.474%)  route 3.306ns (76.526%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.017     3.361    ps2_kbd/ps2/output_strobe
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.124     3.485 r  ps2_kbd/ps2/shift_flag_i_1/O
                         net (fo=1, routed)           0.000     3.485    ps2_kbd/ps2/shift_flag_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X5Y107         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)        0.031    19.089    ps2_kbd/ps2/shift_flag_reg
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                 15.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/shift_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.445%)  route 0.122ns (39.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.596    -0.568    ps2_kbd/ps2/CLK
    SLICE_X5Y107         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  ps2_kbd/ps2/shift_flag_reg/Q
                         net (fo=9, routed)           0.122    -0.305    ps2_kbd/ps2/shift_flag_reg_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.045    -0.260 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    ps2_kbd/ps2/p_0_in[7]
    SLICE_X6Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.806    ps2_kbd/ps2/CLK
    SLICE_X6Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X6Y108         FDRE (Hold_fdre_C_D)         0.121    -0.431    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.772%)  route 0.106ns (39.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X6Y110         FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDPE (Prop_fdpe_C_Q)         0.164    -0.405 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.106    -0.299    ps2_kbd/ps2/ps2_data_s
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.254    -0.553    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.070    -0.483    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.960%)  route 0.147ns (51.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/q_reg[9]/Q
                         net (fo=1, routed)           0.147    -0.281    ps2_kbd/ps2/q_reg_n_0_[9]
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.806    ps2_kbd/ps2/CLK
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.071    -0.481    ps2_kbd/ps2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.373    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X7Y111         LUT4 (Prop_lut4_I2_O)        0.099    -0.274 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X7Y111         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X7Y111         FDSE (Hold_fdse_C_D)         0.092    -0.477    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.237%)  route 0.133ns (41.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.594    -0.570    ps2_kbd/ps2/CLK
    SLICE_X7Y112         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.133    -0.296    ps2_kbd/ps2/ps2_clk_s
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  ps2_kbd/ps2/FSM_onehot_st[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    ps2_kbd/ps2/FSM_onehot_st[1]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                         clock pessimism              0.254    -0.553    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.092    -0.461    ps2_kbd/ps2/FSM_onehot_st_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.572    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.572    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.572    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.572    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.272    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I1_O)        0.042    -0.230 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.107    -0.462    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clockmaking/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y109     ps2_kbd/ps2/hold_release_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_s_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X6Y110     ps2_kbd/ps2/ps2_data_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X6Y110     ps2_kbd/ps2/ps2_data_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y110     ps2_kbd/ps2/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y108     ps2_kbd/ps2/q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y110     ps2_kbd/ps2/q_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y106     ps2_kbd/ps2/scancode_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y106     ps2_kbd/ps2/scancode_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y108     ps2_kbd/pulse/C_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y109     ps2_kbd/ps2/hold_release_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y109     ps2_kbd/ps2/hold_release_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_d_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_d_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_s_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_s_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110     ps2_kbd/ps2/ps2_data_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y109     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y109     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_s_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110     ps2_kbd/ps2/ps2_data_d_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110     ps2_kbd/ps2/ps2_data_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110     ps2_kbd/ps2/ps2_data_s_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110     ps2_kbd/ps2/ps2_data_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y110     ps2_kbd/ps2/q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y110     ps2_kbd/ps2/q_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockmaking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 3.113ns (59.000%)  route 2.163ns (41.000%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.030     2.617    pg1/cdr/digit_word[6]
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     2.741 f  pg1/cdr/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.741    pg1/cdr/rgb_reg[11]_i_5_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209     2.950 f  pg1/cdr/rgb_reg_reg[11]_i_4/O
                         net (fo=4, routed)           0.609     3.559    vgc/rgb_reg_reg[7]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.326     3.885 r  vgc/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.524     4.409    vgc_n_13
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.578     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)       -0.237     8.755    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.624ns (32.438%)  route 3.382ns (67.562%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.631    -0.909    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  vgc/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.603     0.212    vgc/y[0]
    SLICE_X9Y103         LUT2 (Prop_lut2_I0_O)        0.153     0.365 f  vgc/char_addr_reg[6]_i_4/O
                         net (fo=1, routed)           0.674     1.039    vgc/char_addr_reg[6]_i_4_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I0_O)        0.327     1.366 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.674     2.040    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X8Y103         LUT5 (Prop_lut5_I0_O)        0.148     2.188 f  vgc/char_addr_reg[6]_i_2/O
                         net (fo=15, routed)          0.558     2.746    vgc/char_addr_reg[6]_i_2_n_0
    SLICE_X7Y102         LUT6 (Prop_lut6_I4_O)        0.328     3.074 r  vgc/bit_addr_reg[2]_i_4/O
                         net (fo=6, routed)           0.873     3.947    pg1/cdr/rgb_reg_reg[6]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.150     4.097 r  pg1/cdr/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.097    pg1_n_2
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.048    
                         clock uncertainty           -0.074     8.974    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.118     9.092    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 3.084ns (64.202%)  route 1.720ns (35.798%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.586 f  pg1/cdr/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.030     2.617    pg1/cdr/digit_word[6]
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     2.741 r  pg1/cdr/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.741    pg1/cdr/rgb_reg[11]_i_5_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209     2.950 r  pg1/cdr/rgb_reg_reg[11]_i_4/O
                         net (fo=4, routed)           0.689     3.639    pg1/cdr/h_count_reg_reg[4]
    SLICE_X8Y101         LUT2 (Prop_lut2_I0_O)        0.297     3.936 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.936    pg1_n_0
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.578     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.077     9.069    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 3.084ns (64.229%)  route 1.718ns (35.771%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.030     2.617    pg1/cdr/digit_word[6]
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     2.741 f  pg1/cdr/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.741    pg1/cdr/rgb_reg[11]_i_5_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209     2.950 f  pg1/cdr/rgb_reg_reg[11]_i_4/O
                         net (fo=4, routed)           0.687     3.637    vgc/rgb_reg_reg[7]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.297     3.934 r  vgc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     3.934    vgc_n_19
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.578     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.081     9.073    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -3.934    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.828ns (20.168%)  route 3.277ns (79.832%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.999     3.143    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.267 r  clock_and_calendar/bin_clk/ctr_1Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     3.267    clock_and_calendar/bin_clk/ctr_1Hz_0[7]
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.031     9.099    clock_and_calendar/bin_clk/ctr_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.148%)  route 3.087ns (78.852%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.809     2.953    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.124     3.077 r  clock_and_calendar/bin_clk/ctr_1Hz[1]_i_1/O
                         net (fo=1, routed)           0.000     3.077    clock_and_calendar/bin_clk/ctr_1Hz_0[1]
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.588     8.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[1]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.029     9.098    clock_and_calendar/bin_clk/ctr_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.828ns (21.181%)  route 3.081ns (78.819%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.803     2.947    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.071 r  clock_and_calendar/bin_clk/ctr_1Hz[8]_i_1/O
                         net (fo=1, routed)           0.000     3.071    clock_and_calendar/bin_clk/ctr_1Hz_0[8]
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.031     9.099    clock_and_calendar/bin_clk/ctr_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.828ns (21.190%)  route 3.079ns (78.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.801     2.945    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.124     3.069 r  clock_and_calendar/bin_clk/ctr_1Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     3.069    clock_and_calendar/bin_clk/ctr_1Hz_0[2]
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.588     8.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031     9.100    clock_and_calendar/bin_clk/ctr_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.150%)  route 3.087ns (78.850%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.809     2.953    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.077 r  clock_and_calendar/bin_clk/ctr_1Hz[5]_i_1/O
                         net (fo=1, routed)           0.000     3.077    clock_and_calendar/bin_clk/ctr_1Hz_0[5]
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.077     9.145    clock_and_calendar/bin_clk/ctr_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.828ns (21.193%)  route 3.079ns (78.807%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.801     2.945    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.069 r  clock_and_calendar/bin_clk/ctr_1Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     3.069    clock_and_calendar/bin_clk/ctr_1Hz_0[6]
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.081     9.149    clock_and_calendar/bin_clk/ctr_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.172    -0.252    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.070    -0.495    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/f_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.605    -0.559    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clock_and_calendar/bin_clk/e_reg/Q
                         net (fo=1, routed)           0.172    -0.246    clock_and_calendar/bin_clk/e_reg_n_0
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.878    -0.795    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/f_reg/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.070    -0.489    clock_and_calendar/bin_clk/f_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/g_reg/Q
                         net (fo=1, routed)           0.174    -0.250    clock_and_calendar/bin_clk/g_reg_n_0
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.066    -0.499    clock_and_calendar/bin_clk/h_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.605    -0.559    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clock_and_calendar/bin_clk/d_reg/Q
                         net (fo=1, routed)           0.174    -0.244    clock_and_calendar/bin_clk/d_reg_n_0
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.878    -0.795    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.066    -0.493    clock_and_calendar/bin_clk/e_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.569    -0.595    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.257    vgc/r_25MHz[0]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.043    -0.214 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    vgc/p_0_in[1]
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.840    -0.833    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X10Y103        FDCE (Hold_fdce_C_D)         0.131    -0.464    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.822%)  route 0.180ns (49.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X9Y101         FDCE                                         r  vgc/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  vgc/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.180    -0.273    vgc/x[2]
    SLICE_X9Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vgc/h_sync_next
    SLICE_X9Y102         FDCE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.841    -0.832    vgc/clk_out1
    SLICE_X9Y102         FDCE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism              0.254    -0.578    
    SLICE_X9Y102         FDCE (Hold_fdce_C_D)         0.092    -0.486    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.569    -0.595    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.257    vgc/r_25MHz[0]
    SLICE_X10Y103        LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  vgc/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vgc/p_0_in[0]
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.840    -0.833    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X10Y103        FDCE (Hold_fdce_C_D)         0.120    -0.475    vgc/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.597    -0.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y107         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.258    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X1Y107         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  clock_and_calendar/bin_clk/ctr_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    clock_and_calendar/bin_clk/ctr_1Hz_0[0]
    SLICE_X1Y107         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.870    -0.803    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y107         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091    -0.476    clock_and_calendar/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/r_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/r_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.601%)  route 0.204ns (49.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y111         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  clock_and_calendar/bin_clk/r_1Hz_reg/Q
                         net (fo=19, routed)          0.204    -0.200    clock_and_calendar/bin_clk/CLK
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  clock_and_calendar/bin_clk/r_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.155    clock_and_calendar/bin_clk/r_1Hz_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y111         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.120    -0.448    clock_and_calendar/bin_clk/r_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.231ns (44.102%)  route 0.293ns (55.898%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.595    -0.569    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y112         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[17]/Q
                         net (fo=2, routed)           0.135    -0.293    clock_and_calendar/bin_clk/ctr_1Hz[17]
    SLICE_X0Y112         LUT5 (Prop_lut5_I3_O)        0.045    -0.248 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_5/O
                         net (fo=32, routed)          0.158    -0.090    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_5_n_0
    SLICE_X2Y112         LUT5 (Prop_lut5_I3_O)        0.045    -0.045 r  clock_and_calendar/bin_clk/ctr_1Hz[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    clock_and_calendar/bin_clk/ctr_1Hz_0[16]
    SLICE_X2Y112         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.867    -0.806    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y112         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[16]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.120    -0.434    clock_and_calendar/bin_clk/ctr_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.389    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     pg1/cdr/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clockmaking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y98      clock_and_calendar/bin_clk/a_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y98      clock_and_calendar/bin_clk/b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y98      clock_and_calendar/bin_clk/c_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[27]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y98      clock_and_calendar/bin_clk/a_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y98      clock_and_calendar/bin_clk/b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y98      clock_and_calendar/bin_clk/c_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108     clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[26]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y114     clock_and_calendar/bin_clk/ctr_1Hz_reg[28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y101     rgb_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y102     vgc/h_count_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.124ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.138ns (23.469%)  route 3.711ns (76.531%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.820     3.164    ps2_kbd/ps2/output_strobe
    SLICE_X7Y108         LUT2 (Prop_lut2_I0_O)        0.124     3.288 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.602     3.890    ps2_kbd/ps2/hold_release0
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     4.014    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.577    19.141    
                         clock uncertainty           -0.082    19.059    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.079    19.138    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.138    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                 15.124    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.082    19.083    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.559    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.082    19.083    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.559    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.082    19.083    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.559    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.082    19.083    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.559    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.297ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_extended_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.138ns (24.341%)  route 3.537ns (75.659%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.820     3.164    ps2_kbd/ps2/output_strobe
    SLICE_X7Y108         LUT2 (Prop_lut2_I0_O)        0.124     3.288 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.428     3.716    ps2_kbd/ps2/hold_release0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  ps2_kbd/ps2/hold_extended_i_1/O
                         net (fo=1, routed)           0.000     3.840    ps2_kbd/ps2/hold_extended_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X6Y107         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.082    19.060    
    SLICE_X6Y107         FDRE (Setup_fdre_C_D)        0.077    19.137    ps2_kbd/ps2/hold_extended_reg
  -------------------------------------------------------------------
                         required time                         19.137    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                 15.297    

Slack (MET) :             15.545ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.890ns (21.472%)  route 3.255ns (78.528%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.966     3.310    ps2_kbd/ps2/output_strobe
    SLICE_X4Y107         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X4Y107         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.082    19.060    
    SLICE_X4Y107         FDRE (Setup_fdre_C_CE)      -0.205    18.855    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         18.855    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 15.545    

Slack (MET) :             15.566ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.890ns (21.577%)  route 3.235ns (78.423%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.946     3.290    ps2_kbd/ps2/output_strobe
    SLICE_X5Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X5Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.082    19.060    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    18.855    ps2_kbd/ps2/scancode_reg[1]
  -------------------------------------------------------------------
                         required time                         18.855    
                         arrival time                          -3.290    
  -------------------------------------------------------------------
                         slack                                 15.566    

Slack (MET) :             15.592ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.890ns (21.798%)  route 3.193ns (78.202%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.904     3.248    ps2_kbd/ps2/output_strobe
    SLICE_X3Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.588    18.567    ps2_kbd/ps2/CLK
    SLICE_X3Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.082    19.045    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    18.840    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                         18.840    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                 15.592    

Slack (MET) :             15.607ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/shift_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.014ns (23.474%)  route 3.306ns (76.526%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.017     3.361    ps2_kbd/ps2/output_strobe
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.124     3.485 r  ps2_kbd/ps2/shift_flag_i_1/O
                         net (fo=1, routed)           0.000     3.485    ps2_kbd/ps2/shift_flag_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X5Y107         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.082    19.060    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)        0.031    19.091    ps2_kbd/ps2/shift_flag_reg
  -------------------------------------------------------------------
                         required time                         19.091    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                 15.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/shift_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.445%)  route 0.122ns (39.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.596    -0.568    ps2_kbd/ps2/CLK
    SLICE_X5Y107         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  ps2_kbd/ps2/shift_flag_reg/Q
                         net (fo=9, routed)           0.122    -0.305    ps2_kbd/ps2/shift_flag_reg_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.045    -0.260 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    ps2_kbd/ps2/p_0_in[7]
    SLICE_X6Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.806    ps2_kbd/ps2/CLK
    SLICE_X6Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X6Y108         FDRE (Hold_fdre_C_D)         0.121    -0.431    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.772%)  route 0.106ns (39.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X6Y110         FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDPE (Prop_fdpe_C_Q)         0.164    -0.405 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.106    -0.299    ps2_kbd/ps2/ps2_data_s
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.254    -0.553    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.070    -0.483    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.960%)  route 0.147ns (51.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/q_reg[9]/Q
                         net (fo=1, routed)           0.147    -0.281    ps2_kbd/ps2/q_reg_n_0_[9]
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.806    ps2_kbd/ps2/CLK
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.071    -0.481    ps2_kbd/ps2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.373    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X7Y111         LUT4 (Prop_lut4_I2_O)        0.099    -0.274 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X7Y111         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X7Y111         FDSE (Hold_fdse_C_D)         0.092    -0.477    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.237%)  route 0.133ns (41.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.594    -0.570    ps2_kbd/ps2/CLK
    SLICE_X7Y112         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.133    -0.296    ps2_kbd/ps2/ps2_clk_s
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  ps2_kbd/ps2/FSM_onehot_st[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    ps2_kbd/ps2/FSM_onehot_st[1]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                         clock pessimism              0.254    -0.553    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.092    -0.461    ps2_kbd/ps2/FSM_onehot_st_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.572    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.572    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.572    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.572    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.272    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I1_O)        0.042    -0.230 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.107    -0.462    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clockmaking/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y109     ps2_kbd/ps2/hold_release_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_s_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X6Y110     ps2_kbd/ps2/ps2_data_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X6Y110     ps2_kbd/ps2/ps2_data_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y110     ps2_kbd/ps2/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y108     ps2_kbd/ps2/q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y110     ps2_kbd/ps2/q_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y106     ps2_kbd/ps2/scancode_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y106     ps2_kbd/ps2/scancode_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y108     ps2_kbd/pulse/C_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y109     ps2_kbd/ps2/hold_release_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y109     ps2_kbd/ps2/hold_release_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_d_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_d_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_s_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_s_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110     ps2_kbd/ps2/ps2_data_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y109     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y109     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X7Y112     ps2_kbd/ps2/ps2_clk_s_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110     ps2_kbd/ps2/ps2_data_d_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110     ps2_kbd/ps2/ps2_data_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110     ps2_kbd/ps2/ps2_data_s_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X6Y110     ps2_kbd/ps2/ps2_data_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y110     ps2_kbd/ps2/q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y110     ps2_kbd/ps2/q_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockmaking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 3.113ns (59.000%)  route 2.163ns (41.000%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.030     2.617    pg1/cdr/digit_word[6]
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     2.741 f  pg1/cdr/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.741    pg1/cdr/rgb_reg[11]_i_5_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209     2.950 f  pg1/cdr/rgb_reg_reg[11]_i_4/O
                         net (fo=4, routed)           0.609     3.559    vgc/rgb_reg_reg[7]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.326     3.885 r  vgc/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.524     4.409    vgc_n_13
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.578     9.066    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)       -0.237     8.754    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.624ns (32.438%)  route 3.382ns (67.562%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.631    -0.909    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  vgc/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.603     0.212    vgc/y[0]
    SLICE_X9Y103         LUT2 (Prop_lut2_I0_O)        0.153     0.365 f  vgc/char_addr_reg[6]_i_4/O
                         net (fo=1, routed)           0.674     1.039    vgc/char_addr_reg[6]_i_4_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I0_O)        0.327     1.366 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.674     2.040    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X8Y103         LUT5 (Prop_lut5_I0_O)        0.148     2.188 f  vgc/char_addr_reg[6]_i_2/O
                         net (fo=15, routed)          0.558     2.746    vgc/char_addr_reg[6]_i_2_n_0
    SLICE_X7Y102         LUT6 (Prop_lut6_I4_O)        0.328     3.074 r  vgc/bit_addr_reg[2]_i_4/O
                         net (fo=6, routed)           0.873     3.947    pg1/cdr/rgb_reg_reg[6]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.150     4.097 r  pg1/cdr/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.097    pg1_n_2
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.048    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.118     9.091    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 3.084ns (64.202%)  route 1.720ns (35.798%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.586 f  pg1/cdr/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.030     2.617    pg1/cdr/digit_word[6]
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     2.741 r  pg1/cdr/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.741    pg1/cdr/rgb_reg[11]_i_5_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209     2.950 r  pg1/cdr/rgb_reg_reg[11]_i_4/O
                         net (fo=4, routed)           0.689     3.639    pg1/cdr/h_count_reg_reg[4]
    SLICE_X8Y101         LUT2 (Prop_lut2_I0_O)        0.297     3.936 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.936    pg1_n_0
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.578     9.066    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.077     9.068    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 3.084ns (64.229%)  route 1.718ns (35.771%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.030     2.617    pg1/cdr/digit_word[6]
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     2.741 f  pg1/cdr/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.741    pg1/cdr/rgb_reg[11]_i_5_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209     2.950 f  pg1/cdr/rgb_reg_reg[11]_i_4/O
                         net (fo=4, routed)           0.687     3.637    vgc/rgb_reg_reg[7]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.297     3.934 r  vgc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     3.934    vgc_n_19
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.578     9.066    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.081     9.072    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -3.934    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.828ns (20.168%)  route 3.277ns (79.832%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.999     3.143    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.267 r  clock_and_calendar/bin_clk/ctr_1Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     3.267    clock_and_calendar/bin_clk/ctr_1Hz_0[7]
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.031     9.098    clock_and_calendar/bin_clk/ctr_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.148%)  route 3.087ns (78.852%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.809     2.953    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.124     3.077 r  clock_and_calendar/bin_clk/ctr_1Hz[1]_i_1/O
                         net (fo=1, routed)           0.000     3.077    clock_and_calendar/bin_clk/ctr_1Hz_0[1]
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.588     8.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[1]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.029     9.097    clock_and_calendar/bin_clk/ctr_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.828ns (21.181%)  route 3.081ns (78.819%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.803     2.947    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.071 r  clock_and_calendar/bin_clk/ctr_1Hz[8]_i_1/O
                         net (fo=1, routed)           0.000     3.071    clock_and_calendar/bin_clk/ctr_1Hz_0[8]
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.031     9.098    clock_and_calendar/bin_clk/ctr_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.828ns (21.190%)  route 3.079ns (78.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.801     2.945    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.124     3.069 r  clock_and_calendar/bin_clk/ctr_1Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     3.069    clock_and_calendar/bin_clk/ctr_1Hz_0[2]
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.588     8.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031     9.099    clock_and_calendar/bin_clk/ctr_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.150%)  route 3.087ns (78.850%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.809     2.953    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.077 r  clock_and_calendar/bin_clk/ctr_1Hz[5]_i_1/O
                         net (fo=1, routed)           0.000     3.077    clock_and_calendar/bin_clk/ctr_1Hz_0[5]
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.077     9.144    clock_and_calendar/bin_clk/ctr_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.828ns (21.193%)  route 3.079ns (78.807%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.801     2.945    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.069 r  clock_and_calendar/bin_clk/ctr_1Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     3.069    clock_and_calendar/bin_clk/ctr_1Hz_0[6]
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.081     9.148    clock_and_calendar/bin_clk/ctr_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.172    -0.252    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.070    -0.421    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/f_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.605    -0.559    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clock_and_calendar/bin_clk/e_reg/Q
                         net (fo=1, routed)           0.172    -0.246    clock_and_calendar/bin_clk/e_reg_n_0
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.878    -0.795    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/f_reg/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.070    -0.415    clock_and_calendar/bin_clk/f_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/g_reg/Q
                         net (fo=1, routed)           0.174    -0.250    clock_and_calendar/bin_clk/g_reg_n_0
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.066    -0.425    clock_and_calendar/bin_clk/h_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.605    -0.559    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clock_and_calendar/bin_clk/d_reg/Q
                         net (fo=1, routed)           0.174    -0.244    clock_and_calendar/bin_clk/d_reg_n_0
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.878    -0.795    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.066    -0.419    clock_and_calendar/bin_clk/e_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.569    -0.595    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.257    vgc/r_25MHz[0]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.043    -0.214 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    vgc/p_0_in[1]
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.840    -0.833    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X10Y103        FDCE (Hold_fdce_C_D)         0.131    -0.390    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.822%)  route 0.180ns (49.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X9Y101         FDCE                                         r  vgc/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  vgc/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.180    -0.273    vgc/x[2]
    SLICE_X9Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vgc/h_sync_next
    SLICE_X9Y102         FDCE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.841    -0.832    vgc/clk_out1
    SLICE_X9Y102         FDCE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X9Y102         FDCE (Hold_fdce_C_D)         0.092    -0.412    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.569    -0.595    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.257    vgc/r_25MHz[0]
    SLICE_X10Y103        LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  vgc/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vgc/p_0_in[0]
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.840    -0.833    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X10Y103        FDCE (Hold_fdce_C_D)         0.120    -0.401    vgc/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.597    -0.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y107         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.258    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X1Y107         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  clock_and_calendar/bin_clk/ctr_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    clock_and_calendar/bin_clk/ctr_1Hz_0[0]
    SLICE_X1Y107         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.870    -0.803    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y107         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091    -0.402    clock_and_calendar/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/r_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/r_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.601%)  route 0.204ns (49.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y111         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  clock_and_calendar/bin_clk/r_1Hz_reg/Q
                         net (fo=19, routed)          0.204    -0.200    clock_and_calendar/bin_clk/CLK
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  clock_and_calendar/bin_clk/r_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.155    clock_and_calendar/bin_clk/r_1Hz_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y111         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.120    -0.374    clock_and_calendar/bin_clk/r_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.231ns (44.102%)  route 0.293ns (55.898%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.595    -0.569    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y112         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[17]/Q
                         net (fo=2, routed)           0.135    -0.293    clock_and_calendar/bin_clk/ctr_1Hz[17]
    SLICE_X0Y112         LUT5 (Prop_lut5_I3_O)        0.045    -0.248 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_5/O
                         net (fo=32, routed)          0.158    -0.090    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_5_n_0
    SLICE_X2Y112         LUT5 (Prop_lut5_I3_O)        0.045    -0.045 r  clock_and_calendar/bin_clk/ctr_1Hz[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    clock_and_calendar/bin_clk/ctr_1Hz_0[16]
    SLICE_X2Y112         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.867    -0.806    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y112         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[16]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.120    -0.360    clock_and_calendar/bin_clk/ctr_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.122ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.138ns (23.469%)  route 3.711ns (76.531%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.820     3.164    ps2_kbd/ps2/output_strobe
    SLICE_X7Y108         LUT2 (Prop_lut2_I0_O)        0.124     3.288 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.602     3.890    ps2_kbd/ps2/hold_release0
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     4.014    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.577    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.079    19.136    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                 15.122    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.084    19.081    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.557    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.084    19.081    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.557    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.084    19.081    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.557    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.084    19.081    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.557    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.295ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_extended_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.138ns (24.341%)  route 3.537ns (75.659%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.820     3.164    ps2_kbd/ps2/output_strobe
    SLICE_X7Y108         LUT2 (Prop_lut2_I0_O)        0.124     3.288 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.428     3.716    ps2_kbd/ps2/hold_release0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  ps2_kbd/ps2/hold_extended_i_1/O
                         net (fo=1, routed)           0.000     3.840    ps2_kbd/ps2/hold_extended_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X6Y107         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X6Y107         FDRE (Setup_fdre_C_D)        0.077    19.135    ps2_kbd/ps2/hold_extended_reg
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                 15.295    

Slack (MET) :             15.543ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.890ns (21.472%)  route 3.255ns (78.528%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.966     3.310    ps2_kbd/ps2/output_strobe
    SLICE_X4Y107         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X4Y107         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X4Y107         FDRE (Setup_fdre_C_CE)      -0.205    18.853    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 15.543    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.890ns (21.577%)  route 3.235ns (78.423%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.946     3.290    ps2_kbd/ps2/output_strobe
    SLICE_X5Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X5Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    18.853    ps2_kbd/ps2/scancode_reg[1]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                          -3.290    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.590ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.890ns (21.798%)  route 3.193ns (78.202%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.904     3.248    ps2_kbd/ps2/output_strobe
    SLICE_X3Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.588    18.567    ps2_kbd/ps2/CLK
    SLICE_X3Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    18.838    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                         18.838    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                 15.590    

Slack (MET) :             15.605ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/shift_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.014ns (23.474%)  route 3.306ns (76.526%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.017     3.361    ps2_kbd/ps2/output_strobe
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.124     3.485 r  ps2_kbd/ps2/shift_flag_i_1/O
                         net (fo=1, routed)           0.000     3.485    ps2_kbd/ps2/shift_flag_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X5Y107         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)        0.031    19.089    ps2_kbd/ps2/shift_flag_reg
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                 15.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/shift_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.445%)  route 0.122ns (39.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.596    -0.568    ps2_kbd/ps2/CLK
    SLICE_X5Y107         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  ps2_kbd/ps2/shift_flag_reg/Q
                         net (fo=9, routed)           0.122    -0.305    ps2_kbd/ps2/shift_flag_reg_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.045    -0.260 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    ps2_kbd/ps2/p_0_in[7]
    SLICE_X6Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.806    ps2_kbd/ps2/CLK
    SLICE_X6Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.084    -0.469    
    SLICE_X6Y108         FDRE (Hold_fdre_C_D)         0.121    -0.348    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.772%)  route 0.106ns (39.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X6Y110         FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDPE (Prop_fdpe_C_Q)         0.164    -0.405 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.106    -0.299    ps2_kbd/ps2/ps2_data_s
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.254    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.070    -0.400    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.960%)  route 0.147ns (51.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/q_reg[9]/Q
                         net (fo=1, routed)           0.147    -0.281    ps2_kbd/ps2/q_reg_n_0_[9]
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.806    ps2_kbd/ps2/CLK
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.084    -0.469    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.071    -0.398    ps2_kbd/ps2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.373    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X7Y111         LUT4 (Prop_lut4_I2_O)        0.099    -0.274 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X7Y111         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.084    -0.486    
    SLICE_X7Y111         FDSE (Hold_fdse_C_D)         0.092    -0.394    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.237%)  route 0.133ns (41.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.594    -0.570    ps2_kbd/ps2/CLK
    SLICE_X7Y112         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.133    -0.296    ps2_kbd/ps2/ps2_clk_s
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  ps2_kbd/ps2/FSM_onehot_st[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    ps2_kbd/ps2/FSM_onehot_st[1]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                         clock pessimism              0.254    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.092    -0.378    ps2_kbd/ps2/FSM_onehot_st_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.489    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.489    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.489    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.489    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.272    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I1_O)        0.042    -0.230 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.084    -0.486    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.107    -0.379    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 3.113ns (59.000%)  route 2.163ns (41.000%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.030     2.617    pg1/cdr/digit_word[6]
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     2.741 f  pg1/cdr/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.741    pg1/cdr/rgb_reg[11]_i_5_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209     2.950 f  pg1/cdr/rgb_reg_reg[11]_i_4/O
                         net (fo=4, routed)           0.609     3.559    vgc/rgb_reg_reg[7]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.326     3.885 r  vgc/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.524     4.409    vgc_n_13
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.578     9.066    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)       -0.237     8.754    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 1.624ns (32.438%)  route 3.382ns (67.562%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.631    -0.909    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.518    -0.391 r  vgc/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.603     0.212    vgc/y[0]
    SLICE_X9Y103         LUT2 (Prop_lut2_I0_O)        0.153     0.365 f  vgc/char_addr_reg[6]_i_4/O
                         net (fo=1, routed)           0.674     1.039    vgc/char_addr_reg[6]_i_4_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I0_O)        0.327     1.366 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.674     2.040    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X8Y103         LUT5 (Prop_lut5_I0_O)        0.148     2.188 f  vgc/char_addr_reg[6]_i_2/O
                         net (fo=15, routed)          0.558     2.746    vgc/char_addr_reg[6]_i_2_n_0
    SLICE_X7Y102         LUT6 (Prop_lut6_I4_O)        0.328     3.074 r  vgc/bit_addr_reg[2]_i_4/O
                         net (fo=6, routed)           0.873     3.947    pg1/cdr/rgb_reg_reg[6]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.150     4.097 r  pg1/cdr/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.097    pg1_n_2
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.048    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.118     9.091    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 3.084ns (64.202%)  route 1.720ns (35.798%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.586 f  pg1/cdr/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.030     2.617    pg1/cdr/digit_word[6]
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     2.741 r  pg1/cdr/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.741    pg1/cdr/rgb_reg[11]_i_5_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209     2.950 r  pg1/cdr/rgb_reg_reg[11]_i_4/O
                         net (fo=4, routed)           0.689     3.639    pg1/cdr/h_count_reg_reg[4]
    SLICE_X8Y101         LUT2 (Prop_lut2_I0_O)        0.297     3.936 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.936    pg1_n_0
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.578     9.066    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.077     9.068    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 3.084ns (64.229%)  route 1.718ns (35.771%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOADO[6]
                         net (fo=1, routed)           1.030     2.617    pg1/cdr/digit_word[6]
    SLICE_X8Y100         LUT6 (Prop_lut6_I3_O)        0.124     2.741 f  pg1/cdr/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     2.741    pg1/cdr/rgb_reg[11]_i_5_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209     2.950 f  pg1/cdr/rgb_reg_reg[11]_i_4/O
                         net (fo=4, routed)           0.687     3.637    vgc/rgb_reg_reg[7]
    SLICE_X8Y101         LUT2 (Prop_lut2_I1_O)        0.297     3.934 r  vgc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     3.934    vgc_n_19
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.509     8.488    clk_100
    SLICE_X8Y101         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.578     9.066    
                         clock uncertainty           -0.074     8.991    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)        0.081     9.072    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -3.934    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.828ns (20.168%)  route 3.277ns (79.832%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.999     3.143    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.267 r  clock_and_calendar/bin_clk/ctr_1Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     3.267    clock_and_calendar/bin_clk/ctr_1Hz_0[7]
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.031     9.098    clock_and_calendar/bin_clk/ctr_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.148%)  route 3.087ns (78.852%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.809     2.953    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.124     3.077 r  clock_and_calendar/bin_clk/ctr_1Hz[1]_i_1/O
                         net (fo=1, routed)           0.000     3.077    clock_and_calendar/bin_clk/ctr_1Hz_0[1]
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.588     8.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[1]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.029     9.097    clock_and_calendar/bin_clk/ctr_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.828ns (21.181%)  route 3.081ns (78.819%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.803     2.947    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.071 r  clock_and_calendar/bin_clk/ctr_1Hz[8]_i_1/O
                         net (fo=1, routed)           0.000     3.071    clock_and_calendar/bin_clk/ctr_1Hz_0[8]
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.031     9.098    clock_and_calendar/bin_clk/ctr_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.828ns (21.190%)  route 3.079ns (78.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.801     2.945    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.124     3.069 r  clock_and_calendar/bin_clk/ctr_1Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     3.069    clock_and_calendar/bin_clk/ctr_1Hz_0[2]
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.588     8.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y108         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
                         clock pessimism              0.576     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031     9.099    clock_and_calendar/bin_clk/ctr_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.150%)  route 3.087ns (78.850%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.809     2.953    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.077 r  clock_and_calendar/bin_clk/ctr_1Hz[5]_i_1/O
                         net (fo=1, routed)           0.000     3.077    clock_and_calendar/bin_clk/ctr_1Hz_0[5]
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.077     9.144    clock_and_calendar/bin_clk/ctr_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                          9.144    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.828ns (21.193%)  route 3.079ns (78.807%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[29]/Q
                         net (fo=2, routed)           0.862     0.480    clock_and_calendar/bin_clk/ctr_1Hz[29]
    SLICE_X0Y115         LUT4 (Prop_lut4_I0_O)        0.124     0.604 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.416     1.020    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X0Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.144 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.801     2.945    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.124     3.069 r  clock_and_calendar/bin_clk/ctr_1Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     3.069    clock_and_calendar/bin_clk/ctr_1Hz_0[6]
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y109         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.081     9.148    clock_and_calendar/bin_clk/ctr_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  6.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.172    -0.252    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.070    -0.421    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/e_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/f_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.605    -0.559    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clock_and_calendar/bin_clk/e_reg/Q
                         net (fo=1, routed)           0.172    -0.246    clock_and_calendar/bin_clk/e_reg_n_0
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.878    -0.795    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/f_reg/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.070    -0.415    clock_and_calendar/bin_clk/f_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/g_reg/Q
                         net (fo=1, routed)           0.174    -0.250    clock_and_calendar/bin_clk/g_reg_n_0
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y102         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.066    -0.425    clock_and_calendar/bin_clk/h_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.605    -0.559    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  clock_and_calendar/bin_clk/d_reg/Q
                         net (fo=1, routed)           0.174    -0.244    clock_and_calendar/bin_clk/d_reg_n_0
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.878    -0.795    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y98          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.066    -0.419    clock_and_calendar/bin_clk/e_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.569    -0.595    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.257    vgc/r_25MHz[0]
    SLICE_X10Y103        LUT2 (Prop_lut2_I0_O)        0.043    -0.214 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    vgc/p_0_in[1]
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.840    -0.833    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X10Y103        FDCE (Hold_fdce_C_D)         0.131    -0.390    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.822%)  route 0.180ns (49.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X9Y101         FDCE                                         r  vgc/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  vgc/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.180    -0.273    vgc/x[2]
    SLICE_X9Y102         LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vgc/h_sync_next
    SLICE_X9Y102         FDCE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.841    -0.832    vgc/clk_out1
    SLICE_X9Y102         FDCE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X9Y102         FDCE (Hold_fdce_C_D)         0.092    -0.412    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.569    -0.595    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  vgc/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.257    vgc/r_25MHz[0]
    SLICE_X10Y103        LUT1 (Prop_lut1_I0_O)        0.045    -0.212 r  vgc/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vgc/p_0_in[0]
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.840    -0.833    vgc/clk_out1
    SLICE_X10Y103        FDCE                                         r  vgc/r_25MHz_reg[0]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X10Y103        FDCE (Hold_fdce_C_D)         0.120    -0.401    vgc/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.597    -0.567    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y107         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.258    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X1Y107         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  clock_and_calendar/bin_clk/ctr_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    clock_and_calendar/bin_clk/ctr_1Hz_0[0]
    SLICE_X1Y107         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.870    -0.803    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y107         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.091    -0.402    clock_and_calendar/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/r_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/r_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.601%)  route 0.204ns (49.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y111         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  clock_and_calendar/bin_clk/r_1Hz_reg/Q
                         net (fo=19, routed)          0.204    -0.200    clock_and_calendar/bin_clk/CLK
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  clock_and_calendar/bin_clk/r_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.155    clock_and_calendar/bin_clk/r_1Hz_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y111         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.120    -0.374    clock_and_calendar/bin_clk/r_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.231ns (44.102%)  route 0.293ns (55.898%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.595    -0.569    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y112         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[17]/Q
                         net (fo=2, routed)           0.135    -0.293    clock_and_calendar/bin_clk/ctr_1Hz[17]
    SLICE_X0Y112         LUT5 (Prop_lut5_I3_O)        0.045    -0.248 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_5/O
                         net (fo=32, routed)          0.158    -0.090    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_5_n_0
    SLICE_X2Y112         LUT5 (Prop_lut5_I3_O)        0.045    -0.045 r  clock_and_calendar/bin_clk/ctr_1Hz[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    clock_and_calendar/bin_clk/ctr_1Hz_0[16]
    SLICE_X2Y112         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=71, routed)          0.867    -0.806    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y112         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[16]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.120    -0.360    clock_and_calendar/bin_clk/ctr_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.122ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.138ns (23.469%)  route 3.711ns (76.531%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.820     3.164    ps2_kbd/ps2/output_strobe
    SLICE_X7Y108         LUT2 (Prop_lut2_I0_O)        0.124     3.288 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.602     3.890    ps2_kbd/ps2/hold_release0
    SLICE_X6Y109         LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     4.014    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X6Y109         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.577    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.079    19.136    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.136    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                 15.122    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.084    19.081    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.557    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.084    19.081    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.557    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.084    19.081    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.557    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.272ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.138ns (27.618%)  route 2.982ns (72.382%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.345     1.033    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.124     1.157 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.452     1.609    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     1.733 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.423     2.157    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     2.281 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.304     2.585    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y111         LUT5 (Prop_lut5_I1_O)        0.124     2.709 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.285    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.602    19.165    
                         clock uncertainty           -0.084    19.081    
    SLICE_X6Y111         FDRE (Setup_fdre_C_R)       -0.524    18.557    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.557    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.295ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_extended_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.138ns (24.341%)  route 3.537ns (75.659%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.820     3.164    ps2_kbd/ps2/output_strobe
    SLICE_X7Y108         LUT2 (Prop_lut2_I0_O)        0.124     3.288 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.428     3.716    ps2_kbd/ps2/hold_release0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  ps2_kbd/ps2/hold_extended_i_1/O
                         net (fo=1, routed)           0.000     3.840    ps2_kbd/ps2/hold_extended_i_1_n_0
    SLICE_X6Y107         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X6Y107         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X6Y107         FDRE (Setup_fdre_C_D)        0.077    19.135    ps2_kbd/ps2/hold_extended_reg
  -------------------------------------------------------------------
                         required time                         19.135    
                         arrival time                          -3.840    
  -------------------------------------------------------------------
                         slack                                 15.295    

Slack (MET) :             15.543ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.890ns (21.472%)  route 3.255ns (78.528%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.966     3.310    ps2_kbd/ps2/output_strobe
    SLICE_X4Y107         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X4Y107         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X4Y107         FDRE (Setup_fdre_C_CE)      -0.205    18.853    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 15.543    

Slack (MET) :             15.564ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.890ns (21.577%)  route 3.235ns (78.423%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.946     3.290    ps2_kbd/ps2/output_strobe
    SLICE_X5Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X5Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X5Y108         FDRE (Setup_fdre_C_CE)      -0.205    18.853    ps2_kbd/ps2/scancode_reg[1]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                          -3.290    
  -------------------------------------------------------------------
                         slack                                 15.564    

Slack (MET) :             15.590ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.890ns (21.798%)  route 3.193ns (78.202%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.904     3.248    ps2_kbd/ps2/output_strobe
    SLICE_X3Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.588    18.567    ps2_kbd/ps2/CLK
    SLICE_X3Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    18.838    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                         18.838    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                 15.590    

Slack (MET) :             15.605ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/shift_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.014ns (23.474%)  route 3.306ns (76.526%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.705    -0.835    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518    -0.317 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.882     0.564    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X6Y111         LUT4 (Prop_lut4_I2_O)        0.124     0.688 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.941     1.630    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     1.754 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.466     2.220    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     2.344 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.017     3.361    ps2_kbd/ps2/output_strobe
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.124     3.485 r  ps2_kbd/ps2/shift_flag_i_1/O
                         net (fo=1, routed)           0.000     3.485    ps2_kbd/ps2/shift_flag_i_1_n_0
    SLICE_X5Y107         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.586    18.565    ps2_kbd/ps2/CLK
    SLICE_X5Y107         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
                         clock pessimism              0.577    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)        0.031    19.089    ps2_kbd/ps2/shift_flag_reg
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                 15.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/shift_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.445%)  route 0.122ns (39.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.596    -0.568    ps2_kbd/ps2/CLK
    SLICE_X5Y107         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  ps2_kbd/ps2/shift_flag_reg/Q
                         net (fo=9, routed)           0.122    -0.305    ps2_kbd/ps2/shift_flag_reg_n_0
    SLICE_X6Y108         LUT5 (Prop_lut5_I0_O)        0.045    -0.260 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    ps2_kbd/ps2/p_0_in[7]
    SLICE_X6Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.806    ps2_kbd/ps2/CLK
    SLICE_X6Y108         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.084    -0.469    
    SLICE_X6Y108         FDRE (Hold_fdre_C_D)         0.121    -0.348    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.772%)  route 0.106ns (39.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X6Y110         FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDPE (Prop_fdpe_C_Q)         0.164    -0.405 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.106    -0.299    ps2_kbd/ps2/ps2_data_s
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.254    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.070    -0.400    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.960%)  route 0.147ns (51.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X4Y110         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/q_reg[9]/Q
                         net (fo=1, routed)           0.147    -0.281    ps2_kbd/ps2/q_reg_n_0_[9]
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.806    ps2_kbd/ps2/CLK
    SLICE_X4Y109         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.084    -0.469    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.071    -0.398    ps2_kbd/ps2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.373    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X7Y111         LUT4 (Prop_lut4_I2_O)        0.099    -0.274 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X7Y111         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.084    -0.486    
    SLICE_X7Y111         FDSE (Hold_fdse_C_D)         0.092    -0.394    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.237%)  route 0.133ns (41.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.594    -0.570    ps2_kbd/ps2/CLK
    SLICE_X7Y112         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.133    -0.296    ps2_kbd/ps2/ps2_clk_s
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  ps2_kbd/ps2/FSM_onehot_st[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    ps2_kbd/ps2/FSM_onehot_st[1]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                         clock pessimism              0.254    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.092    -0.378    ps2_kbd/ps2/FSM_onehot_st_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.489    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.489    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.489    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[1]/Q
                         net (fo=16, routed)          0.079    -0.349    ps2_kbd/ps2/shift
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X6Y111         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X6Y111         FDRE (Hold_fdre_C_CE)       -0.016    -0.489    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.595    -0.569    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.272    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X7Y111         LUT3 (Prop_lut3_I1_O)        0.042    -0.230 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.866    -0.807    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.084    -0.486    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.107    -0.379    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.148    





