
*** Running vivado
    with args -log asd.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source asd.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source asd.tcl -notrace
Command: synth_design -top asd -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 950.688 ; gain = 236.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'asd' [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/main.sv:24]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [C:/Users/ismet/OneDrive/Masaüstü/Yeni klasör/223/lab5/ClockDivider.sv:4]
	Parameter constantNumber bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (1#1) [C:/Users/ismet/OneDrive/Masaüstü/Yeni klasör/223/lab5/ClockDivider.sv:4]
INFO: [Synth 8-6157] synthesizing module 'refresgounter' [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/refresgounter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'refresgounter' (2#1) [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/refresgounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'anode_cont' [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/anode_cont.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'anode_cont' (3#1) [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/anode_cont.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/debouncer.sv:23]
	Parameter constantNumber bound to: 4000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (4#1) [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/debouncer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'wait10sec' [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/wait10sec.sv:22]
	Parameter constantNumber bound to: 1000000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wait10sec' (5#1) [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/wait10sec.sv:22]
WARNING: [Synth 8-6090] variable 'state_btn' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/main.sv:237]
WARNING: [Synth 8-6090] variable 'state_btn' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/main.sv:237]
WARNING: [Synth 8-6090] variable 'state_btn' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/main.sv:237]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/main.sv:113]
INFO: [Synth 8-6157] synthesizing module 'seg_control' [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/seg_cont.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/seg_cont.sv:33]
WARNING: [Synth 8-567] referenced signal 'digit1' should be on the sensitivity list [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/seg_cont.sv:31]
WARNING: [Synth 8-567] referenced signal 'digit2' should be on the sensitivity list [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/seg_cont.sv:31]
WARNING: [Synth 8-567] referenced signal 'digit3' should be on the sensitivity list [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/seg_cont.sv:31]
WARNING: [Synth 8-567] referenced signal 'digit4' should be on the sensitivity list [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/seg_cont.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'seg_control' (6#1) [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/seg_cont.sv:23]
INFO: [Synth 8-6157] synthesizing module 'displayer' [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/displayer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'displayer' (7#1) [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/displayer.sv:1]
WARNING: [Synth 8-6014] Unused sequential element cont_sum_reg was removed.  [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/main.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'asd' (8#1) [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/main.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.320 ; gain = 310.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.320 ; gain = 310.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.320 ; gain = 310.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1024.320 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ismet/vivado/project/project.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [C:/Users/ismet/vivado/project/project.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ismet/vivado/project/project.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/asd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/asd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1122.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1122.305 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.305 ; gain = 408.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.305 ; gain = 408.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.305 ; gain = 408.422
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'state_btn_reg[1][2:0]' into 'state_btn_reg[2][2:0]' [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/main.sv:113]
WARNING: [Synth 8-327] inferring latch for variable 'digit_reg' [C:/Users/ismet/vivado/project/project.srcs/sources_1/new/seg_cont.sv:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1122.305 ; gain = 408.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module asd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 10    
Module ClockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module refresgounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module anode_cont 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module wait10sec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module seg_control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'location_reg_rep[0]' (FDE) to 'location_reg[0]'
INFO: [Synth 8-3886] merging instance 'location_reg_rep[1]' (FDE) to 'location_reg[1]'
INFO: [Synth 8-3886] merging instance 'location_reg_rep[2]' (FDE) to 'location_reg[2]'
INFO: [Synth 8-3886] merging instance 'location_reg_rep[3]' (FDE) to 'location_reg[3]'
INFO: [Synth 8-3886] merging instance 'count_reg[7]' (FDE) to 'count_reg[5]'
INFO: [Synth 8-3886] merging instance 'count_reg[6]' (FDE) to 'count_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\count_reg[5] )
INFO: [Synth 8-3886] merging instance 'state_btn_reg[2][2]' (FDE) to 'state_btn_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'state_btn_reg[2][1]' (FDE) to 'state_btn_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_btn_reg[2][0] )
INFO: [Synth 8-3886] merging instance 'seperator_reg[3]' (FDRE) to 'seperator_reg[1]'
INFO: [Synth 8-3886] merging instance 'nextadress_reg[4]' (FDRE) to 'seperator_reg[1]'
INFO: [Synth 8-3886] merging instance 'seperator_reg[2]' (FDRE) to 'seperator_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seperator_reg[1] )
WARNING: [Synth 8-3332] Sequential element (asdasd/digit_reg[4]) is unused and will be removed from module asd.
WARNING: [Synth 8-3332] Sequential element (asdasd/digit_reg[3]) is unused and will be removed from module asd.
WARNING: [Synth 8-3332] Sequential element (asdasd/digit_reg[2]) is unused and will be removed from module asd.
WARNING: [Synth 8-3332] Sequential element (asdasd/digit_reg[1]) is unused and will be removed from module asd.
WARNING: [Synth 8-3332] Sequential element (asdasd/digit_reg[0]) is unused and will be removed from module asd.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1122.305 ; gain = 408.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|displayer   | cathode    | 32x8          | LUT            | 
|asd         | dp/cathode | 32x8          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------+-----------+----------------------+-------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+------------+------------+-----------+----------------------+-------------+
|asd         | mem_reg    | Implied   | 16 x 8               | RAM32M x 4	 | 
+------------+------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1122.305 ; gain = 408.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1124.895 ; gain = 411.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+------------+-----------+----------------------+-------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+------------+------------+-----------+----------------------+-------------+
|asd         | mem_reg    | Implied   | 16 x 8               | RAM32M x 4	 | 
+------------+------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1125.660 ; gain = 411.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.449 ; gain = 418.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.449 ; gain = 418.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.449 ; gain = 418.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.449 ; gain = 418.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.449 ; gain = 418.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.449 ; gain = 418.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |     5|
|4     |LUT2   |    19|
|5     |LUT3   |     8|
|6     |LUT4   |    31|
|7     |LUT5   |    67|
|8     |LUT6   |    25|
|9     |RAM32M |     4|
|10    |FDRE   |   178|
|11    |FDSE   |     4|
|12    |IBUF   |    18|
|13    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   419|
|2     |  an_cont        |anode_cont    |     4|
|3     |  asdasd         |seg_control   |     5|
|4     |  bou            |debouncer     |    53|
|5     |  divider        |ClockDivider  |    53|
|6     |  refresh        |refresgounter |    12|
|7     |  wait10_display |wait10sec     |    57|
|8     |  wait10_sum     |wait10sec_0   |    66|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.449 ; gain = 418.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1132.449 ; gain = 320.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1132.449 ; gain = 418.566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1141.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1143.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1143.734 ; gain = 719.551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1143.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'C:/Users/ismet/vivado/project/project.runs/synth_1/asd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file asd_utilization_synth.rpt -pb asd_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 17 21:58:02 2020...
