// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 170
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<1280> > input_1_V;
    sc_in< sc_logic > input_1_V_ap_vld;
    sc_in< sc_lv<1280> > input_2_V;
    sc_in< sc_logic > input_2_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_0_V;
    sc_out< sc_logic > layer3_out_0_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_1_V;
    sc_out< sc_logic > layer3_out_1_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_2_V;
    sc_out< sc_logic > layer3_out_2_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_3_V;
    sc_out< sc_logic > layer3_out_3_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_4_V;
    sc_out< sc_logic > layer3_out_4_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_5_V;
    sc_out< sc_logic > layer3_out_5_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_6_V;
    sc_out< sc_logic > layer3_out_6_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_7_V;
    sc_out< sc_logic > layer3_out_7_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_8_V;
    sc_out< sc_logic > layer3_out_8_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_9_V;
    sc_out< sc_logic > layer3_out_9_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_10_V;
    sc_out< sc_logic > layer3_out_10_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_11_V;
    sc_out< sc_logic > layer3_out_11_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_12_V;
    sc_out< sc_logic > layer3_out_12_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_13_V;
    sc_out< sc_logic > layer3_out_13_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_14_V;
    sc_out< sc_logic > layer3_out_14_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_15_V;
    sc_out< sc_logic > layer3_out_15_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_16_V;
    sc_out< sc_logic > layer3_out_16_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_17_V;
    sc_out< sc_logic > layer3_out_17_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_18_V;
    sc_out< sc_logic > layer3_out_18_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_19_V;
    sc_out< sc_logic > layer3_out_19_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_20_V;
    sc_out< sc_logic > layer3_out_20_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_21_V;
    sc_out< sc_logic > layer3_out_21_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_22_V;
    sc_out< sc_logic > layer3_out_22_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_23_V;
    sc_out< sc_logic > layer3_out_23_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_24_V;
    sc_out< sc_logic > layer3_out_24_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_25_V;
    sc_out< sc_logic > layer3_out_25_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_26_V;
    sc_out< sc_logic > layer3_out_26_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_27_V;
    sc_out< sc_logic > layer3_out_27_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_28_V;
    sc_out< sc_logic > layer3_out_28_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_29_V;
    sc_out< sc_logic > layer3_out_29_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_30_V;
    sc_out< sc_logic > layer3_out_30_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_31_V;
    sc_out< sc_logic > layer3_out_31_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_32_V;
    sc_out< sc_logic > layer3_out_32_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_33_V;
    sc_out< sc_logic > layer3_out_33_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_34_V;
    sc_out< sc_logic > layer3_out_34_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_35_V;
    sc_out< sc_logic > layer3_out_35_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_36_V;
    sc_out< sc_logic > layer3_out_36_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_37_V;
    sc_out< sc_logic > layer3_out_37_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_38_V;
    sc_out< sc_logic > layer3_out_38_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_39_V;
    sc_out< sc_logic > layer3_out_39_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_40_V;
    sc_out< sc_logic > layer3_out_40_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_41_V;
    sc_out< sc_logic > layer3_out_41_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_42_V;
    sc_out< sc_logic > layer3_out_42_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_43_V;
    sc_out< sc_logic > layer3_out_43_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_44_V;
    sc_out< sc_logic > layer3_out_44_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_45_V;
    sc_out< sc_logic > layer3_out_45_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_46_V;
    sc_out< sc_logic > layer3_out_46_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_47_V;
    sc_out< sc_logic > layer3_out_47_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_48_V;
    sc_out< sc_logic > layer3_out_48_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_49_V;
    sc_out< sc_logic > layer3_out_49_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_50_V;
    sc_out< sc_logic > layer3_out_50_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_51_V;
    sc_out< sc_logic > layer3_out_51_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_52_V;
    sc_out< sc_logic > layer3_out_52_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_53_V;
    sc_out< sc_logic > layer3_out_53_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_54_V;
    sc_out< sc_logic > layer3_out_54_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_55_V;
    sc_out< sc_logic > layer3_out_55_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_56_V;
    sc_out< sc_logic > layer3_out_56_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_57_V;
    sc_out< sc_logic > layer3_out_57_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_58_V;
    sc_out< sc_logic > layer3_out_58_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_59_V;
    sc_out< sc_logic > layer3_out_59_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_60_V;
    sc_out< sc_logic > layer3_out_60_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_61_V;
    sc_out< sc_logic > layer3_out_61_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_62_V;
    sc_out< sc_logic > layer3_out_62_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_63_V;
    sc_out< sc_logic > layer3_out_63_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_64_V;
    sc_out< sc_logic > layer3_out_64_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_65_V;
    sc_out< sc_logic > layer3_out_65_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_66_V;
    sc_out< sc_logic > layer3_out_66_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_67_V;
    sc_out< sc_logic > layer3_out_67_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_68_V;
    sc_out< sc_logic > layer3_out_68_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_69_V;
    sc_out< sc_logic > layer3_out_69_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_70_V;
    sc_out< sc_logic > layer3_out_70_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_71_V;
    sc_out< sc_logic > layer3_out_71_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_72_V;
    sc_out< sc_logic > layer3_out_72_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_73_V;
    sc_out< sc_logic > layer3_out_73_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_74_V;
    sc_out< sc_logic > layer3_out_74_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_75_V;
    sc_out< sc_logic > layer3_out_75_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_76_V;
    sc_out< sc_logic > layer3_out_76_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_77_V;
    sc_out< sc_logic > layer3_out_77_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_78_V;
    sc_out< sc_logic > layer3_out_78_V_ap_vld;
    sc_out< sc_lv<33> > layer3_out_79_V;
    sc_out< sc_logic > layer3_out_79_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s* grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1280> > input_1_V_preg;
    sc_signal< sc_lv<1280> > input_1_V_in_sig;
    sc_signal< sc_logic > input_1_V_ap_vld_preg;
    sc_signal< sc_logic > input_1_V_ap_vld_in_sig;
    sc_signal< sc_lv<1280> > input_2_V_preg;
    sc_signal< sc_lv<1280> > input_2_V_in_sig;
    sc_signal< sc_logic > input_2_V_ap_vld_preg;
    sc_signal< sc_logic > input_2_V_ap_vld_in_sig;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_0_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_1_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_2_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_3_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_4_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_5_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_6_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_7_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_8_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_9_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_10_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_11_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_12_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_13_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_14_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_15_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_16_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_17_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_18_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_19_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_20_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_21_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_22_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_23_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_24_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_25_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_26_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_27_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_28_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_29_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_30_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_31_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_32_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_33_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_34_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_35_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_36_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_37_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_38_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_39_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_40_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_41_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_42_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_43_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_44_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_45_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_46_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_47_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_48_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_49_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_50_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_51_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_52_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_53_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_54_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_55_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_56_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_57_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_58_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_59_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_60_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_61_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_62_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_63_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_64_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_65_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_66_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_67_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_68_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_69_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_70_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_71_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_72_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_73_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_74_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_75_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_76_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_77_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_78_V;
    sc_signal< sc_lv<33> > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_79_V;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_start;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_0_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_1_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_2_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_3_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_4_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_5_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_6_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_7_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_8_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_9_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_10_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_11_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_12_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_13_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_14_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_15_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_16_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_17_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_18_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_19_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_20_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_21_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_22_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_23_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_24_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_25_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_26_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_27_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_28_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_29_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_30_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_31_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_32_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_33_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_34_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_35_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_36_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_37_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_38_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_39_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_40_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_41_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_42_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_43_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_44_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_45_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_46_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_47_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_48_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_49_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_50_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_51_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_52_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_53_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_54_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_55_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_56_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_57_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_58_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_59_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_60_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_61_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_62_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_63_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_64_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_65_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_66_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_67_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_68_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_69_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_70_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_71_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_72_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_73_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_74_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_75_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_76_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_77_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_78_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_res_79_V_ap_vld;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_done;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_ready;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_idle;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_continue;
    sc_signal< sc_logic > grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_sync_grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_done;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< sc_logic > ap_sync_reg_grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_done;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1280> ap_const_lv1280_lc_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_done();
    void thread_ap_sync_grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_ready();
    void thread_grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_continue();
    void thread_grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s_fu_196_ap_start();
    void thread_input_1_V_ap_vld_in_sig();
    void thread_input_1_V_in_sig();
    void thread_input_2_V_ap_vld_in_sig();
    void thread_input_2_V_in_sig();
    void thread_layer3_out_0_V();
    void thread_layer3_out_0_V_ap_vld();
    void thread_layer3_out_10_V();
    void thread_layer3_out_10_V_ap_vld();
    void thread_layer3_out_11_V();
    void thread_layer3_out_11_V_ap_vld();
    void thread_layer3_out_12_V();
    void thread_layer3_out_12_V_ap_vld();
    void thread_layer3_out_13_V();
    void thread_layer3_out_13_V_ap_vld();
    void thread_layer3_out_14_V();
    void thread_layer3_out_14_V_ap_vld();
    void thread_layer3_out_15_V();
    void thread_layer3_out_15_V_ap_vld();
    void thread_layer3_out_16_V();
    void thread_layer3_out_16_V_ap_vld();
    void thread_layer3_out_17_V();
    void thread_layer3_out_17_V_ap_vld();
    void thread_layer3_out_18_V();
    void thread_layer3_out_18_V_ap_vld();
    void thread_layer3_out_19_V();
    void thread_layer3_out_19_V_ap_vld();
    void thread_layer3_out_1_V();
    void thread_layer3_out_1_V_ap_vld();
    void thread_layer3_out_20_V();
    void thread_layer3_out_20_V_ap_vld();
    void thread_layer3_out_21_V();
    void thread_layer3_out_21_V_ap_vld();
    void thread_layer3_out_22_V();
    void thread_layer3_out_22_V_ap_vld();
    void thread_layer3_out_23_V();
    void thread_layer3_out_23_V_ap_vld();
    void thread_layer3_out_24_V();
    void thread_layer3_out_24_V_ap_vld();
    void thread_layer3_out_25_V();
    void thread_layer3_out_25_V_ap_vld();
    void thread_layer3_out_26_V();
    void thread_layer3_out_26_V_ap_vld();
    void thread_layer3_out_27_V();
    void thread_layer3_out_27_V_ap_vld();
    void thread_layer3_out_28_V();
    void thread_layer3_out_28_V_ap_vld();
    void thread_layer3_out_29_V();
    void thread_layer3_out_29_V_ap_vld();
    void thread_layer3_out_2_V();
    void thread_layer3_out_2_V_ap_vld();
    void thread_layer3_out_30_V();
    void thread_layer3_out_30_V_ap_vld();
    void thread_layer3_out_31_V();
    void thread_layer3_out_31_V_ap_vld();
    void thread_layer3_out_32_V();
    void thread_layer3_out_32_V_ap_vld();
    void thread_layer3_out_33_V();
    void thread_layer3_out_33_V_ap_vld();
    void thread_layer3_out_34_V();
    void thread_layer3_out_34_V_ap_vld();
    void thread_layer3_out_35_V();
    void thread_layer3_out_35_V_ap_vld();
    void thread_layer3_out_36_V();
    void thread_layer3_out_36_V_ap_vld();
    void thread_layer3_out_37_V();
    void thread_layer3_out_37_V_ap_vld();
    void thread_layer3_out_38_V();
    void thread_layer3_out_38_V_ap_vld();
    void thread_layer3_out_39_V();
    void thread_layer3_out_39_V_ap_vld();
    void thread_layer3_out_3_V();
    void thread_layer3_out_3_V_ap_vld();
    void thread_layer3_out_40_V();
    void thread_layer3_out_40_V_ap_vld();
    void thread_layer3_out_41_V();
    void thread_layer3_out_41_V_ap_vld();
    void thread_layer3_out_42_V();
    void thread_layer3_out_42_V_ap_vld();
    void thread_layer3_out_43_V();
    void thread_layer3_out_43_V_ap_vld();
    void thread_layer3_out_44_V();
    void thread_layer3_out_44_V_ap_vld();
    void thread_layer3_out_45_V();
    void thread_layer3_out_45_V_ap_vld();
    void thread_layer3_out_46_V();
    void thread_layer3_out_46_V_ap_vld();
    void thread_layer3_out_47_V();
    void thread_layer3_out_47_V_ap_vld();
    void thread_layer3_out_48_V();
    void thread_layer3_out_48_V_ap_vld();
    void thread_layer3_out_49_V();
    void thread_layer3_out_49_V_ap_vld();
    void thread_layer3_out_4_V();
    void thread_layer3_out_4_V_ap_vld();
    void thread_layer3_out_50_V();
    void thread_layer3_out_50_V_ap_vld();
    void thread_layer3_out_51_V();
    void thread_layer3_out_51_V_ap_vld();
    void thread_layer3_out_52_V();
    void thread_layer3_out_52_V_ap_vld();
    void thread_layer3_out_53_V();
    void thread_layer3_out_53_V_ap_vld();
    void thread_layer3_out_54_V();
    void thread_layer3_out_54_V_ap_vld();
    void thread_layer3_out_55_V();
    void thread_layer3_out_55_V_ap_vld();
    void thread_layer3_out_56_V();
    void thread_layer3_out_56_V_ap_vld();
    void thread_layer3_out_57_V();
    void thread_layer3_out_57_V_ap_vld();
    void thread_layer3_out_58_V();
    void thread_layer3_out_58_V_ap_vld();
    void thread_layer3_out_59_V();
    void thread_layer3_out_59_V_ap_vld();
    void thread_layer3_out_5_V();
    void thread_layer3_out_5_V_ap_vld();
    void thread_layer3_out_60_V();
    void thread_layer3_out_60_V_ap_vld();
    void thread_layer3_out_61_V();
    void thread_layer3_out_61_V_ap_vld();
    void thread_layer3_out_62_V();
    void thread_layer3_out_62_V_ap_vld();
    void thread_layer3_out_63_V();
    void thread_layer3_out_63_V_ap_vld();
    void thread_layer3_out_64_V();
    void thread_layer3_out_64_V_ap_vld();
    void thread_layer3_out_65_V();
    void thread_layer3_out_65_V_ap_vld();
    void thread_layer3_out_66_V();
    void thread_layer3_out_66_V_ap_vld();
    void thread_layer3_out_67_V();
    void thread_layer3_out_67_V_ap_vld();
    void thread_layer3_out_68_V();
    void thread_layer3_out_68_V_ap_vld();
    void thread_layer3_out_69_V();
    void thread_layer3_out_69_V_ap_vld();
    void thread_layer3_out_6_V();
    void thread_layer3_out_6_V_ap_vld();
    void thread_layer3_out_70_V();
    void thread_layer3_out_70_V_ap_vld();
    void thread_layer3_out_71_V();
    void thread_layer3_out_71_V_ap_vld();
    void thread_layer3_out_72_V();
    void thread_layer3_out_72_V_ap_vld();
    void thread_layer3_out_73_V();
    void thread_layer3_out_73_V_ap_vld();
    void thread_layer3_out_74_V();
    void thread_layer3_out_74_V_ap_vld();
    void thread_layer3_out_75_V();
    void thread_layer3_out_75_V_ap_vld();
    void thread_layer3_out_76_V();
    void thread_layer3_out_76_V_ap_vld();
    void thread_layer3_out_77_V();
    void thread_layer3_out_77_V_ap_vld();
    void thread_layer3_out_78_V();
    void thread_layer3_out_78_V_ap_vld();
    void thread_layer3_out_79_V();
    void thread_layer3_out_79_V_ap_vld();
    void thread_layer3_out_7_V();
    void thread_layer3_out_7_V_ap_vld();
    void thread_layer3_out_8_V();
    void thread_layer3_out_8_V_ap_vld();
    void thread_layer3_out_9_V();
    void thread_layer3_out_9_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
