`timescale 1ns / 1ps
module tb;

wire clk_50M, clk_11M0592;

reg clock_btn = 0;         //BTN5æ‰‹åŠ¨æ—¶é’ŸæŒ‰é’®ï¿????å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
reg reset_btn = 0;         //BTN6æ‰‹åŠ¨å¤ä½æŒ‰é’®ï¿????å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1

reg[3:0]  touch_btn;  //BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
reg[31:0] dip_sw;     //32ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ï¿????1

wire[15:0] leds;       //16ä½LEDï¼Œè¾“å‡ºæ—¶1ç‚¹äº®
wire[7:0]  dpy0;       //æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®
wire[7:0]  dpy1;       //æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®

wire txd;  //ç›´è¿ä¸²å£å‘ï¿½?ï¿½ç«¯
wire rxd;  //ç›´è¿ä¸²å£æ¥æ”¶ï¿????

wire[31:0] base_ram_data; //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±ï¿????
wire[19:0] base_ram_addr; //BaseRAMåœ°å€
wire[3:0] base_ram_be_n;  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒï¿????0
wire base_ram_ce_n;       //BaseRAMç‰‡ï¿½?ï¿½ï¼Œä½æœ‰ï¿????
wire base_ram_oe_n;       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰ï¿????
wire base_ram_we_n;       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰ï¿????

wire[31:0] ext_ram_data; //ExtRAMæ•°æ®
wire[19:0] ext_ram_addr; //ExtRAMåœ°å€
wire[3:0] ext_ram_be_n;  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒï¿????0
wire ext_ram_ce_n;       //ExtRAMç‰‡ï¿½?ï¿½ï¼Œä½æœ‰ï¿????
wire ext_ram_oe_n;       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰ï¿????
wire ext_ram_we_n;       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰ï¿????

wire [22:0]flash_a;      //Flashåœ°å€ï¼Œa0ä»…åœ¨8bitæ¨¡å¼æœ‰æ•ˆï¿????16bitæ¨¡å¼æ— æ„ï¿????
wire [15:0]flash_d;      //Flashæ•°æ®
wire flash_rp_n;         //Flashå¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
wire flash_vpen;         //Flashå†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§ï¿????
wire flash_ce_n;         //Flashç‰‡ï¿½?ï¿½ä¿¡å·ï¼Œä½æœ‰ï¿????
wire flash_oe_n;         //Flashè¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰ï¿????
wire flash_we_n;         //Flashå†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰ï¿????
wire flash_byte_n;       //Flash 8bitæ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨flashï¿????16ä½æ¨¡å¼æ—¶è¯·è®¾ï¿????1

wire uart_rdn;           //è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰ï¿????
wire uart_wrn;           //å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰ï¿????
wire uart_dataready;     //ä¸²å£æ•°æ®å‡†å¤‡ï¿????
wire uart_tbre;          //å‘ï¿½?ï¿½æ•°æ®æ ‡ï¿????
wire uart_tsre;          //æ•°æ®å‘ï¿½?ï¿½å®Œæ¯•æ ‡ï¿????

//Windowsï¿????è¦æ³¨æ„è·¯å¾„åˆ†éš”ç¬¦çš„è½¬ä¹‰ï¼Œä¾‹å¦‚"D:\\foo\\bar.bin"
parameter BASE_RAM_INIT_FILE = "/tmp/main.bin"; //BaseRAMåˆå§‹åŒ–æ–‡ä»¶ï¼Œè¯·ä¿®æ”¹ä¸ºå®é™…çš„ç»å¯¹è·¯ï¿????
parameter EXT_RAM_INIT_FILE = "/tmp/eram.bin";    //ExtRAMåˆå§‹åŒ–æ–‡ä»¶ï¼Œè¯·ä¿®æ”¹ä¸ºå®é™…çš„ç»å¯¹è·¯ï¿????
parameter FLASH_INIT_FILE = "/tmp/kernel.elf";    //Flashåˆå§‹åŒ–æ–‡ä»¶ï¼Œè¯·ä¿®æ”¹ä¸ºå®é™…çš„ç»å¯¹è·¯ï¿????

assign rxd = 1'b1; //idle state

// reg[15:0] immi;
// reg left;
// reg types;
// reg[31:0] out;
// Extend ex(.Ext_immi(immi), .Ext_left(left), .Ext_type(types), .Ext_data(out));
// reg memread, memwrite;
// reg[4:0] keep, clear;
// Bubble bu(.Bub_MemRead(memread), .Bub_MemWrite(memwrite), .Bub_keep(keep), .Bub_clear(clear));

reg myclk;
reg[31:0] inst;
integer i;
initial begin 
    reset_btn = 1'b1;
    #200;
    reset_btn = 1'b0;
    myclk = 1'b0;
    inst = 32'hed2fffff;//addiu 2 2 i31
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b100001_00010_00011_0000000000000011;
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b001100_00011_00100_00000000_11111100;// andi 4 2 
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b001110_00011_00101_00011100_11001010; // xori 5 3
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = {16'b001111_00000_10000, 16'hBFD0}; //lui 16 BFD0
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = {16'b001101_10000_10000,16'h03F8}; //ori 16 03F8
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b00000_00010_00011_00110_00000_100101; // or 6 2 3
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b00000_00110_00011_00111_00000_100110; //xor 7 6 3
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b00000_00110_00011_01000_00000_100001; //addu 8 6 3
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b00000_00110_00011_01001_00000_100100; //and 9 6 3
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b011100_00010_00000_00110_00000_100000; //clz 6 2
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b000000_00000_00010_01010_00011_000000; //sll 10 2<<i3
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b000000_00000_00011_01010_01011_000010; //srl 10 3>>i11
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b001001_00010_00010_0000000000000001;
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b000010_000000_0000_00000000_00000001; //j 1
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b001001_00010_00010_0000000000000010;
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b000011_000000_0000_00000001_00110000; // jal
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b001001_00010_00010_0000000000000011;
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b000000_11111_0000000000_00000_001000; //jr 31
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b001001_00010_00010_0000000000000100;
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b000111_00010_00000_0000000000001111; //beq
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = 32'b001001_00010_00010_0000000000000101;
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = inst + 1;
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = inst + 1;
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = inst + 1;
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = inst + 1;
//    #50;
//    myclk = 1'b1;
//    #50;
//    myclk = 1'b0;
//    inst = inst + 1;
    
    
end

    // æ¨¡æ‹ŸPCé€šè¿‡ä¸²å£å‘ï¿½?ï¿½å­—ï¿????


// å¾…æµ‹è¯•ç”¨æˆ·è®¾ï¿????
thinpad_top dut(
    .clk_50M(clk_50M),
    .clk_11M0592(clk_11M0592),
    .clock_btn(clock_btn),
    .reset_btn(reset_btn),
    .touch_btn(touch_btn),
    .dip_sw(dip_sw),
    .leds(leds),
    .dpy1(dpy1),
    .dpy0(dpy0),
    .txd(txd),
    .rxd(rxd),
    .uart_rdn(uart_rdn),
    .uart_wrn(uart_wrn),
    .uart_dataready(uart_dataready),
    .uart_tbre(uart_tbre),
    .uart_tsre(uart_tsre),
    .base_ram_data(base_ram_data),
    .base_ram_addr(base_ram_addr),
    .base_ram_ce_n(base_ram_ce_n),
    .base_ram_oe_n(base_ram_oe_n),
    .base_ram_we_n(base_ram_we_n),
    .base_ram_be_n(base_ram_be_n),
    .ext_ram_data(ext_ram_data),
    .ext_ram_addr(ext_ram_addr),
    .ext_ram_ce_n(ext_ram_ce_n),
    .ext_ram_oe_n(ext_ram_oe_n),
    .ext_ram_we_n(ext_ram_we_n),
    .ext_ram_be_n(ext_ram_be_n),
    .flash_d(flash_d),
    .flash_a(flash_a),
    .flash_rp_n(flash_rp_n),
    .flash_vpen(flash_vpen),
    .flash_oe_n(flash_oe_n),
    .flash_ce_n(flash_ce_n),
    .flash_byte_n(flash_byte_n),
    .flash_we_n(flash_we_n),
    .inst(inst)
);
// æ—¶é’Ÿï¿????
clock osc(
    .clk_11M0592(clk_11M0592),
    .clk_50M    (clk_50M)
);
// CPLD ä¸²å£ä»¿çœŸæ¨¡å‹
cpld_model cpld(
    .clk_uart(clk_11M0592),
    .uart_rdn(uart_rdn),
    .uart_wrn(uart_wrn),
    .uart_dataready(uart_dataready),
    .uart_tbre(uart_tbre),
    .uart_tsre(uart_tsre),
    .data(base_ram_data[7:0])
);
// BaseRAM ä»¿çœŸæ¨¡å‹
sram_model base1(/*autoinst*/
            .DataIO(base_ram_data[15:0]),
            .Address(base_ram_addr[19:0]),
            .OE_n(base_ram_oe_n),
            .CE_n(base_ram_ce_n),
            .WE_n(base_ram_we_n),
            .LB_n(base_ram_be_n[0]),
            .UB_n(base_ram_be_n[1]));
sram_model base2(/*autoinst*/
            .DataIO(base_ram_data[31:16]),
            .Address(base_ram_addr[19:0]),
            .OE_n(base_ram_oe_n),
            .CE_n(base_ram_ce_n),
            .WE_n(base_ram_we_n),
            .LB_n(base_ram_be_n[2]),
            .UB_n(base_ram_be_n[3]));
// ExtRAM ä»¿çœŸæ¨¡å‹
sram_model ext1(/*autoinst*/
            .DataIO(ext_ram_data[15:0]),
            .Address(ext_ram_addr[19:0]),
            .OE_n(ext_ram_oe_n),
            .CE_n(ext_ram_ce_n),
            .WE_n(ext_ram_we_n),
            .LB_n(ext_ram_be_n[0]),
            .UB_n(ext_ram_be_n[1]));
sram_model ext2(/*autoinst*/
            .DataIO(ext_ram_data[31:16]),
            .Address(ext_ram_addr[19:0]),
            .OE_n(ext_ram_oe_n),
            .CE_n(ext_ram_ce_n),
            .WE_n(ext_ram_we_n),
            .LB_n(ext_ram_be_n[2]),
            .UB_n(ext_ram_be_n[3]));
// Flash ä»¿çœŸæ¨¡å‹
x28fxxxp30 #(.FILENAME_MEM(FLASH_INIT_FILE)) flash(
    .A(flash_a[1+:22]), 
    .DQ(flash_d), 
    .W_N(flash_we_n),    // Write Enable 
    .G_N(flash_oe_n),    // Output Enable
    .E_N(flash_ce_n),    // Chip Enable
    .L_N(1'b0),    // Latch Enable
    .K(1'b0),      // Clock
    .WP_N(flash_vpen),   // Write Protect
    .RP_N(flash_rp_n),   // Reset/Power-Down
    .VDD('d3300), 
    .VDDQ('d3300), 
    .VPP('d1800), 
    .Info(1'b1));

initial begin 
    wait(flash_byte_n == 1'b0);
    $display("8-bit Flash interface is not supported in simulation!");
    $display("Please tie flash_byte_n to high");
    $stop;
end

// ä»æ–‡ä»¶åŠ ï¿???? BaseRAM
initial begin 
    reg [31:0] tmp_array[0:1048575];
    integer n_File_ID, n_Init_Size;
    n_File_ID = $fopen(BASE_RAM_INIT_FILE, "rb");
    if(!n_File_ID)begin 
        n_Init_Size = 0;
        $display("Failed to open BaseRAM init file");
    end else begin
        n_Init_Size = $fread(tmp_array, n_File_ID);
        n_Init_Size /= 4;
        $fclose(n_File_ID);
    end
    $display("BaseRAM Init Size(words): %d",n_Init_Size);
    for (integer i = 0; i < n_Init_Size; i++) begin
        base1.mem_array0[i] = tmp_array[i][24+:8];
        base1.mem_array1[i] = tmp_array[i][16+:8];
        base2.mem_array0[i] = tmp_array[i][8+:8];
        base2.mem_array1[i] = tmp_array[i][0+:8];
    end
end

// ä»æ–‡ä»¶åŠ ï¿???? ExtRAM
initial begin 
    reg [31:0] tmp_array[0:1048575];
    integer n_File_ID, n_Init_Size;
    n_File_ID = $fopen(EXT_RAM_INIT_FILE, "rb");
    if(!n_File_ID)begin 
        n_Init_Size = 0;
        $display("Failed to open ExtRAM init file");
    end else begin
        n_Init_Size = $fread(tmp_array, n_File_ID);
        n_Init_Size /= 4;
        $fclose(n_File_ID);
    end
    $display("ExtRAM Init Size(words): %d",n_Init_Size);
    for (integer i = 0; i < n_Init_Size; i++) begin
        ext1.mem_array0[i] = tmp_array[i][24+:8];
        ext1.mem_array1[i] = tmp_array[i][16+:8];
        ext2.mem_array0[i] = tmp_array[i][8+:8];
        ext2.mem_array1[i] = tmp_array[i][0+:8];
    end
end
endmodule
