[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11658       tick       2665952       1225005       1174927       2665952 
      2  11658       tick       4313232       2102947       2085320       4313232 
      3  11658       tick       4293836       2094069       2073176       4293836 
      4  11658       tick       4296865       2095716       2077805       4296865 
      5  11658       tick       4285205       2090170       2066341       4285205 
      6  11658       tick       4291024       2092599       2073339       4291024 
      7  11658       tick       4297429       2095043       2076841       4297429 
      8  11658       tick       4292773       2093973       2078231       4292773 
      9  11658       tick       4293360       2093439       2078224       4293360 
     10  11658       tick       4294293       2094748       2076805       4294293 
     11  11658       tick       4295654       2094996       2072125       4295654 
     12  11658       tick       4292939       2093760       2077449       4292939 
     13  11658       tick       4292920       2094121       2073738       4292920 
     14  11658       tick       4299696       2096204       2078112       4299696 
     15  11658       tick       4303088       2097169       2075572       4303088 
     16  11658       tick       4294833       2094749       2078158       4294833 
     17  11658       tick       4294078       2095001       2076896       4294078 
     18  11658       tick       4291134       2093490       2077967       4291134 
     19  11658       tick       4295309       2095031       2077006       4295309 
     20  11658       exit       2047413        999021        990643       2047413 
