INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BERRINGB/Desktop/VerilogLock/project_1/project_1.srcs/sources_1/new/Seg_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seg_Decoder
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/BERRINGB/Desktop/VerilogLock/project_1/project_1.srcs/sources_1/new/Seg_Decoder.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BERRINGB/Desktop/VerilogLock/project_1/project_1.srcs/sim_1/new/Segment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Segment_tb
