{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#uses Registered2to1Adder_NIR - v1.1 and Registered2to1Adder_IR - v1.1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#inReadyC default to simplified definition"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "import math\n",
    "import os"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import import_ipynb\n",
    "from RegisteredNto1Adder_V1_1 import RegisteredNto1Adder"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def VectorAdd_noHR_SoE(parameters, Print_To_File, Files_Location, Is_Top, modules):\n",
    "    \n",
    "    N = parameters[\"N\"]\n",
    "    #NAdd = parameters[\"NOEPS\"] #it is correct, below code is just for confidence\n",
    "    if N==1:\n",
    "        NAdd = 1\n",
    "    else:\n",
    "        NAdd = parameters[\"NOEPS\"]\n",
    "    Enable_Input_Registers = parameters[\"ENABLE_INPUT_REGISTERS\"]\n",
    "    \n",
    "    #IN_WIDTH>=1\n",
    "    IN_WIDTH = 10\n",
    "    \n",
    "    HRR = math.ceil(N/NAdd);\n",
    "\n",
    "    ModuleName=\"VectorAdd_{}_\".format(N)\n",
    "    if(HRR==1):\n",
    "        ModuleName+=\"noHR_\"\n",
    "    else:\n",
    "        ModuleName+=\"S{}E_HRx{}_\".format(NAdd, HRR)     \n",
    "    if Enable_Input_Registers<=0:\n",
    "        ModuleName+=\"N\"\n",
    "    ModuleName+=\"IR\"\n",
    "\n",
    "    if Is_Top:\n",
    "        Files_Location += ModuleName+\"/\"\n",
    "        if not os.path.exists(Files_Location):\n",
    "            os.makedirs(Files_Location)\n",
    "    \n",
    "    if Print_To_File<=0:\n",
    "        of = sys.stdout\n",
    "    else:\n",
    "        of = open(Files_Location+ModuleName+\".v\", 'w+')\n",
    "\n",
    "    print(\"`timescale 1ns / 1ps\\n\", file=of)\n",
    "    print(\"module \"+ModuleName, file=of)\n",
    "    print(\"#(\", file=of)\n",
    "    print(\"parameter IN_WIDTH = {}\".format(IN_WIDTH), file=of)\n",
    "    print(\")(\", file=of)\n",
    "    print(\"input clk, reset, enable,\", file=of)\n",
    "    if HRR>1:\n",
    "        print(\"output reg readyForNewDataSeries = 1,\", file=of)\n",
    "    lghrr=math.ceil(math.log2(HRR))\n",
    "    if lghrr==1:\n",
    "        print(\"output reg inSeries = 0,\", file=of)\n",
    "    elif lghrr>1:\n",
    "        print(\"output reg [{}:0] inSeries = 0,\".format(lghrr-1), file=of)\n",
    "    print(\"input inReady,\", file=of)\n",
    "    print(\"input signed [IN_WIDTH-1:0] \", end='', file=of)\n",
    "    for i in range(NAdd):\n",
    "        print(\"A{}, \".format(i), end='', file=of)\n",
    "    print(file=of)\n",
    "    print(\"input signed [IN_WIDTH-1:0] \", end='', file=of)\n",
    "    for i in range(NAdd):\n",
    "        print(\"B{}, \".format(i), end='', file=of)\n",
    "    print(file=of)\n",
    "    if HRR==1:\n",
    "        print(\"output outReady,\", file=of)\n",
    "        NE=NAdd\n",
    "    else:\n",
    "        NE = N - NAdd*(HRR-1)\n",
    "        while NE<=0:\n",
    "            NE += NAdd\n",
    "        if NE==1:\n",
    "            print(\"output S0outReady,\", file=of)\n",
    "        else:\n",
    "            print(\"output S0toS{}outReady,\".format(NE-1), file=of)\n",
    "        if NE==NAdd:\n",
    "            print(\"output reg SNoutReady=0, //not used\", file=of)\n",
    "        elif NE==NAdd-1:\n",
    "            print(\"output S{}outReady,\".format(NE), file=of)\n",
    "        else:\n",
    "            print(\"output S{}toS{}outReady,\".format(NE, NAdd-1), file=of)\n",
    "    if lghrr==1:\n",
    "        print(\"output reg outSeries = 1,\", file=of)\n",
    "    elif lghrr>1:\n",
    "        print(\"output reg [{}:0] outSeries = {},\".format(lghrr-1, HRR-1), file=of)\n",
    "    print(\"output signed [IN_WIDTH:0] \", end='', file=of)\n",
    "    for i in range(NAdd):\n",
    "        print(\"S{}, \".format(i), end='', file=of)\n",
    "    print(file=of)\n",
    "    if HRR==1:\n",
    "        print(\"output earlyOutReady\", file=of)\n",
    "    else:\n",
    "        if NE==1:\n",
    "            print(\"output S0earlyOutReady,\", file=of)\n",
    "        else:\n",
    "            print(\"output S0toS{}earlyOutReady,\".format(NE-1), file=of)\n",
    "        if NE==NAdd:\n",
    "            print(\"output reg SNearlyOutReady=0 //not used\", file=of)\n",
    "        elif NE==NAdd-1:\n",
    "            print(\"output S{}earlyOutReady\".format(NE), file=of)\n",
    "        else:\n",
    "            print(\"output S{}toS{}earlyOutReady\".format(NE, NAdd-1), file=of)\n",
    "    print(\");\\n\", file=of)\n",
    "\n",
    "    if HRR!=1:\n",
    "        print(\"always @(posedge clk) begin\", file=of)\n",
    "        print(\"\\tif(reset) begin\", file=of)\n",
    "        print(\"\\t\\treadyForNewDataSeries <= 1;\", file=of)\n",
    "        print(\"\\t\\tinSeries <= 0;\", file=of)\n",
    "        print(\"\\tend\", file=of)\n",
    "        print(\"\\telse if(enable) begin\", file=of)\n",
    "        print(\"\\t\\tif(inReady) begin\", file=of)\n",
    "        print(\"\\t\\t\\tif(inSeries=={}) begin\".format(HRR-1), file=of)\n",
    "        print(\"\\t\\t\\t\\treadyForNewDataSeries <= 1;\", file=of)\n",
    "        print(\"\\t\\t\\t\\tinSeries <= 0;\", file=of)\n",
    "        print(\"\\t\\t\\tend\", file=of)\n",
    "        print(\"\\t\\t\\telse begin\", file=of)\n",
    "        print(\"\\t\\t\\t\\treadyForNewDataSeries <= 0;\", file=of)\n",
    "        if HRR==2:\n",
    "            print(\"\\t\\t\\t\\tinSeries <= 1;\", file=of)    \n",
    "        else:\n",
    "            print(\"\\t\\t\\t\\tinSeries <= inSeries+1;\", file=of)\n",
    "        print(\"\\t\\t\\tend\", file=of)\n",
    "        print(\"\\t\\tend\", file=of)\n",
    "        print(\"\\tend\", file=of)\n",
    "        print(\"end\", file=of)\n",
    "        print(file=of)\n",
    "\n",
    "    if NE!=NAdd: #HRR!=1 and \n",
    "        print(\"wire inReadyC = (inSeries!={}) & inReady;\".format(HRR-1), file=of)\n",
    "        print(file=of)\n",
    "\n",
    "    print(\"\"\"//(* use_dsp48 = \"yes\" *) //yes, no, AutoMax, Auto\"\"\", file=of)\n",
    "\n",
    "    if Enable_Input_Registers>0:\n",
    "        print(\"Registered2to1Adder_IR #(.IN_WIDTH(IN_WIDTH))\\nAdd0 (clk, reset, enable,\", file=of)    \n",
    "    else:\n",
    "        print(\"Registered2to1Adder_NIR #(.IN_WIDTH(IN_WIDTH))\\nAdd0 (clk, reset, enable,\", file=of)    \n",
    "    print(\"inReady,\", file=of)\n",
    "    print(\"A0, B0,\", file=of)\n",
    "    if HRR==1:\n",
    "        print(\"OutReady,\", file=of)\n",
    "    else:\n",
    "        if NE==1:\n",
    "            print(\"S0outReady,\", file=of)\n",
    "        else:\n",
    "            print(\"S0toS{}outReady,\".format(NE-1), file=of)\n",
    "    print(\"S0,\", file=of)\n",
    "    if HRR==1:\n",
    "        print(\"earlyOutReady);\\n\", file=of)\n",
    "    else:\n",
    "        if NE==1:\n",
    "            print(\"S0earlyOutReady);\\n\", file=of)\n",
    "        else:\n",
    "            print(\"S0toS{}earlyOutReady);\\n\".format(NE-1), file=of)\n",
    "    for i in range(1, NE):\n",
    "        if Enable_Input_Registers>0:\n",
    "            print(\"Registered2to1Adder_IR #(.IN_WIDTH(IN_WIDTH))\\nAdd{} (clk, reset, enable,\".format(i), file=of)\n",
    "        else:\n",
    "            print(\"Registered2to1Adder_NIR #(.IN_WIDTH(IN_WIDTH))\\nAdd{} (clk, reset, enable,\".format(i), file=of)\n",
    "        print(\"inReady,\", file=of)\n",
    "        print(\"A{}, B{},\".format(i, i), file=of)\n",
    "        print(\"aor{}, //not used\\nS{},\\naeor{}); //not used\\n\".format(i, i, i), file=of)\n",
    "    if NE!=NAdd:\n",
    "        if Enable_Input_Registers>0:\n",
    "            print(\"Registered2to1Adder_IR #(.IN_WIDTH(IN_WIDTH))\\nAdd{} (clk, reset, enable,\".format(NE), file=of)\n",
    "        else:\n",
    "            print(\"Registered2to1Adder_NIR #(.IN_WIDTH(IN_WIDTH))\\nAdd{} (clk, reset, enable,\".format(NE), file=of)\n",
    "        print(\"inReadyC,\", file=of)\n",
    "        print(\"A{}, B{},\".format(NE, NE), file=of)\n",
    "        if NE==NAdd-1:\n",
    "            print(\"S{}outReady,\".format(NE), file=of)\n",
    "        else:\n",
    "            print(\"S{}toS{}outReady,\".format(NE, NAdd-1), file=of)\n",
    "        print(\"S{},\".format(NE), file=of)\n",
    "        if NE==NAdd-1:\n",
    "            print(\"S{}earlyOutReady);\\n\".format(NE), file=of)\n",
    "        else:\n",
    "            print(\"S{}toS{}earlyOutReady);\\n\".format(NE, NAdd-1), file=of)    \n",
    "    for i in range(NE+1, NAdd):\n",
    "        if Enable_Input_Registers>0:\n",
    "            print(\"Registered2to1Adder_IR #(.IN_WIDTH(IN_WIDTH))\\nAdd{} (clk, reset, enable,\".format(i, i, i, i, i, i), file=of)\n",
    "        else:\n",
    "            print(\"Registered2to1Adder_NIR #(.IN_WIDTH(IN_WIDTH))\\nAdd{} (clk, reset, enable,\".format(i, i, i, i, i, i), file=of)\n",
    "        print(\"inReadyC,\", file=of)\n",
    "        print(\"A{}, B{},\".format(i, i), file=of)\n",
    "        print(\"aor{}, //not used\\nS{},\\naeor{}); //not used\\n\".format(i, i, i), file=of)\n",
    "\n",
    "    if HRR!=1:\n",
    "        print(\"always @(posedge clk) begin\", file=of)\n",
    "        print(\"\\tif(reset) begin\", file=of)\n",
    "        print(\"\\t\\toutSeries <= {};\".format(HRR-1), file=of)\n",
    "        print(\"\\tend\", file=of)\n",
    "        print(\"\\telse if(enable) begin\", file=of)\n",
    "        if NE==1:\n",
    "            print(\"\\t\\tif(S0earlyOutReady) begin\", file=of)\n",
    "        else:\n",
    "            print(\"\\t\\tif(S0toS{}earlyOutReady) begin\".format(NE-1), file=of)\n",
    "        print(\"\\t\\t\\tif(outSeries=={}) begin\".format(HRR-1), file=of)\n",
    "        print(\"\\t\\t\\t\\toutSeries <= 0;\", file=of)\n",
    "        print(\"\\t\\t\\tend\", file=of)\n",
    "        print(\"\\t\\t\\telse begin\", file=of)\n",
    "        if HRR==2:\n",
    "            print(\"\\t\\t\\t\\toutSeries <= 1;\", file=of)\n",
    "        else:\n",
    "            print(\"\\t\\t\\t\\toutSeries <= outSeries+1;\", file=of)\n",
    "        print(\"\\t\\t\\tend\", file=of)\n",
    "        print(\"\\t\\tend\", file=of)\n",
    "        print(\"\\tend\", file=of)\n",
    "        print(\"end\", file=of)\n",
    "        print(file=of)\n",
    "\n",
    "    print(\"endmodule\", file=of)\n",
    "\n",
    "    if Print_To_File>0:\n",
    "        of.close()\n",
    "    \n",
    "    parameters[\"N\"] = 2\n",
    "    RegisteredNto1Adder(parameters, Print_To_File, Files_Location, 0, modules)\n",
    "    parameters[\"N\"] = N\n",
    "    \n",
    "    modules[ModuleName]=\"VectorAdd_noHR_SoE\"\n",
    "    return ModuleName"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 1
}
