<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3722" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3722{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3722{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3722{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3722{left:95px;bottom:1088px;}
#t5_3722{left:121px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t6_3722{left:95px;bottom:1063px;}
#t7_3722{left:121px;bottom:1063px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t8_3722{left:121px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t9_3722{left:95px;bottom:1024px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#ta_3722{left:95px;bottom:1007px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_3722{left:95px;bottom:990px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_3722{left:121px;bottom:963px;}
#td_3722{left:147px;bottom:965px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#te_3722{left:146px;bottom:949px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#tf_3722{left:121px;bottom:922px;}
#tg_3722{left:147px;bottom:924px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_3722{left:146px;bottom:907px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#ti_3722{left:69px;bottom:883px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tj_3722{left:69px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_3722{left:69px;bottom:849px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tl_3722{left:69px;bottom:833px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_3722{left:69px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_3722{left:69px;bottom:791px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_3722{left:69px;bottom:774px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_3722{left:69px;bottom:758px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_3722{left:69px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3722{left:69px;bottom:716px;letter-spacing:-0.23px;word-spacing:-1.06px;}
#ts_3722{left:69px;bottom:700px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tt_3722{left:69px;bottom:683px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tu_3722{left:69px;bottom:658px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#tv_3722{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3722{left:69px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_3722{left:304px;bottom:631px;}
#ty_3722{left:320px;bottom:625px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tz_3722{left:69px;bottom:598px;}
#t10_3722{left:95px;bottom:602px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t11_3722{left:95px;bottom:585px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t12_3722{left:430px;bottom:585px;letter-spacing:-0.13px;}
#t13_3722{left:503px;bottom:585px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t14_3722{left:95px;bottom:568px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t15_3722{left:95px;bottom:551px;letter-spacing:-0.12px;}
#t16_3722{left:69px;bottom:203px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t17_3722{left:69px;bottom:186px;letter-spacing:-0.18px;word-spacing:-1.13px;}
#t18_3722{left:69px;bottom:169px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t19_3722{left:165px;bottom:256px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1a_3722{left:266px;bottom:256px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1b_3722{left:715px;bottom:302px;letter-spacing:0.11px;}
#t1c_3722{left:294px;bottom:485px;letter-spacing:-0.16px;}
#t1d_3722{left:152px;bottom:318px;letter-spacing:-0.17px;word-spacing:-0.03px;}
#t1e_3722{left:152px;bottom:305px;letter-spacing:-0.17px;word-spacing:-0.03px;}
#t1f_3722{left:152px;bottom:291px;letter-spacing:-0.17px;word-spacing:-0.03px;}
#t1g_3722{left:152px;bottom:331px;letter-spacing:-0.39px;}
#t1h_3722{left:735px;bottom:484px;letter-spacing:-0.18px;word-spacing:2.68px;}
#t1i_3722{left:546px;bottom:326px;letter-spacing:-0.17px;word-spacing:-0.03px;}
#t1j_3722{left:535px;bottom:482px;letter-spacing:-0.61px;}
#t1k_3722{left:522px;bottom:482px;letter-spacing:-0.61px;}
#t1l_3722{left:509px;bottom:482px;letter-spacing:-0.61px;}
#t1m_3722{left:496px;bottom:482px;letter-spacing:-0.61px;}
#t1n_3722{left:483px;bottom:482px;letter-spacing:-0.61px;}
#t1o_3722{left:281px;bottom:485px;letter-spacing:-0.16px;}
#t1p_3722{left:153px;bottom:411px;letter-spacing:-0.19px;}
#t1q_3722{left:153px;bottom:398px;letter-spacing:-0.18px;}
#t1r_3722{left:722px;bottom:484px;letter-spacing:-0.03px;}
#t1s_3722{left:708px;bottom:484px;}
#t1t_3722{left:545px;bottom:359px;letter-spacing:-0.08px;}
#t1u_3722{left:614px;bottom:359px;letter-spacing:-0.17px;}
#t1v_3722{left:546px;bottom:372px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t1w_3722{left:153px;bottom:385px;letter-spacing:-0.17px;}
#t1x_3722{left:311px;bottom:485px;letter-spacing:-0.16px;}
#t1y_3722{left:546px;bottom:343px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t1z_3722{left:326px;bottom:485px;letter-spacing:-0.16px;}
#t20_3722{left:341px;bottom:484px;letter-spacing:-0.2px;word-spacing:2.06px;}
#t21_3722{left:403px;bottom:484px;letter-spacing:-0.25px;}
#t22_3722{left:153px;bottom:371px;letter-spacing:-0.2px;}
#t23_3722{left:152px;bottom:344px;letter-spacing:-0.17px;}
#t24_3722{left:153px;bottom:357px;letter-spacing:-0.19px;}

.s1_3722{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3722{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3722{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3722{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3722{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3722{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3722{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3722{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3722{font-size:12px;font-family:Arial_b5v;color:#000;}
.sa_3722{font-size:11px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3722" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3722Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3722" style="-webkit-user-select: none;"><object width="935" height="1210" data="3722/3722.svg" type="image/svg+xml" id="pdf3722" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3722" class="t s1_3722">20-14 </span><span id="t2_3722" class="t s1_3722">Vol. 3B </span>
<span id="t3_3722" class="t s2_3722">PERFORMANCE MONITORING </span>
<span id="t4_3722" class="t s3_3722">— </span><span id="t5_3722" class="t s3_3722">IA32_DEBUGCTL.FREEZE_PERFMON_ON_PMI has been set by the profiling agent, and </span>
<span id="t6_3722" class="t s3_3722">— </span><span id="t7_3722" class="t s3_3722">A performance counter, configured to generate PMI, has overflowed to signal a PMI. Consequently, all the </span>
<span id="t8_3722" class="t s3_3722">performance counters are frozen. </span>
<span id="t9_3722" class="t s3_3722">Effectively, the IA32_PERF_GLOBAL_STATUS.CTR_FRZ bit also serve as an read-only control to enable </span>
<span id="ta_3722" class="t s3_3722">programmable performance counters and fixed counters in the core PMU. To enable counting with the </span>
<span id="tb_3722" class="t s3_3722">performance counters, the following expression must hold with architectural perfmon version 4 or higher: </span>
<span id="tc_3722" class="t s4_3722">• </span><span id="td_3722" class="t s3_3722">(IA32_PERFEVTSELn.EN &amp; IA32_PERF_GLOBAL_CTRL.PMCn &amp; (!IA32_PERF_- </span>
<span id="te_3722" class="t s3_3722">GLOBAL_STATUS.CTR_FRZ) ) = 1 for programmable counter ‘n’, or </span>
<span id="tf_3722" class="t s4_3722">• </span><span id="tg_3722" class="t s3_3722">(IA32_PERF_FIXED_CRTL.ENi &amp; IA32_PERF_GLOBAL_CTRL.FCi &amp; (!IA32_PERF_- </span>
<span id="th_3722" class="t s3_3722">GLOBAL_STATUS.CTR_FRZ) ) = 1 for fixed counter ‘i’ </span>
<span id="ti_3722" class="t s3_3722">The read-only enable interface IA32_PERF_GLOBAL_STATUS.CTR_FRZ provides a more efficient flow for a PMI </span>
<span id="tj_3722" class="t s3_3722">handler to use IA32_DEBUGCTL.Freeze_Perfmon_On_PMI to filter out data that may distort target workload anal- </span>
<span id="tk_3722" class="t s3_3722">ysis, see Table 18-3. It should be noted the IA32_PERF_GLOBAL_CTRL register continue to serve as the primary </span>
<span id="tl_3722" class="t s3_3722">interface to control all performance counters of the logical processor. </span>
<span id="tm_3722" class="t s3_3722">For example, when the Freeze-On-PMI mode is not being used, a PMI handler would be setting IA32_PERF_- </span>
<span id="tn_3722" class="t s3_3722">GLOBAL_CTRL as the very last step to commence the overall operation after configuring the individual counter </span>
<span id="to_3722" class="t s3_3722">registers, controls, and PEBS facility. This does not only assure atomic monitoring but also avoids unnecessary </span>
<span id="tp_3722" class="t s3_3722">complications (e.g., race conditions) when software attempts to change the core PMU configuration while some </span>
<span id="tq_3722" class="t s3_3722">counters are kept enabled. </span>
<span id="tr_3722" class="t s3_3722">Additionally, IA32_PERF_GLOBAL_STATUS.TraceToPAPMI[bit 55]: On processors that support Intel Processor Trace </span>
<span id="ts_3722" class="t s3_3722">and configured to store trace output packets to physical memory using the ToPA scheme, bit 55 is set when a PMI </span>
<span id="tt_3722" class="t s3_3722">occurred due to a ToPA entry memory buffer was completely filled. </span>
<span id="tu_3722" class="t s3_3722">IA32_PERF_GLOBAL_STATUS also provides an indicator to distinguish interaction of performance monitoring oper- </span>
<span id="tv_3722" class="t s3_3722">ations with other side-band activities, which apply Intel SGX on processors that support it (for additional informa- </span>
<span id="tw_3722" class="t s3_3722">tion about Intel SGX, see the Intel </span>
<span id="tx_3722" class="t s5_3722">® </span>
<span id="ty_3722" class="t s3_3722">64 and IA-32 Architectures Software Developer’s Manual, Volume 3D): </span>
<span id="tz_3722" class="t s6_3722">• </span><span id="t10_3722" class="t s3_3722">IA32_PERF_GLOBAL_STATUS.ASCI[bit 60]: This bit is set when data accumulated in any of the configured </span>
<span id="t11_3722" class="t s3_3722">performance counters (i.e., IA32_PMCx or IA32_</span><span id="t12_3722" class="t s7_3722">FIXED_CTRx</span><span id="t13_3722" class="t s3_3722">) may include contributions from direct or indirect </span>
<span id="t14_3722" class="t s3_3722">operation of Intel SGX to protect an enclave (since the last time IA32_PERF_GLOBAL_STATUS.ASCI was </span>
<span id="t15_3722" class="t s3_3722">cleared). </span>
<span id="t16_3722" class="t s3_3722">Note, a processor’s support for IA32_PERF_GLOBAL_STATUS.TraceToPAPMI[bit 55] is enumerated as a result of </span>
<span id="t17_3722" class="t s3_3722">CPUID enumerated capability of Intel Processor Trace and the use of the ToPA buffer scheme. Support of IA32_PER- </span>
<span id="t18_3722" class="t s3_3722">F_GLOBAL_STATUS.ASCI[bit 60] is enumerated by the CPUID enumeration of Intel SGX. </span>
<span id="t19_3722" class="t s8_3722">Figure 20-10. </span><span id="t1a_3722" class="t s8_3722">IA32_PERF_GLOBAL_STATUS MSR and Architectural Perfmon Version 4 </span>
<span id="t1b_3722" class="t s9_3722">Reserved </span>
<span id="t1c_3722" class="t sa_3722">62 </span>
<span id="t1d_3722" class="t sa_3722">IA32_FIXED_CTR2 Overflow </span>
<span id="t1e_3722" class="t sa_3722">IA32_FIXED_CTR1 Overflow </span>
<span id="t1f_3722" class="t sa_3722">IA32_FIXED_CTR0 Overflow </span>
<span id="t1g_3722" class="t sa_3722">TraceToPAPMI </span>
<span id="t1h_3722" class="t sa_3722">.. 1 0 </span>
<span id="t1i_3722" class="t sa_3722">IA32_PMC0 Overflow </span>
<span id="t1j_3722" class="t sa_3722">31 </span><span id="t1k_3722" class="t sa_3722">32 </span><span id="t1l_3722" class="t sa_3722">33 </span><span id="t1m_3722" class="t sa_3722">34 </span><span id="t1n_3722" class="t sa_3722">35 </span>
<span id="t1o_3722" class="t sa_3722">63 </span>
<span id="t1p_3722" class="t sa_3722">CondChgd </span>
<span id="t1q_3722" class="t sa_3722">OvfDSBuffer </span>
<span id="t1r_3722" class="t sa_3722">.. </span><span id="t1s_3722" class="t sa_3722">N </span>
<span id="t1t_3722" class="t sa_3722">...................... </span><span id="t1u_3722" class="t sa_3722">Overflow </span>
<span id="t1v_3722" class="t sa_3722">IA32_PMC(N-1) Overflow </span>
<span id="t1w_3722" class="t sa_3722">OvfUncore </span>
<span id="t1x_3722" class="t sa_3722">61 </span>
<span id="t1y_3722" class="t sa_3722">IA32_PMC1 Overflow </span>
<span id="t1z_3722" class="t sa_3722">60 </span>
<span id="t20_3722" class="t sa_3722">59 58 </span><span id="t21_3722" class="t sa_3722">55 </span>
<span id="t22_3722" class="t sa_3722">ASCI </span>
<span id="t23_3722" class="t sa_3722">LBR_Frz </span>
<span id="t24_3722" class="t sa_3722">CTR_Frz </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
