Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.1 (win64) Build 3719031 Thu Dec  8 18:35:04 MST 2022
| Date         : Fri Apr 14 12:22:32 2023
| Host         : TS21590 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_Driver_timing_summary_routed.rpt -pb Main_Driver_timing_summary_routed.pb -rpx Main_Driver_timing_summary_routed.rpx -warn_on_violation
| Design       : Main_Driver
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-16  Warning           Large setup violation                                             3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (131)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (131)
--------------------------------
 There are 131 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.500       -8.010                     28                  131        0.030        0.000                      0                  131        0.345        0.000                       0                   137  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -1.500       -8.010                     28                  131        0.088        0.000                      0                  131        0.345        0.000                       0                   133  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -1.500       -7.988                     28                  131        0.088        0.000                      0                  131        0.345        0.000                       0                   133  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.500       -8.010                     28                  131        0.030        0.000                      0                  131  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.500       -8.010                     28                  131        0.030        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack       -1.500ns,  Total Violation       -8.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.500ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_High_Tmp_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.739ns (42.362%)  route 2.366ns (57.638%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 0.537 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.624    -2.350    PWM_OUT/clk_out1
    SLICE_X65Y95         FDRE                                         r  PWM_OUT/sine_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  PWM_OUT/sine_idx_reg[2]/Q
                         net (fo=27, routed)          1.009    -0.885    PWM_OUT/sine_idx_reg_n_0_[2]
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    -0.761 r  PWM_OUT/PWM_High_Tmp0_carry_i_52/O
                         net (fo=1, routed)           0.000    -0.761    PWM_OUT/PWM_High_Tmp0_carry_i_52_n_0
    SLICE_X62Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.544 r  PWM_OUT/PWM_High_Tmp0_carry_i_30/O
                         net (fo=1, routed)           0.000    -0.544    PWM_OUT/PWM_High_Tmp0_carry_i_30_n_0
    SLICE_X62Y96         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.450 r  PWM_OUT/PWM_High_Tmp0_carry_i_15/O
                         net (fo=2, routed)           0.716     0.266    PWM_OUT/PWM_High_Tmp0_carry_i_15_n_0
    SLICE_X65Y97         LUT4 (Prop_lut4_I0_O)        0.316     0.582 r  PWM_OUT/PWM_High_Tmp0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.582    PWM_OUT/PWM_High_Tmp0_carry_i_8_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.114 r  PWM_OUT/PWM_High_Tmp0_carry/CO[3]
                         net (fo=2, routed)           0.641     1.755    PWM_OUT/PWM_High_Tmp0_carry_n_0
    SLICE_X64Y99         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.507     0.537    PWM_OUT/clk_out1
    SLICE_X64Y99         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
                         clock pessimism             -0.411     0.126    
                         clock uncertainty           -0.057     0.069    
    SLICE_X64Y99         FDRE (Setup_fdre_C_D)        0.186     0.255    PWM_OUT/PWM_High_Tmp_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                 -1.500    

Slack (VIOLATED) :        -1.289ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_w_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_W_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.813ns (51.177%)  route 1.730ns (48.823%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 0.641 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.737    -2.237    PWM_OUT/clk_out1
    SLICE_X54Y101        FDRE                                         r  PWM_OUT/sine_w_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.518    -1.719 r  PWM_OUT/sine_w_idx_reg[2]/Q
                         net (fo=27, routed)          1.056    -0.663    PWM_OUT/sine_w_idx[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    -0.539 r  PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_49/O
                         net (fo=1, routed)           0.000    -0.539    PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_49_n_0
    SLICE_X55Y102        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.301 r  PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_29/O
                         net (fo=1, routed)           0.000    -0.301    PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_29_n_0
    SLICE_X55Y102        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.197 r  PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_15/O
                         net (fo=2, routed)           0.674     0.477    PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_15_n_0
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.316     0.793 r  PWM_OUT/PWM_W_High_Tmp0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.793    PWM_OUT/PWM_W_High_Tmp0_carry_i_8_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.306 r  PWM_OUT/PWM_W_High_Tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.306    PWM_OUT/PWM_W_High_Tmp0_carry_n_0
    SLICE_X56Y103        FDRE                                         r  PWM_OUT/PWM_W_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.610     0.641    PWM_OUT/clk_out1
    SLICE_X56Y103        FDRE                                         r  PWM_OUT/PWM_W_High_Tmp_reg/C
                         clock pessimism             -0.416     0.224    
                         clock uncertainty           -0.057     0.167    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)       -0.150     0.017    PWM_OUT/PWM_W_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 -1.289    

Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_v_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_V_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.778ns (51.352%)  route 1.684ns (48.648%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 0.471 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.558    -2.416    PWM_OUT/clk_out1
    SLICE_X57Y97         FDRE                                         r  PWM_OUT/sine_v_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  PWM_OUT/sine_v_idx_reg[2]/Q
                         net (fo=27, routed)          0.941    -1.019    PWM_OUT/sine_v_idx[2]
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.124    -0.895 r  PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_42/O
                         net (fo=1, routed)           0.000    -0.895    PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_42_n_0
    SLICE_X55Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.650 r  PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_25/O
                         net (fo=1, routed)           0.000    -0.650    PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_25_n_0
    SLICE_X55Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.546 r  PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_13/O
                         net (fo=2, routed)           0.744     0.197    PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_13_n_0
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.316     0.513 r  PWM_OUT/PWM_V_High_Tmp0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.513    PWM_OUT/PWM_V_High_Tmp0_carry_i_7_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.046 r  PWM_OUT/PWM_V_High_Tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.046    PWM_OUT/PWM_V_High_Tmp0_carry_n_0
    SLICE_X56Y97         FDRE                                         r  PWM_OUT/PWM_V_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441     0.471    PWM_OUT/clk_out1
    SLICE_X56Y97         FDRE                                         r  PWM_OUT/PWM_V_High_Tmp_reg/C
                         clock pessimism             -0.409     0.062    
                         clock uncertainty           -0.057     0.005    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)       -0.150    -0.145    PWM_OUT/PWM_V_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 -1.192    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.739ns (50.196%)  route 1.725ns (49.804%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 0.537 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.624    -2.350    PWM_OUT/clk_out1
    SLICE_X65Y95         FDRE                                         r  PWM_OUT/sine_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  PWM_OUT/sine_idx_reg[2]/Q
                         net (fo=27, routed)          1.009    -0.885    PWM_OUT/sine_idx_reg_n_0_[2]
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    -0.761 r  PWM_OUT/PWM_High_Tmp0_carry_i_52/O
                         net (fo=1, routed)           0.000    -0.761    PWM_OUT/PWM_High_Tmp0_carry_i_52_n_0
    SLICE_X62Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.544 r  PWM_OUT/PWM_High_Tmp0_carry_i_30/O
                         net (fo=1, routed)           0.000    -0.544    PWM_OUT/PWM_High_Tmp0_carry_i_30_n_0
    SLICE_X62Y96         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.450 r  PWM_OUT/PWM_High_Tmp0_carry_i_15/O
                         net (fo=2, routed)           0.716     0.266    PWM_OUT/PWM_High_Tmp0_carry_i_15_n_0
    SLICE_X65Y97         LUT4 (Prop_lut4_I0_O)        0.316     0.582 r  PWM_OUT/PWM_High_Tmp0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.582    PWM_OUT/PWM_High_Tmp0_carry_i_8_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.114 r  PWM_OUT/PWM_High_Tmp0_carry/CO[3]
                         net (fo=2, routed)           0.000     1.114    PWM_OUT/PWM_High_Tmp0_carry_n_0
    SLICE_X65Y97         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.507     0.537    PWM_OUT/clk_out1
    SLICE_X65Y97         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/C
                         clock pessimism             -0.411     0.126    
                         clock uncertainty           -0.057     0.069    
    SLICE_X65Y97         FDRE (Setup_fdre_C_D)        0.138     0.207    PWM_OUT/PWM_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 1.654ns (56.634%)  route 1.267ns (43.366%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 0.637 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.165 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.499 r  PWM_OUT/phase_W_accumulator_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.499    PWM_OUT/phase_W_accumulator_reg[29]_i_1_n_6
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.606     0.637    PWM_OUT/clk_out1
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[30]/C
                         clock pessimism             -0.496     0.140    
                         clock uncertainty           -0.057     0.083    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062     0.145    PWM_OUT/phase_W_accumulator_reg[30]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 1.559ns (55.176%)  route 1.267ns (44.824%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 0.637 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.165 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.404 r  PWM_OUT/phase_W_accumulator_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    PWM_OUT/phase_W_accumulator_reg[29]_i_1_n_5
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.606     0.637    PWM_OUT/clk_out1
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[31]/C
                         clock pessimism             -0.496     0.140    
                         clock uncertainty           -0.057     0.083    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062     0.145    PWM_OUT/phase_W_accumulator_reg[31]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 1.543ns (54.921%)  route 1.267ns (45.079%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 0.637 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.165 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.388 r  PWM_OUT/phase_W_accumulator_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.388    PWM_OUT/phase_W_accumulator_reg[29]_i_1_n_7
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.606     0.637    PWM_OUT/clk_out1
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[29]/C
                         clock pessimism             -0.496     0.140    
                         clock uncertainty           -0.057     0.083    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062     0.145    PWM_OUT/phase_W_accumulator_reg[29]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.540ns (54.873%)  route 1.267ns (45.127%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 0.638 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.385 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.385    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_6
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.607     0.638    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[26]/C
                         clock pessimism             -0.496     0.141    
                         clock uncertainty           -0.057     0.084    
    SLICE_X33Y102        FDRE (Setup_fdre_C_D)        0.062     0.146    PWM_OUT/phase_W_accumulator_reg[26]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 1.519ns (54.532%)  route 1.267ns (45.468%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 0.638 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.364 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_4
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.607     0.638    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[28]/C
                         clock pessimism             -0.496     0.141    
                         clock uncertainty           -0.057     0.084    
    SLICE_X33Y102        FDRE (Setup_fdre_C_D)        0.062     0.146    PWM_OUT/phase_W_accumulator_reg[28]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_V_accumulator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_V_accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 2.200ns (80.273%)  route 0.541ns (19.727%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 0.470 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.553    -2.421    PWM_OUT/clk_out1
    SLICE_X56Y87         FDRE                                         r  PWM_OUT/phase_V_accumulator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518    -1.903 r  PWM_OUT/phase_V_accumulator_reg[2]/Q
                         net (fo=1, routed)           0.541    -1.362    PWM_OUT/phase_V_accumulator_reg_n_0_[2]
    SLICE_X56Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.705 r  PWM_OUT/phase_V_accumulator_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.705    PWM_OUT/phase_V_accumulator_reg[1]_i_1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.588 r  PWM_OUT/phase_V_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.588    PWM_OUT/phase_V_accumulator_reg[5]_i_1_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.471 r  PWM_OUT/phase_V_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    PWM_OUT/phase_V_accumulator_reg[9]_i_1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.354 r  PWM_OUT/phase_V_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.354    PWM_OUT/phase_V_accumulator_reg[13]_i_1_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.237 r  PWM_OUT/phase_V_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.237    PWM_OUT/phase_V_accumulator_reg[17]_i_1_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.120 r  PWM_OUT/phase_V_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.120    PWM_OUT/phase_V_accumulator_reg[21]_i_1_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.003 r  PWM_OUT/phase_V_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.003    PWM_OUT/phase_V_accumulator_reg[25]_i_1_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.320 r  PWM_OUT/phase_V_accumulator_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.320    PWM_OUT/phase_V_accumulator_reg[29]_i_1_n_6
    SLICE_X56Y94         FDRE                                         r  PWM_OUT/phase_V_accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.440     0.470    PWM_OUT/clk_out1
    SLICE_X56Y94         FDRE                                         r  PWM_OUT/phase_V_accumulator_reg[30]/C
                         clock pessimism             -0.412     0.058    
                         clock uncertainty           -0.057     0.001    
    SLICE_X56Y94         FDRE (Setup_fdre_C_D)        0.109     0.110    PWM_OUT/phase_V_accumulator_reg[30]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                 -0.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.433ns (79.731%)  route 0.110ns (20.269%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.008 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.008    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_7
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[17]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[17]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.444ns (80.134%)  route 0.110ns (19.866%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.019 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.019    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_5
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[19]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[19]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.469ns (80.992%)  route 0.110ns (19.008%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.044 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.044    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_6
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[18]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[18]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.469ns (80.992%)  route 0.110ns (19.008%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.044 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.044    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_4
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[20]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[20]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.472ns (81.090%)  route 0.110ns (18.910%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.047 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.047    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_7
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[21]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[21]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.483ns (81.440%)  route 0.110ns (18.560%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.058 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.058    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_5
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[23]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[23]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.508ns (82.191%)  route 0.110ns (17.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.083 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.083    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_6
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[22]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[22]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.508ns (82.191%)  route 0.110ns (17.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.083 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.083    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_4
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[24]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[24]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.511ns (82.277%)  route 0.110ns (17.723%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.032 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.032    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.086 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.086    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_7
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[25]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[25]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.522ns (82.585%)  route 0.110ns (17.415%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.032 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.032    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.097 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.097    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_5
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[27]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[27]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y16  CLK_PORT_MAP/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X65Y97    PWM_OUT/PWM_High_Tmp_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X64Y99    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X56Y97    PWM_OUT/PWM_V_High_Tmp_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X56Y103   PWM_OUT/PWM_W_High_Tmp_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X62Y97    PWM_OUT/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X61Y97    PWM_OUT/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X61Y97    PWM_OUT/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X61Y97    PWM_OUT/count_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y97    PWM_OUT/PWM_High_Tmp_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y97    PWM_OUT/PWM_High_Tmp_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X64Y99    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X64Y99    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y97    PWM_OUT/PWM_V_High_Tmp_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y97    PWM_OUT/PWM_V_High_Tmp_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y103   PWM_OUT/PWM_W_High_Tmp_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y103   PWM_OUT/PWM_W_High_Tmp_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X62Y97    PWM_OUT/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X62Y97    PWM_OUT/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y97    PWM_OUT/PWM_High_Tmp_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y97    PWM_OUT/PWM_High_Tmp_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X64Y99    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X64Y99    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y97    PWM_OUT/PWM_V_High_Tmp_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y97    PWM_OUT/PWM_V_High_Tmp_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y103   PWM_OUT/PWM_W_High_Tmp_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y103   PWM_OUT/PWM_W_High_Tmp_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X62Y97    PWM_OUT/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X62Y97    PWM_OUT/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  CLK_PORT_MAP/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           28  Failing Endpoints,  Worst Slack       -1.500ns,  Total Violation       -7.988ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.500ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_High_Tmp_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.739ns (42.362%)  route 2.366ns (57.638%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 0.537 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.624    -2.350    PWM_OUT/clk_out1
    SLICE_X65Y95         FDRE                                         r  PWM_OUT/sine_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  PWM_OUT/sine_idx_reg[2]/Q
                         net (fo=27, routed)          1.009    -0.885    PWM_OUT/sine_idx_reg_n_0_[2]
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    -0.761 r  PWM_OUT/PWM_High_Tmp0_carry_i_52/O
                         net (fo=1, routed)           0.000    -0.761    PWM_OUT/PWM_High_Tmp0_carry_i_52_n_0
    SLICE_X62Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.544 r  PWM_OUT/PWM_High_Tmp0_carry_i_30/O
                         net (fo=1, routed)           0.000    -0.544    PWM_OUT/PWM_High_Tmp0_carry_i_30_n_0
    SLICE_X62Y96         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.450 r  PWM_OUT/PWM_High_Tmp0_carry_i_15/O
                         net (fo=2, routed)           0.716     0.266    PWM_OUT/PWM_High_Tmp0_carry_i_15_n_0
    SLICE_X65Y97         LUT4 (Prop_lut4_I0_O)        0.316     0.582 r  PWM_OUT/PWM_High_Tmp0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.582    PWM_OUT/PWM_High_Tmp0_carry_i_8_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.114 r  PWM_OUT/PWM_High_Tmp0_carry/CO[3]
                         net (fo=2, routed)           0.641     1.755    PWM_OUT/PWM_High_Tmp0_carry_n_0
    SLICE_X64Y99         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.507     0.537    PWM_OUT/clk_out1
    SLICE_X64Y99         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
                         clock pessimism             -0.411     0.126    
                         clock uncertainty           -0.056     0.070    
    SLICE_X64Y99         FDRE (Setup_fdre_C_D)        0.186     0.256    PWM_OUT/PWM_High_Tmp_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                 -1.500    

Slack (VIOLATED) :        -1.288ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_w_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_W_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.813ns (51.177%)  route 1.730ns (48.823%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 0.641 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.737    -2.237    PWM_OUT/clk_out1
    SLICE_X54Y101        FDRE                                         r  PWM_OUT/sine_w_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.518    -1.719 r  PWM_OUT/sine_w_idx_reg[2]/Q
                         net (fo=27, routed)          1.056    -0.663    PWM_OUT/sine_w_idx[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    -0.539 r  PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_49/O
                         net (fo=1, routed)           0.000    -0.539    PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_49_n_0
    SLICE_X55Y102        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.301 r  PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_29/O
                         net (fo=1, routed)           0.000    -0.301    PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_29_n_0
    SLICE_X55Y102        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.197 r  PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_15/O
                         net (fo=2, routed)           0.674     0.477    PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_15_n_0
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.316     0.793 r  PWM_OUT/PWM_W_High_Tmp0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.793    PWM_OUT/PWM_W_High_Tmp0_carry_i_8_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.306 r  PWM_OUT/PWM_W_High_Tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.306    PWM_OUT/PWM_W_High_Tmp0_carry_n_0
    SLICE_X56Y103        FDRE                                         r  PWM_OUT/PWM_W_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.610     0.641    PWM_OUT/clk_out1
    SLICE_X56Y103        FDRE                                         r  PWM_OUT/PWM_W_High_Tmp_reg/C
                         clock pessimism             -0.416     0.224    
                         clock uncertainty           -0.056     0.168    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)       -0.150     0.018    PWM_OUT/PWM_W_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 -1.288    

Slack (VIOLATED) :        -1.191ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_v_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_V_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.778ns (51.352%)  route 1.684ns (48.648%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 0.471 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.558    -2.416    PWM_OUT/clk_out1
    SLICE_X57Y97         FDRE                                         r  PWM_OUT/sine_v_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  PWM_OUT/sine_v_idx_reg[2]/Q
                         net (fo=27, routed)          0.941    -1.019    PWM_OUT/sine_v_idx[2]
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.124    -0.895 r  PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_42/O
                         net (fo=1, routed)           0.000    -0.895    PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_42_n_0
    SLICE_X55Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.650 r  PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_25/O
                         net (fo=1, routed)           0.000    -0.650    PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_25_n_0
    SLICE_X55Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.546 r  PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_13/O
                         net (fo=2, routed)           0.744     0.197    PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_13_n_0
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.316     0.513 r  PWM_OUT/PWM_V_High_Tmp0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.513    PWM_OUT/PWM_V_High_Tmp0_carry_i_7_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.046 r  PWM_OUT/PWM_V_High_Tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.046    PWM_OUT/PWM_V_High_Tmp0_carry_n_0
    SLICE_X56Y97         FDRE                                         r  PWM_OUT/PWM_V_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441     0.471    PWM_OUT/clk_out1
    SLICE_X56Y97         FDRE                                         r  PWM_OUT/PWM_V_High_Tmp_reg/C
                         clock pessimism             -0.409     0.062    
                         clock uncertainty           -0.056     0.006    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)       -0.150    -0.144    PWM_OUT/PWM_V_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 -1.191    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.739ns (50.196%)  route 1.725ns (49.804%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 0.537 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.624    -2.350    PWM_OUT/clk_out1
    SLICE_X65Y95         FDRE                                         r  PWM_OUT/sine_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  PWM_OUT/sine_idx_reg[2]/Q
                         net (fo=27, routed)          1.009    -0.885    PWM_OUT/sine_idx_reg_n_0_[2]
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    -0.761 r  PWM_OUT/PWM_High_Tmp0_carry_i_52/O
                         net (fo=1, routed)           0.000    -0.761    PWM_OUT/PWM_High_Tmp0_carry_i_52_n_0
    SLICE_X62Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.544 r  PWM_OUT/PWM_High_Tmp0_carry_i_30/O
                         net (fo=1, routed)           0.000    -0.544    PWM_OUT/PWM_High_Tmp0_carry_i_30_n_0
    SLICE_X62Y96         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.450 r  PWM_OUT/PWM_High_Tmp0_carry_i_15/O
                         net (fo=2, routed)           0.716     0.266    PWM_OUT/PWM_High_Tmp0_carry_i_15_n_0
    SLICE_X65Y97         LUT4 (Prop_lut4_I0_O)        0.316     0.582 r  PWM_OUT/PWM_High_Tmp0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.582    PWM_OUT/PWM_High_Tmp0_carry_i_8_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.114 r  PWM_OUT/PWM_High_Tmp0_carry/CO[3]
                         net (fo=2, routed)           0.000     1.114    PWM_OUT/PWM_High_Tmp0_carry_n_0
    SLICE_X65Y97         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.507     0.537    PWM_OUT/clk_out1
    SLICE_X65Y97         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/C
                         clock pessimism             -0.411     0.126    
                         clock uncertainty           -0.056     0.070    
    SLICE_X65Y97         FDRE (Setup_fdre_C_D)        0.138     0.208    PWM_OUT/PWM_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                 -0.907    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 1.654ns (56.634%)  route 1.267ns (43.366%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 0.637 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.165 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.499 r  PWM_OUT/phase_W_accumulator_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.499    PWM_OUT/phase_W_accumulator_reg[29]_i_1_n_6
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.606     0.637    PWM_OUT/clk_out1
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[30]/C
                         clock pessimism             -0.496     0.140    
                         clock uncertainty           -0.056     0.084    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062     0.146    PWM_OUT/phase_W_accumulator_reg[30]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 1.559ns (55.176%)  route 1.267ns (44.824%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 0.637 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.165 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.404 r  PWM_OUT/phase_W_accumulator_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    PWM_OUT/phase_W_accumulator_reg[29]_i_1_n_5
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.606     0.637    PWM_OUT/clk_out1
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[31]/C
                         clock pessimism             -0.496     0.140    
                         clock uncertainty           -0.056     0.084    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062     0.146    PWM_OUT/phase_W_accumulator_reg[31]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 -0.258    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 1.543ns (54.921%)  route 1.267ns (45.079%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 0.637 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.165 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.388 r  PWM_OUT/phase_W_accumulator_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.388    PWM_OUT/phase_W_accumulator_reg[29]_i_1_n_7
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.606     0.637    PWM_OUT/clk_out1
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[29]/C
                         clock pessimism             -0.496     0.140    
                         clock uncertainty           -0.056     0.084    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062     0.146    PWM_OUT/phase_W_accumulator_reg[29]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.238ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.540ns (54.873%)  route 1.267ns (45.127%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 0.638 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.385 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.385    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_6
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.607     0.638    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[26]/C
                         clock pessimism             -0.496     0.141    
                         clock uncertainty           -0.056     0.085    
    SLICE_X33Y102        FDRE (Setup_fdre_C_D)        0.062     0.147    PWM_OUT/phase_W_accumulator_reg[26]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                 -0.238    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 1.519ns (54.532%)  route 1.267ns (45.468%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 0.638 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.364 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_4
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.607     0.638    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[28]/C
                         clock pessimism             -0.496     0.141    
                         clock uncertainty           -0.056     0.085    
    SLICE_X33Y102        FDRE (Setup_fdre_C_D)        0.062     0.147    PWM_OUT/phase_W_accumulator_reg[28]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.209ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_V_accumulator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_V_accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 2.200ns (80.273%)  route 0.541ns (19.727%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 0.470 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.553    -2.421    PWM_OUT/clk_out1
    SLICE_X56Y87         FDRE                                         r  PWM_OUT/phase_V_accumulator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518    -1.903 r  PWM_OUT/phase_V_accumulator_reg[2]/Q
                         net (fo=1, routed)           0.541    -1.362    PWM_OUT/phase_V_accumulator_reg_n_0_[2]
    SLICE_X56Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.705 r  PWM_OUT/phase_V_accumulator_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.705    PWM_OUT/phase_V_accumulator_reg[1]_i_1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.588 r  PWM_OUT/phase_V_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.588    PWM_OUT/phase_V_accumulator_reg[5]_i_1_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.471 r  PWM_OUT/phase_V_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    PWM_OUT/phase_V_accumulator_reg[9]_i_1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.354 r  PWM_OUT/phase_V_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.354    PWM_OUT/phase_V_accumulator_reg[13]_i_1_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.237 r  PWM_OUT/phase_V_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.237    PWM_OUT/phase_V_accumulator_reg[17]_i_1_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.120 r  PWM_OUT/phase_V_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.120    PWM_OUT/phase_V_accumulator_reg[21]_i_1_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.003 r  PWM_OUT/phase_V_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.003    PWM_OUT/phase_V_accumulator_reg[25]_i_1_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.320 r  PWM_OUT/phase_V_accumulator_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.320    PWM_OUT/phase_V_accumulator_reg[29]_i_1_n_6
    SLICE_X56Y94         FDRE                                         r  PWM_OUT/phase_V_accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.440     0.470    PWM_OUT/clk_out1
    SLICE_X56Y94         FDRE                                         r  PWM_OUT/phase_V_accumulator_reg[30]/C
                         clock pessimism             -0.412     0.058    
                         clock uncertainty           -0.056     0.002    
    SLICE_X56Y94         FDRE (Setup_fdre_C_D)        0.109     0.111    PWM_OUT/phase_V_accumulator_reg[30]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                 -0.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.433ns (79.731%)  route 0.110ns (20.269%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.008 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.008    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_7
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[17]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[17]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.444ns (80.134%)  route 0.110ns (19.866%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.019 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.019    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_5
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[19]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[19]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.469ns (80.992%)  route 0.110ns (19.008%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.044 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.044    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_6
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[18]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[18]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.469ns (80.992%)  route 0.110ns (19.008%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.044 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.044    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_4
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[20]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[20]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.472ns (81.090%)  route 0.110ns (18.910%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.047 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.047    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_7
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[21]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[21]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.483ns (81.440%)  route 0.110ns (18.560%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.058 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.058    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_5
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[23]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[23]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.508ns (82.191%)  route 0.110ns (17.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.083 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.083    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_6
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[22]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[22]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.508ns (82.191%)  route 0.110ns (17.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.083 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.083    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_4
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[24]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[24]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.511ns (82.277%)  route 0.110ns (17.723%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.032 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.032    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.086 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.086    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_7
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[25]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[25]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.522ns (82.585%)  route 0.110ns (17.415%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.032 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.032    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.097 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.097    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_5
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[27]/C
                         clock pessimism              0.034    -0.185    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.105    -0.080    PWM_OUT/phase_W_accumulator_reg[27]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y16  CLK_PORT_MAP/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X65Y97    PWM_OUT/PWM_High_Tmp_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X64Y99    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X56Y97    PWM_OUT/PWM_V_High_Tmp_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X56Y103   PWM_OUT/PWM_W_High_Tmp_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X62Y97    PWM_OUT/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X61Y97    PWM_OUT/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X61Y97    PWM_OUT/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X61Y97    PWM_OUT/count_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y97    PWM_OUT/PWM_High_Tmp_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y97    PWM_OUT/PWM_High_Tmp_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X64Y99    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X64Y99    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y97    PWM_OUT/PWM_V_High_Tmp_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y97    PWM_OUT/PWM_V_High_Tmp_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y103   PWM_OUT/PWM_W_High_Tmp_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y103   PWM_OUT/PWM_W_High_Tmp_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X62Y97    PWM_OUT/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X62Y97    PWM_OUT/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y97    PWM_OUT/PWM_High_Tmp_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X65Y97    PWM_OUT/PWM_High_Tmp_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X64Y99    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X64Y99    PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y97    PWM_OUT/PWM_V_High_Tmp_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y97    PWM_OUT/PWM_V_High_Tmp_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y103   PWM_OUT/PWM_W_High_Tmp_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X56Y103   PWM_OUT/PWM_W_High_Tmp_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X62Y97    PWM_OUT/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X62Y97    PWM_OUT/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  CLK_PORT_MAP/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack       -1.500ns,  Total Violation       -8.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.500ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_High_Tmp_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.739ns (42.362%)  route 2.366ns (57.638%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 0.537 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.624    -2.350    PWM_OUT/clk_out1
    SLICE_X65Y95         FDRE                                         r  PWM_OUT/sine_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  PWM_OUT/sine_idx_reg[2]/Q
                         net (fo=27, routed)          1.009    -0.885    PWM_OUT/sine_idx_reg_n_0_[2]
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    -0.761 r  PWM_OUT/PWM_High_Tmp0_carry_i_52/O
                         net (fo=1, routed)           0.000    -0.761    PWM_OUT/PWM_High_Tmp0_carry_i_52_n_0
    SLICE_X62Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.544 r  PWM_OUT/PWM_High_Tmp0_carry_i_30/O
                         net (fo=1, routed)           0.000    -0.544    PWM_OUT/PWM_High_Tmp0_carry_i_30_n_0
    SLICE_X62Y96         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.450 r  PWM_OUT/PWM_High_Tmp0_carry_i_15/O
                         net (fo=2, routed)           0.716     0.266    PWM_OUT/PWM_High_Tmp0_carry_i_15_n_0
    SLICE_X65Y97         LUT4 (Prop_lut4_I0_O)        0.316     0.582 r  PWM_OUT/PWM_High_Tmp0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.582    PWM_OUT/PWM_High_Tmp0_carry_i_8_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.114 r  PWM_OUT/PWM_High_Tmp0_carry/CO[3]
                         net (fo=2, routed)           0.641     1.755    PWM_OUT/PWM_High_Tmp0_carry_n_0
    SLICE_X64Y99         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.507     0.537    PWM_OUT/clk_out1
    SLICE_X64Y99         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
                         clock pessimism             -0.411     0.126    
                         clock uncertainty           -0.057     0.069    
    SLICE_X64Y99         FDRE (Setup_fdre_C_D)        0.186     0.255    PWM_OUT/PWM_High_Tmp_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                 -1.500    

Slack (VIOLATED) :        -1.289ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_w_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_W_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.813ns (51.177%)  route 1.730ns (48.823%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 0.641 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.737    -2.237    PWM_OUT/clk_out1
    SLICE_X54Y101        FDRE                                         r  PWM_OUT/sine_w_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.518    -1.719 r  PWM_OUT/sine_w_idx_reg[2]/Q
                         net (fo=27, routed)          1.056    -0.663    PWM_OUT/sine_w_idx[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    -0.539 r  PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_49/O
                         net (fo=1, routed)           0.000    -0.539    PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_49_n_0
    SLICE_X55Y102        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.301 r  PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_29/O
                         net (fo=1, routed)           0.000    -0.301    PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_29_n_0
    SLICE_X55Y102        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.197 r  PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_15/O
                         net (fo=2, routed)           0.674     0.477    PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_15_n_0
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.316     0.793 r  PWM_OUT/PWM_W_High_Tmp0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.793    PWM_OUT/PWM_W_High_Tmp0_carry_i_8_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.306 r  PWM_OUT/PWM_W_High_Tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.306    PWM_OUT/PWM_W_High_Tmp0_carry_n_0
    SLICE_X56Y103        FDRE                                         r  PWM_OUT/PWM_W_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.610     0.641    PWM_OUT/clk_out1
    SLICE_X56Y103        FDRE                                         r  PWM_OUT/PWM_W_High_Tmp_reg/C
                         clock pessimism             -0.416     0.224    
                         clock uncertainty           -0.057     0.167    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)       -0.150     0.017    PWM_OUT/PWM_W_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 -1.289    

Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_v_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_V_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.778ns (51.352%)  route 1.684ns (48.648%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 0.471 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.558    -2.416    PWM_OUT/clk_out1
    SLICE_X57Y97         FDRE                                         r  PWM_OUT/sine_v_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  PWM_OUT/sine_v_idx_reg[2]/Q
                         net (fo=27, routed)          0.941    -1.019    PWM_OUT/sine_v_idx[2]
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.124    -0.895 r  PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_42/O
                         net (fo=1, routed)           0.000    -0.895    PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_42_n_0
    SLICE_X55Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.650 r  PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_25/O
                         net (fo=1, routed)           0.000    -0.650    PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_25_n_0
    SLICE_X55Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.546 r  PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_13/O
                         net (fo=2, routed)           0.744     0.197    PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_13_n_0
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.316     0.513 r  PWM_OUT/PWM_V_High_Tmp0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.513    PWM_OUT/PWM_V_High_Tmp0_carry_i_7_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.046 r  PWM_OUT/PWM_V_High_Tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.046    PWM_OUT/PWM_V_High_Tmp0_carry_n_0
    SLICE_X56Y97         FDRE                                         r  PWM_OUT/PWM_V_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441     0.471    PWM_OUT/clk_out1
    SLICE_X56Y97         FDRE                                         r  PWM_OUT/PWM_V_High_Tmp_reg/C
                         clock pessimism             -0.409     0.062    
                         clock uncertainty           -0.057     0.005    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)       -0.150    -0.145    PWM_OUT/PWM_V_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 -1.192    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.739ns (50.196%)  route 1.725ns (49.804%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 0.537 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.624    -2.350    PWM_OUT/clk_out1
    SLICE_X65Y95         FDRE                                         r  PWM_OUT/sine_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  PWM_OUT/sine_idx_reg[2]/Q
                         net (fo=27, routed)          1.009    -0.885    PWM_OUT/sine_idx_reg_n_0_[2]
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    -0.761 r  PWM_OUT/PWM_High_Tmp0_carry_i_52/O
                         net (fo=1, routed)           0.000    -0.761    PWM_OUT/PWM_High_Tmp0_carry_i_52_n_0
    SLICE_X62Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.544 r  PWM_OUT/PWM_High_Tmp0_carry_i_30/O
                         net (fo=1, routed)           0.000    -0.544    PWM_OUT/PWM_High_Tmp0_carry_i_30_n_0
    SLICE_X62Y96         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.450 r  PWM_OUT/PWM_High_Tmp0_carry_i_15/O
                         net (fo=2, routed)           0.716     0.266    PWM_OUT/PWM_High_Tmp0_carry_i_15_n_0
    SLICE_X65Y97         LUT4 (Prop_lut4_I0_O)        0.316     0.582 r  PWM_OUT/PWM_High_Tmp0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.582    PWM_OUT/PWM_High_Tmp0_carry_i_8_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.114 r  PWM_OUT/PWM_High_Tmp0_carry/CO[3]
                         net (fo=2, routed)           0.000     1.114    PWM_OUT/PWM_High_Tmp0_carry_n_0
    SLICE_X65Y97         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.507     0.537    PWM_OUT/clk_out1
    SLICE_X65Y97         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/C
                         clock pessimism             -0.411     0.126    
                         clock uncertainty           -0.057     0.069    
    SLICE_X65Y97         FDRE (Setup_fdre_C_D)        0.138     0.207    PWM_OUT/PWM_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 1.654ns (56.634%)  route 1.267ns (43.366%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 0.637 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.165 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.499 r  PWM_OUT/phase_W_accumulator_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.499    PWM_OUT/phase_W_accumulator_reg[29]_i_1_n_6
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.606     0.637    PWM_OUT/clk_out1
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[30]/C
                         clock pessimism             -0.496     0.140    
                         clock uncertainty           -0.057     0.083    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062     0.145    PWM_OUT/phase_W_accumulator_reg[30]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 1.559ns (55.176%)  route 1.267ns (44.824%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 0.637 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.165 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.404 r  PWM_OUT/phase_W_accumulator_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    PWM_OUT/phase_W_accumulator_reg[29]_i_1_n_5
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.606     0.637    PWM_OUT/clk_out1
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[31]/C
                         clock pessimism             -0.496     0.140    
                         clock uncertainty           -0.057     0.083    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062     0.145    PWM_OUT/phase_W_accumulator_reg[31]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 1.543ns (54.921%)  route 1.267ns (45.079%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 0.637 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.165 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.388 r  PWM_OUT/phase_W_accumulator_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.388    PWM_OUT/phase_W_accumulator_reg[29]_i_1_n_7
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.606     0.637    PWM_OUT/clk_out1
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[29]/C
                         clock pessimism             -0.496     0.140    
                         clock uncertainty           -0.057     0.083    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062     0.145    PWM_OUT/phase_W_accumulator_reg[29]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.540ns (54.873%)  route 1.267ns (45.127%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 0.638 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.385 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.385    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_6
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.607     0.638    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[26]/C
                         clock pessimism             -0.496     0.141    
                         clock uncertainty           -0.057     0.084    
    SLICE_X33Y102        FDRE (Setup_fdre_C_D)        0.062     0.146    PWM_OUT/phase_W_accumulator_reg[26]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 1.519ns (54.532%)  route 1.267ns (45.468%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 0.638 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.364 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_4
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.607     0.638    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[28]/C
                         clock pessimism             -0.496     0.141    
                         clock uncertainty           -0.057     0.084    
    SLICE_X33Y102        FDRE (Setup_fdre_C_D)        0.062     0.146    PWM_OUT/phase_W_accumulator_reg[28]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_V_accumulator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_V_accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 2.200ns (80.273%)  route 0.541ns (19.727%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 0.470 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.553    -2.421    PWM_OUT/clk_out1
    SLICE_X56Y87         FDRE                                         r  PWM_OUT/phase_V_accumulator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518    -1.903 r  PWM_OUT/phase_V_accumulator_reg[2]/Q
                         net (fo=1, routed)           0.541    -1.362    PWM_OUT/phase_V_accumulator_reg_n_0_[2]
    SLICE_X56Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.705 r  PWM_OUT/phase_V_accumulator_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.705    PWM_OUT/phase_V_accumulator_reg[1]_i_1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.588 r  PWM_OUT/phase_V_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.588    PWM_OUT/phase_V_accumulator_reg[5]_i_1_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.471 r  PWM_OUT/phase_V_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    PWM_OUT/phase_V_accumulator_reg[9]_i_1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.354 r  PWM_OUT/phase_V_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.354    PWM_OUT/phase_V_accumulator_reg[13]_i_1_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.237 r  PWM_OUT/phase_V_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.237    PWM_OUT/phase_V_accumulator_reg[17]_i_1_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.120 r  PWM_OUT/phase_V_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.120    PWM_OUT/phase_V_accumulator_reg[21]_i_1_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.003 r  PWM_OUT/phase_V_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.003    PWM_OUT/phase_V_accumulator_reg[25]_i_1_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.320 r  PWM_OUT/phase_V_accumulator_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.320    PWM_OUT/phase_V_accumulator_reg[29]_i_1_n_6
    SLICE_X56Y94         FDRE                                         r  PWM_OUT/phase_V_accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.440     0.470    PWM_OUT/clk_out1
    SLICE_X56Y94         FDRE                                         r  PWM_OUT/phase_V_accumulator_reg[30]/C
                         clock pessimism             -0.412     0.058    
                         clock uncertainty           -0.057     0.001    
    SLICE_X56Y94         FDRE (Setup_fdre_C_D)        0.109     0.110    PWM_OUT/phase_V_accumulator_reg[30]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                 -0.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.433ns (79.731%)  route 0.110ns (20.269%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.008 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.008    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_7
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[17]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[17]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.444ns (80.134%)  route 0.110ns (19.866%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.019 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.019    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_5
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[19]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[19]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.469ns (80.992%)  route 0.110ns (19.008%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.044 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.044    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_6
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[18]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[18]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.469ns (80.992%)  route 0.110ns (19.008%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.044 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.044    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_4
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[20]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[20]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.472ns (81.090%)  route 0.110ns (18.910%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.047 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.047    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_7
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[21]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[21]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.483ns (81.440%)  route 0.110ns (18.560%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.058 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.058    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_5
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[23]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[23]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.508ns (82.191%)  route 0.110ns (17.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.083 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.083    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_6
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[22]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[22]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.508ns (82.191%)  route 0.110ns (17.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.083 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.083    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_4
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[24]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[24]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.511ns (82.277%)  route 0.110ns (17.723%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.032 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.032    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.086 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.086    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_7
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[25]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[25]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.522ns (82.585%)  route 0.110ns (17.415%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.032 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.032    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.097 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.097    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_5
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[27]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[27]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           28  Failing Endpoints,  Worst Slack       -1.500ns,  Total Violation       -8.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.500ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_High_Tmp_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 1.739ns (42.362%)  route 2.366ns (57.638%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 0.537 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.624    -2.350    PWM_OUT/clk_out1
    SLICE_X65Y95         FDRE                                         r  PWM_OUT/sine_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  PWM_OUT/sine_idx_reg[2]/Q
                         net (fo=27, routed)          1.009    -0.885    PWM_OUT/sine_idx_reg_n_0_[2]
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    -0.761 r  PWM_OUT/PWM_High_Tmp0_carry_i_52/O
                         net (fo=1, routed)           0.000    -0.761    PWM_OUT/PWM_High_Tmp0_carry_i_52_n_0
    SLICE_X62Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.544 r  PWM_OUT/PWM_High_Tmp0_carry_i_30/O
                         net (fo=1, routed)           0.000    -0.544    PWM_OUT/PWM_High_Tmp0_carry_i_30_n_0
    SLICE_X62Y96         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.450 r  PWM_OUT/PWM_High_Tmp0_carry_i_15/O
                         net (fo=2, routed)           0.716     0.266    PWM_OUT/PWM_High_Tmp0_carry_i_15_n_0
    SLICE_X65Y97         LUT4 (Prop_lut4_I0_O)        0.316     0.582 r  PWM_OUT/PWM_High_Tmp0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.582    PWM_OUT/PWM_High_Tmp0_carry_i_8_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.114 r  PWM_OUT/PWM_High_Tmp0_carry/CO[3]
                         net (fo=2, routed)           0.641     1.755    PWM_OUT/PWM_High_Tmp0_carry_n_0
    SLICE_X64Y99         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.507     0.537    PWM_OUT/clk_out1
    SLICE_X64Y99         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
                         clock pessimism             -0.411     0.126    
                         clock uncertainty           -0.057     0.069    
    SLICE_X64Y99         FDRE (Setup_fdre_C_D)        0.186     0.255    PWM_OUT/PWM_High_Tmp_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                 -1.500    

Slack (VIOLATED) :        -1.289ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_w_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_W_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.813ns (51.177%)  route 1.730ns (48.823%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.859ns = ( 0.641 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.737    -2.237    PWM_OUT/clk_out1
    SLICE_X54Y101        FDRE                                         r  PWM_OUT/sine_w_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.518    -1.719 r  PWM_OUT/sine_w_idx_reg[2]/Q
                         net (fo=27, routed)          1.056    -0.663    PWM_OUT/sine_w_idx[2]
    SLICE_X55Y102        LUT6 (Prop_lut6_I4_O)        0.124    -0.539 r  PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_49/O
                         net (fo=1, routed)           0.000    -0.539    PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_49_n_0
    SLICE_X55Y102        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.301 r  PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_29/O
                         net (fo=1, routed)           0.000    -0.301    PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_29_n_0
    SLICE_X55Y102        MUXF8 (Prop_muxf8_I0_O)      0.104    -0.197 r  PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_15/O
                         net (fo=2, routed)           0.674     0.477    PWM_OUT/lookup_table[0]_inferred__1/PWM_W_High_Tmp0_carry_i_15_n_0
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.316     0.793 r  PWM_OUT/PWM_W_High_Tmp0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.793    PWM_OUT/PWM_W_High_Tmp0_carry_i_8_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.306 r  PWM_OUT/PWM_W_High_Tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.306    PWM_OUT/PWM_W_High_Tmp0_carry_n_0
    SLICE_X56Y103        FDRE                                         r  PWM_OUT/PWM_W_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.610     0.641    PWM_OUT/clk_out1
    SLICE_X56Y103        FDRE                                         r  PWM_OUT/PWM_W_High_Tmp_reg/C
                         clock pessimism             -0.416     0.224    
                         clock uncertainty           -0.057     0.167    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)       -0.150     0.017    PWM_OUT/PWM_W_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 -1.289    

Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_v_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_V_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.778ns (51.352%)  route 1.684ns (48.648%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 0.471 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.558    -2.416    PWM_OUT/clk_out1
    SLICE_X57Y97         FDRE                                         r  PWM_OUT/sine_v_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.960 r  PWM_OUT/sine_v_idx_reg[2]/Q
                         net (fo=27, routed)          0.941    -1.019    PWM_OUT/sine_v_idx[2]
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.124    -0.895 r  PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_42/O
                         net (fo=1, routed)           0.000    -0.895    PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_42_n_0
    SLICE_X55Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.650 r  PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_25/O
                         net (fo=1, routed)           0.000    -0.650    PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_25_n_0
    SLICE_X55Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    -0.546 r  PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_13/O
                         net (fo=2, routed)           0.744     0.197    PWM_OUT/lookup_table[0]_inferred__0/PWM_V_High_Tmp0_carry_i_13_n_0
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.316     0.513 r  PWM_OUT/PWM_V_High_Tmp0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.513    PWM_OUT/PWM_V_High_Tmp0_carry_i_7_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.046 r  PWM_OUT/PWM_V_High_Tmp0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.046    PWM_OUT/PWM_V_High_Tmp0_carry_n_0
    SLICE_X56Y97         FDRE                                         r  PWM_OUT/PWM_V_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441     0.471    PWM_OUT/clk_out1
    SLICE_X56Y97         FDRE                                         r  PWM_OUT/PWM_V_High_Tmp_reg/C
                         clock pessimism             -0.409     0.062    
                         clock uncertainty           -0.057     0.005    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)       -0.150    -0.145    PWM_OUT/PWM_V_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 -1.192    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 PWM_OUT/sine_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/PWM_High_Tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.739ns (50.196%)  route 1.725ns (49.804%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 0.537 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.624    -2.350    PWM_OUT/clk_out1
    SLICE_X65Y95         FDRE                                         r  PWM_OUT/sine_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  PWM_OUT/sine_idx_reg[2]/Q
                         net (fo=27, routed)          1.009    -0.885    PWM_OUT/sine_idx_reg_n_0_[2]
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    -0.761 r  PWM_OUT/PWM_High_Tmp0_carry_i_52/O
                         net (fo=1, routed)           0.000    -0.761    PWM_OUT/PWM_High_Tmp0_carry_i_52_n_0
    SLICE_X62Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.544 r  PWM_OUT/PWM_High_Tmp0_carry_i_30/O
                         net (fo=1, routed)           0.000    -0.544    PWM_OUT/PWM_High_Tmp0_carry_i_30_n_0
    SLICE_X62Y96         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.450 r  PWM_OUT/PWM_High_Tmp0_carry_i_15/O
                         net (fo=2, routed)           0.716     0.266    PWM_OUT/PWM_High_Tmp0_carry_i_15_n_0
    SLICE_X65Y97         LUT4 (Prop_lut4_I0_O)        0.316     0.582 r  PWM_OUT/PWM_High_Tmp0_carry_i_8/O
                         net (fo=1, routed)           0.000     0.582    PWM_OUT/PWM_High_Tmp0_carry_i_8_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.114 r  PWM_OUT/PWM_High_Tmp0_carry/CO[3]
                         net (fo=2, routed)           0.000     1.114    PWM_OUT/PWM_High_Tmp0_carry_n_0
    SLICE_X65Y97         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.507     0.537    PWM_OUT/clk_out1
    SLICE_X65Y97         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/C
                         clock pessimism             -0.411     0.126    
                         clock uncertainty           -0.057     0.069    
    SLICE_X65Y97         FDRE (Setup_fdre_C_D)        0.138     0.207    PWM_OUT/PWM_High_Tmp_reg
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 1.654ns (56.634%)  route 1.267ns (43.366%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 0.637 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.165 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.499 r  PWM_OUT/phase_W_accumulator_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.499    PWM_OUT/phase_W_accumulator_reg[29]_i_1_n_6
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.606     0.637    PWM_OUT/clk_out1
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[30]/C
                         clock pessimism             -0.496     0.140    
                         clock uncertainty           -0.057     0.083    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062     0.145    PWM_OUT/phase_W_accumulator_reg[30]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.259ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 1.559ns (55.176%)  route 1.267ns (44.824%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 0.637 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.165 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.404 r  PWM_OUT/phase_W_accumulator_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    PWM_OUT/phase_W_accumulator_reg[29]_i_1_n_5
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.606     0.637    PWM_OUT/clk_out1
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[31]/C
                         clock pessimism             -0.496     0.140    
                         clock uncertainty           -0.057     0.083    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062     0.145    PWM_OUT/phase_W_accumulator_reg[31]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 -0.259    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 1.543ns (54.921%)  route 1.267ns (45.079%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 0.637 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.165 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.388 r  PWM_OUT/phase_W_accumulator_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.388    PWM_OUT/phase_W_accumulator_reg[29]_i_1_n_7
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.606     0.637    PWM_OUT/clk_out1
    SLICE_X33Y103        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[29]/C
                         clock pessimism             -0.496     0.140    
                         clock uncertainty           -0.057     0.083    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)        0.062     0.145    PWM_OUT/phase_W_accumulator_reg[29]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.540ns (54.873%)  route 1.267ns (45.127%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 0.638 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.385 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.385    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_6
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.607     0.638    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[26]/C
                         clock pessimism             -0.496     0.141    
                         clock uncertainty           -0.057     0.084    
    SLICE_X33Y102        FDRE (Setup_fdre_C_D)        0.062     0.146    PWM_OUT/phase_W_accumulator_reg[26]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 1.519ns (54.532%)  route 1.267ns (45.468%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 0.638 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.422ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.552    -2.422    PWM_OUT/clk_out1
    SLICE_X33Y99         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -1.966 f  PWM_OUT/phase_W_accumulator_reg[15]/Q
                         net (fo=1, routed)           1.266    -0.700    PWM_OUT/phase_W_accumulator_reg_n_0_[15]
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.576 r  PWM_OUT/phase_W_accumulator[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.576    PWM_OUT/phase_W_accumulator[13]_i_3_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.178 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.177    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.063 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.063    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.051 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.051    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.364 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_4
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.607     0.638    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[28]/C
                         clock pessimism             -0.496     0.141    
                         clock uncertainty           -0.057     0.084    
    SLICE_X33Y102        FDRE (Setup_fdre_C_D)        0.062     0.146    PWM_OUT/phase_W_accumulator_reg[28]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 PWM_OUT/phase_V_accumulator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_V_accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0_1 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 2.200ns (80.273%)  route 0.541ns (19.727%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 0.470 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.553    -2.421    PWM_OUT/clk_out1
    SLICE_X56Y87         FDRE                                         r  PWM_OUT/phase_V_accumulator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518    -1.903 r  PWM_OUT/phase_V_accumulator_reg[2]/Q
                         net (fo=1, routed)           0.541    -1.362    PWM_OUT/phase_V_accumulator_reg_n_0_[2]
    SLICE_X56Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.705 r  PWM_OUT/phase_V_accumulator_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.705    PWM_OUT/phase_V_accumulator_reg[1]_i_1_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.588 r  PWM_OUT/phase_V_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.588    PWM_OUT/phase_V_accumulator_reg[5]_i_1_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.471 r  PWM_OUT/phase_V_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.471    PWM_OUT/phase_V_accumulator_reg[9]_i_1_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.354 r  PWM_OUT/phase_V_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.354    PWM_OUT/phase_V_accumulator_reg[13]_i_1_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.237 r  PWM_OUT/phase_V_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.237    PWM_OUT/phase_V_accumulator_reg[17]_i_1_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.120 r  PWM_OUT/phase_V_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.120    PWM_OUT/phase_V_accumulator_reg[21]_i_1_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.003 r  PWM_OUT/phase_V_accumulator_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.003    PWM_OUT/phase_V_accumulator_reg[25]_i_1_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.320 r  PWM_OUT/phase_V_accumulator_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.320    PWM_OUT/phase_V_accumulator_reg[29]_i_1_n_6
    SLICE_X56Y94         FDRE                                         r  PWM_OUT/phase_V_accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.099    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -2.637 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -1.061    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -0.970 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.440     0.470    PWM_OUT/clk_out1
    SLICE_X56Y94         FDRE                                         r  PWM_OUT/phase_V_accumulator_reg[30]/C
                         clock pessimism             -0.412     0.058    
                         clock uncertainty           -0.057     0.001    
    SLICE_X56Y94         FDRE (Setup_fdre_C_D)        0.109     0.110    PWM_OUT/phase_V_accumulator_reg[30]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                 -0.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.433ns (79.731%)  route 0.110ns (20.269%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.008 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.008    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_7
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[17]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[17]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.444ns (80.134%)  route 0.110ns (19.866%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.019 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.019    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_5
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[19]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[19]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.469ns (80.992%)  route 0.110ns (19.008%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.044 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.044    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_6
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[18]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[18]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.469ns (80.992%)  route 0.110ns (19.008%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.044 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.044    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_4
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y100        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[20]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[20]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.472ns (81.090%)  route 0.110ns (18.910%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.047 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.047    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_7
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[21]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[21]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.483ns (81.440%)  route 0.110ns (18.560%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.058 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.058    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_5
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[23]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[23]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.508ns (82.191%)  route 0.110ns (17.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.083 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.083    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_6
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[22]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[22]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.508ns (82.191%)  route 0.110ns (17.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.083 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.083    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_4
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y101        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[24]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[24]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.511ns (82.277%)  route 0.110ns (17.723%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.032 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.032    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.086 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.086    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_7
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[25]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[25]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 PWM_OUT/phase_W_accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            PWM_OUT/phase_W_accumulator_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.522ns (82.585%)  route 0.110ns (17.415%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.535    PWM_OUT/clk_out1
    SLICE_X33Y97         FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PWM_OUT/phase_W_accumulator_reg[7]/Q
                         net (fo=1, routed)           0.109    -0.285    PWM_OUT/phase_W_accumulator_reg_n_0_[7]
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.125 r  PWM_OUT/phase_W_accumulator_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.125    PWM_OUT/phase_W_accumulator_reg[5]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.086 r  PWM_OUT/phase_W_accumulator_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.086    PWM_OUT/phase_W_accumulator_reg[9]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.047 r  PWM_OUT/phase_W_accumulator_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.046    PWM_OUT/phase_W_accumulator_reg[13]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.007 r  PWM_OUT/phase_W_accumulator_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.007    PWM_OUT/phase_W_accumulator_reg[17]_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.032 r  PWM_OUT/phase_W_accumulator_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.032    PWM_OUT/phase_W_accumulator_reg[21]_i_1_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.097 r  PWM_OUT/phase_W_accumulator_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.097    PWM_OUT/phase_W_accumulator_reg[25]_i_1_n_5
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.915    -0.219    PWM_OUT/clk_out1
    SLICE_X33Y102        FDRE                                         r  PWM_OUT/phase_W_accumulator_reg[27]/C
                         clock pessimism              0.034    -0.185    
                         clock uncertainty            0.057    -0.127    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.105    -0.022    PWM_OUT/phase_W_accumulator_reg[27]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.119    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_OUT/PWM_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 4.136ns (54.070%)  route 3.513ns (45.930%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.625    -2.349    PWM_OUT/clk_out1
    SLICE_X65Y97         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.893 f  PWM_OUT/PWM_High_Tmp_reg/Q
                         net (fo=1, routed)           0.808    -1.085    PWM_OUT/JD1_OBUF[0]
    SLICE_X65Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.961 r  PWM_OUT/JD2_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.705     1.744    JD2_OBUF[7]
    E2                   OBUF (Prop_obuf_I_O)         3.556     5.300 r  JD2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.300    JD2[7]
    E2                                                                r  JD2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_W_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 4.053ns (57.548%)  route 2.990ns (42.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.737    -2.237    PWM_OUT/clk_out1
    SLICE_X56Y103        FDRE                                         r  PWM_OUT/PWM_W_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.719 r  PWM_OUT/PWM_W_High_Tmp_reg/Q
                         net (fo=1, routed)           2.990     1.271    JD1_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         3.535     4.806 r  JD1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.806    JD1[3]
    F4                                                                r  JD1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_V_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.802ns  (logic 4.061ns (59.709%)  route 2.741ns (40.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.558    -2.416    PWM_OUT/clk_out1
    SLICE_X56Y97         FDRE                                         r  PWM_OUT/PWM_V_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -1.898 r  PWM_OUT/PWM_V_High_Tmp_reg/Q
                         net (fo=1, routed)           2.741     0.843    JD1_OBUF[2]
    D3                   OBUF (Prop_obuf_I_O)         3.543     4.386 r  JD1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.386    JD1[2]
    D3                                                                r  JD1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.391ns  (logic 4.064ns (63.591%)  route 2.327ns (36.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.625    -2.349    PWM_OUT/clk_out1
    SLICE_X64Y99         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.831 r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/Q
                         net (fo=1, routed)           2.327     0.496    lopt
    D4                   OBUF (Prop_obuf_I_O)         3.546     4.042 r  JD1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.042    JD1[1]
    D4                                                                r  JD1[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.411ns (69.749%)  route 0.612ns (30.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.503    PWM_OUT/clk_out1
    SLICE_X64Y99         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/Q
                         net (fo=1, routed)           0.612     0.273    lopt
    D4                   OBUF (Prop_obuf_I_O)         1.247     1.520 r  JD1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.520    JD1[1]
    D4                                                                r  JD1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_V_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.408ns (62.702%)  route 0.838ns (37.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.565    -0.530    PWM_OUT/clk_out1
    SLICE_X56Y97         FDRE                                         r  PWM_OUT/PWM_V_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  PWM_OUT/PWM_V_High_Tmp_reg/Q
                         net (fo=1, routed)           0.838     0.472    JD1_OBUF[2]
    D3                   OBUF (Prop_obuf_I_O)         1.244     1.716 r  JD1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.716    JD1[2]
    D3                                                                r  JD1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_W_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.400ns (59.197%)  route 0.965ns (40.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.644    -0.451    PWM_OUT/clk_out1
    SLICE_X56Y103        FDRE                                         r  PWM_OUT/PWM_W_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.287 r  PWM_OUT/PWM_W_High_Tmp_reg/Q
                         net (fo=1, routed)           0.965     0.678    JD1_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         1.236     1.914 r  JD1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.914    JD1[3]
    F4                                                                r  JD1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.443ns (57.822%)  route 1.052ns (42.178%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.503    PWM_OUT/clk_out1
    SLICE_X65Y97         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  PWM_OUT/PWM_High_Tmp_reg/Q
                         net (fo=1, routed)           0.281    -0.081    PWM_OUT/JD1_OBUF[0]
    SLICE_X65Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.036 r  PWM_OUT/JD2_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.771     0.735    JD2_OBUF[7]
    E2                   OBUF (Prop_obuf_I_O)         1.257     1.992 r  JD2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.992    JD2[7]
    E2                                                                r  JD2[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_OUT/PWM_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 4.136ns (54.070%)  route 3.513ns (45.930%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.625    -2.349    PWM_OUT/clk_out1
    SLICE_X65Y97         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.893 f  PWM_OUT/PWM_High_Tmp_reg/Q
                         net (fo=1, routed)           0.808    -1.085    PWM_OUT/JD1_OBUF[0]
    SLICE_X65Y99         LUT1 (Prop_lut1_I0_O)        0.124    -0.961 r  PWM_OUT/JD2_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.705     1.744    JD2_OBUF[7]
    E2                   OBUF (Prop_obuf_I_O)         3.556     5.300 r  JD2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.300    JD2[7]
    E2                                                                r  JD2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_W_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 4.053ns (57.548%)  route 2.990ns (42.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.737    -2.237    PWM_OUT/clk_out1
    SLICE_X56Y103        FDRE                                         r  PWM_OUT/PWM_W_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.719 r  PWM_OUT/PWM_W_High_Tmp_reg/Q
                         net (fo=1, routed)           2.990     1.271    JD1_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         3.535     4.806 r  JD1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.806    JD1[3]
    F4                                                                r  JD1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_V_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.802ns  (logic 4.061ns (59.709%)  route 2.741ns (40.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.558    -2.416    PWM_OUT/clk_out1
    SLICE_X56Y97         FDRE                                         r  PWM_OUT/PWM_V_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518    -1.898 r  PWM_OUT/PWM_V_High_Tmp_reg/Q
                         net (fo=1, routed)           2.741     0.843    JD1_OBUF[2]
    D3                   OBUF (Prop_obuf_I_O)         3.543     4.386 r  JD1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.386    JD1[2]
    D3                                                                r  JD1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.391ns  (logic 4.064ns (63.591%)  route 2.327ns (36.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         1.625    -2.349    PWM_OUT/clk_out1
    SLICE_X64Y99         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.518    -1.831 r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/Q
                         net (fo=1, routed)           2.327     0.496    lopt
    D4                   OBUF (Prop_obuf_I_O)         3.546     4.042 r  JD1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.042    JD1[1]
    D4                                                                r  JD1[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.411ns (69.749%)  route 0.612ns (30.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.503    PWM_OUT/clk_out1
    SLICE_X64Y99         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  PWM_OUT/PWM_High_Tmp_reg_lopt_replica/Q
                         net (fo=1, routed)           0.612     0.273    lopt
    D4                   OBUF (Prop_obuf_I_O)         1.247     1.520 r  JD1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.520    JD1[1]
    D4                                                                r  JD1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_V_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.408ns (62.702%)  route 0.838ns (37.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.565    -0.530    PWM_OUT/clk_out1
    SLICE_X56Y97         FDRE                                         r  PWM_OUT/PWM_V_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  PWM_OUT/PWM_V_High_Tmp_reg/Q
                         net (fo=1, routed)           0.838     0.472    JD1_OBUF[2]
    D3                   OBUF (Prop_obuf_I_O)         1.244     1.716 r  JD1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.716    JD1[2]
    D3                                                                r  JD1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_W_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.400ns (59.197%)  route 0.965ns (40.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.644    -0.451    PWM_OUT/clk_out1
    SLICE_X56Y103        FDRE                                         r  PWM_OUT/PWM_W_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.287 r  PWM_OUT/PWM_W_High_Tmp_reg/Q
                         net (fo=1, routed)           0.965     0.678    JD1_OBUF[3]
    F4                   OBUF (Prop_obuf_I_O)         1.236     1.914 r  JD1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.914    JD1[3]
    F4                                                                r  JD1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_OUT/PWM_High_Tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            JD2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.443ns (57.822%)  route 1.052ns (42.178%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    CLK_PORT_MAP/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  CLK_PORT_MAP/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.503    PWM_OUT/clk_out1
    SLICE_X65Y97         FDRE                                         r  PWM_OUT/PWM_High_Tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  PWM_OUT/PWM_High_Tmp_reg/Q
                         net (fo=1, routed)           0.281    -0.081    PWM_OUT/JD1_OBUF[0]
    SLICE_X65Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.036 r  PWM_OUT/JD2_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.771     0.735    JD2_OBUF[7]
    E2                   OBUF (Prop_obuf_I_O)         1.257     1.992 r  JD2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.992    JD2[7]
    E2                                                                r  JD2[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634     3.292 f  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.837    CLK_PORT_MAP/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.866 f  CLK_PORT_MAP/inst/clkf_buf/O
                         net (fo=1, routed)           0.818     4.684    CLK_PORT_MAP/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    CLK_PORT_MAP/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  CLK_PORT_MAP/inst/clkf_buf/O
                         net (fo=1, routed)           1.466    -2.004    CLK_PORT_MAP/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.926    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634     3.292 f  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.837    CLK_PORT_MAP/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.866 f  CLK_PORT_MAP/inst/clkf_buf/O
                         net (fo=1, routed)           0.818     4.684    CLK_PORT_MAP/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_PORT_MAP/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_PORT_MAP/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    CLK_PORT_MAP/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    CLK_PORT_MAP/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  CLK_PORT_MAP/inst/clkf_buf/O
                         net (fo=1, routed)           1.466    -2.004    CLK_PORT_MAP/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  CLK_PORT_MAP/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





