/**
 * Archivo: control_module.h
 * Función: archivo de definiciones para el uso del módulo de clock (TRM 8)
 * Autor: Brito Sergio Sebastian
 **/

#ifndef __CONTROL_MODULE_H
#define __CONTROL_MODULE_H

/**
 * Registros "Control Module" y offs ets (TRM 9.3)
 **/ 
 
#define CM_control_revision          0x0000
#define CM_control_hwinfo            0x0004
#define CM_control_sysconfig         0x0010
#define CM_control_status            0x0040
#define CM_control_emif_sdram_config 0x0110
#define CM_cortex_vbbldo_ctrl        0x041C
#define CM_core_sldo_ctrl            0x0428
#define CM_mpu_sldo_ctrl             0x042C
#define CM_clk32kdivratio_ctrl       0x0444
#define CM_bandgap_ctrl              0x0448
#define CM_bandgap_trim              0x044C
#define CM_pll_clkinpulow_ctrl       0x0458
#define CM_mosc_ctrl                 0x0468
#define CM_deepsleep_ctrl            0x0470
#define CM_dpll_pwr_sw_status        0x050C
#define CM_device_id                 0x0600
#define CM_dev_feature               0x0604
#define CM_init_priority_0           0x0608
#define CM_init_priority_1           0x060C
#define CM_mmu_cfg                   0x0610
#define CM_tptc_cfg                  0x0614
#define CM_usb_ctrl0                 0x0620
#define CM_usb_sts0                  0x0624
#define CM_usb_ctrl1                 0x0628
#define CM_usb_sts1                  0x062C
#define CM_mac_id0_lo                0x0630
#define CM_mac_id0_hi                0x0634
#define CM_mac_id1_lo                0x0638
#define CM_mac_id1_hi                0x063C
#define CM_dcan_raminit              0x0644
#define CM_usb_wkup_ctrl             0x0648
#define CM_gmii_sel                  0x0650
#define CM_pwmss_ctrl                0x0664
#define CM_mreqprio_0                0x0670
#define CM_mreqprio_1                0x0674
#define CM_hw_event_sel_grp1         0x0690
#define CM_hw_event_sel_grp2         0x0694
#define CM_hw_event_sel_grp3         0x0698
#define CM_hw_event_sel_grp4         0x069C
#define CM_smrt_ctrl                 0x06A0
#define CM_mpuss_hw_debug_sel        0x06A4
#define CM_mpuss_hw_dbg_info         0x06A8
#define CM_vdd_mpu_opp_050           0x0770
#define CM_vdd_mpu_opp_100           0x0774
#define CM_vdd_mpu_opp_120           0x0778
#define CM_vdd_mpu_opp_turbo         0x077C
#define CM_vdd_core_opp_050          0x07B8
#define CM_vdd_core_opp_100          0x07BC
#define CM_bb_scale                  0x07D0
#define CM_usb_vid_pid               0x07F4
#define CM_efuse_sma                 0x07FC
#define CM_conf_gpmc_ad0             0x0800
#define CM_conf_gpmc_ad1             0x0804
#define CM_conf_gpmc_ad2             0x0808
#define CM_conf_gpmc_ad3             0x080C
#define CM_conf_gpmc_ad4             0x0810
#define CM_conf_gpmc_ad5             0x0814
#define CM_conf_gpmc_ad6             0x0818
#define CM_conf_gpmc_ad7             0x081C
#define CM_conf_gpmc_ad8             0x0820
#define CM_conf_gpmc_ad9             0x0824
#define CM_conf_gpmc_ad10            0x0828
#define CM_conf_gpmc_ad11            0x082C
#define CM_conf_gpmc_ad12            0x0830
#define CM_conf_gpmc_ad13            0x0834
#define CM_conf_gpmc_ad14            0x0838
#define CM_conf_gpmc_ad15            0x083C
#define CM_conf_gpmc_a0              0x0840
#define CM_conf_gpmc_a1              0x0844
#define CM_conf_gpmc_a2              0x0848
#define CM_conf_gpmc_a3              0x084C
#define CM_conf_gpmc_a4              0x0850
#define CM_conf_gpmc_a5              0x0854
#define CM_conf_gpmc_a6              0x0858
#define CM_conf_gpmc_a7              0x085C
#define CM_conf_gpmc_a8              0x0860
#define CM_conf_gpmc_a9              0x0864
#define CM_conf_gpmc_a10             0x0868
#define CM_conf_gpmc_a11             0x086C
#define CM_conf_gpmc_wait0           0x0870
#define CM_conf_gpmc_wpn             0x0874
#define CM_conf_gpmc_ben1            0x0878
#define CM_conf_gpmc_csn0            0x087C
#define CM_conf_gpmc_csn1            0x0880
#define CM_conf_gpmc_csn2            0x0884
#define CM_conf_gpmc_csn3            0x0888
#define CM_conf_gpmc_clk             0x088C
#define CM_conf_gpmc_advn_ale        0x0890
#define CM_conf_gpmc_oen_ren         0x0894
#define CM_conf_gpmc_wen             0x0898
#define CM_conf_gpmc_ben0_cle        0x089C
#define CM_conf_lcd_data0            0x08A0
#define CM_conf_lcd_data1            0x08A4
#define CM_conf_lcd_data2            0x08A8
#define CM_conf_lcd_data3            0x08AC
#define CM_conf_lcd_data4            0x08B0
#define CM_conf_lcd_data5            0x08B4
#define CM_conf_lcd_data6            0x08B8
#define CM_conf_lcd_data7            0x08BC
#define CM_conf_lcd_data8            0x08C0
#define CM_conf_lcd_data9            0x08C4
#define CM_conf_lcd_data10           0x08C8
#define CM_conf_lcd_data11           0x08CC
#define CM_conf_lcd_data12           0x08D0
#define CM_conf_lcd_data13           0x08D4
#define CM_conf_lcd_data14           0x08D8
#define CM_conf_lcd_data15           0x08DC
#define CM_conf_lcd_vsync            0x08E0
#define CM_conf_lcd_hsync            0x08E4
#define CM_conf_lcd_pclk             0x08E8
#define CM_conf_lcd_ac_bias_en       0x08EC
#define CM_conf_mmc0_dat3            0x08F0
#define CM_conf_mmc0_dat2            0x08F4
#define CM_conf_mmc0_dat1            0x08F8
#define CM_conf_mmc0_dat0            0x08FC
#define CM_conf_mmc0_clk             0x0900
#define CM_conf_mmc0_cmd             0x0904
#define CM_conf_mii1_col             0x0908
#define CM_conf_mii1_crs             0x090C
#define CM_conf_mii1_rx_er           0x0910
#define CM_conf_mii1_tx_en           0x0914
#define CM_conf_mii1_rx_dv           0x0918
#define CM_conf_mii1_txd3            0x091C
#define CM_conf_mii1_txd2            0x0920
#define CM_conf_mii1_txd1            0x0924
#define CM_conf_mii1_txd0            0x0928
#define CM_conf_mii1_tx_clk          0x092C
#define CM_conf_mii1_rx_clk          0x0930
#define CM_conf_mii1_rxd3            0x0934
#define CM_conf_mii1_rxd2            0x0938
#define CM_conf_mii1_rxd1            0x093C
#define CM_conf_mii1_rxd0            0x0940
#define CM_conf_rmii1_ref_clk        0x0944
#define CM_conf_mdio                 0x0948
#define CM_conf_mdc                  0x094C
#define CM_conf_spi0_sclk            0x0950
#define CM_conf_spi0_d0              0x0954
#define CM_conf_spi0_d1              0x0958
#define CM_conf_spi0_cs0             0x095C
#define CM_conf_spi0_cs1             0x0960
#define CM_conf_ecap0_in_pwm0_out    0x0964
#define CM_conf_uart0_ctsn           0x0968
#define CM_conf_uart0_rtsn           0x096C
#define CM_conf_uart0_rxd            0x0970
#define CM_conf_uart0_txd            0x0974
#define CM_conf_uart1_ctsn           0x0978
#define CM_conf_uart1_rtsn           0x097C
#define CM_conf_uart1_rxd            0x0980
#define CM_conf_uart1_txd            0x0984
#define CM_conf_i2c0_sda             0x0988
#define CM_conf_i2c0_scl             0x098C
#define CM_conf_mcasp0_aclkx         0x0990
#define CM_conf_mcasp0_fsx           0x0994
#define CM_conf_mcasp0_axr0          0x0998
#define CM_conf_mcasp0_ahclkr        0x099C
#define CM_conf_mcasp0_aclkr         0x09A0
#define CM_conf_mcasp0_fsr           0x09A4
#define CM_conf_mcasp0_axr1          0x09A8
#define CM_conf_mcasp0_ahclkx        0x09AC
#define CM_conf_xdma_event_intr0     0x09B0
#define CM_conf_xdma_event_intr1     0x09B4
#define CM_conf_warmrstn             0x09B8
#define CM_conf_nnmi                 0x09C0
#define CM_conf_tms                  0x09D0
#define CM_conf_tdi                  0x09D4
#define CM_conf_tdo                  0x09D8
#define CM_conf_tck                  0x09DC
#define CM_conf_trstn                0x09E0
#define CM_conf_emu0                 0x09E4
#define CM_conf_emu1                 0x09E8
#define CM_conf_rtc_pwronrstn        0x09F8
#define CM_conf_pmic_power_en        0x09FC
#define CM_conf_ext_wakeup           0x0A00
#define CM_conf_rtc_kaldo_enn        0x0A04
#define CM_conf_usb0_drvvbus         0x0A1C
#define CM_conf_usb1_drvvbus         0x0A34
#define CM_cqdetect_status           0x0E00
#define CM_ddr_io_ctrl               0x0E04
#define CM_vtp_ctrl                  0x0E0C
#define CM_vref_ctrl                 0x0E14
#define CM_tpcc_evt_mux_0_3          0x0F90
#define CM_tpcc_evt_mux_4_7          0x0F94
#define CM_tpcc_evt_mux_8_11         0x0F98
#define CM_tpcc_evt_mux_12_15        0x0F9C
#define CM_tpcc_evt_mux_16_19        0x0FA0
#define CM_tpcc_evt_mux_20_23        0x0FA4
#define CM_tpcc_evt_mux_24_27        0x0FA8
#define CM_tpcc_evt_mux_28_31        0x0FAC
#define CM_tpcc_evt_mux_32_35        0x0FB0
#define CM_tpcc_evt_mux_36_39        0x0FB4
#define CM_tpcc_evt_mux_40_43        0x0FB8
#define CM_tpcc_evt_mux_44_47        0x0FBC
#define CM_tpcc_evt_mux_48_51        0x0FC0
#define CM_tpcc_evt_mux_52_55        0x0FC4
#define CM_tpcc_evt_mux_56_59        0x0FC8
#define CM_tpcc_evt_mux_60_63        0x0FCC
#define CM_timer_evt_capt            0x0FD0
#define CM_ecap_evt_capt             0x0FD4
#define CM_adc_evt_capt              0x0FD8
#define CM_reset_iso                 0x1000
#define CM_dpll_pwr_sw_ctrl          0x1318
#define CM_ddr_cke_ctrl              0x131C
#define CM_sma2                      0x1320
#define CM_m3_txev_eoi               0x1324
#define CM_ipc_msg_reg0              0x1328
#define CM_ipc_msg_reg1              0x132C
#define CM_ipc_msg_reg2              0x1330
#define CM_ipc_msg_reg3              0x1334
#define CM_ipc_msg_reg4              0x1338
#define CM_ipc_msg_reg5              0x133C
#define CM_ipc_msg_reg6              0x1340
#define CM_ipc_msg_reg7              0x1344
#define CM_ddr_cmd0_ioctrl           0x1404
#define CM_ddr_cmd1_ioctrl           0x1408
#define CM_ddr_cmd2_ioctrl           0x140C
#define CM_ddr_data0_ioctrl          0x1440
#define CM_ddr_data1_ioctrl          0x1444
 
#define CM_BASE_DIR                  0x44E10000
 
#endif /* defined(__CONTROL_MODULE_H) */