# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name reg_file_31_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_31_out \
    op interface \
    ports { reg_file_31_out { O 32 vector } reg_file_31_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name reg_file_30_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_30_out \
    op interface \
    ports { reg_file_30_out { O 32 vector } reg_file_30_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name reg_file_29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_29_out \
    op interface \
    ports { reg_file_29_out { O 32 vector } reg_file_29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name reg_file_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_28_out \
    op interface \
    ports { reg_file_28_out { O 32 vector } reg_file_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name reg_file_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_27_out \
    op interface \
    ports { reg_file_27_out { O 32 vector } reg_file_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name reg_file_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_26_out \
    op interface \
    ports { reg_file_26_out { O 32 vector } reg_file_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name reg_file_25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_25_out \
    op interface \
    ports { reg_file_25_out { O 32 vector } reg_file_25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name reg_file_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_24_out \
    op interface \
    ports { reg_file_24_out { O 32 vector } reg_file_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name reg_file_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_23_out \
    op interface \
    ports { reg_file_23_out { O 32 vector } reg_file_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name reg_file_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_22_out \
    op interface \
    ports { reg_file_22_out { O 32 vector } reg_file_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name reg_file_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_21_out \
    op interface \
    ports { reg_file_21_out { O 32 vector } reg_file_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name reg_file_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_20_out \
    op interface \
    ports { reg_file_20_out { O 32 vector } reg_file_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name reg_file_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_19_out \
    op interface \
    ports { reg_file_19_out { O 32 vector } reg_file_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name reg_file_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_18_out \
    op interface \
    ports { reg_file_18_out { O 32 vector } reg_file_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name reg_file_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_17_out \
    op interface \
    ports { reg_file_17_out { O 32 vector } reg_file_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name reg_file_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_16_out \
    op interface \
    ports { reg_file_16_out { O 32 vector } reg_file_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name reg_file_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_15_out \
    op interface \
    ports { reg_file_15_out { O 32 vector } reg_file_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name reg_file_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_14_out \
    op interface \
    ports { reg_file_14_out { O 32 vector } reg_file_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name reg_file_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_13_out \
    op interface \
    ports { reg_file_13_out { O 32 vector } reg_file_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name reg_file_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_12_out \
    op interface \
    ports { reg_file_12_out { O 32 vector } reg_file_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name reg_file_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_11_out \
    op interface \
    ports { reg_file_11_out { O 32 vector } reg_file_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name reg_file_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_10_out \
    op interface \
    ports { reg_file_10_out { O 32 vector } reg_file_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name reg_file_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_9_out \
    op interface \
    ports { reg_file_9_out { O 32 vector } reg_file_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name reg_file_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_8_out \
    op interface \
    ports { reg_file_8_out { O 32 vector } reg_file_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name reg_file_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_7_out \
    op interface \
    ports { reg_file_7_out { O 32 vector } reg_file_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name reg_file_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_6_out \
    op interface \
    ports { reg_file_6_out { O 32 vector } reg_file_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name reg_file_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_5_out \
    op interface \
    ports { reg_file_5_out { O 32 vector } reg_file_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name reg_file_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_4_out \
    op interface \
    ports { reg_file_4_out { O 32 vector } reg_file_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name reg_file_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_3_out \
    op interface \
    ports { reg_file_3_out { O 32 vector } reg_file_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name reg_file_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_2_out \
    op interface \
    ports { reg_file_2_out { O 32 vector } reg_file_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name reg_file_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_1_out \
    op interface \
    ports { reg_file_1_out { O 32 vector } reg_file_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name reg_file_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_reg_file_out \
    op interface \
    ports { reg_file_out { O 32 vector } reg_file_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName simple_pipeline_ip_flow_control_loop_pipe_sequential_init_U
set CompName simple_pipeline_ip_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix simple_pipeline_ip_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


