
---------- Begin Simulation Statistics ----------
final_tick                               2610271783605                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71819                       # Simulator instruction rate (inst/s)
host_mem_usage                              134391092                       # Number of bytes of host memory used
host_op_rate                                    83600                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                104371.09                       # Real time elapsed on the host
host_tick_rate                               15831159                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7495775983                       # Number of instructions simulated
sim_ops                                    8725443950                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.652315                       # Number of seconds simulated
sim_ticks                                1652315362737                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   671                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           59                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            89                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     29.844238                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       360199745                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   1206932276                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1389688                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted   1061106378                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     45054953                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     45078645                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        23692                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1262696116                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        55721630                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1790543436                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1593203721                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1387100                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         1247955996                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     377113411                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     98997425                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     34035213                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   5495775982                       # Number of instructions committed
system.switch_cpus.commit.committedOps     6430286970                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3957262645                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.624933                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.589785                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2153402974     54.42%     54.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    702583151     17.75%     72.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    232677940      5.88%     78.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    139169167      3.52%     81.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    152585620      3.86%     85.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     43817310      1.11%     86.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     92887384      2.35%     88.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     63025688      1.59%     90.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    377113411      9.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3957262645                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     55363841                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        5833806207                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1386430826                       # Number of loads committed
system.switch_cpus.commit.membars           109995273                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3908990797     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     22002406      0.34%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1386430826     21.56%     82.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1112862941     17.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   6430286970                       # Class of committed instruction
system.switch_cpus.commit.refs             2499293767                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         136140598                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          5495775982                       # Number of Instructions Simulated
system.switch_cpus.committedOps            6430286970                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.720988                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.720988                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2858063470                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          3261                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    359515014                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     6484416158                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        205238976                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         669868033                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1414151                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3423                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     227802248                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1262696116                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         683213037                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3276856459                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        167066                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             5557948611                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2833478                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.318671                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    684113628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    460976328                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.402677                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   3962386880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.640519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.842774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2703107016     68.22%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        165752900      4.18%     72.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        125566425      3.17%     75.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        140134885      3.54%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        135760316      3.43%     82.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         59379048      1.50%     84.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         91430677      2.31%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         55484902      1.40%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        485770711     12.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3962386880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      81                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2078207                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       1249753433                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.646044                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2580975651                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1114497935                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3710084                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1393166830                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     99343850                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        88018                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1117425983                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   6464321990                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1466477716                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2807417                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    6522262224                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2370514                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1414151                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2371135                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     45043837                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        39040                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     77007126                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      6736003                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      4563041                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        39040                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        12637                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2065570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        5915952830                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            6442986012                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.573353                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        3391928938                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.626037                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             6443732445                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       7467676545                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4423323471                       # number of integer regfile writes
system.switch_cpus.ipc                       1.386986                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.386986                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3920729662     60.09%     60.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     22002406      0.34%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1467140318     22.48%     82.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1115197253     17.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     6525069642                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           115616518                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017719                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12558942     10.86%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       41456665     35.86%     46.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      61600911     53.28%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     6435083063                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  16720517943                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   6306841406                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   6362181215                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         6364978139                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        6525069642                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     99343851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     34035016                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       124240                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       346425                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     30307620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3962386880                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.646752                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.205411                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1990708331     50.24%     50.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    563191225     14.21%     64.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    291617081      7.36%     71.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    261177676      6.59%     78.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    251780191      6.35%     84.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    252621189      6.38%     91.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    196169705      4.95%     96.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     93105568      2.35%     98.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     62015914      1.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3962386880                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.646752                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      205603097                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    407748978                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    136144606                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    136214462                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     33688783                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     65977697                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1393166830                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1117425983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      7700832323                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      395987016                       # number of misc regfile writes
system.switch_cpus.numCycles               3962386961                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         6081175                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    6245304014                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       16586922                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        315870973                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      200582066                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.RenameLookups    9657610360                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     6474338856                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   6289839827                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         797483513                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          12089                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1414151                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     405175832                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         44535805                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   7426005767                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   2436361222                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts    121690658                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1393837469                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     99344525                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     90784799                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          10044462694                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         12933768678                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         90762832                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        45382427                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          672                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10271322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20542644                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 30                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           59                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            30                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port         5760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port         5632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        11392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   11392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                30                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      30    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  30                       # Request fanout histogram
system.membus.reqLayer0.occupancy              315450                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              277587                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             282614                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2610271783605                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10268638                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8135301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2136051                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2684                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            29                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10268609                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30813879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30813966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2356036480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2356043904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              59                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10271381                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000065                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008088                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10270709     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    672      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10271381                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22135914576                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21415645905                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             60465                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks         4096                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           4096                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                 13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks           32                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                32                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data           77                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                 1007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks          2479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total                2479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks          2479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data           77                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total                3486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.003533658278                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             424483                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                47                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                         13                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                        32                       # Number of write requests accepted
system.mem_ctrls0.readBursts                       26                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                      64                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               13                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               4                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     23.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                      833326                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                    130000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat                1320826                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    32051.00                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               50801.00                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                      17                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     36                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                65.38                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               56.25                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                   26                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                  64                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples           22                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   218.181818                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   175.528584                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   182.798259                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127            2      9.09%      9.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           11     50.00%     59.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319            7     31.82%     90.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            1      4.55%     95.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::832-895            1      4.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           22                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean            13                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    12.000000                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     7.071068                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8                1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     24.500000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    24.372115                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     3.535534                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                  1664                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                   3136                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                   1664                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                4096                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                   1767823128                       # Total gap between requests
system.mem_ctrls0.avgGap                  39284958.40                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1536                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks         3136                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 929.604623088217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 77.467051924018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1897.942772138444                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           24                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks           64                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1250826                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks  45924401306                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     52117.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 717568770.41                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   58.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy               64260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy               34155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy              28560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy            114840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    130432139760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     23832686670                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    614416478400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      768681546645                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.214791                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1597132797280                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  55174340000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT      8225457                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy               92820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy               49335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy             157080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    130432139760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     23836173930                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    614416507200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      768685261065                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.217039                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1597125135986                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  55174340000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT     15886751                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total              2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks         3456                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           3456                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                 17                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks           27                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                27                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data           77                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                 1317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks          2092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total                2092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks          2092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data           77                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total                3409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.003535574902                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             424494                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                37                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                         17                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                        27                       # Number of write requests accepted
system.mem_ctrls1.readBursts                       34                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                      54                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                3                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      4.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     32.99                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                     1464454                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                    170000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat                2101954                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    43072.18                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               61822.18                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                      18                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                     28                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                52.94                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               51.85                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                   34                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                  54                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples           27                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   173.037037                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   151.486562                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   100.120497                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-95            3     11.11%     11.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-159           16     59.26%     70.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-223            1      3.70%     74.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287            4     14.81%     88.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-415            2      7.41%     96.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-479            1      3.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           27                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean            17                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    15.491933                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.899495                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10               1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     19.500000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    19.442222                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.121320                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                  2176                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   2496                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                   2176                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                3456                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                   1767846897                       # Total gap between requests
system.mem_ctrls1.avgGap                  40178338.57                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks         2496                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1239.472830784290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 77.467051924018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 1510.607512518353                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks           54                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2031954                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks  42397152009                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     63498.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 785132444.61                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   52.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy               71400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy               37950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy              57120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy             93960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    130432139760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     23836164240                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    614416507200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      768685071630                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.216925                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1597125156836                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  55174340000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT     15865901                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy              121380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy               64515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy             185640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            109620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    130432139760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     23836259430                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    614416451040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      768685331385                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.217082                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1597124947919                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  55174340000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT     16074818                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     10271291                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10271292                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     10271291                       # number of overall hits
system.l2.overall_hits::total                10271292                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                     30                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data            2                       # number of overall misses
system.l2.overall_misses::total                    30                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3230916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data       171387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          3402303                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3230916                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data       171387                       # number of overall miss cycles
system.l2.overall_miss_latency::total         3402303                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     10271293                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10271322                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10271293                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10271322                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000003                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000003                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 115389.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85693.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113410.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 115389.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85693.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113410.100000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  59                       # number of writebacks
system.l2.writebacks::total                        59                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                30                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               30                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2992218                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data       154206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      3146424                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2992218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data       154206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      3146424                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000003                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000003                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 106864.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data        77103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104880.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 106864.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data        77103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104880.800000                       # average overall mshr miss latency
system.l2.replacements                             59                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8135242                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8135242                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8135242                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8135242                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         2684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2684                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus.data         2684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3230916                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3230916                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 115389.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115389.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2992218                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2992218                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 106864.928571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106864.928571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     10268607                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10268607                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       171387                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       171387                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10268609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10268609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85693.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85693.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       154206                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       154206                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        77103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        77103                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    26027212                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16443                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1582.874901                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.981808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst               36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16253.036383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    27.981810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     1.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16384                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 328671611                       # Number of tag accesses
system.l2.tags.data_accesses                328671611                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957956420868                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1652315362737                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    683212987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2685312819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099832                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    683212987                       # number of overall hits
system.cpu.icache.overall_hits::total      2685312819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            843                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          794                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total           843                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5034024                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5034024                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5034024                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5034024                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    683213036                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2685313662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    683213036                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2685313662                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 102735.183673                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5971.558719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 102735.183673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5971.558719                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          142                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          199                       # number of writebacks
system.cpu.icache.writebacks::total               199                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3278871                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3278871                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3278871                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3278871                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 113064.517241                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 113064.517241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 113064.517241                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 113064.517241                       # average overall mshr miss latency
system.cpu.icache.replacements                    199                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    683212987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2685312819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           843                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5034024                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5034024                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    683213036                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2685313662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 102735.183673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5971.558719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3278871                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3278871                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 113064.517241                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 113064.517241                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.849544                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2685313642                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               823                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3262835.530984                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   605.503911                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    18.345633                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.970359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.029400                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      104727233641                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     104727233641                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756095766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   2227206202                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2983301968                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756095766                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   2227206202                       # number of overall hits
system.cpu.dcache.overall_hits::total      2983301968                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6830943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     43096335                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       49927278                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6830943                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     43096335                       # number of overall misses
system.cpu.dcache.overall_misses::total      49927278                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 504930319275                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 504930319275                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 504930319275                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 504930319275                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762926709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   2270302537                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   3033229246                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762926709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   2270302537                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   3033229246                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008954                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016460                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016460                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11716.316928                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10113.315596                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11716.316928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10113.315596                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     14391225                       # number of writebacks
system.cpu.dcache.writebacks::total          14391225                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     32825713                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     32825713                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     32825713                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     32825713                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10270622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10270622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10270622                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10270622                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 102824973807                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 102824973807                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 102824973807                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 102824973807                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004524                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003386                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004524                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003386                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10011.562475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10011.562475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10011.562475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10011.562475                       # average overall mshr miss latency
system.cpu.dcache.replacements               17102172                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393187173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1213346057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1606533230                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2772803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     43090296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      45863099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 504859531857                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 504859531857                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395959976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1256436353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1652396329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11716.316171                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11007.968124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     32822358                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     32822358                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10267938                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10267938                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 102798112335                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 102798112335                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008172                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10011.563406                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10011.563406                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362908593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data   1013860145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1376768738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4058140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         6039                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4064179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     70787418                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70787418                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366966733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data   1013866184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1380832917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002943                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11721.711873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    17.417397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         3355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2684                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2684                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     26861472                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     26861472                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        10008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        10008                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28387195                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     98997440                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total    127384635                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          192                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1340                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1532                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     16760481                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16760481                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28387387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     98998780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total    127386167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 12507.821642                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10940.261749                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          669                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          669                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          671                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          671                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      7274982                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      7274982                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28387387                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     98996754                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total    127384141                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28387387                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     98996754                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total    127384141                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2610271783605                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999472                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          3255173172                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17102428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            190.333979                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.500522                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.498950                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.498049                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.501949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses      105233088156                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses     105233088156                       # Number of data accesses

---------- End Simulation Statistics   ----------
