<profile>

<section name = "Vitis HLS Report for 'mlp'" level="0">
<item name = "Date">Wed Nov 19 15:50:07 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">mlp</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu13p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.599 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">265, 1418, 1.325 us, 7.090 us, 266, 1419, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_mlp_Pipeline_FWD_O_fu_89">mlp_Pipeline_FWD_O, 131, 131, 0.655 us, 0.655 us, 129, 129, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_forward_output_layer_128_1_s_fu_103">forward_output_layer_128_1_s, 130, 130, 0.650 us, 0.650 us, 130, 130, no</column>
<column name="grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115">backward_output_128_1_ap_fixed_16_6_4_0_0_s, 1152, 1152, 5.760 us, 5.760 us, 1152, 1152, no</column>
<column name="grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128">backward_input_1_128_ap_fixed_16_6_4_0_0_s, 262, 262, 1.310 us, 1.310 us, 262, 262, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 11, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 386, 16210, 65106, -</column>
<column name="Memory">0, -, 112, 231, 0</column>
<column name="Multiplexer">-, -, 0, 371, -</column>
<column name="Register">-, -, 45, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 12, 1, 15, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128">backward_input_1_128_ap_fixed_16_6_4_0_0_s, 0, 1, 201, 523, 0</column>
<column name="grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115">backward_output_128_1_ap_fixed_16_6_4_0_0_s, 0, 256, 8925, 37072, 0</column>
<column name="grp_forward_output_layer_128_1_s_fu_103">forward_output_layer_128_1_s, 0, 128, 6946, 27212, 0</column>
<column name="grp_mlp_Pipeline_FWD_O_fu_89">mlp_Pipeline_FWD_O, 0, 1, 138, 299, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="C_C0_z_U">C_C0_z_RAM_AUTO_1R1W, 0, 16, 33, 0, 128, 16, 1, 2048</column>
<column name="C_C1_x_copy_U">C_C1_x_copy_RAM_AUTO_1R1W, 0, 16, 33, 0, 128, 15, 1, 1920</column>
<column name="P_L0_W_0_U">P_L0_W_0_RAM_AUTO_1R1W, 0, 16, 33, 0, 128, 16, 1, 2048</column>
<column name="P_L0_b_U">P_L0_b_RAM_AUTO_1R1W, 0, 16, 33, 0, 128, 16, 1, 2048</column>
<column name="P_L1_W_0_U">P_L1_W_0_RAM_AUTO_1R1W, 0, 16, 33, 0, 128, 16, 1, 2048</column>
<column name="dL_dx_0_U">dL_dx_0_RAM_AUTO_1R1W, 0, 16, 33, 0, 128, 16, 1, 2048</column>
<column name="layer1_out_U">layer1_out_RAM_AUTO_1R1W, 0, 16, 33, 0, 128, 15, 1, 1920</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state8_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln22_fu_141_p2">icmp, 0, 0, 9, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_C0_z_address0">14, 3, 7, 21</column>
<column name="C_C0_z_ce0">14, 3, 1, 3</column>
<column name="C_C0_z_we0">9, 2, 1, 2</column>
<column name="C_C1_x_copy_address0">14, 3, 7, 21</column>
<column name="C_C1_x_copy_ce0">14, 3, 1, 3</column>
<column name="C_C1_x_copy_ce1">9, 2, 1, 2</column>
<column name="C_C1_x_copy_we0">9, 2, 1, 2</column>
<column name="C_C1_x_copy_we1">9, 2, 1, 2</column>
<column name="P_L0_W_0_address0">14, 3, 7, 21</column>
<column name="P_L0_W_0_ce0">14, 3, 1, 3</column>
<column name="P_L0_W_0_ce1">9, 2, 1, 2</column>
<column name="P_L0_W_0_we0">9, 2, 1, 2</column>
<column name="P_L0_W_0_we1">9, 2, 1, 2</column>
<column name="P_L0_b_address0">14, 3, 7, 21</column>
<column name="P_L0_b_ce0">14, 3, 1, 3</column>
<column name="P_L0_b_ce1">9, 2, 1, 2</column>
<column name="P_L0_b_we0">9, 2, 1, 2</column>
<column name="P_L1_W_0_address0">14, 3, 7, 21</column>
<column name="P_L1_W_0_ce0">14, 3, 1, 3</column>
<column name="P_L1_W_0_ce1">9, 2, 1, 2</column>
<column name="P_L1_W_0_we0">9, 2, 1, 2</column>
<column name="P_L1_W_0_we1">9, 2, 1, 2</column>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="dL_dx_0_address0">14, 3, 7, 21</column>
<column name="dL_dx_0_ce0">14, 3, 1, 3</column>
<column name="dL_dx_0_we0">9, 2, 1, 2</column>
<column name="layer1_out_address0">14, 3, 7, 21</column>
<column name="layer1_out_ce0">14, 3, 1, 3</column>
<column name="layer1_out_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="P_L1_b_102">16, 0, 16, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_backward_input_1_128_ap_fixed_16_6_4_0_0_s_fu_128_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_backward_output_128_1_ap_fixed_16_6_4_0_0_s_fu_115_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_forward_output_layer_128_1_s_fu_103_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mlp_Pipeline_FWD_O_fu_89_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln22_reg_153">1, 0, 1, 0</column>
<column name="mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mlp, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mlp, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mlp, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mlp, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mlp, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mlp, return value</column>
<column name="input_r">in, 16, ap_none, input_r, pointer</column>
<column name="output_r">out, 16, ap_vld, output_r, pointer</column>
<column name="output_r_ap_vld">out, 1, ap_vld, output_r, pointer</column>
<column name="feedback">in, 16, ap_none, feedback, pointer</column>
<column name="zero_grad">in, 2, ap_none, zero_grad, scalar</column>
</table>
</item>
</section>
</profile>
