<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>AVR32 UC3 - EIC Driver Example 2: exception.S Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1-p1 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>exception.S</h1><a href="a00005.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*This file is prepared for Doxygen automatic documentation generation.*/</span>
<a name="l00017"></a>00017 <span class="comment">/* Copyright (c) 2007, Atmel Corporation All rights reserved.</span>
<a name="l00018"></a>00018 <span class="comment"> *</span>
<a name="l00019"></a>00019 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00020"></a>00020 <span class="comment"> * modification, are permitted provided that the following conditions are met:</span>
<a name="l00021"></a>00021 <span class="comment"> *</span>
<a name="l00022"></a>00022 <span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span>
<a name="l00023"></a>00023 <span class="comment"> * this list of conditions and the following disclaimer.</span>
<a name="l00024"></a>00024 <span class="comment"> *</span>
<a name="l00025"></a>00025 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span>
<a name="l00026"></a>00026 <span class="comment"> * this list of conditions and the following disclaimer in the documentation</span>
<a name="l00027"></a>00027 <span class="comment"> * and/or other materials provided with the distribution.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * 3. The name of ATMEL may not be used to endorse or promote products derived</span>
<a name="l00030"></a>00030 <span class="comment"> * from this software without specific prior written permission.</span>
<a name="l00031"></a>00031 <span class="comment"> *</span>
<a name="l00032"></a>00032 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY ATMEL ``AS IS'' AND ANY EXPRESS OR IMPLIED</span>
<a name="l00033"></a>00033 <span class="comment"> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY AND</span>
<a name="l00035"></a>00035 <span class="comment"> * SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT,</span>
<a name="l00036"></a>00036 <span class="comment"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span>
<a name="l00038"></a>00038 <span class="comment"> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</span>
<a name="l00039"></a>00039 <span class="comment"> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00040"></a>00040 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<a name="l00041"></a>00041 <span class="comment"> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00042"></a>00042 <span class="comment"> */</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#include &lt;avr32/io.h&gt;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include "intc.h"</span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 
<a name="l00053"></a>00053   .section  .exception, <span class="stringliteral">"ax"</span>, @progbits
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 <span class="comment">// Start of Exception Vector Table.</span>
<a name="l00057"></a>00057 
<a name="l00058"></a>00058   <span class="comment">// EVBA must be aligned with a power of two strictly greater than the EVBA-</span>
<a name="l00059"></a>00059   <span class="comment">// relative offset of the last vector.</span>
<a name="l00060"></a>00060   .balign 0x200
<a name="l00061"></a>00061 
<a name="l00062"></a>00062   <span class="comment">// Export symbol.</span>
<a name="l00063"></a>00063   .global _evba
<a name="l00064"></a>00064   .type _evba, @function
<a name="l00065"></a>00065 _evba:
<a name="l00066"></a>00066 
<a name="l00067"></a>00067         .org  0x000
<a name="l00068"></a>00068         <span class="comment">// Unrecoverable Exception.</span>
<a name="l00069"></a>00069 _handle_Unrecoverable_Exception:
<a name="l00070"></a>00070         rjmp $
<a name="l00071"></a>00071 
<a name="l00072"></a>00072         .org  0x004
<a name="l00073"></a>00073         <span class="comment">// TLB Multiple Hit: UNUSED IN AVR32UC.</span>
<a name="l00074"></a>00074 _handle_TLB_Multiple_Hit:
<a name="l00075"></a>00075         rjmp $
<a name="l00076"></a>00076 
<a name="l00077"></a>00077         .org  0x008
<a name="l00078"></a>00078         <span class="comment">// Bus Error Data Fetch.</span>
<a name="l00079"></a>00079 _handle_Bus_Error_Data_Fetch:
<a name="l00080"></a>00080         rjmp $
<a name="l00081"></a>00081 
<a name="l00082"></a>00082         .org  0x00C
<a name="l00083"></a>00083          <span class="comment">// Bus Error Instruction Fetch.</span>
<a name="l00084"></a>00084 _handle_Bus_Error_Instruction_Fetch:
<a name="l00085"></a>00085         rjmp $
<a name="l00086"></a>00086 
<a name="l00087"></a>00087         .org  0x010
<a name="l00088"></a>00088         <span class="comment">// NMI.</span>
<a name="l00089"></a>00089 _handle_NMI:
<a name="l00090"></a>00090         lda.w   pc, eic_nmi_handler
<a name="l00091"></a>00091 
<a name="l00092"></a>00092         .org  0x014
<a name="l00093"></a>00093         <span class="comment">// Instruction Address.</span>
<a name="l00094"></a>00094 _handle_Instruction_Address:
<a name="l00095"></a>00095         rjmp $
<a name="l00096"></a>00096 
<a name="l00097"></a>00097         .org  0x018
<a name="l00098"></a>00098         <span class="comment">// ITLB Protection.</span>
<a name="l00099"></a>00099 _handle_ITLB_Protection:
<a name="l00100"></a>00100         rjmp $
<a name="l00101"></a>00101 
<a name="l00102"></a>00102         .org  0x01C
<a name="l00103"></a>00103         <span class="comment">// Breakpoint.</span>
<a name="l00104"></a>00104 _handle_Breakpoint:
<a name="l00105"></a>00105         rjmp $
<a name="l00106"></a>00106 
<a name="l00107"></a>00107         .org  0x020
<a name="l00108"></a>00108         <span class="comment">// Illegal Opcode.</span>
<a name="l00109"></a>00109 _handle_Illegal_Opcode:
<a name="l00110"></a>00110         rjmp $
<a name="l00111"></a>00111 
<a name="l00112"></a>00112         .org  0x024
<a name="l00113"></a>00113         <span class="comment">// Unimplemented Instruction.</span>
<a name="l00114"></a>00114 _handle_Unimplemented_Instruction:
<a name="l00115"></a>00115         rjmp $
<a name="l00116"></a>00116 
<a name="l00117"></a>00117         .org  0x028
<a name="l00118"></a>00118         <span class="comment">// Privilege Violation.</span>
<a name="l00119"></a>00119 _handle_Privilege_Violation:
<a name="l00120"></a>00120         rjmp $
<a name="l00121"></a>00121 
<a name="l00122"></a>00122         .org  0x02C
<a name="l00123"></a>00123         <span class="comment">// Floating-Point: UNUSED IN AVR32UC.</span>
<a name="l00124"></a>00124 _handle_Floating_Point:
<a name="l00125"></a>00125         rjmp $
<a name="l00126"></a>00126 
<a name="l00127"></a>00127         .org  0x030
<a name="l00128"></a>00128         <span class="comment">// Coprocessor Absent: UNUSED IN AVR32UC.</span>
<a name="l00129"></a>00129 _handle_Coprocessor_Absent:
<a name="l00130"></a>00130         rjmp $
<a name="l00131"></a>00131 
<a name="l00132"></a>00132         .org  0x034
<a name="l00133"></a>00133         <span class="comment">// Data Address (Read).</span>
<a name="l00134"></a>00134 _handle_Data_Address_Read:
<a name="l00135"></a>00135         rjmp $
<a name="l00136"></a>00136 
<a name="l00137"></a>00137         .org  0x038
<a name="l00138"></a>00138         <span class="comment">// Data Address (Write).</span>
<a name="l00139"></a>00139 _handle_Data_Address_Write:
<a name="l00140"></a>00140         rjmp $
<a name="l00141"></a>00141 
<a name="l00142"></a>00142         .org  0x03C
<a name="l00143"></a>00143         <span class="comment">// DTLB Protection (Read).</span>
<a name="l00144"></a>00144 _handle_DTLB_Protection_Read:
<a name="l00145"></a>00145         rjmp $
<a name="l00146"></a>00146 
<a name="l00147"></a>00147         .org  0x040
<a name="l00148"></a>00148         <span class="comment">// DTLB Protection (Write).</span>
<a name="l00149"></a>00149 _handle_DTLB_Protection_Write:
<a name="l00150"></a>00150         rjmp $
<a name="l00151"></a>00151 
<a name="l00152"></a>00152         .org  0x044
<a name="l00153"></a>00153         <span class="comment">// DTLB Modified: UNUSED IN AVR32UC.</span>
<a name="l00154"></a>00154 _handle_DTLB_Modified:
<a name="l00155"></a>00155         rjmp $
<a name="l00156"></a>00156 
<a name="l00157"></a>00157         .org  0x050
<a name="l00158"></a>00158         <span class="comment">// ITLB Miss: UNUSED IN AVR32UC.</span>
<a name="l00159"></a>00159 _handle_ITLB_Miss:
<a name="l00160"></a>00160         rjmp $
<a name="l00161"></a>00161 
<a name="l00162"></a>00162         .org  0x060
<a name="l00163"></a>00163         <span class="comment">// DTLB Miss (Read): UNUSED IN AVR32UC.</span>
<a name="l00164"></a>00164 _handle_DTLB_Miss_Read:
<a name="l00165"></a>00165         rjmp $
<a name="l00166"></a>00166 
<a name="l00167"></a>00167         .org  0x070
<a name="l00168"></a>00168         <span class="comment">// DTLB Miss (Write): UNUSED IN AVR32UC.</span>
<a name="l00169"></a>00169 _handle_DTLB_Miss_Write:
<a name="l00170"></a>00170         rjmp $
<a name="l00171"></a>00171 
<a name="l00172"></a>00172         .org  0x100
<a name="l00173"></a>00173         <span class="comment">// Supervisor Call.</span>
<a name="l00174"></a>00174 _handle_Supervisor_Call:
<a name="l00175"></a>00175         rjmp $
<a name="l00176"></a>00176 
<a name="l00177"></a>00177 
<a name="l00178"></a>00178 <span class="comment">// Interrupt support.</span>
<a name="l00179"></a>00179 <span class="comment">// The interrupt controller must provide the offset address relative to EVBA.</span>
<a name="l00180"></a>00180 <span class="comment">// Important note:</span>
<a name="l00181"></a>00181 <span class="comment">//   All interrupts call a C function named _get_interrupt_handler.</span>
<a name="l00182"></a>00182 <span class="comment">//   This function will read group and interrupt line number to then return in</span>
<a name="l00183"></a>00183 <span class="comment">//   R12 a pointer to a user-provided interrupt handler.</span>
<a name="l00184"></a>00184 
<a name="l00185"></a>00185   .balign 4
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 _int0:
<a name="l00188"></a>00188   <span class="comment">// R8-R12, LR, PC and SR are automatically pushed onto the system stack by the</span>
<a name="l00189"></a>00189   <span class="comment">// CPU upon interrupt entry.</span>
<a name="l00190"></a>00190 <span class="preprocessor">#if 1 // B1832: interrupt stack changed to exception stack if exception is detected.</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span>  mfsr    r12, AVR32_SR
<a name="l00192"></a>00192   bfextu  r12, r12, AVR32_SR_M0_OFFSET, AVR32_SR_M0_SIZE + AVR32_SR_M1_SIZE + AVR32_SR_M2_SIZE
<a name="l00193"></a>00193   cp.w    r12, 0b110
<a name="l00194"></a>00194   brlo    _int0_normal
<a name="l00195"></a>00195   lddsp   r12, sp[0 * 4]
<a name="l00196"></a>00196   stdsp   sp[6 * 4], r12
<a name="l00197"></a>00197   lddsp   r12, sp[1 * 4]
<a name="l00198"></a>00198   stdsp   sp[7 * 4], r12
<a name="l00199"></a>00199   lddsp   r12, sp[3 * 4]
<a name="l00200"></a>00200   sub     sp, -6 * 4
<a name="l00201"></a>00201   rete
<a name="l00202"></a>00202 _int0_normal:
<a name="l00203"></a>00203 <span class="preprocessor">#endif</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span>  mov     r12, 0  <span class="comment">// Pass the int_lev parameter to the _get_interrupt_handler function.</span>
<a name="l00205"></a>00205   call    _get_interrupt_handler
<a name="l00206"></a>00206   cp.w    r12, 0  <span class="comment">// Get the pointer to the interrupt handler returned by the function.</span>
<a name="l00207"></a>00207   movne   pc, r12 <span class="comment">// If this was not a spurious interrupt (R12 != NULL), jump to the handler.</span>
<a name="l00208"></a>00208   rete            <span class="comment">// If this was a spurious interrupt (R12 == NULL), return from event handler.</span>
<a name="l00209"></a>00209 
<a name="l00210"></a>00210 _int1:
<a name="l00211"></a>00211   <span class="comment">// R8-R12, LR, PC and SR are automatically pushed onto the system stack by the</span>
<a name="l00212"></a>00212   <span class="comment">// CPU upon interrupt entry.</span>
<a name="l00213"></a>00213 <span class="preprocessor">#if 1 // B1832: interrupt stack changed to exception stack if exception is detected.</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>  mfsr    r12, AVR32_SR
<a name="l00215"></a>00215   bfextu  r12, r12, AVR32_SR_M0_OFFSET, AVR32_SR_M0_SIZE + AVR32_SR_M1_SIZE + AVR32_SR_M2_SIZE
<a name="l00216"></a>00216   cp.w    r12, 0b110
<a name="l00217"></a>00217   brlo    _int1_normal
<a name="l00218"></a>00218   lddsp   r12, sp[0 * 4]
<a name="l00219"></a>00219   stdsp   sp[6 * 4], r12
<a name="l00220"></a>00220   lddsp   r12, sp[1 * 4]
<a name="l00221"></a>00221   stdsp   sp[7 * 4], r12
<a name="l00222"></a>00222   lddsp   r12, sp[3 * 4]
<a name="l00223"></a>00223   sub     sp, -6 * 4
<a name="l00224"></a>00224   rete
<a name="l00225"></a>00225 _int1_normal:
<a name="l00226"></a>00226 <span class="preprocessor">#endif</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span>  mov     r12, 1  <span class="comment">// Pass the int_lev parameter to the _get_interrupt_handler function.</span>
<a name="l00228"></a>00228   call    _get_interrupt_handler
<a name="l00229"></a>00229   cp.w    r12, 0  <span class="comment">// Get the pointer to the interrupt handler returned by the function.</span>
<a name="l00230"></a>00230   movne   pc, r12 <span class="comment">// If this was not a spurious interrupt (R12 != NULL), jump to the handler.</span>
<a name="l00231"></a>00231   rete            <span class="comment">// If this was a spurious interrupt (R12 == NULL), return from event handler.</span>
<a name="l00232"></a>00232 
<a name="l00233"></a>00233 _int2:
<a name="l00234"></a>00234   <span class="comment">// R8-R12, LR, PC and SR are automatically pushed onto the system stack by the</span>
<a name="l00235"></a>00235   <span class="comment">// CPU upon interrupt entry.</span>
<a name="l00236"></a>00236 <span class="preprocessor">#if 1 // B1832: interrupt stack changed to exception stack if exception is detected.</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>  mfsr    r12, AVR32_SR
<a name="l00238"></a>00238   bfextu  r12, r12, AVR32_SR_M0_OFFSET, AVR32_SR_M0_SIZE + AVR32_SR_M1_SIZE + AVR32_SR_M2_SIZE
<a name="l00239"></a>00239   cp.w    r12, 0b110
<a name="l00240"></a>00240   brlo    _int2_normal
<a name="l00241"></a>00241   lddsp   r12, sp[0 * 4]
<a name="l00242"></a>00242   stdsp   sp[6 * 4], r12
<a name="l00243"></a>00243   lddsp   r12, sp[1 * 4]
<a name="l00244"></a>00244   stdsp   sp[7 * 4], r12
<a name="l00245"></a>00245   lddsp   r12, sp[3 * 4]
<a name="l00246"></a>00246   sub     sp, -6 * 4
<a name="l00247"></a>00247   rete
<a name="l00248"></a>00248 _int2_normal:
<a name="l00249"></a>00249 <span class="preprocessor">#endif</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span>  mov     r12, 2  <span class="comment">// Pass the int_lev parameter to the _get_interrupt_handler function.</span>
<a name="l00251"></a>00251   call    _get_interrupt_handler
<a name="l00252"></a>00252   cp.w    r12, 0  <span class="comment">// Get the pointer to the interrupt handler returned by the function.</span>
<a name="l00253"></a>00253   movne   pc, r12 <span class="comment">// If this was not a spurious interrupt (R12 != NULL), jump to the handler.</span>
<a name="l00254"></a>00254   rete            <span class="comment">// If this was a spurious interrupt (R12 == NULL), return from event handler.</span>
<a name="l00255"></a>00255 
<a name="l00256"></a>00256 _int3:
<a name="l00257"></a>00257   <span class="comment">// R8-R12, LR, PC and SR are automatically pushed onto the system stack by the</span>
<a name="l00258"></a>00258   <span class="comment">// CPU upon interrupt entry.</span>
<a name="l00259"></a>00259 <span class="preprocessor">#if 1 // B1832: interrupt stack changed to exception stack if exception is detected.</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span>  mfsr    r12, AVR32_SR
<a name="l00261"></a>00261   bfextu  r12, r12, AVR32_SR_M0_OFFSET, AVR32_SR_M0_SIZE + AVR32_SR_M1_SIZE + AVR32_SR_M2_SIZE
<a name="l00262"></a>00262   cp.w    r12, 0b110
<a name="l00263"></a>00263   brlo    _int3_normal
<a name="l00264"></a>00264   lddsp   r12, sp[0 * 4]
<a name="l00265"></a>00265   stdsp   sp[6 * 4], r12
<a name="l00266"></a>00266   lddsp   r12, sp[1 * 4]
<a name="l00267"></a>00267   stdsp   sp[7 * 4], r12
<a name="l00268"></a>00268   lddsp   r12, sp[3 * 4]
<a name="l00269"></a>00269   sub     sp, -6 * 4
<a name="l00270"></a>00270   rete
<a name="l00271"></a>00271 _int3_normal:
<a name="l00272"></a>00272 <span class="preprocessor">#endif</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span>  mov     r12, 3  <span class="comment">// Pass the int_lev parameter to the _get_interrupt_handler function.</span>
<a name="l00274"></a>00274   call    _get_interrupt_handler
<a name="l00275"></a>00275   cp.w    r12, 0  <span class="comment">// Get the pointer to the interrupt handler returned by the function.</span>
<a name="l00276"></a>00276   movne   pc, r12 <span class="comment">// If this was not a spurious interrupt (R12 != NULL), jump to the handler.</span>
<a name="l00277"></a>00277   rete            <span class="comment">// If this was a spurious interrupt (R12 == NULL), return from event handler.</span>
<a name="l00278"></a>00278 
<a name="l00279"></a>00279 
<a name="l00280"></a>00280 <span class="comment">// Constant data area.</span>
<a name="l00281"></a>00281 
<a name="l00282"></a>00282   .balign 4
<a name="l00283"></a>00283 
<a name="l00284"></a>00284   <span class="comment">// Values to store in the interrupt priority registers for the various interrupt priority levels.</span>
<a name="l00285"></a>00285   <span class="comment">// The interrupt priority registers contain the interrupt priority level and</span>
<a name="l00286"></a>00286   <span class="comment">// the EVBA-relative interrupt vector offset.</span>
<a name="l00287"></a>00287   .global ipr_val
<a name="l00288"></a>00288   .type ipr_val, @object
<a name="l00289"></a>00289 ipr_val:
<a name="l00290"></a>00290   .word (INT0 &lt;&lt; AVR32_INTC_IPR0_INTLEV_OFFSET) | (_int0 - _evba),\
<a name="l00291"></a>00291         (INT1 &lt;&lt; AVR32_INTC_IPR0_INTLEV_OFFSET) | (_int1 - _evba),\
<a name="l00292"></a>00292         (INT2 &lt;&lt; AVR32_INTC_IPR0_INTLEV_OFFSET) | (_int2 - _evba),\
<a name="l00293"></a>00293         (INT3 &lt;&lt; AVR32_INTC_IPR0_INTLEV_OFFSET) | (_int3 - _evba)
<a name="l00294"></a>00294 
<a name="l00295"></a>00295 
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Thu Sep 20 12:12:48 2007 for AVR32 UC3 - EIC Driver Example 2 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1-p1 </small></address>
</body>
</html>
