(1<<5)  /* Baud Rate Selection Bits [7:0] bit 5 mask. */
#define USART_BSEL5_bp  5  /* Baud Rate Selection Bits [7:0] bit 5 position. */
#define USART_BSEL6_bm  (1<<6)  /* Baud Rate Selection Bits [7:0] bit 6 mask. */
#define USART_BSEL6_bp  6  /* Baud Rate Selection Bits [7:0] bit 6 position. */
#define USART_BSEL7_bm  (1<<7)  /* Baud Rate Selection Bits [7:0] bit 7 mask. */
#define USART_BSEL7_bp  7  /* Baud Rate Selection Bits [7:0] bit 7 position. */

/* USART.BAUDCTRLB  bit masks and bit positions */
#define USART_BSCALE_gm  0xF0  /* Baud Rate Scale group mask. */
#define USART_BSCALE_gp  4  /* Baud Rate Scale group position. */
#define USART_BSCALE0_bm  (1<<4)  /* Baud Rate Scale bit 0 mask. */
#define USART_BSCALE0_bp  4  /* Baud Rate Scale bit 0 position. */
#define USART_BSCALE1_bm  (1<<5)  /* Baud Rate Scale bit 1 mask. */
#define USART_BSCALE1_bp  5  /* Baud Rate Scale bit 1 position. */
#define USART_BSCALE2_bm  (1<<6)  /* Baud Rate Scale bit 2 mask. */
#define USART_BSCALE2_bp  6  /* Baud Rate Scale bit 2 position. */
#define USART_BSCALE3_bm  (1<<7)  /* Baud Rate Scale bit 3 mask. */
#define USART_BSCALE3_bp  7  /* Baud Rate Scale bit 3 position. */

/* USART_BSEL  Predefined. */
/* USART_BSEL  Predefined. */

/* SPI - Serial Peripheral Interface */
/* SPI.CTRL  bit masks and bit positions */
#define SPI_CLK2X_bm  0x80  /* Enable Double Speed bit mask. */
#define SPI_CLK2X_bp  7  /* Enable Double Speed bit position. */

#define SPI_ENABLE_bm  0x40  /* Enable Module bit mask. */
#define SPI_ENABLE_bp  6  /* Enable Module bit position. */

#define SPI_DORD_bm  0x20  /* Data Order Setting bit mask. */
#define SPI_DORD_bp  5  /* Data Order Setting bit position. */

#define SPI_MASTER_bm  0x10  /* Master Operation Enable bit mask. */
#define SPI_MASTER_bp  4  /* Master Operation Enable bit position. */

#define SPI_MODE_gm  0x0C  /* SPI Mode group mask. */
#define SPI_MODE_gp  2  /* SPI Mode group position. */
#define SPI_MODE0_bm  (1<<2)  /* SPI Mode bit 0 mask. */
#define SPI_MODE0_bp  2  /* SPI Mode bit 0 position. */
#define SPI_MODE1_bm  (1<<3)  /* SPI Mode bit 1 mask. */
#define SPI_MODE1_bp  3  /* SPI Mode bit 1 position. */

#define SPI_PRESCALER_gm  0x03  /* Prescaler group mask. */
#define SPI_PRESCALER_gp  0  /* Prescaler group position. */
#define SPI_PRESCALER0_bm  (1<<0)  /* Prescaler bit 0 mask. */
#define SPI_PRESCALER0_bp  0  /* Prescaler bit 0 position. */
#define SPI_PRESCALER1_bm  (1<<1)  /* Prescaler bit 1 mask. */
#define SPI_PRESCALER1_bp  1  /* Prescaler bit 1 position. */

/* SPI.INTCTRL  bit masks and bit positions */
#define SPI_INTLVL_gm  0x03  /* Interrupt level group mask. */
#define SPI_INTLVL_gp  0  /* Interrupt level group position. */
#define SPI_INTLVL0_bm  (1<<0)  /* Interrupt level bit 0 mask. */
#define SPI_INTLVL0_bp  0  /* Interrupt level bit 0 position. */
#define SPI_INTLVL1_bm  (1<<1)  /* Interrupt level bit 1 mask. */
#define SPI_INTLVL1_bp  1  /* Interrupt level bit 1 position. */

/* SPI.STATUS  bit masks and bit positions */
#define SPI_IF_bm  0x80  /* Interrupt Flag bit mask. */
#define SPI_IF_bp  7  /* Interrupt Flag bit position. */

#define SPI_WRCOL_bm  0x40  /* Write Collision bit mask. */
#define SPI_WRCOL_bp  6  /* Write Collision bit position. */

/* IRCOM - IR Communication Module */
/* IRCOM.CTRL  bit masks and bit positions */
#define IRCOM_EVSEL_gm  0x0F  /* Event Channel Select group mask. */
#define IRCOM_EVSEL_gp  0  /* Event Channel Select group position. */
#define IRCOM_EVSEL0_bm  (1<<0)  /* Event Channel Select bit 0 mask. */
#define IRCOM_EVSEL0_bp  0  /* Event Channel Select bit 0 position. */
#define IRCOM_EVSEL1_bm  (1<<1)  /* Event Channel Select bit 1 mask. */
#define IRCOM_EVSEL1_bp  1  /* Event Channel Select bit 1 position. */
#define IRCOM_EVSEL2_bm  (1<<2)  /* Event Channel Select bit 2 mask. */
#define IRCOM_EVSEL2_bp  2  /* Event Channel Select bit 2 position. */
#define IRCOM_EVSEL3_bm  (1<<3)  /* Event Channel Select bit 3 mask. */
#define IRCOM_EVSEL3_bp  3  /* Event Channel Select bit 3 position. */

/* LCD - LCD Controller */
/* LCD.CTRLA  bit masks and bit positions */
#define LCD_ENABLE_bm  0x80  /* LCD Enable bit mask. */
#define LCD_ENABLE_bp  7  /* LCD Enable bit position. */

#define LCD_XBIAS_bm  0x40  /* External Register Bias Generation bit mask. */
#define LCD_XBIAS_bp  6  /* External Register Bias Generation bit position. */

#define LCD_DATCLK_bm  0x20  /* Data Register Lock bit mask. */
#define LCD_DATCLK_bp  5  /* Data Register Lock bit position. */

#define LCD_COMSWP_bm  0x10  /* Common Bus Swap bit mask. */
#define LCD_COMSWP_bp  4  /* Common Bus Swap bit position. */

#define LCD_SEGSWP_bm  0x08  /* Segment Bus Swap bit mask. */
#define LCD_SEGSWP_bp  3  /* Segment Bus Swap bit position. */

#define LCD_CLRDT_bm  0x04  /* Clear Data Register bit mask. */
#define LCD_CLRDT_bp  2  /* Clear Data Register bit position. */

#define LCD_SEGON_bm  0x02  /* Segments On bit mask. */
#define LCD_SEGON_bp  1  /* Segments On bit position. */

#define LCD_BLANK_bm  0x01  /* Blanking Display Mode bit mask. */
#define LCD_BLANK_bp  0  /* Blanking Display Mode bit position. */

/* LCD.CTRLB  bit masks and bit positions */
#define LCD_PRESC_bm  0x80  /* LCD Prescaler Select bit mask. */
#define LCD_PRESC_bp  7  /* LCD Prescaler Select bit position. */

#define LCD_CLKDIV_gm  0x70  /* LCD Clock Divide group mask. */
#define LCD_CLKDIV_gp  4  /* LCD Clock Divide group position. */
#define LCD_CLKDIV0_bm  (1<<4)  /* LCD Clock Divide bit 0 mask. */
#define LCD_CLKDIV0_bp  4  /* LCD Clock Divide bit 0 position. */
#define LCD_CLKDIV1_bm  (1<<5)  /* LCD Clock Divide bit 1 mask. */
#define LCD_CLKDIV1_bp  5  /* LCD Clock Divide bit 1 position. */
#define LCD_CLKDIV2_bm  (1<<6)  /* LCD Clock Divide bit 2 mask. */
#define LCD_CLKDIV2_bp  6  /* LCD Clock Divide bit 2 position. */

#define LCD_LPWAV_bm  0x08  /* Low Power Waveform bit mask. */
#define LCD_LPWAV_bp  3  /* Low Power Waveform bit position. */

#define LCD_DUTY_gm  0x03  /* Duty Select group mask. */
#define LCD_DUTY_gp  0  /* Duty Select group position. */
#define LCD_DUTY0_bm  (1<<0)  /* Duty Select bit 0 mask. */
#define LCD_DUTY0_bp  0  /* Duty Select bit 0 position. */
#define LCD_DUTY1_bm  (1<<1)  /* Duty Select bit 1 mask. */
#define LCD_DUTY1_bp  1  /* Duty Select bit 1 position. */

/* LCD.CTRLC  bit masks and bit positions */
#define LCD_PMSK_gm  0x3F  /* LCD Port Mask group mask. */
#define LCD_PMSK_gp  0  /* LCD Port Mask group position. */
#define LCD_PMSK0_bm  (1<<0)  /* LCD Port Mask bit 0 mask. */
#define LCD_PMSK0_bp  0  /* LCD Port Mask bit 0 position. */
#define LCD_PMSK1_bm  (1<<1)  /* LCD Po