//-----------------------------------------------------------------------------
// Accelerator Wrapper Filelist
// A joint work commissioned on behalf of SoC Labs, under Arm Academic Access license.
//
// Contributors
//
// David Mapstone (d.a.mapstone@soton.ac.uk)
//
// Copyright ï¿½ 2021-3, SoC Labs (www.soclabs.org)
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
// Abstract : Verilog Command File for Accelerator Wrapper IP
//-----------------------------------------------------------------------------

// ============= Verilog library extensions ===========
+libext+.v+.vlib

// =============    Accelerator Module search path    =============
-y $(WRAPPER_TECH_DIR)/hdl/src/
+incdir+$(WRAPPER_TECH_DIR)/hdl/src/

$(WRAPPER_TECH_DIR)/hdl/src/wrapper_ahb_packet_constructor.sv
$(WRAPPER_TECH_DIR)/hdl/src/wrapper_ahb_packet_deconstructor.sv

$(WRAPPER_TECH_DIR)/hdl/src/wrapper_addr_calc.sv
$(WRAPPER_TECH_DIR)/hdl/src/wrapper_data_req.sv
$(WRAPPER_TECH_DIR)/hdl/src/wrapper_ahb_reg_interface.sv
// $(WRAPPER_TECH_DIR)/hdl/src/wrapper_ahb_vr_interface.sv
$(WRAPPER_TECH_DIR)/hdl/src/wrapper_packet_construct.sv
$(WRAPPER_TECH_DIR)/hdl/src/wrapper_packet_deconstruct.sv
$(WRAPPER_TECH_DIR)/hdl/src/wrapper_req_ctrl_reg.sv
$(WRAPPER_TECH_DIR)/hdl/src/wrapper_dmac_req.sv
$(WRAPPER_TECH_DIR)/hdl/src/wrapper_valid_filter.sv
