use64
; ------------------------------------------------------------------------------
; opcode xmm,xmm
; ------------------------------------------------------------------------------
divps xmm0, xmm0
divps xmm0, xmm1
divps xmm0, xmm2
divps xmm0, xmm3
divps xmm0, xmm4
divps xmm0, xmm5
divps xmm0, xmm6
divps xmm0, xmm7
divps xmm1, xmm0
divps xmm1, xmm1
divps xmm1, xmm2
divps xmm1, xmm3
divps xmm1, xmm4
divps xmm1, xmm5
divps xmm1, xmm6
divps xmm1, xmm7
divps xmm2, xmm0
divps xmm2, xmm1
divps xmm2, xmm2
divps xmm2, xmm3
divps xmm2, xmm4
divps xmm2, xmm5
divps xmm2, xmm6
divps xmm2, xmm7
divps xmm3, xmm0
divps xmm3, xmm1
divps xmm3, xmm2
divps xmm3, xmm3
divps xmm3, xmm4
divps xmm3, xmm5
divps xmm3, xmm6
divps xmm3, xmm7
divps xmm4, xmm0
divps xmm4, xmm1
divps xmm4, xmm2
divps xmm4, xmm3
divps xmm4, xmm4
divps xmm4, xmm5
divps xmm4, xmm6
divps xmm4, xmm7
divps xmm5, xmm0
divps xmm5, xmm1
divps xmm5, xmm2
divps xmm5, xmm3
divps xmm5, xmm4
divps xmm5, xmm5
divps xmm5, xmm6
divps xmm5, xmm7
divps xmm6, xmm0
divps xmm6, xmm1
divps xmm6, xmm2
divps xmm6, xmm3
divps xmm6, xmm4
divps xmm6, xmm5
divps xmm6, xmm6
divps xmm6, xmm7
divps xmm7, xmm0
divps xmm7, xmm1
divps xmm7, xmm2
divps xmm7, xmm3
divps xmm7, xmm4
divps xmm7, xmm5
divps xmm7, xmm6
divps xmm7, xmm7

; ------------------------------------------------------------------------------
; opcode xmm,m128
; ------------------------------------------------------------------------------
divps xmm0, [rip + 0x13]
divps xmm0, [rip + 0x1235]
divps xmm0, [rip + 0x12345679]
divps xmm0, [rbx]
divps xmm0, [rcx + 0x14]
divps xmm0, [rdx + 0x15]
divps xmm0, [rbx + 0x1235]
divps xmm0, [rbx + 0x12345679]
divps xmm0, [rbx + rcx]
divps xmm0, [rbx + 4 * rcx]
divps xmm0, [rbx + rcx + 0x13]
divps xmm0, [rbx + rcx + 0x1235]
divps xmm0, [rbx + rcx + 0x12345679]
divps xmm0, [rbx + 4 * rcx + 0x13]
divps xmm0, [rbx + 4 * rcx + 0x1235]
divps xmm0, [rbx + 8 * rcx + 0x12345679]
divps xmm0, [4 * rcx]
divps xmm0, [4 * rcx + 0x13]
divps xmm0, [4 * rcx + 0x1235]
divps xmm0, [4 * rcx + 0x12345679]
divps xmm0, [rbp]
divps xmm0, [rbp + 0x12]
divps xmm0, [rbp + 0x1234]
divps xmm0, [rbp + 0x12345678]
divps xmm0, [4 * rbp]
divps xmm0, [4 * rbp + 0x12]
divps xmm0, [4 * rbp + 0x1234]
divps xmm0, [4 * rbp + 0x12345678]
divps xmm0, [rbx + 4 * rbp]
divps xmm0, [rbx + 4 * rbp + 0x12]
divps xmm0, [rbx + 4 * rbp + 0x1234]
divps xmm0, [rbx + 4 * rbp + 0x12345678]
divps xmm0, [rsp]
divps xmm0, [rsp + 0x12]
divps xmm0, [rsp + 0x1234]
divps xmm0, [rsp + 0x12345678]
divps xmm0, [rsp + rax]
divps xmm0, [rsp + rbp]
divps xmm0, [rsp + 2*rbp]
divps xmm0, [rsp + 4*rbp]
divps xmm0, [rsp + 8*rbp]
divps xmm0, [rax]
divps xmm0, [rcx]
divps xmm0, [rdx]
divps xmm0, [rbx]
divps xmm0, [rsp]
divps xmm0, [rbp]
divps xmm0, [rsi]
divps xmm0, [rdi]
divps xmm0, [rax + 2*rax]
divps xmm0, [rcx + 2*rcx]
divps xmm0, [rdx + 2*rdx]
divps xmm0, [rbx + 2*rbx]
divps xmm0, [rbp + 2*rbp]
divps xmm0, [rsi + 2*rsi]
divps xmm0, [rdi + 2*rdi]
divps xmm1, [rip + 0x13]
divps xmm1, [rip + 0x1235]
divps xmm1, [rip + 0x12345679]
divps xmm1, [rbx]
divps xmm1, [rcx + 0x14]
divps xmm1, [rdx + 0x15]
divps xmm1, [rbx + 0x1235]
divps xmm1, [rbx + 0x12345679]
divps xmm1, [rbx + rcx]
divps xmm1, [rbx + 4 * rcx]
divps xmm1, [rbx + rcx + 0x13]
divps xmm1, [rbx + rcx + 0x1235]
divps xmm1, [rbx + rcx + 0x12345679]
divps xmm1, [rbx + 4 * rcx + 0x13]
divps xmm1, [rbx + 4 * rcx + 0x1235]
divps xmm1, [rbx + 8 * rcx + 0x12345679]
divps xmm1, [4 * rcx]
divps xmm1, [4 * rcx + 0x13]
divps xmm1, [4 * rcx + 0x1235]
divps xmm1, [4 * rcx + 0x12345679]
divps xmm1, [rbp]
divps xmm1, [rbp + 0x12]
divps xmm1, [rbp + 0x1234]
divps xmm1, [rbp + 0x12345678]
divps xmm1, [4 * rbp]
divps xmm1, [4 * rbp + 0x12]
divps xmm1, [4 * rbp + 0x1234]
divps xmm1, [4 * rbp + 0x12345678]
divps xmm1, [rbx + 4 * rbp]
divps xmm1, [rbx + 4 * rbp + 0x12]
divps xmm1, [rbx + 4 * rbp + 0x1234]
divps xmm1, [rbx + 4 * rbp + 0x12345678]
divps xmm1, [rsp]
divps xmm1, [rsp + 0x12]
divps xmm1, [rsp + 0x1234]
divps xmm1, [rsp + 0x12345678]
divps xmm1, [rsp + rax]
divps xmm1, [rsp + rbp]
divps xmm1, [rsp + 2*rbp]
divps xmm1, [rsp + 4*rbp]
divps xmm1, [rsp + 8*rbp]
divps xmm1, [rax]
divps xmm1, [rcx]
divps xmm1, [rdx]
divps xmm1, [rbx]
divps xmm1, [rsp]
divps xmm1, [rbp]
divps xmm1, [rsi]
divps xmm1, [rdi]
divps xmm1, [rax + 2*rax]
divps xmm1, [rcx + 2*rcx]
divps xmm1, [rdx + 2*rdx]
divps xmm1, [rbx + 2*rbx]
divps xmm1, [rbp + 2*rbp]
divps xmm1, [rsi + 2*rsi]
divps xmm1, [rdi + 2*rdi]
divps xmm2, [rip + 0x13]
divps xmm2, [rip + 0x1235]
divps xmm2, [rip + 0x12345679]
divps xmm2, [rbx]
divps xmm2, [rcx + 0x14]
divps xmm2, [rdx + 0x15]
divps xmm2, [rbx + 0x1235]
divps xmm2, [rbx + 0x12345679]
divps xmm2, [rbx + rcx]
divps xmm2, [rbx + 4 * rcx]
divps xmm2, [rbx + rcx + 0x13]
divps xmm2, [rbx + rcx + 0x1235]
divps xmm2, [rbx + rcx + 0x12345679]
divps xmm2, [rbx + 4 * rcx + 0x13]
divps xmm2, [rbx + 4 * rcx + 0x1235]
divps xmm2, [rbx + 8 * rcx + 0x12345679]
divps xmm2, [4 * rcx]
divps xmm2, [4 * rcx + 0x13]
divps xmm2, [4 * rcx + 0x1235]
divps xmm2, [4 * rcx + 0x12345679]
divps xmm2, [rbp]
divps xmm2, [rbp + 0x12]
divps xmm2, [rbp + 0x1234]
divps xmm2, [rbp + 0x12345678]
divps xmm2, [4 * rbp]
divps xmm2, [4 * rbp + 0x12]
divps xmm2, [4 * rbp + 0x1234]
divps xmm2, [4 * rbp + 0x12345678]
divps xmm2, [rbx + 4 * rbp]
divps xmm2, [rbx + 4 * rbp + 0x12]
divps xmm2, [rbx + 4 * rbp + 0x1234]
divps xmm2, [rbx + 4 * rbp + 0x12345678]
divps xmm2, [rsp]
divps xmm2, [rsp + 0x12]
divps xmm2, [rsp + 0x1234]
divps xmm2, [rsp + 0x12345678]
divps xmm2, [rsp + rax]
divps xmm2, [rsp + rbp]
divps xmm2, [rsp + 2*rbp]
divps xmm2, [rsp + 4*rbp]
divps xmm2, [rsp + 8*rbp]
divps xmm2, [rax]
divps xmm2, [rcx]
divps xmm2, [rdx]
divps xmm2, [rbx]
divps xmm2, [rsp]
divps xmm2, [rbp]
divps xmm2, [rsi]
divps xmm2, [rdi]
divps xmm2, [rax + 2*rax]
divps xmm2, [rcx + 2*rcx]
divps xmm2, [rdx + 2*rdx]
divps xmm2, [rbx + 2*rbx]
divps xmm2, [rbp + 2*rbp]
divps xmm2, [rsi + 2*rsi]
divps xmm2, [rdi + 2*rdi]
divps xmm3, [rip + 0x13]
divps xmm3, [rip + 0x1235]
divps xmm3, [rip + 0x12345679]
divps xmm3, [rbx]
divps xmm3, [rcx + 0x14]
divps xmm3, [rdx + 0x15]
divps xmm3, [rbx + 0x1235]
divps xmm3, [rbx + 0x12345679]
divps xmm3, [rbx + rcx]
divps xmm3, [rbx + 4 * rcx]
divps xmm3, [rbx + rcx + 0x13]
divps xmm3, [rbx + rcx + 0x1235]
divps xmm3, [rbx + rcx + 0x12345679]
divps xmm3, [rbx + 4 * rcx + 0x13]
divps xmm3, [rbx + 4 * rcx + 0x1235]
divps xmm3, [rbx + 8 * rcx + 0x12345679]
divps xmm3, [4 * rcx]
divps xmm3, [4 * rcx + 0x13]
divps xmm3, [4 * rcx + 0x1235]
divps xmm3, [4 * rcx + 0x12345679]
divps xmm3, [rbp]
divps xmm3, [rbp + 0x12]
divps xmm3, [rbp + 0x1234]
divps xmm3, [rbp + 0x12345678]
divps xmm3, [4 * rbp]
divps xmm3, [4 * rbp + 0x12]
divps xmm3, [4 * rbp + 0x1234]
divps xmm3, [4 * rbp + 0x12345678]
divps xmm3, [rbx + 4 * rbp]
divps xmm3, [rbx + 4 * rbp + 0x12]
divps xmm3, [rbx + 4 * rbp + 0x1234]
divps xmm3, [rbx + 4 * rbp + 0x12345678]
divps xmm3, [rsp]
divps xmm3, [rsp + 0x12]
divps xmm3, [rsp + 0x1234]
divps xmm3, [rsp + 0x12345678]
divps xmm3, [rsp + rax]
divps xmm3, [rsp + rbp]
divps xmm3, [rsp + 2*rbp]
divps xmm3, [rsp + 4*rbp]
divps xmm3, [rsp + 8*rbp]
divps xmm3, [rax]
divps xmm3, [rcx]
divps xmm3, [rdx]
divps xmm3, [rbx]
divps xmm3, [rsp]
divps xmm3, [rbp]
divps xmm3, [rsi]
divps xmm3, [rdi]
divps xmm3, [rax + 2*rax]
divps xmm3, [rcx + 2*rcx]
divps xmm3, [rdx + 2*rdx]
divps xmm3, [rbx + 2*rbx]
divps xmm3, [rbp + 2*rbp]
divps xmm3, [rsi + 2*rsi]
divps xmm3, [rdi + 2*rdi]
divps xmm4, [rip + 0x13]
divps xmm4, [rip + 0x1235]
divps xmm4, [rip + 0x12345679]
divps xmm4, [rbx]
divps xmm4, [rcx + 0x14]
divps xmm4, [rdx + 0x15]
divps xmm4, [rbx + 0x1235]
divps xmm4, [rbx + 0x12345679]
divps xmm4, [rbx + rcx]
divps xmm4, [rbx + 4 * rcx]
divps xmm4, [rbx + rcx + 0x13]
divps xmm4, [rbx + rcx + 0x1235]
divps xmm4, [rbx + rcx + 0x12345679]
divps xmm4, [rbx + 4 * rcx + 0x13]
divps xmm4, [rbx + 4 * rcx + 0x1235]
divps xmm4, [rbx + 8 * rcx + 0x12345679]
divps xmm4, [4 * rcx]
divps xmm4, [4 * rcx + 0x13]
divps xmm4, [4 * rcx + 0x1235]
divps xmm4, [4 * rcx + 0x12345679]
divps xmm4, [rbp]
divps xmm4, [rbp + 0x12]
divps xmm4, [rbp + 0x1234]
divps xmm4, [rbp + 0x12345678]
divps xmm4, [4 * rbp]
divps xmm4, [4 * rbp + 0x12]
divps xmm4, [4 * rbp + 0x1234]
divps xmm4, [4 * rbp + 0x12345678]
divps xmm4, [rbx + 4 * rbp]
divps xmm4, [rbx + 4 * rbp + 0x12]
divps xmm4, [rbx + 4 * rbp + 0x1234]
divps xmm4, [rbx + 4 * rbp + 0x12345678]
divps xmm4, [rsp]
divps xmm4, [rsp + 0x12]
divps xmm4, [rsp + 0x1234]
divps xmm4, [rsp + 0x12345678]
divps xmm4, [rsp + rax]
divps xmm4, [rsp + rbp]
divps xmm4, [rsp + 2*rbp]
divps xmm4, [rsp + 4*rbp]
divps xmm4, [rsp + 8*rbp]
divps xmm4, [rax]
divps xmm4, [rcx]
divps xmm4, [rdx]
divps xmm4, [rbx]
divps xmm4, [rsp]
divps xmm4, [rbp]
divps xmm4, [rsi]
divps xmm4, [rdi]
divps xmm4, [rax + 2*rax]
divps xmm4, [rcx + 2*rcx]
divps xmm4, [rdx + 2*rdx]
divps xmm4, [rbx + 2*rbx]
divps xmm4, [rbp + 2*rbp]
divps xmm4, [rsi + 2*rsi]
divps xmm4, [rdi + 2*rdi]
divps xmm5, [rip + 0x13]
divps xmm5, [rip + 0x1235]
divps xmm5, [rip + 0x12345679]
divps xmm5, [rbx]
divps xmm5, [rcx + 0x14]
divps xmm5, [rdx + 0x15]
divps xmm5, [rbx + 0x1235]
divps xmm5, [rbx + 0x12345679]
divps xmm5, [rbx + rcx]
divps xmm5, [rbx + 4 * rcx]
divps xmm5, [rbx + rcx + 0x13]
divps xmm5, [rbx + rcx + 0x1235]
divps xmm5, [rbx + rcx + 0x12345679]
divps xmm5, [rbx + 4 * rcx + 0x13]
divps xmm5, [rbx + 4 * rcx + 0x1235]
divps xmm5, [rbx + 8 * rcx + 0x12345679]
divps xmm5, [4 * rcx]
divps xmm5, [4 * rcx + 0x13]
divps xmm5, [4 * rcx + 0x1235]
divps xmm5, [4 * rcx + 0x12345679]
divps xmm5, [rbp]
divps xmm5, [rbp + 0x12]
divps xmm5, [rbp + 0x1234]
divps xmm5, [rbp + 0x12345678]
divps xmm5, [4 * rbp]
divps xmm5, [4 * rbp + 0x12]
divps xmm5, [4 * rbp + 0x1234]
divps xmm5, [4 * rbp + 0x12345678]
divps xmm5, [rbx + 4 * rbp]
divps xmm5, [rbx + 4 * rbp + 0x12]
divps xmm5, [rbx + 4 * rbp + 0x1234]
divps xmm5, [rbx + 4 * rbp + 0x12345678]
divps xmm5, [rsp]
divps xmm5, [rsp + 0x12]
divps xmm5, [rsp + 0x1234]
divps xmm5, [rsp + 0x12345678]
divps xmm5, [rsp + rax]
divps xmm5, [rsp + rbp]
divps xmm5, [rsp + 2*rbp]
divps xmm5, [rsp + 4*rbp]
divps xmm5, [rsp + 8*rbp]
divps xmm5, [rax]
divps xmm5, [rcx]
divps xmm5, [rdx]
divps xmm5, [rbx]
divps xmm5, [rsp]
divps xmm5, [rbp]
divps xmm5, [rsi]
divps xmm5, [rdi]
divps xmm5, [rax + 2*rax]
divps xmm5, [rcx + 2*rcx]
divps xmm5, [rdx + 2*rdx]
divps xmm5, [rbx + 2*rbx]
divps xmm5, [rbp + 2*rbp]
divps xmm5, [rsi + 2*rsi]
divps xmm5, [rdi + 2*rdi]
divps xmm6, [rip + 0x13]
divps xmm6, [rip + 0x1235]
divps xmm6, [rip + 0x12345679]
divps xmm6, [rbx]
divps xmm6, [rcx + 0x14]
divps xmm6, [rdx + 0x15]
divps xmm6, [rbx + 0x1235]
divps xmm6, [rbx + 0x12345679]
divps xmm6, [rbx + rcx]
divps xmm6, [rbx + 4 * rcx]
divps xmm6, [rbx + rcx + 0x13]
divps xmm6, [rbx + rcx + 0x1235]
divps xmm6, [rbx + rcx + 0x12345679]
divps xmm6, [rbx + 4 * rcx + 0x13]
divps xmm6, [rbx + 4 * rcx + 0x1235]
divps xmm6, [rbx + 8 * rcx + 0x12345679]
divps xmm6, [4 * rcx]
divps xmm6, [4 * rcx + 0x13]
divps xmm6, [4 * rcx + 0x1235]
divps xmm6, [4 * rcx + 0x12345679]
divps xmm6, [rbp]
divps xmm6, [rbp + 0x12]
divps xmm6, [rbp + 0x1234]
divps xmm6, [rbp + 0x12345678]
divps xmm6, [4 * rbp]
divps xmm6, [4 * rbp + 0x12]
divps xmm6, [4 * rbp + 0x1234]
divps xmm6, [4 * rbp + 0x12345678]
divps xmm6, [rbx + 4 * rbp]
divps xmm6, [rbx + 4 * rbp + 0x12]
divps xmm6, [rbx + 4 * rbp + 0x1234]
divps xmm6, [rbx + 4 * rbp + 0x12345678]
divps xmm6, [rsp]
divps xmm6, [rsp + 0x12]
divps xmm6, [rsp + 0x1234]
divps xmm6, [rsp + 0x12345678]
divps xmm6, [rsp + rax]
divps xmm6, [rsp + rbp]
divps xmm6, [rsp + 2*rbp]
divps xmm6, [rsp + 4*rbp]
divps xmm6, [rsp + 8*rbp]
divps xmm6, [rax]
divps xmm6, [rcx]
divps xmm6, [rdx]
divps xmm6, [rbx]
divps xmm6, [rsp]
divps xmm6, [rbp]
divps xmm6, [rsi]
divps xmm6, [rdi]
divps xmm6, [rax + 2*rax]
divps xmm6, [rcx + 2*rcx]
divps xmm6, [rdx + 2*rdx]
divps xmm6, [rbx + 2*rbx]
divps xmm6, [rbp + 2*rbp]
divps xmm6, [rsi + 2*rsi]
divps xmm6, [rdi + 2*rdi]
divps xmm7, [rip + 0x13]
divps xmm7, [rip + 0x1235]
divps xmm7, [rip + 0x12345679]
divps xmm7, [rbx]
divps xmm7, [rcx + 0x14]
divps xmm7, [rdx + 0x15]
divps xmm7, [rbx + 0x1235]
divps xmm7, [rbx + 0x12345679]
divps xmm7, [rbx + rcx]
divps xmm7, [rbx + 4 * rcx]
divps xmm7, [rbx + rcx + 0x13]
divps xmm7, [rbx + rcx + 0x1235]
divps xmm7, [rbx + rcx + 0x12345679]
divps xmm7, [rbx + 4 * rcx + 0x13]
divps xmm7, [rbx + 4 * rcx + 0x1235]
divps xmm7, [rbx + 8 * rcx + 0x12345679]
divps xmm7, [4 * rcx]
divps xmm7, [4 * rcx + 0x13]
divps xmm7, [4 * rcx + 0x1235]
divps xmm7, [4 * rcx + 0x12345679]
divps xmm7, [rbp]
divps xmm7, [rbp + 0x12]
divps xmm7, [rbp + 0x1234]
divps xmm7, [rbp + 0x12345678]
divps xmm7, [4 * rbp]
divps xmm7, [4 * rbp + 0x12]
divps xmm7, [4 * rbp + 0x1234]
divps xmm7, [4 * rbp + 0x12345678]
divps xmm7, [rbx + 4 * rbp]
divps xmm7, [rbx + 4 * rbp + 0x12]
divps xmm7, [rbx + 4 * rbp + 0x1234]
divps xmm7, [rbx + 4 * rbp + 0x12345678]
divps xmm7, [rsp]
divps xmm7, [rsp + 0x12]
divps xmm7, [rsp + 0x1234]
divps xmm7, [rsp + 0x12345678]
divps xmm7, [rsp + rax]
divps xmm7, [rsp + rbp]
divps xmm7, [rsp + 2*rbp]
divps xmm7, [rsp + 4*rbp]
divps xmm7, [rsp + 8*rbp]
divps xmm7, [rax]
divps xmm7, [rcx]
divps xmm7, [rdx]
divps xmm7, [rbx]
divps xmm7, [rsp]
divps xmm7, [rbp]
divps xmm7, [rsi]
divps xmm7, [rdi]
divps xmm7, [rax + 2*rax]
divps xmm7, [rcx + 2*rcx]
divps xmm7, [rdx + 2*rdx]
divps xmm7, [rbx + 2*rbx]
divps xmm7, [rbp + 2*rbp]
divps xmm7, [rsi + 2*rsi]
divps xmm7, [rdi + 2*rdi]

