DMA_BIT_MASK,FUNC_0
DRV_NAME,VAR_0
ENOMEM,VAR_1
GFP_KERNEL,VAR_2
PCI_AF_REG_BAR_NUM,VAR_3
PCI_PF_REG_BAR_NUM,VAR_4
TYPE_AFPF,VAR_5
dev_err,FUNC_1
devm_kfree,FUNC_2
devm_kzalloc,FUNC_3
pci_disable_device,FUNC_4
pci_enable_device,FUNC_5
pci_release_regions,FUNC_6
pci_request_regions,FUNC_7
pci_set_consistent_dma_mask,FUNC_8
pci_set_dma_mask,FUNC_9
pci_set_drvdata,FUNC_10
pcim_iomap,FUNC_11
rvu_afpf_mbox_handler,VAR_6
rvu_afpf_mbox_up_handler,VAR_7
rvu_cgx_exit,FUNC_12
rvu_check_block_implemented,FUNC_13
rvu_enable_sriov,FUNC_14
rvu_flr_init,FUNC_15
rvu_flr_wq_destroy,FUNC_16
rvu_free_hw_resources,FUNC_17
rvu_mbox_destroy,FUNC_18
rvu_mbox_init,FUNC_19
rvu_register_interrupts,FUNC_20
rvu_reset_all_blocks,FUNC_21
rvu_setup_hw_resources,FUNC_22
rvu_unregister_interrupts,FUNC_23
rvu_update_module_params,FUNC_24
rvu_probe,FUNC_25
pdev,VAR_8
id,VAR_9
dev,VAR_10
rvu,VAR_11
err,VAR_12
