{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@226:246@HdlStmProcess", "  // assign  tdd_enable = tdd_enable_s;\n\n  assign tdd_sync_t = tdd_terminal_type_s;\n\n  // catch generated sync signal\n  always @(posedge clk) begin\n    if (rst == 1'b1) begin\n      tdd_slave_synced <= 1'b0;\n    end else begin\n      if(tdd_sync_i == 1) begin\n        tdd_slave_synced <= 1'b1;\n      end else begin\n        tdd_slave_synced <= tdd_slave_synced & tdd_enable_s;\n      end\n    end\n  end\n\n  // generate sync signal\n  always @(posedge clk) begin\n    if (rst == 1'b1) begin\n      tdd_sync_o <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[231, "  always @(posedge clk) begin\n"], [232, "    if (rst == 1'b1) begin\n"], [233, "      tdd_slave_synced <= 1'b0;\n"], [234, "    end else begin\n"], [235, "      if(tdd_sync_i == 1) begin\n"], [236, "        tdd_slave_synced <= 1'b1;\n"], [237, "      end else begin\n"], [238, "        tdd_slave_synced <= tdd_slave_synced & tdd_enable_s;\n"], [239, "      end\n"], [240, "    end\n"], [241, "  end\n"]], "Add": []}}