Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 57cba22a797d4b58adbfdffe06ddf03d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FIR_multiStage_behav xil_defaultlib.tb_FIR_multiStage xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mySAMPLEMem_PART2
Compiling module xil_defaultlib.FIR_block
Compiling module xil_defaultlib.FIR_multiStage_default
Compiling module xil_defaultlib.tb_FIR_multiStage
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_FIR_multiStage_behav
