==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-2LV-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-2LV-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 74.073 seconds; current allocated memory: 0.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-2LV-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-2LV-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.939 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-2LV-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-2LV-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 132.219 MB.
INFO: [HLS 200-10] Analyzing design file 'src/neuron.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/snn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.965 seconds; current allocated memory: 133.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,508 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,764 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,397 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 936 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 654 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<NeuronaLIF>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<NeuronaLIF> >::allocate(std::allocator<NeuronaLIF>&, unsigned long)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<NeuronaLIF> >::allocate(std::allocator<NeuronaLIF>&, unsigned long)' into 'std::_Vector_base<NeuronaLIF, std::allocator<NeuronaLIF> >::_M_allocate(unsigned long)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:294:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<NeuronaLIF, std::allocator<NeuronaLIF> >::_M_allocate(unsigned long)' into 'std::_Vector_base<NeuronaLIF, std::allocator<NeuronaLIF> >::_M_create_storage(unsigned long)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:310:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<NeuronaLIF, std::allocator<NeuronaLIF> >::_Vector_impl::_Vector_impl(std::allocator<NeuronaLIF> const&) (.85)' into 'std::_Vector_base<NeuronaLIF, std::allocator<NeuronaLIF> >::_Vector_base(unsigned long, std::allocator<NeuronaLIF> const&) (.82)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:260:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<NeuronaLIF, std::allocator<NeuronaLIF> >::_M_create_storage(unsigned long)' into 'std::_Vector_base<NeuronaLIF, std::allocator<NeuronaLIF> >::_Vector_base(unsigned long, std::allocator<NeuronaLIF> const&) (.82)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:260:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::NeuronaLIF()' into 'void std::_Construct<NeuronaLIF>(NeuronaLIF*)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_construct.h:75:0)
INFO: [HLS 214-178] Inlining function 'void std::_Construct<NeuronaLIF>(NeuronaLIF*)' into 'NeuronaLIF* std::__uninitialized_default_n_1<false>::__uninit_default_n<NeuronaLIF*, unsigned long>(NeuronaLIF*, unsigned long)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:522:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF* std::__uninitialized_default_n_1<false>::__uninit_default_n<NeuronaLIF*, unsigned long>(NeuronaLIF*, unsigned long)' into 'NeuronaLIF* std::__uninitialized_default_n<NeuronaLIF*, unsigned long>(NeuronaLIF*, unsigned long)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:575:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF* std::__uninitialized_default_n<NeuronaLIF*, unsigned long>(NeuronaLIF*, unsigned long)' into 'NeuronaLIF* std::__uninitialized_default_n_a<NeuronaLIF*, unsigned long, NeuronaLIF>(NeuronaLIF*, unsigned long, std::allocator<NeuronaLIF>&)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:645:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF* std::__uninitialized_default_n_a<NeuronaLIF*, unsigned long, NeuronaLIF>(NeuronaLIF*, unsigned long, std::allocator<NeuronaLIF>&)' into 'std::vector<NeuronaLIF, std::allocator<NeuronaLIF> >::_M_default_initialize(unsigned long) (.91)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1488:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<NeuronaLIF, std::allocator<NeuronaLIF> >::_Vector_base(unsigned long, std::allocator<NeuronaLIF> const&) (.82)' into 'std::vector<NeuronaLIF, std::allocator<NeuronaLIF> >::vector(unsigned long, std::allocator<NeuronaLIF> const&)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:417:0)
INFO: [HLS 214-178] Inlining function 'std::vector<NeuronaLIF, std::allocator<NeuronaLIF> >::_M_default_initialize(unsigned long) (.91)' into 'std::vector<NeuronaLIF, std::allocator<NeuronaLIF> >::vector(unsigned long, std::allocator<NeuronaLIF> const&)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:417:0)
INFO: [HLS 214-178] Inlining function 'std::__detail::_Mod<unsigned int, 0u, 1u, 0u, true, false>::__calc(unsigned int)' into 'unsigned int std::__detail::__mod<unsigned int, 0u, 1u, 0u>(unsigned int)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.h:147:0)
INFO: [HLS 214-178] Inlining function 'std::__detail::_Mod<unsigned int, 624u, 1u, 0u, true, true>::__calc(unsigned int)' into 'unsigned int std::__detail::__mod<unsigned int, 624u, 1u, 0u>(unsigned int)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.h:147:0)
INFO: [HLS 214-178] Inlining function 'unsigned int std::__detail::__mod<unsigned int, 0u, 1u, 0u>(unsigned int)' into 'std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>::seed(unsigned int)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.tcc:327:0)
INFO: [HLS 214-178] Inlining function 'unsigned int std::__detail::__mod<unsigned int, 624u, 1u, 0u>(unsigned int)' into 'std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>::seed(unsigned int)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.tcc:327:0)
INFO: [HLS 214-178] Inlining function 'std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>::seed(unsigned int)' into 'std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>::mersenne_twister_engine(unsigned int)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.h:489:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'unsigned long long generic_cast_IEEE754<unsigned long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long long>::is_signed), bool>::type)' (C:\scratch\2023.2.2\hls_product\64\2023.2.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'unsigned long long generic_cast_IEEE754<unsigned long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long long>::is_signed), bool>::type)' (C:\scratch\2023.2.2\hls_product\64\2023.2.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'unsigned long long generic_cast_IEEE754<unsigned long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long long>::is_signed), bool>::type)' (C:\scratch\2023.2.2\hls_product\64\2023.2.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned long long generic_cast_IEEE754<unsigned long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<!(std::numeric_limits<unsigned long long>::is_signed), bool>::type)' into 'unsigned long long generic_cast_IEEE754<unsigned long long, double>(double, bool)' (C:\scratch\2023.2.2\hls_product\64\2023.2.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned long long generic_cast_IEEE754<unsigned long long, double>(double, bool)' into '__hls_fptoui_double_i64' (C:\scratch\2023.2.2\hls_product\64\2023.2.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:70:0)
INFO: [HLS 214-178] Inlining function 'std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>::_M_gen_rand()' into 'std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>::operator()()' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.tcc:453:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (C:\scratch\2023.2.2\hls_product\64\2023.2.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2023.2.2\hls_product\64\2023.2.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_nextafter<double>(double, double)' (C:\scratch\2023.2.2\hls_product\64\2023.2.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_nextafter.h:18:0)
INFO: [HLS 214-178] Inlining function 'double generic_nextafter<double>(double, double)' into 'nextafter' (C:\scratch\2023.2.2\hls_product\64\2023.2.2\src\shared\hls\clib\hlsmath\src\c\nextafterdouble.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::log(long double)' into 'double std::generate_canonical<double, 53ul, std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u> >(std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>&)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.tcc:3316:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_double_i64' into 'double std::generate_canonical<double, 53ul, std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u> >(std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>&)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.tcc:3316:0)
INFO: [HLS 214-178] Inlining function 'unsigned long const& std::max<unsigned long>(unsigned long const&, unsigned long const&)' into 'double std::generate_canonical<double, 53ul, std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u> >(std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>&)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.tcc:3316:0)
INFO: [HLS 214-178] Inlining function 'std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>::operator()()' into 'double std::generate_canonical<double, 53ul, std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u> >(std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>&)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.tcc:3316:0)
INFO: [HLS 214-178] Inlining function 'nextafter' into 'double std::generate_canonical<double, 53ul, std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u> >(std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>&)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.tcc:3316:0)
INFO: [HLS 214-178] Inlining function 'std::__detail::_Adaptor<std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>, double>::_Adaptor(std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>&)' into 'double std::uniform_real_distribution<double>::operator()<std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u> >(std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>&, std::uniform_real_distribution<double>::param_type const&)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.h:1820:0)
INFO: [HLS 214-178] Inlining function 'std::__detail::_Adaptor<std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>, double>::operator()()' into 'double std::uniform_real_distribution<double>::operator()<std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u> >(std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>&, std::uniform_real_distribution<double>::param_type const&)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.h:1820:0)
INFO: [HLS 214-178] Inlining function 'double std::uniform_real_distribution<double>::operator()<std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u> >(std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>&, std::uniform_real_distribution<double>::param_type const&)' into 'double std::uniform_real_distribution<double>::operator()<std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u> >(std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>&)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.h:1814:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::incPotencialMembrana(double)' into 'integrarEntradas(double*, int, NeuronaLIF*)' (src/neuron.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getEstado() const' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getPotencialMembrana() const' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getDecayFactor() const' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getPotencialReposo() const' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::setPotencialMembrana(double)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'integrarEntradas(double*, int, NeuronaLIF*)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getThr() const' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::setPotencialSalida(double)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::setEstado(EstadoNeurona)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getPotencialSalida() const' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getConteoRefractario() const' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getCooldown() const' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::incConteoRefractario()' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::rstConteoRefractario()' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<NeuronaLIF>::deallocate(NeuronaLIF*, unsigned long)' into 'std::allocator_traits<std::allocator<NeuronaLIF> >::deallocate(std::allocator<NeuronaLIF>&, NeuronaLIF*, unsigned long)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<NeuronaLIF> >::deallocate(std::allocator<NeuronaLIF>&, NeuronaLIF*, unsigned long)' into 'std::_Vector_base<NeuronaLIF, std::allocator<NeuronaLIF> >::_M_deallocate(NeuronaLIF*, unsigned long)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<NeuronaLIF, std::allocator<NeuronaLIF> >::_M_deallocate(NeuronaLIF*, unsigned long)' into 'std::_Vector_base<NeuronaLIF, std::allocator<NeuronaLIF> >::~_Vector_base()' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<NeuronaLIF, std::allocator<NeuronaLIF> >::~_Vector_base()' into 'std::vector<NeuronaLIF, std::allocator<NeuronaLIF> >::~vector()' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'std::vector<NeuronaLIF, std::allocator<NeuronaLIF> >::vector(unsigned long, std::allocator<NeuronaLIF> const&)' into 'simulate_SNN()' (src/snn.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::random_device::random_device(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&)' into 'simulate_SNN()' (src/snn.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::random_device::operator()()' into 'simulate_SNN()' (src/snn.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>::mersenne_twister_engine(unsigned int)' into 'simulate_SNN()' (src/snn.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::vector<NeuronaLIF, std::allocator<NeuronaLIF> >::operator[](unsigned long)' into 'simulate_SNN()' (src/snn.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'double std::uniform_real_distribution<double>::operator()<std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u> >(std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u>&)' into 'simulate_SNN()' (src/snn.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getPotencialSalida() const' into 'simulate_SNN()' (src/snn.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::vector<NeuronaLIF, std::allocator<NeuronaLIF> >::~vector()' into 'simulate_SNN()' (src/snn.cpp:3:0)
ERROR: [HLS 214-194] in function 'simulate_SNN()': Undefined function operator new (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:111:27)
ERROR: [HLS 214-194] in function 'simulate_SNN()': Undefined function std::allocator<char>::allocator (src/snn.cpp:10:24)
ERROR: [HLS 214-194] in function 'simulate_SNN()': Undefined function std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> >::basic_string (src/snn.cpp:10:24)
ERROR: [HLS 214-194] in function 'simulate_SNN()': Undefined function std::random_device::_M_init_pretr1 (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.h:1583:7)
ERROR: [HLS 214-194] in function 'simulate_SNN()': Undefined function std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> >::~basic_string (src/snn.cpp:10:24)
ERROR: [HLS 214-194] in function 'simulate_SNN()': Undefined function std::allocator<char>::~allocator (src/snn.cpp:10:24)
ERROR: [HLS 214-194] in function 'simulate_SNN()': Undefined function std::random_device::_M_getval_pretr1 (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.h:1613:20)
ERROR: [HLS 214-195] in function 'simulate_SNN()': Unsupported std function std::generate_canonical<double, 53ul, std::mersenne_twister_engine<unsigned int, 32ul, 624ul, 397ul, 31ul, 2567483615u, 11ul, 4294967295u, 7ul, 2636928640u, 15ul, 4022730752u, 18ul, 1812433253u> > (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/random.h:179:11)
ERROR: [HLS 214-194] in function 'simulate_SNN()': Undefined function operator delete (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:125:2)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.175 seconds; current allocated memory: 4.719 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-2LV-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-2LV-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./vitis_etapa2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name simulate_SNN simulate_SNN 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 131.711 MB.
INFO: [HLS 200-10] Analyzing design file 'src/neuron.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/snn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.711 seconds; current allocated memory: 133.742 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,092 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 952 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 793 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 523 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 511 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 505 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 471 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::incPotencialMembrana(double) (.42)' into 'integrarEntradas(double*, int, NeuronaLIF*) (.39)' (src/neuron.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getEstado() const (.48)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getPotencialMembrana() const (.36)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getDecayFactor() const (.45)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getPotencialReposo() const (.30)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::setPotencialMembrana(double) (.27)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'integrarEntradas(double*, int, NeuronaLIF*) (.39)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getThr() const (.33)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::setPotencialSalida(double) (.21)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::setEstado(EstadoNeurona) (.9)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getPotencialSalida() const (.24)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getConteoRefractario() const (.18)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getCooldown() const (.15)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::incConteoRefractario() (.12)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::rstConteoRefractario() (.6)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::NeuronaLIF()' into 'simulate_SNN()' (src/snn.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getPotencialSalida() const (.24)' into 'simulate_SNN()' (src/snn.cpp:3:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< BUCLE_AUX_INTEGRAR> at src/neuron.cpp:8:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at src/snn.cpp:4:16 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at src/snn.cpp:5:16 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.893 seconds; current allocated memory: 136.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 136.223 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 143.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 146.387 MB.
INFO: [XFORM 203-102] Partitioning array 'capa3.potencialMembrana' (src/snn.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'capa3.potencialSalida' (src/snn.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'capa3.estado' (src/snn.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'capa3.conteoRefractario' (src/snn.cpp:6) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'corrientesEntrada' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.potencialMembrana' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.potencialSalida' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.estado' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.potencialReposo' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.thr' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.decayFactor' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.cooldown' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.conteoRefractario' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.potencialMembrana' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.potencialSalida' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.estado' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.potencialReposo' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.thr' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.decayFactor' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.cooldown' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.conteoRefractario' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'corrientesCapa1' (src/snn.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'corrientesCapa2' (src/snn.cpp:63) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'corrientesEntrada' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.potencialMembrana' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.potencialSalida' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.estado' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.potencialReposo' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.thr' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.decayFactor' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.cooldown' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.conteoRefractario' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.potencialMembrana' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.potencialSalida' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.estado' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.potencialReposo' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.thr' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.decayFactor' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.cooldown' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.conteoRefractario' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'corrientesCapa1' (src/snn.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'corrientesCapa2' (src/snn.cpp:63) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 170.570 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 170.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'simulate_SNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulate_SNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 170.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 170.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulate_SNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'simulate_SNN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulate_SNN'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 170.582 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 171.883 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 175.668 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for simulate_SNN.
INFO: [VLOG 209-307] Generating Verilog RTL for simulate_SNN.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.699 seconds; current allocated memory: 44.254 MB.
