Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using "x" or "z" File: D:/FPGA/Quartus/Final_Project/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 718
