{"sha": "125253d945a40bc7e56a40dc45b7cf1af77fba53", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTI1MjUzZDk0NWE0MGJjN2U1NmE0MGRjNDViN2NmMWFmNzdmYmE1Mw==", "commit": {"author": {"name": "Bob Wilson", "email": "bob.wilson@acm.org", "date": "2007-06-07T18:27:42Z"}, "committer": {"name": "Bob Wilson", "email": "bwilson@gcc.gnu.org", "date": "2007-06-07T18:27:42Z"}, "message": "* config/xtensa/lib1funcs.asm: Clean up whitespace.\n\nFrom-SVN: r125534", "tree": {"sha": "9e149781b44633dafc6dd2e6f4f5a0475a39d396", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9e149781b44633dafc6dd2e6f4f5a0475a39d396"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/125253d945a40bc7e56a40dc45b7cf1af77fba53", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/125253d945a40bc7e56a40dc45b7cf1af77fba53", "html_url": "https://github.com/Rust-GCC/gccrs/commit/125253d945a40bc7e56a40dc45b7cf1af77fba53", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/125253d945a40bc7e56a40dc45b7cf1af77fba53/comments", "author": null, "committer": null, "parents": [{"sha": "66e4ab31274a1e661befd9534463d158c54a55a2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/66e4ab31274a1e661befd9534463d158c54a55a2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/66e4ab31274a1e661befd9534463d158c54a55a2"}], "stats": {"total": 56, "additions": 30, "deletions": 26}, "files": [{"sha": "b5c53005cebb0d006e39ff5806ae1ed084c5e6b8", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/125253d945a40bc7e56a40dc45b7cf1af77fba53/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/125253d945a40bc7e56a40dc45b7cf1af77fba53/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=125253d945a40bc7e56a40dc45b7cf1af77fba53", "patch": "@@ -1,3 +1,7 @@\n+2007-06-07  Bob Wilson  <bob.wilson@acm.org>\n+\n+\t* config/xtensa/lib1funcs.asm: Clean up whitespace.\n+\n 2007-06-07  Steve Ellcey  <sje@cup.hp.com>\n \n \tPR target/31850"}, {"sha": "76f072e5c897d9283c025b98c73c14124c8697ff", "filename": "gcc/config/xtensa/lib1funcs.asm", "status": "modified", "additions": 26, "deletions": 26, "changes": 52, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/125253d945a40bc7e56a40dc45b7cf1af77fba53/gcc%2Fconfig%2Fxtensa%2Flib1funcs.asm", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/125253d945a40bc7e56a40dc45b7cf1af77fba53/gcc%2Fconfig%2Fxtensa%2Flib1funcs.asm", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fxtensa%2Flib1funcs.asm?ref=125253d945a40bc7e56a40dc45b7cf1af77fba53", "patch": "@@ -96,7 +96,7 @@ Software Foundation, 51 Franklin Street, Fifth Floor, Boston, MA\n #ifdef L_mulsi3\n \t.align\t4\n \t.global\t__mulsi3\n-\t.type\t__mulsi3,@function\n+\t.type\t__mulsi3, @function\n __mulsi3:\n \tleaf_entry sp, 16\n \n@@ -195,15 +195,15 @@ __mulsi3:\n #endif /* !MUL32 && !MUL16 && !MAC16 */\n \n \tleaf_return\n-\t.size\t__mulsi3,.-__mulsi3\n+\t.size\t__mulsi3, . - __mulsi3\n \n #endif /* L_mulsi3 */\n \n \n #ifdef L_umulsidi3\n \t.align\t4\n \t.global\t__umulsidi3\n-\t.type\t__umulsidi3,@function\n+\t.type\t__umulsidi3, @function\n __umulsidi3:\n \tleaf_entry sp, 32\n #if __XTENSA_CALL0_ABI__\n@@ -284,7 +284,7 @@ __umulsidi3:\n \trsr\tdst, ACCLO\n \n #else /* no multiply hardware */\n-\t\n+\n #define set_arg_l(dst, src) \\\n \textui\tdst, src, 0, 16\n #define set_arg_h(dst, src) \\\n@@ -338,7 +338,7 @@ __umulsidi3:\n \tleaf_return\n \n #if !XCHAL_HAVE_MUL16 && !XCHAL_HAVE_MUL32 && !XCHAL_HAVE_MAC16\n-\t\n+\n \t/* For Xtensa processors with no multiply hardware, this simplified\n \t   version of _mulsi3 is used for multiplying 16-bit chunks of\n \t   the floating-point mantissas.  It uses a custom ABI:\tthe inputs\n@@ -370,7 +370,7 @@ __umulsidi3:\n \tret\n #endif /* !MUL16 && !MUL32 && !MAC16 */\n \n-\t.size\t__umulsidi3,.-__umulsidi3\n+\t.size\t__umulsidi3, . - __umulsidi3\n \n #endif /* L_umulsidi3 */\n \n@@ -390,12 +390,12 @@ __umulsidi3:\n \tbnez\t\\tmp, 0f\n \tmovi\t\\cnt, 16\n \tslli\t\\a, \\a, 16\n-0:\t\n+0:\n \textui\t\\tmp, \\a, 24, 8\n \tbnez\t\\tmp, 1f\n \taddi\t\\cnt, \\cnt, 8\n \tslli\t\\a, \\a, 8\n-1:\t\n+1:\n \tmovi\t\\tmp, __nsau_data\n \textui\t\\a, \\a, 24, 8\n \tadd\t\\tmp, \\tmp, \\a\n@@ -408,8 +408,8 @@ __umulsidi3:\n \t.section .rodata\n \t.align\t4\n \t.global\t__nsau_data\n-\t.type\t__nsau_data,@object\n-__nsau_data:\t\n+\t.type\t__nsau_data, @object\n+__nsau_data:\n #if !XCHAL_HAVE_NSA\n \t.byte\t8, 7, 6, 6, 5, 5, 5, 5, 4, 4, 4, 4, 4, 4, 4, 4\n \t.byte\t3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3\n@@ -428,28 +428,28 @@ __nsau_data:\n \t.byte\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0\n \t.byte\t0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0\n #endif /* !XCHAL_HAVE_NSA */\n-\t.size\t__nsau_data,.-__nsau_data\n+\t.size\t__nsau_data, . - __nsau_data\n \t.hidden\t__nsau_data\n #endif /* L_clz */\n \n \n #ifdef L_clzsi2\n \t.align\t4\n \t.global\t__clzsi2\n-\t.type\t__clzsi2,@function\n+\t.type\t__clzsi2, @function\n __clzsi2:\n \tleaf_entry sp, 16\n \tdo_nsau\ta2, a2, a3, a4\n \tleaf_return\n-\t.size\t__clzsi2,.-__clzsi2\n+\t.size\t__clzsi2, . - __clzsi2\n \n #endif /* L_clzsi2 */\n \n \n #ifdef L_ctzsi2\n \t.align\t4\n \t.global\t__ctzsi2\n-\t.type\t__ctzsi2,@function\n+\t.type\t__ctzsi2, @function\n __ctzsi2:\n \tleaf_entry sp, 16\n \tneg\ta3, a2\n@@ -458,15 +458,15 @@ __ctzsi2:\n \tneg\ta2, a2\n \taddi\ta2, a2, 31\n \tleaf_return\n-\t.size\t__ctzsi2,.-__ctzsi2\n+\t.size\t__ctzsi2, . - __ctzsi2\n \n #endif /* L_ctzsi2 */\n \n \n #ifdef L_ffssi2\n \t.align\t4\n \t.global\t__ffssi2\n-\t.type\t__ffssi2,@function\n+\t.type\t__ffssi2, @function\n __ffssi2:\n \tleaf_entry sp, 16\n \tneg\ta3, a2\n@@ -475,15 +475,15 @@ __ffssi2:\n \tneg\ta2, a2\n \taddi\ta2, a2, 32\n \tleaf_return\n-\t.size\t__ffssi2,.-__ffssi2\n+\t.size\t__ffssi2, . - __ffssi2\n \n #endif /* L_ffssi2 */\n \n \n #ifdef L_udivsi3\n \t.align\t4\n \t.global\t__udivsi3\n-\t.type\t__udivsi3,@function\n+\t.type\t__udivsi3, @function\n __udivsi3:\n \tleaf_entry sp, 16\n \tbltui\ta3, 2, .Lle_one\t/* check if the divisor <= 1 */\n@@ -540,15 +540,15 @@ __udivsi3:\n .Lreturn0:\n \tmovi\ta2, 0\n \tleaf_return\n-\t.size\t__udivsi3,.-__udivsi3\n+\t.size\t__udivsi3, . - __udivsi3\n \n #endif /* L_udivsi3 */\n \n \n #ifdef L_divsi3\n \t.align\t4\n \t.global\t__divsi3\n-\t.type\t__divsi3,@function\n+\t.type\t__divsi3, @function\n __divsi3:\n \tleaf_entry sp, 16\n \txor\ta7, a2, a3\t/* sign = dividend ^ divisor */\n@@ -611,15 +611,15 @@ __divsi3:\n .Lreturn0:\n \tmovi\ta2, 0\n \tleaf_return\n-\t.size\t__divsi3,.-__divsi3\n+\t.size\t__divsi3, . - __divsi3\n \n #endif /* L_divsi3 */\n \n \n #ifdef L_umodsi3\n \t.align\t4\n \t.global\t__umodsi3\n-\t.type\t__umodsi3,@function\n+\t.type\t__umodsi3, @function\n __umodsi3:\n \tleaf_entry sp, 16\n \tbltui\ta3, 2, .Lle_one\t/* check if the divisor is <= 1 */\n@@ -665,15 +665,15 @@ __umodsi3:\n .Lreturn0:\n \tmovi\ta2, 0\n \tleaf_return\n-\t.size\t__umodsi3,.-__umodsi3\n+\t.size\t__umodsi3, . - __umodsi3\n \n #endif /* L_umodsi3 */\n \n \n #ifdef L_modsi3\n \t.align\t4\n \t.global\t__modsi3\n-\t.type\t__modsi3,@function\n+\t.type\t__modsi3, @function\n __modsi3:\n \tleaf_entry sp, 16\n \tmov\ta7, a2\t\t/* save original (signed) dividend */\n@@ -709,7 +709,7 @@ __modsi3:\n .Lreturn:\n \tbgez\ta7, .Lpositive\n \tneg\ta2, a2\t\t/* if (dividend < 0), return -udividend */\n-.Lpositive:\t\n+.Lpositive:\n \tleaf_return\n \n .Lle_one:\n@@ -724,7 +724,7 @@ __modsi3:\n .Lreturn0:\n \tmovi\ta2, 0\n \tleaf_return\n-\t.size\t__modsi3,.-__modsi3\n+\t.size\t__modsi3, . - __modsi3\n \n #endif /* L_modsi3 */\n "}]}