# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Parite.vhd" \
"../../../../pb_APP_log_comb.srcs/sim_1/new/parite_tb.vhd" \

# Do not sort compile order
nosort
