{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427882744515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427882744515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 18:05:44 2015 " "Processing started: Wed Apr 01 18:05:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427882744515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427882744515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_stm32 -c dds_stm32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_stm32 -c dds_stm32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427882744515 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../DDS/Ram_dds.qip " "Tcl Script File ../DDS/Ram_dds.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../DDS/Ram_dds.qip " "set_global_assignment -name QIP_FILE ../DDS/Ram_dds.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1427882744665 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1427882744665 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../DDS/latchtest.qip " "Tcl Script File ../DDS/latchtest.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../DDS/latchtest.qip " "set_global_assignment -name QIP_FILE ../DDS/latchtest.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1427882744665 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1427882744665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427882744885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_stm32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dds_stm32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dds_stm32 " "Found entity 1: dds_stm32" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882744945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882744945 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "connect_stm32.v(54) " "Verilog HDL warning at connect_stm32.v(54): extended using \"x\" or \"z\"" {  } { { "connect_stm32.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/connect_stm32.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427882744945 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "connect_stm32.v(76) " "Verilog HDL warning at connect_stm32.v(76): extended using \"x\" or \"z\"" {  } { { "connect_stm32.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/connect_stm32.v" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427882744945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect_stm32.v 4 4 " "Found 4 design units, including 4 entities, in source file connect_stm32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "connect_stm32.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/connect_stm32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882744945 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "connect_stm32.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/connect_stm32.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882744945 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "connect_stm32.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/connect_stm32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882744945 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "connect_stm32.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/connect_stm32.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882744945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882744945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Found design unit 1: phase_acc-one" {  } { { "phase_acc.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/phase_acc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882745515 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Found entity 1: phase_acc" {  } { { "phase_acc.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/phase_acc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882745515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882745515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_stm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_stm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrewSave_16-one " "Found design unit 1: FrewSave_16-one" {  } { { "dds_stm32.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882745525 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrewSave_16 " "Found entity 1: FrewSave_16" {  } { { "dds_stm32.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882745525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882745525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "Pll.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/Pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882745525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/Pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882745525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882745525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2PORT " "Found entity 1: RAM2PORT" {  } { { "RAM2PORT.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/RAM2PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882745525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882745525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2_2-SYN " "Found design unit 1: ram2_2-SYN" {  } { { "ram2_2.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/ram2_2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882745525 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram2_2 " "Found entity 1: ram2_2" {  } { { "ram2_2.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/ram2_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882745525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882745525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds_stm32 " "Elaborating entity \"dds_stm32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427882745585 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name1 " "Pin \"pin_name1\" is missing source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 496 776 952 512 "pin_name1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1427882745585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:inst17 " "Elaborating entity \"Pll\" for hierarchy \"Pll:inst17\"" {  } { { "dds_stm32.bdf" "inst17" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 536 0 264 712 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Pll:inst17\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Pll:inst17\|altpll:altpll_component\"" {  } { { "Pll.vhd" "altpll_component" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/Pll.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:inst17\|altpll:altpll_component " "Elaborated megafunction instantiation \"Pll:inst17\|altpll:altpll_component\"" {  } { { "Pll.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/Pll.vhd" 147 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:inst17\|altpll:altpll_component " "Instantiated megafunction \"Pll:inst17\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745635 ""}  } { { "Pll.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/Pll.vhd" 147 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427882745635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_ADDR SELECT_ADDR:inst5 " "Elaborating entity \"SELECT_ADDR\" for hierarchy \"SELECT_ADDR:inst5\"" {  } { { "dds_stm32.bdf" "inst5" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 152 344 520 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVE_ADDR SAVE_ADDR:inst19 " "Elaborating entity \"SAVE_ADDR\" for hierarchy \"SAVE_ADDR:inst19\"" {  } { { "dds_stm32.bdf" "inst19" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 152 -96 112 296 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2_2 ram2_2:inst4 " "Elaborating entity \"ram2_2\" for hierarchy \"ram2_2:inst4\"" {  } { { "dds_stm32.bdf" "inst4" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -40 312 568 112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2_2:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram2_2:inst4\|altsyncram:altsyncram_component\"" {  } { { "ram2_2.vhd" "altsyncram_component" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/ram2_2.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2_2:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram2_2:inst4\|altsyncram:altsyncram_component\"" {  } { { "ram2_2.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/ram2_2.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2_2:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram2_2:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745715 ""}  } { { "ram2_2.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/ram2_2.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427882745715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47r1 " "Found entity 1: altsyncram_47r1" {  } { { "db/altsyncram_47r1.tdf" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/db/altsyncram_47r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882745795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882745795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_47r1 ram2_2:inst4\|altsyncram:altsyncram_component\|altsyncram_47r1:auto_generated " "Elaborating entity \"altsyncram_47r1\" for hierarchy \"ram2_2:inst4\|altsyncram:altsyncram_component\|altsyncram_47r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2PORT RAM2PORT:inst9 " "Elaborating entity \"RAM2PORT\" for hierarchy \"RAM2PORT:inst9\"" {  } { { "dds_stm32.bdf" "inst9" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 304 -136 120 440 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM2PORT:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM2PORT:inst9\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.v" "altsyncram_component" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/RAM2PORT.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM2PORT:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM2PORT:inst9\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/RAM2PORT.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM2PORT:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM2PORT:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745815 ""}  } { { "RAM2PORT.v" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/RAM2PORT.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427882745815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ao1 " "Found entity 1: altsyncram_8ao1" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/db/altsyncram_8ao1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427882745895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427882745895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ao1 RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated " "Elaborating entity \"altsyncram_8ao1\" for hierarchy \"RAM2PORT:inst9\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_acc phase_acc:inst10 " "Elaborating entity \"phase_acc\" for hierarchy \"phase_acc:inst10\"" {  } { { "dds_stm32.bdf" "inst10" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 312 608 792 408 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrewSave_16 FrewSave_16:inst14 " "Elaborating entity \"FrewSave_16\" for hierarchy \"FrewSave_16:inst14\"" {  } { { "dds_stm32.bdf" "inst14" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 424 320 480 520 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427882745905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qint dds_stm32.vhd(16) " "Verilog HDL or VHDL warning at dds_stm32.vhd(16): object \"qint\" assigned a value but never read" {  } { { "dds_stm32.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1427882745905 "|dds_stm32|FrewSave_16:inst14"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[7\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[7\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[6\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[6\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[5\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[5\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[4\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[4\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[3\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[3\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[2\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[2\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[1\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[1\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AD_IN\[0\] " "Inserted always-enabled tri-state buffer between \"AD_IN\[0\]\" and its non-tri-state driver." {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1427882746429 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1427882746429 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882746429 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AD_IN " "Bidir \"AD_IN\" has no driver" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1427882746429 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1427882746429 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[7\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882746439 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[6\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882746439 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[5\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882746439 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[4\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882746439 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[3\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882746439 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[2\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882746439 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[1\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882746439 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AD_IN\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AD_IN\[0\]\" is moved to its source" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1427882746439 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1427882746439 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882746459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882746459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882746459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882746459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882746459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882746459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882746459 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_IN~synth " "Node \"AD_IN~synth\"" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN\[15..0\]" "" } { 184 -160 -86 200 "AD_IN\[15..0\]" "" } { 320 -216 -136 336 "AD_IN\[7..0\]" "" } { -24 224 312 -8 "AD_IN\[7..0\]" "" } { 32 568 637 48 "AD_IN\[7..0\]" "" } { -296 -88 -14 -280 "AD_IN\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882746459 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1427882746459 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1 GND " "Pin \"pin_name1\" is stuck at GND" {  } { { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 496 776 952 512 "pin_name1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427882746469 "|dds_stm32|pin_name1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1427882746469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.map.smsg " "Generated suppressed messages file D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1427882746579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427882746699 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427882746699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427882746749 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427882746749 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1427882746749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427882746749 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1427882746749 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1427882746749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427882746749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427882746779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 18:05:46 2015 " "Processing ended: Wed Apr 01 18:05:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427882746779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427882746779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427882746779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427882746779 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../DDS/Ram_dds.qip " "Tcl Script File ../DDS/Ram_dds.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../DDS/Ram_dds.qip " "set_global_assignment -name QIP_FILE ../DDS/Ram_dds.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1427882747909 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1427882747909 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../DDS/latchtest.qip " "Tcl Script File ../DDS/latchtest.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../DDS/latchtest.qip " "set_global_assignment -name QIP_FILE ../DDS/latchtest.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1427882747909 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1427882747909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427882747909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427882747909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 18:05:47 2015 " "Processing started: Wed Apr 01 18:05:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427882747909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1427882747909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dds_stm32 -c dds_stm32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dds_stm32 -c dds_stm32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1427882747909 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1427882747999 ""}
{ "Info" "0" "" "Project  = dds_stm32" {  } {  } 0 0 "Project  = dds_stm32" 0 0 "Fitter" 0 0 1427882747999 ""}
{ "Info" "0" "" "Revision = dds_stm32" {  } {  } 0 0 "Revision = dds_stm32" 0 0 "Fitter" 0 0 1427882747999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1427882748079 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dds_stm32 EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"dds_stm32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1427882748089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427882748119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427882748119 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Pll:inst17\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"Pll:inst17\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Pll:inst17\|altpll:altpll_component\|_clk0 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for Pll:inst17\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1427882748159 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Pll:inst17\|altpll:altpll_component\|_clk1 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for Pll:inst17\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1427882748159 ""}  } { { "altpll.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1427882748159 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1427882748189 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427882748409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427882748409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427882748409 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1427882748409 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427882748409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427882748409 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427882748409 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1427882748409 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1427882748419 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 42 " "No exact pin location assignment(s) for 1 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { pin_name1 } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 496 776 952 512 "pin_name1" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1427882748459 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1427882748459 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dds_stm32.sdc " "Synopsys Design Constraints File file not found: 'dds_stm32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1427882748589 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1427882748589 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1427882748589 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1427882748589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pll:inst17\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node Pll:inst17\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427882748609 ""}  } { { "altpll.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pll:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427882748609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pll:inst17\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node Pll:inst17\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427882748609 ""}  } { { "altpll.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pll:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427882748609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NADV (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node NADV (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427882748609 ""}  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { NADV } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NADV" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -32 -120 48 -16 "NADV" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427882748609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1427882748679 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427882748679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427882748679 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427882748679 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427882748679 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1427882748679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1427882748679 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1427882748679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1427882748699 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1427882748699 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1427882748699 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1427882748709 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1427882748709 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1427882748709 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 12 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427882748709 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 1 22 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427882748709 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 15 8 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427882748709 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 21 3 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427882748709 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1427882748709 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1427882748709 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Pll:inst17\|altpll:altpll_component\|pll clk\[1\] clk_test " "PLL \"Pll:inst17\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"clk_test\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "Pll.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/Pll.vhd" 147 0 0 } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 536 0 264 712 "inst17" "" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 760 48 224 776 "clk_test" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1427882748739 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Pll:inst17\|altpll:altpll_component\|pll clk\[1\] DACLK " "PLL \"Pll:inst17\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"DACLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "Pll.vhd" "" { Text "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/Pll.vhd" 147 0 0 } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { 536 0 264 712 "inst17" "" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -128 -16 160 -112 "DACLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1427882748739 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427882748739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1427882749109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427882749179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1427882749189 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1427882749579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427882749579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1427882749659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1427882750069 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1427882750069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427882750219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1427882750219 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1427882750219 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1427882750239 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427882750239 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[15\] 0 " "Pin \"AD_IN\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[14\] 0 " "Pin \"AD_IN\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[13\] 0 " "Pin \"AD_IN\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[12\] 0 " "Pin \"AD_IN\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[11\] 0 " "Pin \"AD_IN\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[10\] 0 " "Pin \"AD_IN\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[9\] 0 " "Pin \"AD_IN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[8\] 0 " "Pin \"AD_IN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[7\] 0 " "Pin \"AD_IN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[6\] 0 " "Pin \"AD_IN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[5\] 0 " "Pin \"AD_IN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[4\] 0 " "Pin \"AD_IN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[3\] 0 " "Pin \"AD_IN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[2\] 0 " "Pin \"AD_IN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[1\] 0 " "Pin \"AD_IN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[0\] 0 " "Pin \"AD_IN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACLK 0 " "Pin \"DACLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wclk 0 " "Pin \"wclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUF3 0 " "Pin \"BUF3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUF2 0 " "Pin \"BUF2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NWE_2 0 " "Pin \"NWE_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test4 0 " "Pin \"test4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rclk 0 " "Pin \"rclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUF1 0 " "Pin \"BUF1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_test 0 " "Pin \"clk_test\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_test 0 " "Pin \"ADDR_test\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[7\] 0 " "Pin \"DACD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[6\] 0 " "Pin \"DACD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[5\] 0 " "Pin \"DACD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[4\] 0 " "Pin \"DACD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[3\] 0 " "Pin \"DACD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[2\] 0 " "Pin \"DACD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[1\] 0 " "Pin \"DACD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[0\] 0 " "Pin \"DACD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427882750239 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1427882750239 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427882750319 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427882750339 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427882750409 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427882750559 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1427882750559 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[15\] a permanently disabled " "Pin AD_IN\[15\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[15] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[15\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[14\] a permanently disabled " "Pin AD_IN\[14\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[14] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[14\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[13\] a permanently disabled " "Pin AD_IN\[13\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[13] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[13\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[12\] a permanently disabled " "Pin AD_IN\[12\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[12] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[12\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[11\] a permanently disabled " "Pin AD_IN\[11\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[11] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[11\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[10\] a permanently disabled " "Pin AD_IN\[10\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[10] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[10\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[9\] a permanently disabled " "Pin AD_IN\[9\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[9] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[9\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[8\] a permanently disabled " "Pin AD_IN\[8\] has a permanently disabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[8] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[8\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[7\] a permanently enabled " "Pin AD_IN\[7\] has a permanently enabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[7] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[7\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[6\] a permanently enabled " "Pin AD_IN\[6\] has a permanently enabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[6] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[6\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[5\] a permanently enabled " "Pin AD_IN\[5\] has a permanently enabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[5] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[5\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[4\] a permanently enabled " "Pin AD_IN\[4\] has a permanently enabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[4] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[4\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[3\] a permanently enabled " "Pin AD_IN\[3\] has a permanently enabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[3] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[3\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[2\] a permanently enabled " "Pin AD_IN\[2\] has a permanently enabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[2] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[2\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[1\] a permanently enabled " "Pin AD_IN\[1\] has a permanently enabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[1] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[1\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_IN\[0\] a permanently enabled " "Pin AD_IN\[0\] has a permanently enabled output enable" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { AD_IN[0] } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[0\]" } } } } { "dds_stm32.bdf" "" { Schematic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.bdf" { { -288 -264 -88 -272 "AD_IN" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1427882750609 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1427882750609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.fit.smsg " "Generated suppressed messages file D:/study/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/dds_stm32/dds_stm32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1427882750679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "847 " "Peak virtual memory: 847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427882750809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 18:05:50 2015 " "Processing ended: Wed Apr 01 18:05:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427882750809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427882750809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427882750809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1427882750809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1427882751789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427882751789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 18:05:51 2015 " "Processing started: Wed Apr 01 18:05:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427882751789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1427882751789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dds_stm32 -c dds_stm32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dds_stm32 -c dds_stm32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1427882751789 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1427882752249 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1427882752259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427882752519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 18:05:52 2015 " "Processing ended: Wed Apr 01 18:05:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427882752519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427882752519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427882752519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1427882752519 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1427882753119 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../DDS/Ram_dds.qip " "Tcl Script File ../DDS/Ram_dds.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../DDS/Ram_dds.qip " "set_global_assignment -name QIP_FILE ../DDS/Ram_dds.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753629 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1427882753629 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../DDS/latchtest.qip " "Tcl Script File ../DDS/latchtest.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../DDS/latchtest.qip " "set_global_assignment -name QIP_FILE ../DDS/latchtest.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753629 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1427882753629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1427882753629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 18:05:53 2015 " "Processing started: Wed Apr 01 18:05:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427882753629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427882753629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dds_stm32 -c dds_stm32 " "Command: quartus_sta dds_stm32 -c dds_stm32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427882753629 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1427882753709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427882753849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1427882753879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1427882753879 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dds_stm32.sdc " "Synopsys Design Constraints File file not found: 'dds_stm32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1427882753949 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1427882753949 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk0 clk0 " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk0 clk0" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753949 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst17\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst17\|altpll_component\|pll\|clk\[0\]\} \{inst17\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst17\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst17\|altpll_component\|pll\|clk\[0\]\} \{inst17\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753949 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst17\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst17\|altpll_component\|pll\|clk\[1\]\} \{inst17\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{inst17\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst17\|altpll_component\|pll\|clk\[1\]\} \{inst17\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753949 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753949 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1427882753949 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NADV NADV " "create_clock -period 1.000 -name NADV NADV" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753959 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753959 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1427882753959 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1427882753969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1427882753969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.573 " "Worst-case setup slack is -5.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.573      -101.775 inst17\|altpll_component\|pll\|clk\[1\]  " "   -5.573      -101.775 inst17\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.935         0.000 NADV  " "    1.935         0.000 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.942         0.000 inst17\|altpll_component\|pll\|clk\[0\]  " "   20.942         0.000 inst17\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427882753979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.559 " "Worst-case hold slack is -1.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.559       -11.717 NADV  " "   -1.559       -11.717 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 inst17\|altpll_component\|pll\|clk\[0\]  " "    0.499         0.000 inst17\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018         0.000 inst17\|altpll_component\|pll\|clk\[1\]  " "    1.018         0.000 inst17\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427882753979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427882753989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427882753989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -19.749 NADV  " "   -1.941       -19.749 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.433         0.000 inst17\|altpll_component\|pll\|clk\[1\]  " "    9.433         0.000 inst17\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.258         0.000 inst17\|altpll_component\|pll\|clk\[0\]  " "   11.258         0.000 inst17\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.000         0.000 clk0  " "   20.000         0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882753989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427882753989 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1427882754059 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1427882754069 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1427882754089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.810 " "Worst-case setup slack is -1.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.810       -33.431 inst17\|altpll_component\|pll\|clk\[1\]  " "   -1.810       -33.431 inst17\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.978         0.000 NADV  " "    1.978         0.000 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.471         0.000 inst17\|altpll_component\|pll\|clk\[0\]  " "   23.471         0.000 inst17\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427882754099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.203 " "Worst-case hold slack is -1.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.203        -9.260 NADV  " "   -1.203        -9.260 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 inst17\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 inst17\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 inst17\|altpll_component\|pll\|clk\[1\]  " "    0.299         0.000 inst17\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427882754099 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427882754109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427882754109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -13.380 NADV  " "   -1.380       -13.380 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.373         0.000 inst17\|altpll_component\|pll\|clk\[1\]  " "   10.373         0.000 inst17\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 inst17\|altpll_component\|pll\|clk\[0\]  " "   11.500         0.000 inst17\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.000         0.000 clk0  " "   20.000         0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427882754109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427882754109 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1427882754209 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1427882754249 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1427882754249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427882754329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 18:05:54 2015 " "Processing ended: Wed Apr 01 18:05:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427882754329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427882754329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427882754329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427882754329 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427882754989 ""}
