-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_16_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_17_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_18_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_19_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_20_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_21_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_22_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_23_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_24_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_25_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_26_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_27_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_28_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_29_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_30_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_31_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv16_18 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000011000";
    constant ap_const_lv16_FFCA : STD_LOGIC_VECTOR (15 downto 0) := "1111111111001010";
    constant ap_const_lv16_69 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001101001";
    constant ap_const_lv16_48 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001001000";
    constant ap_const_lv16_FF68 : STD_LOGIC_VECTOR (15 downto 0) := "1111111101101000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln43_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal w11_V_ce0 : STD_LOGIC;
    signal w11_V_q0 : STD_LOGIC_VECTOR (75 downto 0);
    signal do_init_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_0_V_read14_rewind_reg_363 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_1_V_read15_rewind_reg_377 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_2_V_read16_rewind_reg_391 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_3_V_read17_rewind_reg_405 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_4_V_read18_rewind_reg_419 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_5_V_read19_rewind_reg_433 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_6_V_read20_rewind_reg_447 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_7_V_read21_rewind_reg_461 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_8_V_read22_rewind_reg_475 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_9_V_read23_rewind_reg_489 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_10_V_read24_rewind_reg_503 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_11_V_read25_rewind_reg_517 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_12_V_read26_rewind_reg_531 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_13_V_read27_rewind_reg_545 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_14_V_read28_rewind_reg_559 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_15_V_read29_rewind_reg_573 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_16_V_read30_rewind_reg_587 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_17_V_read31_rewind_reg_601 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_18_V_read32_rewind_reg_615 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_19_V_read33_rewind_reg_629 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_20_V_read34_rewind_reg_643 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_21_V_read35_rewind_reg_657 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_22_V_read36_rewind_reg_671 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_23_V_read37_rewind_reg_685 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_24_V_read38_rewind_reg_699 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_25_V_read39_rewind_reg_713 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_26_V_read40_rewind_reg_727 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_27_V_read41_rewind_reg_741 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_28_V_read42_rewind_reg_755 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_29_V_read43_rewind_reg_769 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_30_V_read44_rewind_reg_783 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_31_V_read45_rewind_reg_797 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_index13_reg_811 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_0_V_read14_phi_reg_826 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_1_V_read15_phi_reg_839 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_2_V_read16_phi_reg_852 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_3_V_read17_phi_reg_865 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_4_V_read18_phi_reg_878 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_5_V_read19_phi_reg_891 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_6_V_read20_phi_reg_904 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_7_V_read21_phi_reg_917 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_8_V_read22_phi_reg_930 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_9_V_read23_phi_reg_943 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_10_V_read24_phi_reg_956 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_11_V_read25_phi_reg_969 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_12_V_read26_phi_reg_982 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_13_V_read27_phi_reg_995 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_14_V_read28_phi_reg_1008 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_15_V_read29_phi_reg_1021 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_16_V_read30_phi_reg_1034 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_17_V_read31_phi_reg_1047 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_18_V_read32_phi_reg_1060 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_19_V_read33_phi_reg_1073 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_20_V_read34_phi_reg_1086 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_21_V_read35_phi_reg_1099 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_22_V_read36_phi_reg_1112 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_23_V_read37_phi_reg_1125 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_24_V_read38_phi_reg_1138 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_25_V_read39_phi_reg_1151 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_26_V_read40_phi_reg_1164 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_27_V_read41_phi_reg_1177 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_28_V_read42_phi_reg_1190 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_29_V_read43_phi_reg_1203 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_30_V_read44_phi_reg_1216 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_31_V_read45_phi_reg_1229 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_0_V_write_assign11_reg_1242 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_1_V_write_assign9_reg_1256 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_2_V_write_assign7_reg_1270 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_3_V_write_assign5_reg_1284 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_4_V_write_assign3_reg_1298 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_index_fu_1317_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_index_reg_1605 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln43_reg_1610 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_1610_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_1610_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_1610_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_1610_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1329_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1614 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln56_fu_1399_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln56_reg_1619 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_125_reg_1624 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_126_reg_1629 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_127_reg_1634 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_128_reg_1639 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1116_cast_fu_1443_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1570_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1118_reg_1678 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1576_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1118_130_reg_1683 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1582_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1118_131_reg_1688 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1588_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1118_132_reg_1693 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1594_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1118_133_reg_1698 : STD_LOGIC_VECTOR (25 downto 0);
    signal acc_0_V_fu_1470_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal acc_1_V_fu_1485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2_V_fu_1500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_3_V_fu_1515_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_4_V_fu_1530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_phi_mux_do_init_phi_fu_351_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_data_0_V_read14_rewind_phi_fu_367_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_1_V_read15_rewind_phi_fu_381_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_2_V_read16_rewind_phi_fu_395_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_3_V_read17_rewind_phi_fu_409_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_4_V_read18_rewind_phi_fu_423_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_5_V_read19_rewind_phi_fu_437_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_6_V_read20_rewind_phi_fu_451_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_7_V_read21_rewind_phi_fu_465_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_8_V_read22_rewind_phi_fu_479_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_9_V_read23_rewind_phi_fu_493_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_10_V_read24_rewind_phi_fu_507_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_11_V_read25_rewind_phi_fu_521_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_12_V_read26_rewind_phi_fu_535_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_13_V_read27_rewind_phi_fu_549_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_14_V_read28_rewind_phi_fu_563_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_15_V_read29_rewind_phi_fu_577_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_16_V_read30_rewind_phi_fu_591_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_17_V_read31_rewind_phi_fu_605_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_18_V_read32_rewind_phi_fu_619_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_19_V_read33_rewind_phi_fu_633_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_20_V_read34_rewind_phi_fu_647_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_21_V_read35_rewind_phi_fu_661_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_22_V_read36_rewind_phi_fu_675_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_23_V_read37_rewind_phi_fu_689_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_24_V_read38_rewind_phi_fu_703_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_25_V_read39_rewind_phi_fu_717_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_26_V_read40_rewind_phi_fu_731_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_27_V_read41_rewind_phi_fu_745_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_28_V_read42_rewind_phi_fu_759_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_29_V_read43_rewind_phi_fu_773_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_30_V_read44_rewind_phi_fu_787_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_31_V_read45_rewind_phi_fu_801_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_w_index13_phi_fu_815_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter0_data_0_V_read14_phi_reg_826 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_1_V_read15_phi_reg_839 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_2_V_read16_phi_reg_852 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_3_V_read17_phi_reg_865 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_4_V_read18_phi_reg_878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_5_V_read19_phi_reg_891 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_6_V_read20_phi_reg_904 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_7_V_read21_phi_reg_917 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_8_V_read22_phi_reg_930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_9_V_read23_phi_reg_943 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_10_V_read24_phi_reg_956 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_11_V_read25_phi_reg_969 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_12_V_read26_phi_reg_982 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_13_V_read27_phi_reg_995 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_14_V_read28_phi_reg_1008 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_15_V_read29_phi_reg_1021 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_16_V_read30_phi_reg_1034 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_17_V_read31_phi_reg_1047 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_18_V_read32_phi_reg_1060 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_19_V_read33_phi_reg_1073 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_20_V_read34_phi_reg_1086 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_21_V_read35_phi_reg_1099 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_22_V_read36_phi_reg_1112 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_23_V_read37_phi_reg_1125 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_24_V_read38_phi_reg_1138 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_25_V_read39_phi_reg_1151 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_26_V_read40_phi_reg_1164 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_27_V_read41_phi_reg_1177 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_28_V_read42_phi_reg_1190 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_29_V_read43_phi_reg_1203 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_30_V_read44_phi_reg_1216 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_31_V_read45_phi_reg_1229 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln56_fu_1312_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln3_fu_1461_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_s_fu_1476_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_123_fu_1491_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_124_fu_1506_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_125_fu_1521_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1570_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1576_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1582_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1588_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1594_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1570_ce : STD_LOGIC;
    signal grp_fu_1576_ce : STD_LOGIC;
    signal grp_fu_1582_ce : STD_LOGIC;
    signal grp_fu_1588_ce : STD_LOGIC;
    signal grp_fu_1594_ce : STD_LOGIC;
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_319 : BOOLEAN;
    signal ap_condition_46 : BOOLEAN;

    component myproject_mux_325_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (15 downto 0);
        din17 : IN STD_LOGIC_VECTOR (15 downto 0);
        din18 : IN STD_LOGIC_VECTOR (15 downto 0);
        din19 : IN STD_LOGIC_VECTOR (15 downto 0);
        din20 : IN STD_LOGIC_VECTOR (15 downto 0);
        din21 : IN STD_LOGIC_VECTOR (15 downto 0);
        din22 : IN STD_LOGIC_VECTOR (15 downto 0);
        din23 : IN STD_LOGIC_VECTOR (15 downto 0);
        din24 : IN STD_LOGIC_VECTOR (15 downto 0);
        din25 : IN STD_LOGIC_VECTOR (15 downto 0);
        din26 : IN STD_LOGIC_VECTOR (15 downto 0);
        din27 : IN STD_LOGIC_VECTOR (15 downto 0);
        din28 : IN STD_LOGIC_VECTOR (15 downto 0);
        din29 : IN STD_LOGIC_VECTOR (15 downto 0);
        din30 : IN STD_LOGIC_VECTOR (15 downto 0);
        din31 : IN STD_LOGIC_VECTOR (15 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mul_mul_16s_16s_26_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_mul_16s_12s_26_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (75 downto 0) );
    end component;



begin
    w11_V_U : component dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V
    generic map (
        DataWidth => 76,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w11_V_address0,
        ce0 => w11_V_ce0,
        q0 => w11_V_q0);

    myproject_mux_325_16_1_1_U431 : component myproject_mux_325_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 16,
        din26_WIDTH => 16,
        din27_WIDTH => 16,
        din28_WIDTH => 16,
        din29_WIDTH => 16,
        din30_WIDTH => 16,
        din31_WIDTH => 16,
        din32_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din0 => data_0_V_read14_phi_reg_826,
        din1 => data_1_V_read15_phi_reg_839,
        din2 => data_2_V_read16_phi_reg_852,
        din3 => data_3_V_read17_phi_reg_865,
        din4 => data_4_V_read18_phi_reg_878,
        din5 => data_5_V_read19_phi_reg_891,
        din6 => data_6_V_read20_phi_reg_904,
        din7 => data_7_V_read21_phi_reg_917,
        din8 => data_8_V_read22_phi_reg_930,
        din9 => data_9_V_read23_phi_reg_943,
        din10 => data_10_V_read24_phi_reg_956,
        din11 => data_11_V_read25_phi_reg_969,
        din12 => data_12_V_read26_phi_reg_982,
        din13 => data_13_V_read27_phi_reg_995,
        din14 => data_14_V_read28_phi_reg_1008,
        din15 => data_15_V_read29_phi_reg_1021,
        din16 => data_16_V_read30_phi_reg_1034,
        din17 => data_17_V_read31_phi_reg_1047,
        din18 => data_18_V_read32_phi_reg_1060,
        din19 => data_19_V_read33_phi_reg_1073,
        din20 => data_20_V_read34_phi_reg_1086,
        din21 => data_21_V_read35_phi_reg_1099,
        din22 => data_22_V_read36_phi_reg_1112,
        din23 => data_23_V_read37_phi_reg_1125,
        din24 => data_24_V_read38_phi_reg_1138,
        din25 => data_25_V_read39_phi_reg_1151,
        din26 => data_26_V_read40_phi_reg_1164,
        din27 => data_27_V_read41_phi_reg_1177,
        din28 => data_28_V_read42_phi_reg_1190,
        din29 => data_29_V_read43_phi_reg_1203,
        din30 => data_30_V_read44_phi_reg_1216,
        din31 => data_31_V_read45_phi_reg_1229,
        din32 => w_index13_reg_811,
        dout => tmp_s_fu_1329_p34);

    myproject_mul_mul_16s_16s_26_3_1_U432 : component myproject_mul_mul_16s_16s_26_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln56_reg_1619,
        din1 => grp_fu_1570_p1,
        ce => grp_fu_1570_ce,
        dout => grp_fu_1570_p2);

    myproject_mul_mul_16s_16s_26_3_1_U433 : component myproject_mul_mul_16s_16s_26_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_125_reg_1624,
        din1 => grp_fu_1576_p1,
        ce => grp_fu_1576_ce,
        dout => grp_fu_1576_p2);

    myproject_mul_mul_16s_16s_26_3_1_U434 : component myproject_mul_mul_16s_16s_26_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_126_reg_1629,
        din1 => grp_fu_1582_p1,
        ce => grp_fu_1582_ce,
        dout => grp_fu_1582_p2);

    myproject_mul_mul_16s_16s_26_3_1_U435 : component myproject_mul_mul_16s_16s_26_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_127_reg_1634,
        din1 => grp_fu_1588_p1,
        ce => grp_fu_1588_ce,
        dout => grp_fu_1588_p2);

    myproject_mul_mul_16s_12s_26_3_1_U436 : component myproject_mul_mul_16s_12s_26_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1594_p0,
        din1 => tmp_128_reg_1639,
        ce => grp_fu_1594_ce,
        dout => grp_fu_1594_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    ap_return_0_preg <= acc_0_V_fu_1470_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    ap_return_1_preg <= acc_1_V_fu_1485_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    ap_return_2_preg <= acc_2_V_fu_1500_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    ap_return_3_preg <= acc_3_V_fu_1515_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    ap_return_4_preg <= acc_4_V_fu_1530_p2;
                end if; 
            end if;
        end if;
    end process;


    data_0_V_read14_phi_reg_826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_0_V_read14_phi_reg_826 <= ap_phi_mux_data_0_V_read14_rewind_phi_fu_367_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_0_V_read14_phi_reg_826 <= data_0_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_0_V_read14_phi_reg_826 <= ap_phi_reg_pp0_iter0_data_0_V_read14_phi_reg_826;
                end if;
            end if; 
        end if;
    end process;

    data_10_V_read24_phi_reg_956_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_10_V_read24_phi_reg_956 <= ap_phi_mux_data_10_V_read24_rewind_phi_fu_507_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_10_V_read24_phi_reg_956 <= data_10_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_10_V_read24_phi_reg_956 <= ap_phi_reg_pp0_iter0_data_10_V_read24_phi_reg_956;
                end if;
            end if; 
        end if;
    end process;

    data_11_V_read25_phi_reg_969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_11_V_read25_phi_reg_969 <= ap_phi_mux_data_11_V_read25_rewind_phi_fu_521_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_11_V_read25_phi_reg_969 <= data_11_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_11_V_read25_phi_reg_969 <= ap_phi_reg_pp0_iter0_data_11_V_read25_phi_reg_969;
                end if;
            end if; 
        end if;
    end process;

    data_12_V_read26_phi_reg_982_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_12_V_read26_phi_reg_982 <= ap_phi_mux_data_12_V_read26_rewind_phi_fu_535_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_12_V_read26_phi_reg_982 <= data_12_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_12_V_read26_phi_reg_982 <= ap_phi_reg_pp0_iter0_data_12_V_read26_phi_reg_982;
                end if;
            end if; 
        end if;
    end process;

    data_13_V_read27_phi_reg_995_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_13_V_read27_phi_reg_995 <= ap_phi_mux_data_13_V_read27_rewind_phi_fu_549_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_13_V_read27_phi_reg_995 <= data_13_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_13_V_read27_phi_reg_995 <= ap_phi_reg_pp0_iter0_data_13_V_read27_phi_reg_995;
                end if;
            end if; 
        end if;
    end process;

    data_14_V_read28_phi_reg_1008_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_14_V_read28_phi_reg_1008 <= ap_phi_mux_data_14_V_read28_rewind_phi_fu_563_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_14_V_read28_phi_reg_1008 <= data_14_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_14_V_read28_phi_reg_1008 <= ap_phi_reg_pp0_iter0_data_14_V_read28_phi_reg_1008;
                end if;
            end if; 
        end if;
    end process;

    data_15_V_read29_phi_reg_1021_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_15_V_read29_phi_reg_1021 <= ap_phi_mux_data_15_V_read29_rewind_phi_fu_577_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_15_V_read29_phi_reg_1021 <= data_15_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_15_V_read29_phi_reg_1021 <= ap_phi_reg_pp0_iter0_data_15_V_read29_phi_reg_1021;
                end if;
            end if; 
        end if;
    end process;

    data_16_V_read30_phi_reg_1034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_16_V_read30_phi_reg_1034 <= ap_phi_mux_data_16_V_read30_rewind_phi_fu_591_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_16_V_read30_phi_reg_1034 <= data_16_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_16_V_read30_phi_reg_1034 <= ap_phi_reg_pp0_iter0_data_16_V_read30_phi_reg_1034;
                end if;
            end if; 
        end if;
    end process;

    data_17_V_read31_phi_reg_1047_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_17_V_read31_phi_reg_1047 <= ap_phi_mux_data_17_V_read31_rewind_phi_fu_605_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_17_V_read31_phi_reg_1047 <= data_17_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_17_V_read31_phi_reg_1047 <= ap_phi_reg_pp0_iter0_data_17_V_read31_phi_reg_1047;
                end if;
            end if; 
        end if;
    end process;

    data_18_V_read32_phi_reg_1060_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_18_V_read32_phi_reg_1060 <= ap_phi_mux_data_18_V_read32_rewind_phi_fu_619_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_18_V_read32_phi_reg_1060 <= data_18_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_18_V_read32_phi_reg_1060 <= ap_phi_reg_pp0_iter0_data_18_V_read32_phi_reg_1060;
                end if;
            end if; 
        end if;
    end process;

    data_19_V_read33_phi_reg_1073_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_19_V_read33_phi_reg_1073 <= ap_phi_mux_data_19_V_read33_rewind_phi_fu_633_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_19_V_read33_phi_reg_1073 <= data_19_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_19_V_read33_phi_reg_1073 <= ap_phi_reg_pp0_iter0_data_19_V_read33_phi_reg_1073;
                end if;
            end if; 
        end if;
    end process;

    data_1_V_read15_phi_reg_839_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_1_V_read15_phi_reg_839 <= ap_phi_mux_data_1_V_read15_rewind_phi_fu_381_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_1_V_read15_phi_reg_839 <= data_1_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_1_V_read15_phi_reg_839 <= ap_phi_reg_pp0_iter0_data_1_V_read15_phi_reg_839;
                end if;
            end if; 
        end if;
    end process;

    data_20_V_read34_phi_reg_1086_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_20_V_read34_phi_reg_1086 <= ap_phi_mux_data_20_V_read34_rewind_phi_fu_647_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_20_V_read34_phi_reg_1086 <= data_20_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_20_V_read34_phi_reg_1086 <= ap_phi_reg_pp0_iter0_data_20_V_read34_phi_reg_1086;
                end if;
            end if; 
        end if;
    end process;

    data_21_V_read35_phi_reg_1099_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_21_V_read35_phi_reg_1099 <= ap_phi_mux_data_21_V_read35_rewind_phi_fu_661_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_21_V_read35_phi_reg_1099 <= data_21_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_21_V_read35_phi_reg_1099 <= ap_phi_reg_pp0_iter0_data_21_V_read35_phi_reg_1099;
                end if;
            end if; 
        end if;
    end process;

    data_22_V_read36_phi_reg_1112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_22_V_read36_phi_reg_1112 <= ap_phi_mux_data_22_V_read36_rewind_phi_fu_675_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_22_V_read36_phi_reg_1112 <= data_22_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_22_V_read36_phi_reg_1112 <= ap_phi_reg_pp0_iter0_data_22_V_read36_phi_reg_1112;
                end if;
            end if; 
        end if;
    end process;

    data_23_V_read37_phi_reg_1125_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_23_V_read37_phi_reg_1125 <= ap_phi_mux_data_23_V_read37_rewind_phi_fu_689_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_23_V_read37_phi_reg_1125 <= data_23_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_23_V_read37_phi_reg_1125 <= ap_phi_reg_pp0_iter0_data_23_V_read37_phi_reg_1125;
                end if;
            end if; 
        end if;
    end process;

    data_24_V_read38_phi_reg_1138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_24_V_read38_phi_reg_1138 <= ap_phi_mux_data_24_V_read38_rewind_phi_fu_703_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_24_V_read38_phi_reg_1138 <= data_24_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_24_V_read38_phi_reg_1138 <= ap_phi_reg_pp0_iter0_data_24_V_read38_phi_reg_1138;
                end if;
            end if; 
        end if;
    end process;

    data_25_V_read39_phi_reg_1151_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_25_V_read39_phi_reg_1151 <= ap_phi_mux_data_25_V_read39_rewind_phi_fu_717_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_25_V_read39_phi_reg_1151 <= data_25_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_25_V_read39_phi_reg_1151 <= ap_phi_reg_pp0_iter0_data_25_V_read39_phi_reg_1151;
                end if;
            end if; 
        end if;
    end process;

    data_26_V_read40_phi_reg_1164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_26_V_read40_phi_reg_1164 <= ap_phi_mux_data_26_V_read40_rewind_phi_fu_731_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_26_V_read40_phi_reg_1164 <= data_26_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_26_V_read40_phi_reg_1164 <= ap_phi_reg_pp0_iter0_data_26_V_read40_phi_reg_1164;
                end if;
            end if; 
        end if;
    end process;

    data_27_V_read41_phi_reg_1177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_27_V_read41_phi_reg_1177 <= ap_phi_mux_data_27_V_read41_rewind_phi_fu_745_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_27_V_read41_phi_reg_1177 <= data_27_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_27_V_read41_phi_reg_1177 <= ap_phi_reg_pp0_iter0_data_27_V_read41_phi_reg_1177;
                end if;
            end if; 
        end if;
    end process;

    data_28_V_read42_phi_reg_1190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_28_V_read42_phi_reg_1190 <= ap_phi_mux_data_28_V_read42_rewind_phi_fu_759_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_28_V_read42_phi_reg_1190 <= data_28_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_28_V_read42_phi_reg_1190 <= ap_phi_reg_pp0_iter0_data_28_V_read42_phi_reg_1190;
                end if;
            end if; 
        end if;
    end process;

    data_29_V_read43_phi_reg_1203_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_29_V_read43_phi_reg_1203 <= ap_phi_mux_data_29_V_read43_rewind_phi_fu_773_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_29_V_read43_phi_reg_1203 <= data_29_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_29_V_read43_phi_reg_1203 <= ap_phi_reg_pp0_iter0_data_29_V_read43_phi_reg_1203;
                end if;
            end if; 
        end if;
    end process;

    data_2_V_read16_phi_reg_852_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_2_V_read16_phi_reg_852 <= ap_phi_mux_data_2_V_read16_rewind_phi_fu_395_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_2_V_read16_phi_reg_852 <= data_2_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_2_V_read16_phi_reg_852 <= ap_phi_reg_pp0_iter0_data_2_V_read16_phi_reg_852;
                end if;
            end if; 
        end if;
    end process;

    data_30_V_read44_phi_reg_1216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_30_V_read44_phi_reg_1216 <= ap_phi_mux_data_30_V_read44_rewind_phi_fu_787_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_30_V_read44_phi_reg_1216 <= data_30_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_30_V_read44_phi_reg_1216 <= ap_phi_reg_pp0_iter0_data_30_V_read44_phi_reg_1216;
                end if;
            end if; 
        end if;
    end process;

    data_31_V_read45_phi_reg_1229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_31_V_read45_phi_reg_1229 <= ap_phi_mux_data_31_V_read45_rewind_phi_fu_801_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_31_V_read45_phi_reg_1229 <= data_31_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_31_V_read45_phi_reg_1229 <= ap_phi_reg_pp0_iter0_data_31_V_read45_phi_reg_1229;
                end if;
            end if; 
        end if;
    end process;

    data_3_V_read17_phi_reg_865_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_3_V_read17_phi_reg_865 <= ap_phi_mux_data_3_V_read17_rewind_phi_fu_409_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_3_V_read17_phi_reg_865 <= data_3_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_3_V_read17_phi_reg_865 <= ap_phi_reg_pp0_iter0_data_3_V_read17_phi_reg_865;
                end if;
            end if; 
        end if;
    end process;

    data_4_V_read18_phi_reg_878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_4_V_read18_phi_reg_878 <= ap_phi_mux_data_4_V_read18_rewind_phi_fu_423_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_4_V_read18_phi_reg_878 <= data_4_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_4_V_read18_phi_reg_878 <= ap_phi_reg_pp0_iter0_data_4_V_read18_phi_reg_878;
                end if;
            end if; 
        end if;
    end process;

    data_5_V_read19_phi_reg_891_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_5_V_read19_phi_reg_891 <= ap_phi_mux_data_5_V_read19_rewind_phi_fu_437_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_5_V_read19_phi_reg_891 <= data_5_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_5_V_read19_phi_reg_891 <= ap_phi_reg_pp0_iter0_data_5_V_read19_phi_reg_891;
                end if;
            end if; 
        end if;
    end process;

    data_6_V_read20_phi_reg_904_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_6_V_read20_phi_reg_904 <= ap_phi_mux_data_6_V_read20_rewind_phi_fu_451_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_6_V_read20_phi_reg_904 <= data_6_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_6_V_read20_phi_reg_904 <= ap_phi_reg_pp0_iter0_data_6_V_read20_phi_reg_904;
                end if;
            end if; 
        end if;
    end process;

    data_7_V_read21_phi_reg_917_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_7_V_read21_phi_reg_917 <= ap_phi_mux_data_7_V_read21_rewind_phi_fu_465_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_7_V_read21_phi_reg_917 <= data_7_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_7_V_read21_phi_reg_917 <= ap_phi_reg_pp0_iter0_data_7_V_read21_phi_reg_917;
                end if;
            end if; 
        end if;
    end process;

    data_8_V_read22_phi_reg_930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_8_V_read22_phi_reg_930 <= ap_phi_mux_data_8_V_read22_rewind_phi_fu_479_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_8_V_read22_phi_reg_930 <= data_8_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_8_V_read22_phi_reg_930 <= ap_phi_reg_pp0_iter0_data_8_V_read22_phi_reg_930;
                end if;
            end if; 
        end if;
    end process;

    data_9_V_read23_phi_reg_943_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_46)) then
                if ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_0)) then 
                    data_9_V_read23_phi_reg_943 <= ap_phi_mux_data_9_V_read23_rewind_phi_fu_493_p6;
                elsif ((ap_phi_mux_do_init_phi_fu_351_p6 = ap_const_lv1_1)) then 
                    data_9_V_read23_phi_reg_943 <= data_9_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_9_V_read23_phi_reg_943 <= ap_phi_reg_pp0_iter0_data_9_V_read23_phi_reg_943;
                end if;
            end if; 
        end if;
    end process;

    do_init_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                do_init_reg_347 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_347 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    res_0_V_write_assign11_reg_1242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                res_0_V_write_assign11_reg_1242 <= acc_0_V_fu_1470_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_0_V_write_assign11_reg_1242 <= ap_const_lv16_18;
            end if; 
        end if;
    end process;

    res_1_V_write_assign9_reg_1256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                res_1_V_write_assign9_reg_1256 <= acc_1_V_fu_1485_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_1_V_write_assign9_reg_1256 <= ap_const_lv16_FFCA;
            end if; 
        end if;
    end process;

    res_2_V_write_assign7_reg_1270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                res_2_V_write_assign7_reg_1270 <= acc_2_V_fu_1500_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_2_V_write_assign7_reg_1270 <= ap_const_lv16_69;
            end if; 
        end if;
    end process;

    res_3_V_write_assign5_reg_1284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                res_3_V_write_assign5_reg_1284 <= acc_3_V_fu_1515_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_3_V_write_assign5_reg_1284 <= ap_const_lv16_48;
            end if; 
        end if;
    end process;

    res_4_V_write_assign3_reg_1298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                res_4_V_write_assign3_reg_1298 <= acc_4_V_fu_1530_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_4_V_write_assign3_reg_1298 <= ap_const_lv16_FF68;
            end if; 
        end if;
    end process;

    w_index13_reg_811_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                w_index13_reg_811 <= w_index_reg_1605;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                w_index13_reg_811 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                data_0_V_read14_rewind_reg_363 <= data_0_V_read14_phi_reg_826;
                data_10_V_read24_rewind_reg_503 <= data_10_V_read24_phi_reg_956;
                data_11_V_read25_rewind_reg_517 <= data_11_V_read25_phi_reg_969;
                data_12_V_read26_rewind_reg_531 <= data_12_V_read26_phi_reg_982;
                data_13_V_read27_rewind_reg_545 <= data_13_V_read27_phi_reg_995;
                data_14_V_read28_rewind_reg_559 <= data_14_V_read28_phi_reg_1008;
                data_15_V_read29_rewind_reg_573 <= data_15_V_read29_phi_reg_1021;
                data_16_V_read30_rewind_reg_587 <= data_16_V_read30_phi_reg_1034;
                data_17_V_read31_rewind_reg_601 <= data_17_V_read31_phi_reg_1047;
                data_18_V_read32_rewind_reg_615 <= data_18_V_read32_phi_reg_1060;
                data_19_V_read33_rewind_reg_629 <= data_19_V_read33_phi_reg_1073;
                data_1_V_read15_rewind_reg_377 <= data_1_V_read15_phi_reg_839;
                data_20_V_read34_rewind_reg_643 <= data_20_V_read34_phi_reg_1086;
                data_21_V_read35_rewind_reg_657 <= data_21_V_read35_phi_reg_1099;
                data_22_V_read36_rewind_reg_671 <= data_22_V_read36_phi_reg_1112;
                data_23_V_read37_rewind_reg_685 <= data_23_V_read37_phi_reg_1125;
                data_24_V_read38_rewind_reg_699 <= data_24_V_read38_phi_reg_1138;
                data_25_V_read39_rewind_reg_713 <= data_25_V_read39_phi_reg_1151;
                data_26_V_read40_rewind_reg_727 <= data_26_V_read40_phi_reg_1164;
                data_27_V_read41_rewind_reg_741 <= data_27_V_read41_phi_reg_1177;
                data_28_V_read42_rewind_reg_755 <= data_28_V_read42_phi_reg_1190;
                data_29_V_read43_rewind_reg_769 <= data_29_V_read43_phi_reg_1203;
                data_2_V_read16_rewind_reg_391 <= data_2_V_read16_phi_reg_852;
                data_30_V_read44_rewind_reg_783 <= data_30_V_read44_phi_reg_1216;
                data_31_V_read45_rewind_reg_797 <= data_31_V_read45_phi_reg_1229;
                data_3_V_read17_rewind_reg_405 <= data_3_V_read17_phi_reg_865;
                data_4_V_read18_rewind_reg_419 <= data_4_V_read18_phi_reg_878;
                data_5_V_read19_rewind_reg_433 <= data_5_V_read19_phi_reg_891;
                data_6_V_read20_rewind_reg_447 <= data_6_V_read20_phi_reg_904;
                data_7_V_read21_rewind_reg_461 <= data_7_V_read21_phi_reg_917;
                data_8_V_read22_rewind_reg_475 <= data_8_V_read22_phi_reg_930;
                data_9_V_read23_rewind_reg_489 <= data_9_V_read23_phi_reg_943;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln43_reg_1610 <= icmp_ln43_fu_1323_p2;
                icmp_ln43_reg_1610_pp0_iter1_reg <= icmp_ln43_reg_1610;
                tmp_125_reg_1624 <= w11_V_q0(31 downto 16);
                tmp_126_reg_1629 <= w11_V_q0(47 downto 32);
                tmp_127_reg_1634 <= w11_V_q0(63 downto 48);
                tmp_128_reg_1639 <= w11_V_q0(75 downto 64);
                tmp_s_reg_1614 <= tmp_s_fu_1329_p34;
                trunc_ln56_reg_1619 <= trunc_ln56_fu_1399_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln43_reg_1610_pp0_iter2_reg <= icmp_ln43_reg_1610_pp0_iter1_reg;
                icmp_ln43_reg_1610_pp0_iter3_reg <= icmp_ln43_reg_1610_pp0_iter2_reg;
                icmp_ln43_reg_1610_pp0_iter4_reg <= icmp_ln43_reg_1610_pp0_iter3_reg;
                mul_ln1118_130_reg_1683 <= grp_fu_1576_p2;
                mul_ln1118_131_reg_1688 <= grp_fu_1582_p2;
                mul_ln1118_132_reg_1693 <= grp_fu_1588_p2;
                mul_ln1118_133_reg_1698 <= grp_fu_1594_p2;
                mul_ln1118_reg_1678 <= grp_fu_1570_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                w_index_reg_1605 <= w_index_fu_1317_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    acc_0_V_fu_1470_p2 <= std_logic_vector(unsigned(trunc_ln3_fu_1461_p4) + unsigned(res_0_V_write_assign11_reg_1242));
    acc_1_V_fu_1485_p2 <= std_logic_vector(unsigned(trunc_ln708_s_fu_1476_p4) + unsigned(res_1_V_write_assign9_reg_1256));
    acc_2_V_fu_1500_p2 <= std_logic_vector(unsigned(trunc_ln708_123_fu_1491_p4) + unsigned(res_2_V_write_assign7_reg_1270));
    acc_3_V_fu_1515_p2 <= std_logic_vector(unsigned(trunc_ln708_124_fu_1506_p4) + unsigned(res_3_V_write_assign5_reg_1284));
    acc_4_V_fu_1530_p2 <= std_logic_vector(unsigned(trunc_ln708_125_fu_1521_p4) + unsigned(res_4_V_write_assign3_reg_1298));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_319_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_319 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_46_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_46 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_11001, icmp_ln43_reg_1610_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_data_0_V_read14_rewind_phi_fu_367_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_0_V_read14_rewind_reg_363, data_0_V_read14_phi_reg_826, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_0_V_read14_rewind_phi_fu_367_p6 <= data_0_V_read14_phi_reg_826;
        else 
            ap_phi_mux_data_0_V_read14_rewind_phi_fu_367_p6 <= data_0_V_read14_rewind_reg_363;
        end if; 
    end process;


    ap_phi_mux_data_10_V_read24_rewind_phi_fu_507_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_10_V_read24_rewind_reg_503, data_10_V_read24_phi_reg_956, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_10_V_read24_rewind_phi_fu_507_p6 <= data_10_V_read24_phi_reg_956;
        else 
            ap_phi_mux_data_10_V_read24_rewind_phi_fu_507_p6 <= data_10_V_read24_rewind_reg_503;
        end if; 
    end process;


    ap_phi_mux_data_11_V_read25_rewind_phi_fu_521_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_11_V_read25_rewind_reg_517, data_11_V_read25_phi_reg_969, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_11_V_read25_rewind_phi_fu_521_p6 <= data_11_V_read25_phi_reg_969;
        else 
            ap_phi_mux_data_11_V_read25_rewind_phi_fu_521_p6 <= data_11_V_read25_rewind_reg_517;
        end if; 
    end process;


    ap_phi_mux_data_12_V_read26_rewind_phi_fu_535_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_12_V_read26_rewind_reg_531, data_12_V_read26_phi_reg_982, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_12_V_read26_rewind_phi_fu_535_p6 <= data_12_V_read26_phi_reg_982;
        else 
            ap_phi_mux_data_12_V_read26_rewind_phi_fu_535_p6 <= data_12_V_read26_rewind_reg_531;
        end if; 
    end process;


    ap_phi_mux_data_13_V_read27_rewind_phi_fu_549_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_13_V_read27_rewind_reg_545, data_13_V_read27_phi_reg_995, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_13_V_read27_rewind_phi_fu_549_p6 <= data_13_V_read27_phi_reg_995;
        else 
            ap_phi_mux_data_13_V_read27_rewind_phi_fu_549_p6 <= data_13_V_read27_rewind_reg_545;
        end if; 
    end process;


    ap_phi_mux_data_14_V_read28_rewind_phi_fu_563_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_14_V_read28_rewind_reg_559, data_14_V_read28_phi_reg_1008, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_14_V_read28_rewind_phi_fu_563_p6 <= data_14_V_read28_phi_reg_1008;
        else 
            ap_phi_mux_data_14_V_read28_rewind_phi_fu_563_p6 <= data_14_V_read28_rewind_reg_559;
        end if; 
    end process;


    ap_phi_mux_data_15_V_read29_rewind_phi_fu_577_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_15_V_read29_rewind_reg_573, data_15_V_read29_phi_reg_1021, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_15_V_read29_rewind_phi_fu_577_p6 <= data_15_V_read29_phi_reg_1021;
        else 
            ap_phi_mux_data_15_V_read29_rewind_phi_fu_577_p6 <= data_15_V_read29_rewind_reg_573;
        end if; 
    end process;


    ap_phi_mux_data_16_V_read30_rewind_phi_fu_591_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_16_V_read30_rewind_reg_587, data_16_V_read30_phi_reg_1034, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_16_V_read30_rewind_phi_fu_591_p6 <= data_16_V_read30_phi_reg_1034;
        else 
            ap_phi_mux_data_16_V_read30_rewind_phi_fu_591_p6 <= data_16_V_read30_rewind_reg_587;
        end if; 
    end process;


    ap_phi_mux_data_17_V_read31_rewind_phi_fu_605_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_17_V_read31_rewind_reg_601, data_17_V_read31_phi_reg_1047, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_17_V_read31_rewind_phi_fu_605_p6 <= data_17_V_read31_phi_reg_1047;
        else 
            ap_phi_mux_data_17_V_read31_rewind_phi_fu_605_p6 <= data_17_V_read31_rewind_reg_601;
        end if; 
    end process;


    ap_phi_mux_data_18_V_read32_rewind_phi_fu_619_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_18_V_read32_rewind_reg_615, data_18_V_read32_phi_reg_1060, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_18_V_read32_rewind_phi_fu_619_p6 <= data_18_V_read32_phi_reg_1060;
        else 
            ap_phi_mux_data_18_V_read32_rewind_phi_fu_619_p6 <= data_18_V_read32_rewind_reg_615;
        end if; 
    end process;


    ap_phi_mux_data_19_V_read33_rewind_phi_fu_633_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_19_V_read33_rewind_reg_629, data_19_V_read33_phi_reg_1073, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_19_V_read33_rewind_phi_fu_633_p6 <= data_19_V_read33_phi_reg_1073;
        else 
            ap_phi_mux_data_19_V_read33_rewind_phi_fu_633_p6 <= data_19_V_read33_rewind_reg_629;
        end if; 
    end process;


    ap_phi_mux_data_1_V_read15_rewind_phi_fu_381_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_1_V_read15_rewind_reg_377, data_1_V_read15_phi_reg_839, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_1_V_read15_rewind_phi_fu_381_p6 <= data_1_V_read15_phi_reg_839;
        else 
            ap_phi_mux_data_1_V_read15_rewind_phi_fu_381_p6 <= data_1_V_read15_rewind_reg_377;
        end if; 
    end process;


    ap_phi_mux_data_20_V_read34_rewind_phi_fu_647_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_20_V_read34_rewind_reg_643, data_20_V_read34_phi_reg_1086, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_20_V_read34_rewind_phi_fu_647_p6 <= data_20_V_read34_phi_reg_1086;
        else 
            ap_phi_mux_data_20_V_read34_rewind_phi_fu_647_p6 <= data_20_V_read34_rewind_reg_643;
        end if; 
    end process;


    ap_phi_mux_data_21_V_read35_rewind_phi_fu_661_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_21_V_read35_rewind_reg_657, data_21_V_read35_phi_reg_1099, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_21_V_read35_rewind_phi_fu_661_p6 <= data_21_V_read35_phi_reg_1099;
        else 
            ap_phi_mux_data_21_V_read35_rewind_phi_fu_661_p6 <= data_21_V_read35_rewind_reg_657;
        end if; 
    end process;


    ap_phi_mux_data_22_V_read36_rewind_phi_fu_675_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_22_V_read36_rewind_reg_671, data_22_V_read36_phi_reg_1112, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_22_V_read36_rewind_phi_fu_675_p6 <= data_22_V_read36_phi_reg_1112;
        else 
            ap_phi_mux_data_22_V_read36_rewind_phi_fu_675_p6 <= data_22_V_read36_rewind_reg_671;
        end if; 
    end process;


    ap_phi_mux_data_23_V_read37_rewind_phi_fu_689_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_23_V_read37_rewind_reg_685, data_23_V_read37_phi_reg_1125, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_23_V_read37_rewind_phi_fu_689_p6 <= data_23_V_read37_phi_reg_1125;
        else 
            ap_phi_mux_data_23_V_read37_rewind_phi_fu_689_p6 <= data_23_V_read37_rewind_reg_685;
        end if; 
    end process;


    ap_phi_mux_data_24_V_read38_rewind_phi_fu_703_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_24_V_read38_rewind_reg_699, data_24_V_read38_phi_reg_1138, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_24_V_read38_rewind_phi_fu_703_p6 <= data_24_V_read38_phi_reg_1138;
        else 
            ap_phi_mux_data_24_V_read38_rewind_phi_fu_703_p6 <= data_24_V_read38_rewind_reg_699;
        end if; 
    end process;


    ap_phi_mux_data_25_V_read39_rewind_phi_fu_717_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_25_V_read39_rewind_reg_713, data_25_V_read39_phi_reg_1151, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_25_V_read39_rewind_phi_fu_717_p6 <= data_25_V_read39_phi_reg_1151;
        else 
            ap_phi_mux_data_25_V_read39_rewind_phi_fu_717_p6 <= data_25_V_read39_rewind_reg_713;
        end if; 
    end process;


    ap_phi_mux_data_26_V_read40_rewind_phi_fu_731_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_26_V_read40_rewind_reg_727, data_26_V_read40_phi_reg_1164, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_26_V_read40_rewind_phi_fu_731_p6 <= data_26_V_read40_phi_reg_1164;
        else 
            ap_phi_mux_data_26_V_read40_rewind_phi_fu_731_p6 <= data_26_V_read40_rewind_reg_727;
        end if; 
    end process;


    ap_phi_mux_data_27_V_read41_rewind_phi_fu_745_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_27_V_read41_rewind_reg_741, data_27_V_read41_phi_reg_1177, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_27_V_read41_rewind_phi_fu_745_p6 <= data_27_V_read41_phi_reg_1177;
        else 
            ap_phi_mux_data_27_V_read41_rewind_phi_fu_745_p6 <= data_27_V_read41_rewind_reg_741;
        end if; 
    end process;


    ap_phi_mux_data_28_V_read42_rewind_phi_fu_759_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_28_V_read42_rewind_reg_755, data_28_V_read42_phi_reg_1190, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_28_V_read42_rewind_phi_fu_759_p6 <= data_28_V_read42_phi_reg_1190;
        else 
            ap_phi_mux_data_28_V_read42_rewind_phi_fu_759_p6 <= data_28_V_read42_rewind_reg_755;
        end if; 
    end process;


    ap_phi_mux_data_29_V_read43_rewind_phi_fu_773_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_29_V_read43_rewind_reg_769, data_29_V_read43_phi_reg_1203, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_29_V_read43_rewind_phi_fu_773_p6 <= data_29_V_read43_phi_reg_1203;
        else 
            ap_phi_mux_data_29_V_read43_rewind_phi_fu_773_p6 <= data_29_V_read43_rewind_reg_769;
        end if; 
    end process;


    ap_phi_mux_data_2_V_read16_rewind_phi_fu_395_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_2_V_read16_rewind_reg_391, data_2_V_read16_phi_reg_852, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_2_V_read16_rewind_phi_fu_395_p6 <= data_2_V_read16_phi_reg_852;
        else 
            ap_phi_mux_data_2_V_read16_rewind_phi_fu_395_p6 <= data_2_V_read16_rewind_reg_391;
        end if; 
    end process;


    ap_phi_mux_data_30_V_read44_rewind_phi_fu_787_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_30_V_read44_rewind_reg_783, data_30_V_read44_phi_reg_1216, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_30_V_read44_rewind_phi_fu_787_p6 <= data_30_V_read44_phi_reg_1216;
        else 
            ap_phi_mux_data_30_V_read44_rewind_phi_fu_787_p6 <= data_30_V_read44_rewind_reg_783;
        end if; 
    end process;


    ap_phi_mux_data_31_V_read45_rewind_phi_fu_801_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_31_V_read45_rewind_reg_797, data_31_V_read45_phi_reg_1229, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_31_V_read45_rewind_phi_fu_801_p6 <= data_31_V_read45_phi_reg_1229;
        else 
            ap_phi_mux_data_31_V_read45_rewind_phi_fu_801_p6 <= data_31_V_read45_rewind_reg_797;
        end if; 
    end process;


    ap_phi_mux_data_3_V_read17_rewind_phi_fu_409_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_3_V_read17_rewind_reg_405, data_3_V_read17_phi_reg_865, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_3_V_read17_rewind_phi_fu_409_p6 <= data_3_V_read17_phi_reg_865;
        else 
            ap_phi_mux_data_3_V_read17_rewind_phi_fu_409_p6 <= data_3_V_read17_rewind_reg_405;
        end if; 
    end process;


    ap_phi_mux_data_4_V_read18_rewind_phi_fu_423_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_4_V_read18_rewind_reg_419, data_4_V_read18_phi_reg_878, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_4_V_read18_rewind_phi_fu_423_p6 <= data_4_V_read18_phi_reg_878;
        else 
            ap_phi_mux_data_4_V_read18_rewind_phi_fu_423_p6 <= data_4_V_read18_rewind_reg_419;
        end if; 
    end process;


    ap_phi_mux_data_5_V_read19_rewind_phi_fu_437_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_5_V_read19_rewind_reg_433, data_5_V_read19_phi_reg_891, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_5_V_read19_rewind_phi_fu_437_p6 <= data_5_V_read19_phi_reg_891;
        else 
            ap_phi_mux_data_5_V_read19_rewind_phi_fu_437_p6 <= data_5_V_read19_rewind_reg_433;
        end if; 
    end process;


    ap_phi_mux_data_6_V_read20_rewind_phi_fu_451_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_6_V_read20_rewind_reg_447, data_6_V_read20_phi_reg_904, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_6_V_read20_rewind_phi_fu_451_p6 <= data_6_V_read20_phi_reg_904;
        else 
            ap_phi_mux_data_6_V_read20_rewind_phi_fu_451_p6 <= data_6_V_read20_rewind_reg_447;
        end if; 
    end process;


    ap_phi_mux_data_7_V_read21_rewind_phi_fu_465_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_7_V_read21_rewind_reg_461, data_7_V_read21_phi_reg_917, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_7_V_read21_rewind_phi_fu_465_p6 <= data_7_V_read21_phi_reg_917;
        else 
            ap_phi_mux_data_7_V_read21_rewind_phi_fu_465_p6 <= data_7_V_read21_rewind_reg_461;
        end if; 
    end process;


    ap_phi_mux_data_8_V_read22_rewind_phi_fu_479_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_8_V_read22_rewind_reg_475, data_8_V_read22_phi_reg_930, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_8_V_read22_rewind_phi_fu_479_p6 <= data_8_V_read22_phi_reg_930;
        else 
            ap_phi_mux_data_8_V_read22_rewind_phi_fu_479_p6 <= data_8_V_read22_rewind_reg_475;
        end if; 
    end process;


    ap_phi_mux_data_9_V_read23_rewind_phi_fu_493_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, data_9_V_read23_rewind_reg_489, data_9_V_read23_phi_reg_943, icmp_ln43_reg_1610, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln43_reg_1610 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_9_V_read23_rewind_phi_fu_493_p6 <= data_9_V_read23_phi_reg_943;
        else 
            ap_phi_mux_data_9_V_read23_rewind_phi_fu_493_p6 <= data_9_V_read23_rewind_reg_489;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_351_p6_assign_proc : process(do_init_reg_347, icmp_ln43_reg_1610, ap_condition_319)
    begin
        if ((ap_const_boolean_1 = ap_condition_319)) then
            if ((icmp_ln43_reg_1610 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_351_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln43_reg_1610 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_351_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_351_p6 <= do_init_reg_347;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_351_p6 <= do_init_reg_347;
        end if; 
    end process;


    ap_phi_mux_w_index13_phi_fu_815_p6_assign_proc : process(w_index13_reg_811, w_index_reg_1605, icmp_ln43_reg_1610, ap_condition_319)
    begin
        if ((ap_const_boolean_1 = ap_condition_319)) then
            if ((icmp_ln43_reg_1610 = ap_const_lv1_1)) then 
                ap_phi_mux_w_index13_phi_fu_815_p6 <= ap_const_lv5_0;
            elsif ((icmp_ln43_reg_1610 = ap_const_lv1_0)) then 
                ap_phi_mux_w_index13_phi_fu_815_p6 <= w_index_reg_1605;
            else 
                ap_phi_mux_w_index13_phi_fu_815_p6 <= w_index13_reg_811;
            end if;
        else 
            ap_phi_mux_w_index13_phi_fu_815_p6 <= w_index13_reg_811;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_data_0_V_read14_phi_reg_826 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_10_V_read24_phi_reg_956 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_11_V_read25_phi_reg_969 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_12_V_read26_phi_reg_982 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_13_V_read27_phi_reg_995 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_14_V_read28_phi_reg_1008 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_15_V_read29_phi_reg_1021 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_16_V_read30_phi_reg_1034 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_17_V_read31_phi_reg_1047 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_18_V_read32_phi_reg_1060 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_19_V_read33_phi_reg_1073 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_1_V_read15_phi_reg_839 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_20_V_read34_phi_reg_1086 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_21_V_read35_phi_reg_1099 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_22_V_read36_phi_reg_1112 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_23_V_read37_phi_reg_1125 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_24_V_read38_phi_reg_1138 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_25_V_read39_phi_reg_1151 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_26_V_read40_phi_reg_1164 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_27_V_read41_phi_reg_1177 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_28_V_read42_phi_reg_1190 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_29_V_read43_phi_reg_1203 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_2_V_read16_phi_reg_852 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_30_V_read44_phi_reg_1216 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_31_V_read45_phi_reg_1229 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_3_V_read17_phi_reg_865 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_4_V_read18_phi_reg_878 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_5_V_read19_phi_reg_891 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_6_V_read20_phi_reg_904 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_7_V_read21_phi_reg_917 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_8_V_read22_phi_reg_930 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_9_V_read23_phi_reg_943 <= "XXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(icmp_ln43_fu_1323_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_fu_1323_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_1610_pp0_iter4_reg, acc_0_V_fu_1470_p2, ap_enable_reg_pp0_iter5, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_return_0 <= acc_0_V_fu_1470_p2;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_1610_pp0_iter4_reg, ap_enable_reg_pp0_iter5, acc_1_V_fu_1485_p2, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_return_1 <= acc_1_V_fu_1485_p2;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_1610_pp0_iter4_reg, ap_enable_reg_pp0_iter5, acc_2_V_fu_1500_p2, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_return_2 <= acc_2_V_fu_1500_p2;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_1610_pp0_iter4_reg, ap_enable_reg_pp0_iter5, acc_3_V_fu_1515_p2, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_return_3 <= acc_3_V_fu_1515_p2;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln43_reg_1610_pp0_iter4_reg, ap_enable_reg_pp0_iter5, acc_4_V_fu_1530_p2, ap_return_4_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln43_reg_1610_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_return_4 <= acc_4_V_fu_1530_p2;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    grp_fu_1570_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1570_ce <= ap_const_logic_1;
        else 
            grp_fu_1570_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1570_p1 <= sext_ln1116_cast_fu_1443_p1(16 - 1 downto 0);

    grp_fu_1576_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1576_ce <= ap_const_logic_1;
        else 
            grp_fu_1576_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1576_p1 <= sext_ln1116_cast_fu_1443_p1(16 - 1 downto 0);

    grp_fu_1582_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1582_ce <= ap_const_logic_1;
        else 
            grp_fu_1582_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1582_p1 <= sext_ln1116_cast_fu_1443_p1(16 - 1 downto 0);

    grp_fu_1588_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1588_ce <= ap_const_logic_1;
        else 
            grp_fu_1588_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1588_p1 <= sext_ln1116_cast_fu_1443_p1(16 - 1 downto 0);

    grp_fu_1594_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1594_ce <= ap_const_logic_1;
        else 
            grp_fu_1594_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1594_p0 <= sext_ln1116_cast_fu_1443_p1(16 - 1 downto 0);
    icmp_ln43_fu_1323_p2 <= "1" when (ap_phi_mux_w_index13_phi_fu_815_p6 = ap_const_lv5_1F) else "0";
        sext_ln1116_cast_fu_1443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_1614),26));

    trunc_ln3_fu_1461_p4 <= mul_ln1118_reg_1678(25 downto 10);
    trunc_ln56_fu_1399_p1 <= w11_V_q0(16 - 1 downto 0);
    trunc_ln708_123_fu_1491_p4 <= mul_ln1118_131_reg_1688(25 downto 10);
    trunc_ln708_124_fu_1506_p4 <= mul_ln1118_132_reg_1693(25 downto 10);
    trunc_ln708_125_fu_1521_p4 <= mul_ln1118_133_reg_1698(25 downto 10);
    trunc_ln708_s_fu_1476_p4 <= mul_ln1118_130_reg_1683(25 downto 10);
    w11_V_address0 <= zext_ln56_fu_1312_p1(5 - 1 downto 0);

    w11_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w11_V_ce0 <= ap_const_logic_1;
        else 
            w11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    w_index_fu_1317_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_w_index13_phi_fu_815_p6));
    zext_ln56_fu_1312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_w_index13_phi_fu_815_p6),64));
end behav;
