Release 13.4 - par O.87xf (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Thu May 04 09:08:52 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   wave<0>_IBUF
   wave<1>_IBUF


