 
****************************************
check_design summary:
Version:     O-2018.06
Date:        Tue Jan  7 00:18:36 2020
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    129
    Unconnected ports (LINT-28)                                    26
    Feedthrough (LINT-29)                                           6
    Shorted outputs (LINT-31)                                      64
    Constant outputs (LINT-52)                                     33

Cells                                                              23
    Cells do not drive (LINT-1)                                    23
--------------------------------------------------------------------------------

Warning: In design 'ID_stage', cell 'C210' does not drive any nets. (LINT-1)
Warning: In design 'EXE_stage', cell 'C36' does not drive any nets. (LINT-1)
Warning: In design 'regfile', cell 'C23423' does not drive any nets. (LINT-1)
Warning: In design 'regfile', cell 'C23437' does not drive any nets. (LINT-1)
Warning: In design 'regfile', cell 'C23532' does not drive any nets. (LINT-1)
Warning: In design 'regfile', cell 'C23627' does not drive any nets. (LINT-1)
Warning: In design 'regfile', cell 'C23782' does not drive any nets. (LINT-1)
Warning: In design 'regfile', cell 'C23785' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'B_34' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C2192' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C2193' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C2194' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C2291' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C2293' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C2294' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C2295' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C2296' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'B_36' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'B_37' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C2356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C2357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C3126' does not drive any nets. (LINT-1)
Warning: In design 'controller', port 'instn[25]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[24]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[23]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[22]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[21]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[20]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[19]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[18]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[17]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[16]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[15]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[14]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[13]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[12]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[11]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[10]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[9]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[8]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', port 'instn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'controller', input port 'instn[31]' is connected directly to output port 'opcode[5]'. (LINT-29)
Warning: In design 'controller', input port 'instn[30]' is connected directly to output port 'opcode[4]'. (LINT-29)
Warning: In design 'controller', input port 'instn[29]' is connected directly to output port 'opcode[3]'. (LINT-29)
Warning: In design 'controller', input port 'instn[28]' is connected directly to output port 'opcode[2]'. (LINT-29)
Warning: In design 'controller', input port 'instn[27]' is connected directly to output port 'opcode[1]'. (LINT-29)
Warning: In design 'controller', input port 'instn[26]' is connected directly to output port 'opcode[0]'. (LINT-29)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[15]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[16]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[17]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[18]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[19]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[20]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[21]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[22]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[23]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[24]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[25]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[26]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[27]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[28]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[29]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[30]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[4]' is connected directly to output port 'immd[31]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[3]' is connected directly to output port 'immd[14]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[2]' is connected directly to output port 'immd[13]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[1]' is connected directly to output port 'immd[12]'. (LINT-31)
Warning: In design 'ID_stage', output port 'rd_addr[0]' is connected directly to output port 'immd[11]'. (LINT-31)
Warning: In design 'ID_stage', output port 'shamt[4]' is connected directly to output port 'immd[10]'. (LINT-31)
Warning: In design 'ID_stage', output port 'shamt[3]' is connected directly to output port 'immd[9]'. (LINT-31)
Warning: In design 'ID_stage', output port 'shamt[2]' is connected directly to output port 'immd[8]'. (LINT-31)
Warning: In design 'ID_stage', output port 'shamt[1]' is connected directly to output port 'immd[7]'. (LINT-31)
Warning: In design 'ID_stage', output port 'shamt[0]' is connected directly to output port 'immd[6]'. (LINT-31)
Warning: In design 'ID_stage', output port 'funct[5]' is connected directly to output port 'immd[5]'. (LINT-31)
Warning: In design 'ID_stage', output port 'funct[4]' is connected directly to output port 'immd[4]'. (LINT-31)
Warning: In design 'ID_stage', output port 'funct[3]' is connected directly to output port 'immd[3]'. (LINT-31)
Warning: In design 'ID_stage', output port 'funct[2]' is connected directly to output port 'immd[2]'. (LINT-31)
Warning: In design 'ID_stage', output port 'funct[1]' is connected directly to output port 'immd[1]'. (LINT-31)
Warning: In design 'ID_stage', output port 'funct[0]' is connected directly to output port 'immd[0]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[0]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[1]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[2]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[3]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[4]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[5]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[6]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[7]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[8]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[9]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[10]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[11]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[12]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[13]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[14]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_datao[15]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[0]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[1]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[2]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[3]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[4]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[5]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[6]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[7]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[8]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[9]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[10]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[11]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[12]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[13]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[14]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to output port 'peri_addr[15]'. (LINT-31)
Warning: In design 'ID_stage', output port 'peri_web' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_addr[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ID_stage', output port 'peri_datao[0]' is connected directly to 'logic 0'. (LINT-52)
1
