;redcode
;assert 1
	SPL 0, <402
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @12, #200
	SUB #0, <0
	CMP -209, <-120
	CMP 0, 4
	DJN -1, @-20
	SUB 3, <0
	JMN @12, #200
	SUB 40, 0
	JMZ 210, 30
	SUB <930, @-2
	SUB 90, @0
	MOV -1, <-20
	ADD -1, <-20
	JMZ @270, @0
	SUB 3, 0
	MOV -1, <-20
	SUB @121, 103
	SUB 0, -0
	SUB 3, 0
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	SUB 30, 1
	SUB @121, 106
	SUB 20, 10
	SLT 0, 0
	SUB 300, 60
	ADD 230, 609
	SUB <421, 106
	ADD 210, 31
	SPL 12, #10
	ADD 210, 31
	MOV -1, <-20
	SLT 0, 0
	JMN 0, #2
	DJN 30, 0
	JMN 0, #2
	JMZ 30, 9
	JMN @12, #201
	SUB 0, -0
	SLT 30, 0
	SUB @121, 103
	SUB 30, 1
	MOV -7, <-20
	SPL 0, <402
