{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1641923469494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1641923469494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 12 01:51:09 2022 " "Processing started: Wed Jan 12 01:51:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1641923469494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1641923469494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Washing_Machine -c Washing_Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Washing_Machine -c Washing_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1641923469494 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1641923469952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/qqnemo30/desktop/fpga_washing_machine_pro_max/blocks_pro_max/washing_machine_states/washing_machine_states.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/qqnemo30/desktop/fpga_washing_machine_pro_max/blocks_pro_max/washing_machine_states/washing_machine_states.v" { { "Info" "ISGN_ENTITY_NAME" "1 Washing_Machine_States " "Found entity 1: Washing_Machine_States" {  } { { "../Blocks_PRO_MAX/Washing_Machine_States/Washing_Machine_States.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Washing_Machine_States/Washing_Machine_States.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641923470015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641923470015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/qqnemo30/desktop/fpga_washing_machine_pro_max/blocks_pro_max/timer/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/qqnemo30/desktop/fpga_washing_machine_pro_max/blocks_pro_max/timer/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641923470015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641923470015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/qqnemo30/desktop/fpga_washing_machine_pro_max/blocks_pro_max/seven_segment_digital_tube_ignite/seven_segment_digital_tube_ignite.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/qqnemo30/desktop/fpga_washing_machine_pro_max/blocks_pro_max/seven_segment_digital_tube_ignite/seven_segment_digital_tube_ignite.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_segment_digital_tube_ignite " "Found entity 1: Seven_segment_digital_tube_ignite" {  } { { "../Blocks_PRO_MAX/Seven_segment_digital_tube_ignite/Seven_segment_digital_tube_ignite.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Seven_segment_digital_tube_ignite/Seven_segment_digital_tube_ignite.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641923470031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641923470031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/qqnemo30/desktop/fpga_washing_machine_pro_max/blocks_pro_max/seven_segment_digital_tube_choose/seven_segment_digital_tube_choose.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/qqnemo30/desktop/fpga_washing_machine_pro_max/blocks_pro_max/seven_segment_digital_tube_choose/seven_segment_digital_tube_choose.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_segment_digital_tube_choose " "Found entity 1: Seven_segment_digital_tube_choose" {  } { { "../Blocks_PRO_MAX/Seven_segment_digital_tube_choose/Seven_segment_digital_tube_choose.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Seven_segment_digital_tube_choose/Seven_segment_digital_tube_choose.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641923470031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641923470031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/qqnemo30/desktop/fpga_washing_machine_pro_max/blocks_pro_max/led_dot_matrix/led_dot_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/qqnemo30/desktop/fpga_washing_machine_pro_max/blocks_pro_max/led_dot_matrix/led_dot_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_dot_matrix " "Found entity 1: LED_dot_matrix" {  } { { "../Blocks_PRO_MAX/LED_dot_matrix/LED_dot_matrix.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/LED_dot_matrix/LED_dot_matrix.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641923470031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641923470031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/qqnemo30/desktop/fpga_washing_machine_pro_max/blocks_pro_max/breathing_led/breathing_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/qqnemo30/desktop/fpga_washing_machine_pro_max/blocks_pro_max/breathing_led/breathing_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Breathing_LED " "Found entity 1: Breathing_LED" {  } { { "../Blocks_PRO_MAX/Breathing_LED/Breathing_LED.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Breathing_LED/Breathing_LED.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641923470046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641923470046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_1 Washing_Machine_States.v(20) " "Verilog HDL Implicit Net warning at Washing_Machine_States.v(20): created implicit net for \"temp_1\"" {  } { { "../Blocks_PRO_MAX/Washing_Machine_States/Washing_Machine_States.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Washing_Machine_States/Washing_Machine_States.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641923470046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_2 Washing_Machine_States.v(21) " "Verilog HDL Implicit Net warning at Washing_Machine_States.v(21): created implicit net for \"temp_2\"" {  } { { "../Blocks_PRO_MAX/Washing_Machine_States/Washing_Machine_States.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Washing_Machine_States/Washing_Machine_States.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641923470046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_3 Washing_Machine_States.v(22) " "Verilog HDL Implicit Net warning at Washing_Machine_States.v(22): created implicit net for \"temp_3\"" {  } { { "../Blocks_PRO_MAX/Washing_Machine_States/Washing_Machine_States.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Washing_Machine_States/Washing_Machine_States.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641923470046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_4 Washing_Machine_States.v(23) " "Verilog HDL Implicit Net warning at Washing_Machine_States.v(23): created implicit net for \"temp_4\"" {  } { { "../Blocks_PRO_MAX/Washing_Machine_States/Washing_Machine_States.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Washing_Machine_States/Washing_Machine_States.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641923470046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "double_edge_detect Timer.v(20) " "Verilog HDL Implicit Net warning at Timer.v(20): created implicit net for \"double_edge_detect\"" {  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641923470046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "washing_machine.bdf 1 1 " "Using design file washing_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Washing_Machine " "Found entity 1: Washing_Machine" {  } { { "washing_machine.bdf" "" { Schematic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/washing_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641923470109 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1641923470109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Washing_Machine " "Elaborating entity \"Washing_Machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1641923470109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_segment_digital_tube_ignite Seven_segment_digital_tube_ignite:inst " "Elaborating entity \"Seven_segment_digital_tube_ignite\" for hierarchy \"Seven_segment_digital_tube_ignite:inst\"" {  } { { "washing_machine.bdf" "inst" { Schematic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/washing_machine.bdf" { { 176 1760 1960 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641923470124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Washing_Machine_States Washing_Machine_States:inst_1 " "Elaborating entity \"Washing_Machine_States\" for hierarchy \"Washing_Machine_States:inst_1\"" {  } { { "washing_machine.bdf" "inst_1" { Schematic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/washing_machine.bdf" { { 240 232 488 448 "inst_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641923470124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:inst3 " "Elaborating entity \"Timer\" for hierarchy \"Timer:inst3\"" {  } { { "washing_machine.bdf" "inst3" { Schematic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/washing_machine.bdf" { { 560 256 480 768 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641923470124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Timer.v(46) " "Verilog HDL assignment warning at Timer.v(46): truncated value with size 32 to match size of target (14)" {  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641923470140 "|Washing_Machine|Timer:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Timer.v(61) " "Verilog HDL assignment warning at Timer.v(61): truncated value with size 32 to match size of target (9)" {  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641923470140 "|Washing_Machine|Timer:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Timer.v(89) " "Verilog HDL assignment warning at Timer.v(89): truncated value with size 32 to match size of target (13)" {  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641923470140 "|Washing_Machine|Timer:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Timer.v(170) " "Verilog HDL assignment warning at Timer.v(170): truncated value with size 32 to match size of target (4)" {  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641923470140 "|Washing_Machine|Timer:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Timer.v(199) " "Verilog HDL assignment warning at Timer.v(199): truncated value with size 32 to match size of target (4)" {  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641923470140 "|Washing_Machine|Timer:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Timer.v(228) " "Verilog HDL assignment warning at Timer.v(228): truncated value with size 32 to match size of target (4)" {  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641923470140 "|Washing_Machine|Timer:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Timer.v(244) " "Verilog HDL assignment warning at Timer.v(244): truncated value with size 32 to match size of target (4)" {  } { { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641923470140 "|Washing_Machine|Timer:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_segment_digital_tube_choose Seven_segment_digital_tube_choose:inst1 " "Elaborating entity \"Seven_segment_digital_tube_choose\" for hierarchy \"Seven_segment_digital_tube_choose:inst1\"" {  } { { "washing_machine.bdf" "inst1" { Schematic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/washing_machine.bdf" { { 528 1760 1952 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641923470171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Seven_segment_digital_tube_choose.v(34) " "Verilog HDL assignment warning at Seven_segment_digital_tube_choose.v(34): truncated value with size 32 to match size of target (15)" {  } { { "../Blocks_PRO_MAX/Seven_segment_digital_tube_choose/Seven_segment_digital_tube_choose.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Seven_segment_digital_tube_choose/Seven_segment_digital_tube_choose.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641923470171 "|Washing_Machine|Seven_segment_digital_tube_choose:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Breathing_LED Breathing_LED:inst_6 " "Elaborating entity \"Breathing_LED\" for hierarchy \"Breathing_LED:inst_6\"" {  } { { "washing_machine.bdf" "inst_6" { Schematic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/washing_machine.bdf" { { 272 760 912 384 "inst_6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641923470202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Breathing_LED.v(25) " "Verilog HDL assignment warning at Breathing_LED.v(25): truncated value with size 32 to match size of target (7)" {  } { { "../Blocks_PRO_MAX/Breathing_LED/Breathing_LED.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Breathing_LED/Breathing_LED.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641923470202 "|Washing_Machine|Breathing_LED:inst_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Breathing_LED.v(37) " "Verilog HDL assignment warning at Breathing_LED.v(37): truncated value with size 32 to match size of target (10)" {  } { { "../Blocks_PRO_MAX/Breathing_LED/Breathing_LED.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Breathing_LED/Breathing_LED.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641923470202 "|Washing_Machine|Breathing_LED:inst_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Breathing_LED.v(49) " "Verilog HDL assignment warning at Breathing_LED.v(49): truncated value with size 32 to match size of target (9)" {  } { { "../Blocks_PRO_MAX/Breathing_LED/Breathing_LED.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Breathing_LED/Breathing_LED.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641923470202 "|Washing_Machine|Breathing_LED:inst_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_dot_matrix LED_dot_matrix:inst2 " "Elaborating entity \"LED_dot_matrix\" for hierarchy \"LED_dot_matrix:inst2\"" {  } { { "washing_machine.bdf" "inst2" { Schematic "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Washing_Machine_PRO_MAX/washing_machine.bdf" { { 816 280 448 960 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641923470234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 LED_dot_matrix.v(62) " "Verilog HDL assignment warning at LED_dot_matrix.v(62): truncated value with size 32 to match size of target (14)" {  } { { "../Blocks_PRO_MAX/LED_dot_matrix/LED_dot_matrix.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/LED_dot_matrix/LED_dot_matrix.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1641923470234 "|Washing_Machine|LED_dot_matrix:inst2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Blocks_PRO_MAX/Seven_segment_digital_tube_ignite/Seven_segment_digital_tube_ignite.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Seven_segment_digital_tube_ignite/Seven_segment_digital_tube_ignite.v" 15 -1 0 } } { "../Blocks_PRO_MAX/Seven_segment_digital_tube_choose/Seven_segment_digital_tube_choose.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Seven_segment_digital_tube_choose/Seven_segment_digital_tube_choose.v" 8 -1 0 } } { "../Blocks_PRO_MAX/Breathing_LED/Breathing_LED.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Breathing_LED/Breathing_LED.v" 9 -1 0 } } { "../Blocks_PRO_MAX/Washing_Machine_States/Washing_Machine_States.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Washing_Machine_States/Washing_Machine_States.v" 9 -1 0 } } { "../Blocks_PRO_MAX/LED_dot_matrix/LED_dot_matrix.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/LED_dot_matrix/LED_dot_matrix.v" 85 -1 0 } } { "../Blocks_PRO_MAX/LED_dot_matrix/LED_dot_matrix.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/LED_dot_matrix/LED_dot_matrix.v" 96 -1 0 } } { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 11 -1 0 } } { "../Blocks_PRO_MAX/LED_dot_matrix/LED_dot_matrix.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/LED_dot_matrix/LED_dot_matrix.v" 9 -1 0 } } { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 17 -1 0 } } { "../Blocks_PRO_MAX/Timer/Timer.v" "" { Text "C:/Users/qqnemo30/Desktop/FPGA_Washing_Machine_PRO_MAX/Blocks_PRO_MAX/Timer/Timer.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1641923471312 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1641923471312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1641923471858 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1641923472842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1641923473061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641923473061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "604 " "Implemented 604 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1641923473186 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1641923473186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "549 " "Implemented 549 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1641923473186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1641923473186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641923473217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 12 01:51:13 2022 " "Processing ended: Wed Jan 12 01:51:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641923473217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641923473217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641923473217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641923473217 ""}
