{"Source Block": ["hdl/library/axi_ad7175/axi_ad7175.v@190:210@HdlStmProcess", "  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rdata <= 'd0;\n      up_rack <= 'd0;\n      up_wack <= 'd0;\n    end else begin      \n      up_rdata <= up_rdata_s[0] | up_rdata_s[1] | up_rdata_s[2] | up_rdata_s[3] | up_rdata_s[4];\n      up_rack <= up_rack_s[0] | up_rack_s[1] | up_rack_s[2] | up_rack_s[3] | up_rack_s[4];\n      up_wack <= up_wack_s[0] | up_wack_s[1] | up_wack_s[2] | up_wack_s[3] | up_wack_s[4];\n    end\n  end\n\n  // channel\n\n  axi_ad7175_channel #(\n    .CHID(0),\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tx.v@197:217", "    dac_valid_q1 <= dac_valid & ~dac_r1_mode;\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rdata <= 'd0;\n      up_rack <= 'd0;\n      up_wack <= 'd0;\n    end else begin\n      up_rdata <= up_rdata_s[0] | up_rdata_s[1] | up_rdata_s[2] | up_rdata_s[3] | up_rdata_s[4];\n      up_rack <= up_rack_s[0] | up_rack_s[1] | up_rack_s[2] | up_rack_s[3] | up_rack_s[4];\n      up_wack <= up_wack_s[0] | up_wack_s[1] | up_wack_s[2] | up_wack_s[3] | up_wack_s[4];\n    end\n  end\n\n  // dac channel\n  \n  axi_ad9361_tx_channel #(\n    .CHID (0),\n"]], "Diff Content": {"Delete": [], "Add": [[203, "\t  adc_valid_d1 <= adc_valid_s;\n"]]}}