<root><simulation><result_generated_time />2023-05-16 18:36:10<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 2, 'OX': 2, 'IY': 2, 'IX': 2, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />24576<total_data_size_element />{'W': 6144, 'I': 1024, 'O': 96}<total_data_reuse />{'W': 4, 'I': 24.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />4/15</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />60</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [64, 1, 1], 'O': [12, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 2), ('K', 12)], [('C', 32)]], [], []]<I />[[[('K', 12)], []], [[('C', 2)], [('C', 32)]], [], []]<O />[[[('C', 2)], [('C', 32)]], [[('K', 12)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OY', 2), ('C', 2), ('C', 2)], [('K', 2)], []]<I />[[('OX', 2), ('OY', 2), ('C', 2), ('C', 2), ('K', 2)], [], []]<O />[[('OX', 2), ('OY', 2), ('C', 2), ('C', 2)], [('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 4, 1, 1], 'I': [12.0, 2.0, 1.0, 1.0], 'O': [64.0, 4, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 49152, 49152], 'I': [128, 8192, 8192], 'O': [32, 768, 768], 'O_partial': [32, 0, 0], 'O_final': [0, 768, 768]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [0.25, 0.0, 0.0], 'O': [0.06, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.0, 0.0], 'I': [0.25, 0.0, 0.0], 'O': [0.06, 0.0, 0.0]}<effective_mem_size_bit />{'W': [16, 24576, 49152], 'I': [128, 8192, 8192], 'O': [32, 384, 768], 'O_partial': [32, 0, 0], 'O_final': [0, 384, 768]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 64, 1, 1], 'O': [768, 12, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [64, 64, 1, 1], 'O': [12, 12, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [12.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[6144, 6144], [6144, 6144], [6144, 0]]<I />[[2048, 1024], [1024, 1024], [1024, 0]]<O />[[(288, 384), (96, 0)], [(0, 96), (96, 0)], [(0, 96), (0, 0)]]<O_partial />[[(288, 384), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (96, 0)], [(0, 96), (96, 0)], [(0, 96), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[768, 768], [96, 96], [24, 0]]<I />[[256, 128], [16, 16], [4, 0]]<O />[[(36, 48), (12, 0)], [(0, 2), (2, 0)], [(0, 0), (0, 0)]]<O_partial />[([36, 48], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12, 0]), ([0, 2], [2, 0]), ([0, 0], [0, 0])]</mem_access_count_word><mac_count><active />24576<idle />8192</mac_count></basic_info><energy><total_energy />54193.7<mem_energy_breakdown><W />[0.5, 19.0, 32.0]<I />[0.1, 3.2, 5.3]<O />[0.0, 0.3, 0.5]</mem_energy_breakdown><MAC_energy><active_MAC />53723.1<idle_MAC />409.6<total />54132.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.125<utilization_without_data_loading />0.375<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.1667<mac_utilize_temporal_without_data_loading />0.5</mac_array_utilization><latency><latency_cycle_with_data_loading />192<latency_cycle_without_data_loading />64<ideal_computing_cycle />32<data_loading><load_cycle_total />128<load_cycle_individual />{'W': [48, 96, 0], 'I': [16, 16, 0]}<load_cycle_combined />{'W': 96, 'I': 17}</data_loading><mem_stalling><mem_stall_cycle_total />32<mem_stall_cycle_individual />{'W': [[-31], [-16, 32], [-32, -32]], 'I': [[-31], [-32, -32], [-32, -32]], 'O': [[-32], [-32, -30], [-30, -32]]}<mem_stall_cycle_shared />{'W': [[-31], [-16, 32], [0, 0]], 'I': [[-31], [-32, 32], [0, 0]], 'O': [[-32], [-32, -30], [-30, -32]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 49152, 49152], 'I': [128, 8192, 8192], 'O': [32, 768, 768], 'O_partial': [32, 0, 0], 'O_final': [0, 768, 768]}<data_size_each_level_total />{'W': [24576, 49152, 49152], 'I': [8192, 8192, 8192], 'O': [384, 768, 768]}<loop_cycles_each_level />{'W': [16, 32, 32], 'I': [32, 32, 32], 'O': [16, 32, 32]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [2, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [1536.0, 1536.0], [1536.0, 1536.0]], 'I': [[8.0, 4.0], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 2.0], [24.0, 24.0], [24.0, 24.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [1536.0, 1536.0], [1536.0, 1536.0]], 'I': [[8.0, 8.0], [512.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 8.0], [96.0, 24.0], [24.0, 24.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [1536.0, 1536.0], [1536.0, 0]], 'I': [[8.0, 4.0], [256.0, 256.0], [256.0, 0]], 'O': [[8.0, 2.0], [24.0, 24.0], [24.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [1816.0, 1816.0], [1792.0, 24.0]], 'I': [[8.0, 4.0], [1816.0, 1816.0], [1792.0, 24.0]], 'O': [[8.0, 2.0], [1816.0, 1816.0], [1792.0, 24.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 32], [16, 16, 2], [32, 32, 1]], 'I': [[1, 1, 32], [32, 32, 1], [32, 32, 1]], 'O': [[1, 1, 32], [16, 16, 2], [32, 32, 1]]}<trans_time_real />{'W': [[0, 1, 32], [[0, 16, 2], [48, 16, 2]], [[96, 32, 1], [24, 32, 1]]], 'I': [[0, 1, 32], [[2, 32, 1], [16, 32, 1]], [[16, 32, 1], [4, 32, 1]]], 'O': [[0, 1, 32], [[0, 16, 2], [1, 16, 2]], [[2, 32, 1], [0, 32, 1]]]}<single_stall_cycle />{'W': [[-1], [-16, 32], [64, -8]], 'I': [[-1], [-30, -16], [-16, -28]], 'O': [[-1], [-16, -15], [-30, -32]]}<single_stall_count />{'W': [31, 1, 0], 'I': [31, 0, 0], 'O': [32, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2, 0]}, 1: {'W': [16, 0], 'I': [0, 0], 'O': [2, 2]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-32, -32], [-30, -32]], 1: [[-16, -32], [-30, -30]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>