// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module CAL_Hu_HuMoment_0_300_512_1_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_1_data15_dout,
        img_1_data15_num_data_valid,
        img_1_data15_fifo_cap,
        img_1_data15_empty_n,
        img_1_data15_read,
        M2int_address0,
        M2int_ce0,
        M2int_we0,
        M2int_d0
);

parameter    ap_ST_fsm_state1 = 82'd1;
parameter    ap_ST_fsm_state2 = 82'd2;
parameter    ap_ST_fsm_state3 = 82'd4;
parameter    ap_ST_fsm_state4 = 82'd8;
parameter    ap_ST_fsm_state5 = 82'd16;
parameter    ap_ST_fsm_state6 = 82'd32;
parameter    ap_ST_fsm_state7 = 82'd64;
parameter    ap_ST_fsm_state8 = 82'd128;
parameter    ap_ST_fsm_state9 = 82'd256;
parameter    ap_ST_fsm_state10 = 82'd512;
parameter    ap_ST_fsm_state11 = 82'd1024;
parameter    ap_ST_fsm_state12 = 82'd2048;
parameter    ap_ST_fsm_state13 = 82'd4096;
parameter    ap_ST_fsm_state14 = 82'd8192;
parameter    ap_ST_fsm_state15 = 82'd16384;
parameter    ap_ST_fsm_state16 = 82'd32768;
parameter    ap_ST_fsm_state17 = 82'd65536;
parameter    ap_ST_fsm_state18 = 82'd131072;
parameter    ap_ST_fsm_state19 = 82'd262144;
parameter    ap_ST_fsm_state20 = 82'd524288;
parameter    ap_ST_fsm_state21 = 82'd1048576;
parameter    ap_ST_fsm_state22 = 82'd2097152;
parameter    ap_ST_fsm_state23 = 82'd4194304;
parameter    ap_ST_fsm_state24 = 82'd8388608;
parameter    ap_ST_fsm_state25 = 82'd16777216;
parameter    ap_ST_fsm_state26 = 82'd33554432;
parameter    ap_ST_fsm_state27 = 82'd67108864;
parameter    ap_ST_fsm_state28 = 82'd134217728;
parameter    ap_ST_fsm_state29 = 82'd268435456;
parameter    ap_ST_fsm_state30 = 82'd536870912;
parameter    ap_ST_fsm_state31 = 82'd1073741824;
parameter    ap_ST_fsm_state32 = 82'd2147483648;
parameter    ap_ST_fsm_state33 = 82'd4294967296;
parameter    ap_ST_fsm_state34 = 82'd8589934592;
parameter    ap_ST_fsm_state35 = 82'd17179869184;
parameter    ap_ST_fsm_state36 = 82'd34359738368;
parameter    ap_ST_fsm_state37 = 82'd68719476736;
parameter    ap_ST_fsm_state38 = 82'd137438953472;
parameter    ap_ST_fsm_state39 = 82'd274877906944;
parameter    ap_ST_fsm_state40 = 82'd549755813888;
parameter    ap_ST_fsm_state41 = 82'd1099511627776;
parameter    ap_ST_fsm_state42 = 82'd2199023255552;
parameter    ap_ST_fsm_state43 = 82'd4398046511104;
parameter    ap_ST_fsm_state44 = 82'd8796093022208;
parameter    ap_ST_fsm_state45 = 82'd17592186044416;
parameter    ap_ST_fsm_state46 = 82'd35184372088832;
parameter    ap_ST_fsm_state47 = 82'd70368744177664;
parameter    ap_ST_fsm_state48 = 82'd140737488355328;
parameter    ap_ST_fsm_state49 = 82'd281474976710656;
parameter    ap_ST_fsm_state50 = 82'd562949953421312;
parameter    ap_ST_fsm_state51 = 82'd1125899906842624;
parameter    ap_ST_fsm_state52 = 82'd2251799813685248;
parameter    ap_ST_fsm_state53 = 82'd4503599627370496;
parameter    ap_ST_fsm_state54 = 82'd9007199254740992;
parameter    ap_ST_fsm_state55 = 82'd18014398509481984;
parameter    ap_ST_fsm_state56 = 82'd36028797018963968;
parameter    ap_ST_fsm_state57 = 82'd72057594037927936;
parameter    ap_ST_fsm_state58 = 82'd144115188075855872;
parameter    ap_ST_fsm_state59 = 82'd288230376151711744;
parameter    ap_ST_fsm_state60 = 82'd576460752303423488;
parameter    ap_ST_fsm_state61 = 82'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 82'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 82'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 82'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 82'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 82'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 82'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 82'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 82'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 82'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 82'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 82'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 82'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 82'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 82'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 82'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 82'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 82'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 82'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 82'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 82'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 82'd2417851639229258349412352;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] img_1_data15_dout;
input  [1:0] img_1_data15_num_data_valid;
input  [1:0] img_1_data15_fifo_cap;
input   img_1_data15_empty_n;
output   img_1_data15_read;
output  [0:0] M2int_address0;
output   M2int_ce0;
output   M2int_we0;
output  [31:0] M2int_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_1_data15_read;
reg[0:0] M2int_address0;
reg M2int_ce0;
reg M2int_we0;
reg[31:0] M2int_d0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [81:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln36_fu_314_p2;
wire    ap_CS_fsm_state30;
wire   [0:0] icmp_ln58_fu_643_p2;
wire   [31:0] grp_fu_219_p2;
reg   [31:0] reg_261;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state61;
wire   [31:0] grp_fu_223_p2;
reg   [31:0] reg_268;
wire   [31:0] grp_fu_204_p2;
reg   [31:0] reg_275;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state79;
wire   [31:0] grp_fu_196_p2;
reg   [31:0] reg_284;
wire    ap_CS_fsm_state75;
reg   [8:0] j_2_reg_991;
wire   [17:0] tmp_9_fu_326_p3;
reg   [17:0] tmp_9_reg_999;
wire   [63:0] grp_fu_230_p1;
reg   [63:0] conv_reg_1042;
wire    ap_CS_fsm_state20;
wire   [63:0] grp_fu_233_p1;
reg   [63:0] conv1_reg_1047;
wire   [63:0] grp_fu_236_p2;
reg   [63:0] dc_reg_1052;
wire    ap_CS_fsm_state27;
wire   [63:0] grp_fu_241_p2;
reg   [63:0] dc_1_reg_1057;
reg   [0:0] p_Result_s_reg_1062;
wire    ap_CS_fsm_state28;
wire   [31:0] val_fu_485_p3;
reg   [31:0] val_reg_1067;
reg   [0:0] p_Result_2_reg_1073;
wire   [31:0] val_1_fu_610_p3;
reg   [31:0] val_1_reg_1078;
wire   [31:0] result_V_14_fu_623_p3;
reg   [31:0] result_V_14_reg_1084;
wire    ap_CS_fsm_state29;
wire   [31:0] result_V_15_fu_634_p3;
reg   [31:0] result_V_15_reg_1089;
reg   [8:0] j_3_reg_1094;
wire   [31:0] empty_107_fu_659_p2;
reg   [31:0] empty_107_reg_1102;
wire   [31:0] grp_fu_227_p1;
reg   [31:0] y0_reg_1107;
wire    ap_CS_fsm_state36;
wire   [17:0] tmp_2_fu_669_p3;
reg   [17:0] tmp_2_reg_1114;
wire    ap_CS_fsm_state41;
reg   [31:0] u11_reg_1128;
wire    ap_CS_fsm_state62;
wire   [31:0] grp_fu_200_p2;
reg   [31:0] M_reg_1134;
wire   [31:0] grp_fu_209_p2;
reg   [31:0] mul4_reg_1139;
wire   [31:0] grp_fu_213_p2;
reg   [31:0] dc_2_reg_1144;
reg   [0:0] p_Result_4_reg_1149;
wire    ap_CS_fsm_state71;
wire   [22:0] p_Result_5_fu_710_p1;
reg   [22:0] p_Result_5_reg_1154;
wire   [0:0] isNeg_2_fu_724_p3;
reg   [0:0] isNeg_2_reg_1159;
wire   [8:0] ush_2_fu_742_p3;
reg   [8:0] ush_2_reg_1164;
wire   [31:0] val_2_fu_804_p3;
reg   [31:0] val_2_reg_1169;
wire    ap_CS_fsm_state72;
reg   [0:0] p_Result_6_reg_1175;
wire    ap_CS_fsm_state80;
wire   [22:0] p_Result_7_fu_845_p1;
reg   [22:0] p_Result_7_reg_1180;
wire   [0:0] isNeg_3_fu_859_p3;
reg   [0:0] isNeg_3_reg_1185;
wire   [8:0] ush_3_fu_877_p3;
reg   [8:0] ush_3_reg_1190;
wire   [31:0] val_3_fu_939_p3;
reg   [31:0] val_3_reg_1195;
wire    ap_CS_fsm_state81;
reg   [8:0] pBmpBuf_address0;
reg    pBmpBuf_ce0;
reg   [299:0] pBmpBuf_we0;
wire   [2399:0] pBmpBuf_q0;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_start;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_done;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_idle;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_ready;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_img_1_data15_read;
wire   [8:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_pBmpBuf_address0;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_pBmpBuf_ce0;
wire   [299:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_pBmpBuf_we0;
wire   [2399:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_pBmpBuf_d0;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s00_1_out_o;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s00_1_out_o_ap_vld;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s01_1_out_o;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s01_1_out_o_ap_vld;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s10_1_out_o;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s10_1_out_o_ap_vld;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_grp_fu_196_p_din0;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_grp_fu_196_p_din1;
wire   [0:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_grp_fu_196_p_opcode;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_grp_fu_196_p_ce;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_start;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_done;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_idle;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_ready;
wire   [8:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_pBmpBuf_address0;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_pBmpBuf_ce0;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m11_1_out_o;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m11_1_out_o_ap_vld;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m20_1_out_o;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m20_1_out_o_ap_vld;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m02_1_out_o;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m02_1_out_o_ap_vld;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_204_p_din0;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_204_p_din1;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_204_p_ce;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_209_p_din0;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_209_p_din1;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_209_p_ce;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_227_p_din0;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_227_p_ce;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_196_p_din0;
wire   [31:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_196_p_din1;
wire   [0:0] grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_196_p_opcode;
wire    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_196_p_ce;
reg    grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_start_reg;
wire    ap_CS_fsm_state3;
reg   [31:0] s00_fu_122;
reg   [31:0] s01_fu_118;
reg   [31:0] s10_fu_114;
reg    grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_start_reg;
wire    ap_CS_fsm_state42;
reg   [31:0] m11_fu_142;
reg   [31:0] m20_fu_138;
reg   [31:0] m02_fu_134;
wire    ap_CS_fsm_state82;
reg    ap_block_state1;
reg   [8:0] j_fu_126;
wire   [8:0] add_ln36_fu_320_p2;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
reg   [8:0] j_1_fu_146;
wire   [8:0] add_ln58_fu_649_p2;
wire    ap_CS_fsm_state73;
wire   [31:0] result_V_fu_816_p3;
wire   [31:0] result_V_16_fu_951_p3;
reg   [31:0] grp_fu_196_p0;
reg   [31:0] grp_fu_196_p1;
reg   [31:0] grp_fu_204_p0;
reg   [31:0] grp_fu_204_p1;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state76;
reg   [31:0] grp_fu_209_p0;
reg   [31:0] grp_fu_209_p1;
reg   [31:0] grp_fu_219_p0;
reg   [31:0] grp_fu_219_p1;
reg   [31:0] grp_fu_223_p0;
reg   [31:0] grp_fu_223_p1;
reg   [31:0] grp_fu_227_p0;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state21;
wire   [63:0] data_V_fu_368_p1;
wire   [51:0] p_Result_1_fu_389_p1;
wire   [53:0] mantissa_fu_393_p4;
wire   [10:0] xs_exp_V_fu_379_p4;
wire   [11:0] zext_ln515_fu_407_p1;
wire   [11:0] add_ln515_fu_411_p2;
wire   [10:0] sub_ln1512_fu_425_p2;
wire   [0:0] isNeg_fu_417_p3;
wire  signed [11:0] sext_ln1512_fu_431_p1;
wire   [11:0] ush_fu_435_p3;
wire  signed [31:0] sext_ln1488_fu_443_p1;
wire   [136:0] zext_ln15_fu_403_p1;
wire   [136:0] zext_ln1488_fu_447_p1;
wire   [136:0] r_V_fu_451_p2;
wire   [0:0] tmp_fu_463_p3;
wire   [136:0] r_V_1_fu_457_p2;
wire   [31:0] zext_ln818_fu_471_p1;
wire   [31:0] tmp_4_fu_475_p4;
wire   [63:0] data_V_1_fu_493_p1;
wire   [51:0] p_Result_3_fu_514_p1;
wire   [53:0] mantissa_1_fu_518_p4;
wire   [10:0] xs_exp_V_1_fu_504_p4;
wire   [11:0] zext_ln515_1_fu_532_p1;
wire   [11:0] add_ln515_1_fu_536_p2;
wire   [10:0] sub_ln1512_1_fu_550_p2;
wire   [0:0] isNeg_1_fu_542_p3;
wire  signed [11:0] sext_ln1512_1_fu_556_p1;
wire   [11:0] ush_1_fu_560_p3;
wire  signed [31:0] sext_ln1488_1_fu_568_p1;
wire   [136:0] zext_ln15_1_fu_528_p1;
wire   [136:0] zext_ln1488_1_fu_572_p1;
wire   [136:0] r_V_2_fu_576_p2;
wire   [0:0] tmp_5_fu_588_p3;
wire   [136:0] r_V_3_fu_582_p2;
wire   [31:0] zext_ln818_1_fu_596_p1;
wire   [31:0] tmp_8_fu_600_p4;
wire   [31:0] result_V_2_fu_618_p2;
wire   [31:0] result_V_7_fu_629_p2;
wire   [31:0] j_2_cast8_fu_655_p1;
wire   [31:0] data_V_2_fu_689_p1;
wire   [7:0] xs_exp_V_2_fu_700_p4;
wire   [8:0] zext_ln346_fu_714_p1;
wire   [8:0] add_ln346_fu_718_p2;
wire   [7:0] sub_ln1512_2_fu_732_p2;
wire  signed [8:0] sext_ln1512_2_fu_738_p1;
wire   [24:0] mantissa_2_fu_750_p4;
wire  signed [31:0] sext_ln1488_2_fu_763_p1;
wire   [78:0] zext_ln15_2_fu_759_p1;
wire   [78:0] zext_ln1488_2_fu_766_p1;
wire   [78:0] r_V_4_fu_770_p2;
wire   [0:0] tmp_11_fu_782_p3;
wire   [78:0] r_V_5_fu_776_p2;
wire   [31:0] zext_ln818_2_fu_790_p1;
wire   [31:0] tmp_s_fu_794_p4;
wire   [31:0] result_V_8_fu_811_p2;
wire   [31:0] data_V_3_fu_823_p1;
wire   [7:0] xs_exp_V_3_fu_835_p4;
wire   [8:0] zext_ln346_1_fu_849_p1;
wire   [8:0] add_ln346_1_fu_853_p2;
wire   [7:0] sub_ln1512_3_fu_867_p2;
wire  signed [8:0] sext_ln1512_3_fu_873_p1;
wire   [24:0] mantissa_3_fu_885_p4;
wire  signed [31:0] sext_ln1488_3_fu_898_p1;
wire   [78:0] zext_ln15_3_fu_894_p1;
wire   [78:0] zext_ln1488_3_fu_901_p1;
wire   [78:0] r_V_6_fu_905_p2;
wire   [0:0] tmp_17_fu_917_p3;
wire   [78:0] r_V_7_fu_911_p2;
wire   [31:0] zext_ln818_3_fu_925_p1;
wire   [31:0] tmp_1_fu_929_p4;
wire   [31:0] result_V_12_fu_946_p2;
reg   [1:0] grp_fu_196_opcode;
reg    grp_fu_196_ce;
reg    grp_fu_204_ce;
reg    grp_fu_209_ce;
reg    grp_fu_227_ce;
reg   [81:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 82'd1;
#0 grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_start_reg = 1'b0;
#0 grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_start_reg = 1'b0;
end

CAL_Hu_HuMoment_0_300_512_1_2_s_pBmpBuf_RAM_AUTO_1R1W #(
    .DataWidth( 2400 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
pBmpBuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pBmpBuf_address0),
    .ce0(pBmpBuf_ce0),
    .we0(pBmpBuf_we0),
    .d0(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_pBmpBuf_d0),
    .q0(pBmpBuf_q0)
);

CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_start),
    .ap_done(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_done),
    .ap_idle(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_idle),
    .ap_ready(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_ready),
    .img_1_data15_dout(img_1_data15_dout),
    .img_1_data15_num_data_valid(2'd0),
    .img_1_data15_fifo_cap(2'd0),
    .img_1_data15_empty_n(img_1_data15_empty_n),
    .img_1_data15_read(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_img_1_data15_read),
    .tmp_9(tmp_9_reg_999),
    .pBmpBuf_address0(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_pBmpBuf_address0),
    .pBmpBuf_ce0(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_pBmpBuf_ce0),
    .pBmpBuf_we0(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_pBmpBuf_we0),
    .pBmpBuf_d0(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_pBmpBuf_d0),
    .zext_ln39(j_2_reg_991),
    .s00_1_out_i(s00_fu_122),
    .s00_1_out_o(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s00_1_out_o),
    .s00_1_out_o_ap_vld(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s00_1_out_o_ap_vld),
    .s01_1_out_i(s01_fu_118),
    .s01_1_out_o(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s01_1_out_o),
    .s01_1_out_o_ap_vld(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s01_1_out_o_ap_vld),
    .s10_1_out_i(s10_fu_114),
    .s10_1_out_o(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s10_1_out_o),
    .s10_1_out_o_ap_vld(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s10_1_out_o_ap_vld),
    .grp_fu_196_p_din0(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_grp_fu_196_p_din0),
    .grp_fu_196_p_din1(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_grp_fu_196_p_din1),
    .grp_fu_196_p_opcode(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_grp_fu_196_p_opcode),
    .grp_fu_196_p_dout0(grp_fu_196_p2),
    .grp_fu_196_p_ce(grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_grp_fu_196_p_ce)
);

CAL_Hu_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_start),
    .ap_done(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_done),
    .ap_idle(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_idle),
    .ap_ready(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_ready),
    .tmp_16(tmp_2_reg_1114),
    .pBmpBuf_address0(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_pBmpBuf_address0),
    .pBmpBuf_ce0(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_pBmpBuf_ce0),
    .pBmpBuf_q0(pBmpBuf_q0),
    .result_V_11(result_V_14_reg_1084),
    .y0(y0_reg_1107),
    .mul(reg_275),
    .m11_1_out_i(m11_fu_142),
    .m11_1_out_o(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m11_1_out_o),
    .m11_1_out_o_ap_vld(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m11_1_out_o_ap_vld),
    .m20_1_out_i(m20_fu_138),
    .m20_1_out_o(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m20_1_out_o),
    .m20_1_out_o_ap_vld(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m20_1_out_o_ap_vld),
    .m02_1_out_i(m02_fu_134),
    .m02_1_out_o(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m02_1_out_o),
    .m02_1_out_o_ap_vld(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m02_1_out_o_ap_vld),
    .grp_fu_204_p_din0(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_204_p_din0),
    .grp_fu_204_p_din1(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_204_p_din1),
    .grp_fu_204_p_dout0(grp_fu_204_p2),
    .grp_fu_204_p_ce(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_204_p_ce),
    .grp_fu_209_p_din0(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_209_p_din0),
    .grp_fu_209_p_din1(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_209_p_din1),
    .grp_fu_209_p_dout0(grp_fu_209_p2),
    .grp_fu_209_p_ce(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_209_p_ce),
    .grp_fu_227_p_din0(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_227_p_din0),
    .grp_fu_227_p_dout0(grp_fu_227_p1),
    .grp_fu_227_p_ce(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_227_p_ce),
    .grp_fu_196_p_din0(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_196_p_din0),
    .grp_fu_196_p_din1(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_196_p_din1),
    .grp_fu_196_p_opcode(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_196_p_opcode),
    .grp_fu_196_p_dout0(grp_fu_196_p2),
    .grp_fu_196_p_ce(grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_196_p_ce)
);

CAL_Hu_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_196_p0),
    .din1(grp_fu_196_p1),
    .opcode(grp_fu_196_opcode),
    .ce(grp_fu_196_ce),
    .dout(grp_fu_196_p2)
);

CAL_Hu_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_261),
    .din1(reg_268),
    .ce(1'b1),
    .dout(grp_fu_200_p2)
);

CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_204_p0),
    .din1(grp_fu_204_p1),
    .ce(grp_fu_204_ce),
    .dout(grp_fu_204_p2)
);

CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_209_p0),
    .din1(grp_fu_209_p1),
    .ce(grp_fu_209_ce),
    .dout(grp_fu_209_p2)
);

CAL_Hu_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(M_reg_1134),
    .din1(32'd1266791200),
    .ce(1'b1),
    .dout(grp_fu_213_p2)
);

CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_16_no_dsp_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_219_p0),
    .din1(grp_fu_219_p1),
    .ce(1'b1),
    .dout(grp_fu_219_p2)
);

CAL_Hu_fdiv_32ns_32ns_32_16_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_16_no_dsp_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_223_p0),
    .din1(grp_fu_223_p1),
    .ce(1'b1),
    .dout(grp_fu_223_p2)
);

CAL_Hu_sitofp_32ns_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_6_no_dsp_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_227_p0),
    .ce(grp_fu_227_ce),
    .dout(grp_fu_227_p1)
);

CAL_Hu_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_261),
    .ce(1'b1),
    .dout(grp_fu_230_p1)
);

CAL_Hu_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_268),
    .ce(1'b1),
    .dout(grp_fu_233_p1)
);

CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_full_dsp_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_reg_1042),
    .din1(64'd4602678819172646912),
    .ce(1'b1),
    .dout(grp_fu_236_p2)
);

CAL_Hu_dadd_64ns_64ns_64_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_full_dsp_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv1_reg_1047),
    .din1(64'd4602678819172646912),
    .ce(1'b1),
    .dout(grp_fu_241_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state82)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state41)) begin
            grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_start_reg <= 1'b1;
        end else if ((grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_ready == 1'b1)) begin
            grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_314_p2 == 1'd0))) begin
            grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_ready == 1'b1)) begin
            grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_314_p2 == 1'd1))) begin
        j_1_fu_146 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln58_fu_643_p2 == 1'd0))) begin
        j_1_fu_146 <= add_ln58_fu_649_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_fu_126 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_314_p2 == 1'd0))) begin
        j_fu_126 <= add_ln36_fu_320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_314_p2 == 1'd1))) begin
        m02_fu_134 <= 32'd0;
    end else if (((grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m02_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        m02_fu_134 <= grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m02_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_314_p2 == 1'd1))) begin
        m11_fu_142 <= 32'd0;
    end else if (((grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m11_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        m11_fu_142 <= grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m11_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_314_p2 == 1'd1))) begin
        m20_fu_138 <= 32'd0;
    end else if (((grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m20_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        m20_fu_138 <= grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_m20_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        s00_fu_122 <= 32'd0;
    end else if (((grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s00_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        s00_fu_122 <= grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s00_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        s01_fu_118 <= 32'd0;
    end else if (((grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s01_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        s01_fu_118 <= grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s01_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        s10_fu_114 <= 32'd0;
    end else if (((grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s10_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        s10_fu_114 <= grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_s10_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        M_reg_1134 <= grp_fu_200_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        conv1_reg_1047 <= grp_fu_233_p1;
        conv_reg_1042 <= grp_fu_230_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        dc_1_reg_1057 <= grp_fu_241_p2;
        dc_reg_1052 <= grp_fu_236_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        dc_2_reg_1144 <= grp_fu_213_p2;
        mul4_reg_1139 <= grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln58_fu_643_p2 == 1'd0))) begin
        empty_107_reg_1102 <= empty_107_fu_659_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        isNeg_2_reg_1159 <= add_ln346_fu_718_p2[32'd8];
        p_Result_4_reg_1149 <= data_V_2_fu_689_p1[32'd31];
        p_Result_5_reg_1154 <= p_Result_5_fu_710_p1;
        ush_2_reg_1164 <= ush_2_fu_742_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        isNeg_3_reg_1185 <= add_ln346_1_fu_853_p2[32'd8];
        p_Result_6_reg_1175 <= data_V_3_fu_823_p1[32'd31];
        p_Result_7_reg_1180 <= p_Result_7_fu_845_p1;
        ush_3_reg_1190 <= ush_3_fu_877_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        j_2_reg_991 <= j_fu_126;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        j_3_reg_1094 <= j_1_fu_146;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        p_Result_2_reg_1073 <= data_V_1_fu_493_p1[32'd63];
        p_Result_s_reg_1062 <= data_V_fu_368_p1[32'd63];
        val_1_reg_1078 <= val_1_fu_610_p3;
        val_reg_1067 <= val_fu_485_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_261 <= grp_fu_219_p2;
        reg_268 <= grp_fu_223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state40))) begin
        reg_275 <= grp_fu_204_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state66))) begin
        reg_284 <= grp_fu_196_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        result_V_14_reg_1084 <= result_V_14_fu_623_p3;
        result_V_15_reg_1089 <= result_V_15_fu_634_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        tmp_2_reg_1114[17 : 9] <= tmp_2_fu_669_p3[17 : 9];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_314_p2 == 1'd0))) begin
        tmp_9_reg_999[17 : 9] <= tmp_9_fu_326_p3[17 : 9];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        u11_reg_1128 <= grp_fu_219_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        val_2_reg_1169 <= val_2_fu_804_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        val_3_reg_1195 <= val_3_fu_939_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        y0_reg_1107 <= grp_fu_227_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        M2int_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        M2int_address0 = 64'd0;
    end else begin
        M2int_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state82))) begin
        M2int_ce0 = 1'b1;
    end else begin
        M2int_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        M2int_d0 = result_V_16_fu_951_p3;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        M2int_d0 = result_V_fu_816_p3;
    end else begin
        M2int_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state82))) begin
        M2int_we0 = 1'b1;
    end else begin
        M2int_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_196_ce = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_196_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_196_ce = grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_grp_fu_196_p_ce;
    end else begin
        grp_fu_196_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_196_opcode = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_196_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_196_opcode = grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_grp_fu_196_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_196_opcode = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_196_opcode = 2'd0;
    end else begin
        grp_fu_196_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_196_p0 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_196_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_196_p0 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_grp_fu_196_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_196_p0 = reg_275;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_196_p0 = reg_261;
    end else begin
        grp_fu_196_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_196_p1 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_196_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_196_p1 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_grp_fu_196_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_196_p1 = mul4_reg_1139;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_196_p1 = reg_268;
    end else begin
        grp_fu_196_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_204_ce = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_204_p_ce;
    end else begin
        grp_fu_204_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_204_p0 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_204_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state67))) begin
        grp_fu_204_p0 = reg_284;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_fu_204_p0 = u11_reg_1128;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_204_p0 = y0_reg_1107;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_204_p0 = s00_fu_122;
    end else begin
        grp_fu_204_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_204_p1 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_204_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_204_p1 = 32'd1266791200;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_204_p1 = reg_284;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_fu_204_p1 = 32'd1082130432;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_204_p1 = y0_reg_1107;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_204_p1 = s00_fu_122;
    end else begin
        grp_fu_204_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_209_ce = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_209_p_ce;
    end else begin
        grp_fu_209_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_209_p0 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_209_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_209_p0 = reg_275;
    end else begin
        grp_fu_209_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_209_p1 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_209_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_209_p1 = u11_reg_1128;
    end else begin
        grp_fu_209_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_219_p0 = m11_fu_142;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_219_p0 = m20_fu_138;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_219_p0 = s10_fu_114;
    end else begin
        grp_fu_219_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_fu_219_p1 = reg_275;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_219_p1 = s00_fu_122;
    end else begin
        grp_fu_219_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_223_p0 = m02_fu_134;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_223_p0 = s01_fu_118;
    end else begin
        grp_fu_223_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_223_p1 = reg_275;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_223_p1 = s00_fu_122;
    end else begin
        grp_fu_223_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_227_ce = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_227_p_ce;
    end else begin
        grp_fu_227_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_227_p0 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_grp_fu_227_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_227_p0 = empty_107_reg_1102;
    end else begin
        grp_fu_227_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        img_1_data15_read = grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_img_1_data15_read;
    end else begin
        img_1_data15_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        pBmpBuf_address0 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_pBmpBuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        pBmpBuf_address0 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_pBmpBuf_address0;
    end else begin
        pBmpBuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        pBmpBuf_ce0 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_pBmpBuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        pBmpBuf_ce0 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_pBmpBuf_ce0;
    end else begin
        pBmpBuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        pBmpBuf_we0 = grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_pBmpBuf_we0;
    end else begin
        pBmpBuf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_314_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln58_fu_643_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln346_1_fu_853_p2 = ($signed(zext_ln346_1_fu_849_p1) + $signed(9'd385));

assign add_ln346_fu_718_p2 = ($signed(zext_ln346_fu_714_p1) + $signed(9'd385));

assign add_ln36_fu_320_p2 = (j_fu_126 + 9'd1);

assign add_ln515_1_fu_536_p2 = ($signed(zext_ln515_1_fu_532_p1) + $signed(12'd3073));

assign add_ln515_fu_411_p2 = ($signed(zext_ln515_fu_407_p1) + $signed(12'd3073));

assign add_ln58_fu_649_p2 = (j_1_fu_146 + 9'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign data_V_1_fu_493_p1 = dc_1_reg_1057;

assign data_V_2_fu_689_p1 = dc_2_reg_1144;

assign data_V_3_fu_823_p1 = reg_275;

assign data_V_fu_368_p1 = dc_reg_1052;

assign empty_107_fu_659_p2 = (j_2_cast8_fu_655_p1 - result_V_15_reg_1089);

assign grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_start = grp_HuMoment_0_300_512_1_2_Pipeline_loop_Center_rows_fu_184_ap_start_reg;

assign grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_start = grp_HuMoment_0_300_512_1_2_Pipeline_loop_General_rows_fu_172_ap_start_reg;

assign icmp_ln36_fu_314_p2 = ((j_fu_126 == 9'd300) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_643_p2 = ((j_1_fu_146 == 9'd300) ? 1'b1 : 1'b0);

assign isNeg_1_fu_542_p3 = add_ln515_1_fu_536_p2[32'd11];

assign isNeg_2_fu_724_p3 = add_ln346_fu_718_p2[32'd8];

assign isNeg_3_fu_859_p3 = add_ln346_1_fu_853_p2[32'd8];

assign isNeg_fu_417_p3 = add_ln515_fu_411_p2[32'd11];

assign j_2_cast8_fu_655_p1 = j_1_fu_146;

assign mantissa_1_fu_518_p4 = {{{{1'd1}, {p_Result_3_fu_514_p1}}}, {1'd0}};

assign mantissa_2_fu_750_p4 = {{{{1'd1}, {p_Result_5_reg_1154}}}, {1'd0}};

assign mantissa_3_fu_885_p4 = {{{{1'd1}, {p_Result_7_reg_1180}}}, {1'd0}};

assign mantissa_fu_393_p4 = {{{{1'd1}, {p_Result_1_fu_389_p1}}}, {1'd0}};

assign p_Result_1_fu_389_p1 = data_V_fu_368_p1[51:0];

assign p_Result_3_fu_514_p1 = data_V_1_fu_493_p1[51:0];

assign p_Result_5_fu_710_p1 = data_V_2_fu_689_p1[22:0];

assign p_Result_7_fu_845_p1 = data_V_3_fu_823_p1[22:0];

assign r_V_1_fu_457_p2 = zext_ln15_fu_403_p1 << zext_ln1488_fu_447_p1;

assign r_V_2_fu_576_p2 = zext_ln15_1_fu_528_p1 >> zext_ln1488_1_fu_572_p1;

assign r_V_3_fu_582_p2 = zext_ln15_1_fu_528_p1 << zext_ln1488_1_fu_572_p1;

assign r_V_4_fu_770_p2 = zext_ln15_2_fu_759_p1 >> zext_ln1488_2_fu_766_p1;

assign r_V_5_fu_776_p2 = zext_ln15_2_fu_759_p1 << zext_ln1488_2_fu_766_p1;

assign r_V_6_fu_905_p2 = zext_ln15_3_fu_894_p1 >> zext_ln1488_3_fu_901_p1;

assign r_V_7_fu_911_p2 = zext_ln15_3_fu_894_p1 << zext_ln1488_3_fu_901_p1;

assign r_V_fu_451_p2 = zext_ln15_fu_403_p1 >> zext_ln1488_fu_447_p1;

assign result_V_12_fu_946_p2 = (32'd0 - val_3_reg_1195);

assign result_V_14_fu_623_p3 = ((p_Result_s_reg_1062[0:0] == 1'b1) ? result_V_2_fu_618_p2 : val_reg_1067);

assign result_V_15_fu_634_p3 = ((p_Result_2_reg_1073[0:0] == 1'b1) ? result_V_7_fu_629_p2 : val_1_reg_1078);

assign result_V_16_fu_951_p3 = ((p_Result_6_reg_1175[0:0] == 1'b1) ? result_V_12_fu_946_p2 : val_3_reg_1195);

assign result_V_2_fu_618_p2 = (32'd0 - val_reg_1067);

assign result_V_7_fu_629_p2 = (32'd0 - val_1_reg_1078);

assign result_V_8_fu_811_p2 = (32'd0 - val_2_reg_1169);

assign result_V_fu_816_p3 = ((p_Result_4_reg_1149[0:0] == 1'b1) ? result_V_8_fu_811_p2 : val_2_reg_1169);

assign sext_ln1488_1_fu_568_p1 = $signed(ush_1_fu_560_p3);

assign sext_ln1488_2_fu_763_p1 = $signed(ush_2_reg_1164);

assign sext_ln1488_3_fu_898_p1 = $signed(ush_3_reg_1190);

assign sext_ln1488_fu_443_p1 = $signed(ush_fu_435_p3);

assign sext_ln1512_1_fu_556_p1 = $signed(sub_ln1512_1_fu_550_p2);

assign sext_ln1512_2_fu_738_p1 = $signed(sub_ln1512_2_fu_732_p2);

assign sext_ln1512_3_fu_873_p1 = $signed(sub_ln1512_3_fu_867_p2);

assign sext_ln1512_fu_431_p1 = $signed(sub_ln1512_fu_425_p2);

assign sub_ln1512_1_fu_550_p2 = (11'd1023 - xs_exp_V_1_fu_504_p4);

assign sub_ln1512_2_fu_732_p2 = (8'd127 - xs_exp_V_2_fu_700_p4);

assign sub_ln1512_3_fu_867_p2 = (8'd127 - xs_exp_V_3_fu_835_p4);

assign sub_ln1512_fu_425_p2 = (11'd1023 - xs_exp_V_fu_379_p4);

assign tmp_11_fu_782_p3 = r_V_4_fu_770_p2[32'd24];

assign tmp_17_fu_917_p3 = r_V_6_fu_905_p2[32'd24];

assign tmp_1_fu_929_p4 = {{r_V_7_fu_911_p2[55:24]}};

assign tmp_2_fu_669_p3 = {{j_3_reg_1094}, {9'd0}};

assign tmp_4_fu_475_p4 = {{r_V_1_fu_457_p2[84:53]}};

assign tmp_5_fu_588_p3 = r_V_2_fu_576_p2[32'd53];

assign tmp_8_fu_600_p4 = {{r_V_3_fu_582_p2[84:53]}};

assign tmp_9_fu_326_p3 = {{j_fu_126}, {9'd0}};

assign tmp_fu_463_p3 = r_V_fu_451_p2[32'd53];

assign tmp_s_fu_794_p4 = {{r_V_5_fu_776_p2[55:24]}};

assign ush_1_fu_560_p3 = ((isNeg_1_fu_542_p3[0:0] == 1'b1) ? sext_ln1512_1_fu_556_p1 : add_ln515_1_fu_536_p2);

assign ush_2_fu_742_p3 = ((isNeg_2_fu_724_p3[0:0] == 1'b1) ? sext_ln1512_2_fu_738_p1 : add_ln346_fu_718_p2);

assign ush_3_fu_877_p3 = ((isNeg_3_fu_859_p3[0:0] == 1'b1) ? sext_ln1512_3_fu_873_p1 : add_ln346_1_fu_853_p2);

assign ush_fu_435_p3 = ((isNeg_fu_417_p3[0:0] == 1'b1) ? sext_ln1512_fu_431_p1 : add_ln515_fu_411_p2);

assign val_1_fu_610_p3 = ((isNeg_1_fu_542_p3[0:0] == 1'b1) ? zext_ln818_1_fu_596_p1 : tmp_8_fu_600_p4);

assign val_2_fu_804_p3 = ((isNeg_2_reg_1159[0:0] == 1'b1) ? zext_ln818_2_fu_790_p1 : tmp_s_fu_794_p4);

assign val_3_fu_939_p3 = ((isNeg_3_reg_1185[0:0] == 1'b1) ? zext_ln818_3_fu_925_p1 : tmp_1_fu_929_p4);

assign val_fu_485_p3 = ((isNeg_fu_417_p3[0:0] == 1'b1) ? zext_ln818_fu_471_p1 : tmp_4_fu_475_p4);

assign xs_exp_V_1_fu_504_p4 = {{data_V_1_fu_493_p1[62:52]}};

assign xs_exp_V_2_fu_700_p4 = {{data_V_2_fu_689_p1[30:23]}};

assign xs_exp_V_3_fu_835_p4 = {{data_V_3_fu_823_p1[30:23]}};

assign xs_exp_V_fu_379_p4 = {{data_V_fu_368_p1[62:52]}};

assign zext_ln1488_1_fu_572_p1 = $unsigned(sext_ln1488_1_fu_568_p1);

assign zext_ln1488_2_fu_766_p1 = $unsigned(sext_ln1488_2_fu_763_p1);

assign zext_ln1488_3_fu_901_p1 = $unsigned(sext_ln1488_3_fu_898_p1);

assign zext_ln1488_fu_447_p1 = $unsigned(sext_ln1488_fu_443_p1);

assign zext_ln15_1_fu_528_p1 = mantissa_1_fu_518_p4;

assign zext_ln15_2_fu_759_p1 = mantissa_2_fu_750_p4;

assign zext_ln15_3_fu_894_p1 = mantissa_3_fu_885_p4;

assign zext_ln15_fu_403_p1 = mantissa_fu_393_p4;

assign zext_ln346_1_fu_849_p1 = xs_exp_V_3_fu_835_p4;

assign zext_ln346_fu_714_p1 = xs_exp_V_2_fu_700_p4;

assign zext_ln515_1_fu_532_p1 = xs_exp_V_1_fu_504_p4;

assign zext_ln515_fu_407_p1 = xs_exp_V_fu_379_p4;

assign zext_ln818_1_fu_596_p1 = tmp_5_fu_588_p3;

assign zext_ln818_2_fu_790_p1 = tmp_11_fu_782_p3;

assign zext_ln818_3_fu_925_p1 = tmp_17_fu_917_p3;

assign zext_ln818_fu_471_p1 = tmp_fu_463_p3;

always @ (posedge ap_clk) begin
    tmp_9_reg_999[8:0] <= 9'b000000000;
    tmp_2_reg_1114[8:0] <= 9'b000000000;
end

endmodule //CAL_Hu_HuMoment_0_300_512_1_2_s
