# Reading F:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do pulseGen_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/10231/Desktop/szks/pulseGen/pulseGen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Jun 28,2021
# vcom -reportprogress 300 -93 -work work C:/Users/10231/Desktop/szks/pulseGen/pulseGen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pulseGen
# -- Compiling architecture bdf of pulseGen
# End time: 11:43:29 on Jun 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/10231/Desktop/szks/pulseGen/dff74.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Jun 28,2021
# vcom -reportprogress 300 -93 -work work C:/Users/10231/Desktop/szks/pulseGen/dff74.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFF74
# -- Compiling architecture ard of DFF74
# End time: 11:43:29 on Jun 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/10231/Desktop/szks/pulseGen/simulation/modelsim/pulseGen_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:29 on Jun 28,2021
# vcom -reportprogress 300 -93 -work work C:/Users/10231/Desktop/szks/pulseGen/simulation/modelsim/pulseGen_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pulseGen_TB
# -- Compiling architecture pulseGen_arch of pulseGen_TB
# End time: 11:43:29 on Jun 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  pulseGen_TB
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" pulseGen_TB 
# Start time: 11:43:29 on Jun 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pulsegen_tb(pulsegen_arch)
# Loading work.pulsegen(bdf)
# Loading work.dff74(ard)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Process line__12 at C:/Users/10231/Desktop/szks/pulseGen/dff74.vhd line 12
# End time: 11:43:58 on Jun 28,2021, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
