$date
	Mon Sep 07 13:15:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! a [3:0] $end
$var reg 1 " w $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module g2b $end
$var wire 1 " w $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$var wire 4 & a [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
x%
x$
x#
x"
bx !
$end
#5
b0 !
b0 &
0"
0#
0$
0%
#10
b1 !
b1 &
1%
#15
b10 !
b10 &
1$
#20
b11 !
b11 &
0%
#25
b100 !
b100 &
1#
#30
b101 !
b101 &
1%
#35
b110 !
b110 &
0$
#40
b111 !
b111 &
0%
#45
b1000 !
b1000 &
1"
#50
b1001 !
b1001 &
1%
#55
b1010 !
b1010 &
1$
#60
b1011 !
b1011 &
0%
#65
b1100 !
b1100 &
0#
#70
b1101 !
b1101 &
1%
#75
b1110 !
b1110 &
0$
#80
b1111 !
b1111 &
0%
#85
