Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_2_1_CACHE_behav xil_defaultlib.TB_2_1_CACHE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Coding/Vivado/cache/cache.srcs/sim_1/new/TB_2_1_CACHE.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tegMemChannel_default
Compiling module xil_defaultlib.plru
Compiling module xil_defaultlib.tegMem_default
Compiling module xil_defaultlib.control_unit
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.ram_if
Compiling module xil_defaultlib.cpuIF
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.TB_2_1_CACHE
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_2_1_CACHE_behav
