timestamp 1607105874
version 8.3
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use adder2 adder2_0 1 0 32 0 1 64
use and and_0 1 0 -68 0 1 32
node "m2_n10_32#" 0 3344 -10 32 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 176 96 0 0
node "m2_n12_128#" 0 3344 -12 128 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 176 96 0 0
node "m1_652_108#" 2 29328 652 108 m1 0 0 0 0 0 0 0 0 0 0 0 0 624 320 0 0 0 0
node "m1_352_n4#" 2 21284 352 -4 v 0 0 0 0 0 0 0 0 0 0 0 0 220 126 608 312 0 0
node "m1_60_n24#" 0 5640 60 -24 m1 0 0 0 0 0 0 0 0 0 0 0 0 120 68 0 0 0 0
node "m1_244_n20#" 1 10528 244 -20 m1 0 0 0 0 0 0 0 0 0 0 0 0 224 120 16 16 0 0
node "m1_n92_20#" 6 67144 -92 20 v 0 0 0 0 0 0 0 0 0 0 0 0 232 124 3040 1528 0 0
node "m1_n12_92#" 0 4512 -12 92 m1 0 0 0 0 0 0 0 0 0 0 0 0 96 56 0 0 0 0
node "m1_60_8#" 3 36832 60 8 v 0 0 0 0 0 0 0 0 0 0 0 0 512 272 720 376 0 0
node "m1_612_n8#" 3 41536 612 -8 v 0 0 0 0 0 0 0 0 0 0 0 0 832 432 192 112 0 0
node "m1_244_224#" 1 7520 244 224 v 0 0 0 0 0 0 0 0 0 0 0 0 160 88 16 16 0 0
node "m1_140_201#" 1 11844 140 201 m1 0 0 0 0 0 0 0 0 0 0 0 0 252 134 0 0 0 0
node "m1_60_207#" 1 10716 60 207 m1 0 0 0 0 0 0 0 0 0 0 0 0 228 122 0 0 0 0
node "m1_n92_72#" 11 143152 -92 72 m1 0 0 0 0 0 0 0 0 0 0 0 0 1888 960 2944 1480 0 0
cap "m1_60_8#" "m1_n92_20#" 720
cap "m1_612_n8#" "m1_n92_72#" 720
cap "m1_n92_72#" "m1_n92_20#" 720
cap "m1_n92_20#" "m1_244_n20#" 720
cap "m1_60_207#" "m1_n92_72#" 720
cap "m1_140_201#" "m1_n92_72#" 720
cap "m1_244_224#" "m1_n92_72#" 720
cap "m1_612_n8#" "m1_n92_20#" 720
subcap "m2_n10_32#" -1900
subcap "m1_60_8#" -31232
cap "adder2_0/m2_199_n32#" "m1_60_8#" 720
cap "m1_n92_20#" "adder2_0/m1_320_n60#" 720
cap "adder2_0/m1_600_n32#" "m1_612_n8#" 720
cap "m1_n12_92#" "adder2_0/xor3_0/inv_0/a_n24_40#" 720
cap "adder2_0/m1_76_8#" "m1_60_8#" 720
subcap "m1_652_108#" -15844
cap "adder2_0/m1_400_24#" "m1_612_n8#" 720
cap "m1_n92_72#" "adder2_0/m1_400_24#" 720
subcap "m1_60_207#" -6392
subcap "m1_140_201#" -6392
subcap "m1_244_224#" -6240
cap "m1_652_108#" "m1_612_n8#" 720
cap "adder2_0/m1_600_n32#" "m1_n92_72#" 720
cap "m1_612_n8#" "m1_n92_72#" 720
merge "and_0/not_0/a_23_n40#" "adder2_0/m1_n28_16#" -1504 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0 0 0
merge "adder2_0/m1_n28_16#" "m1_n12_92#"
merge "and_0/a_4_40#" "m1_n92_72#" -33276 0 0 0 0 0 0 0 0 0 0 0 0 -708 -366 0 0 0 0
merge "adder2_0/xor3_0/inv_0/a_n24_40#" "and_0/not_0/a_12_32#" -1216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48 -40 0 0
merge "and_0/not_0/a_12_32#" "m2_n12_128#"
merge "adder2_0/m1_28_64#" "m1_60_207#" -5264 0 0 0 0 0 0 0 0 0 0 0 0 -112 -72 0 0 0 0
merge "adder2_0/m1_320_n60#" "m1_352_n4#" -564 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
merge "adder2_0/m2_199_n32#" "m1_244_n20#" -608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "adder2_0/m2_576_112#" "m1_612_n8#" -4512 0 0 0 0 0 0 0 0 0 0 0 0 -96 -52 -16 -16 0 0
merge "adder2_0/xor3_0/inv_0/a_n24_n24#" "and_0/not_0/a_12_n40#" -2356 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -124 -82 0 0
merge "and_0/not_0/a_12_n40#" "m2_n10_32#"
merge "adder2_0/and_0/nand_0/a_n4_32#" "adder2_0/m1_28_n63#" -27920 0 0 0 0 0 0 0 0 0 0 0 0 -552 -308 -152 -96 0 0
merge "adder2_0/m1_28_n63#" "m1_60_8#"
merge "m1_60_8#" "m1_60_n24#"
merge "and_0/a_20_32#" "m1_n92_20#" -376 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0 0 0
merge "adder2_0/m1_400_24#" "m1_652_108#" -15084 0 0 0 0 0 0 0 0 0 0 0 0 -308 -166 0 0 0 0
merge "adder2_0/and_0/not_0/a_12_n40#" "m1_244_224#" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "adder2_0/m1_108_112#" "m1_140_201#" -6768 0 0 0 0 0 0 0 0 0 0 0 0 -144 -88 0 0 0 0
