// Seed: 3482944774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_5;
  assign id_4 = {id_5 + id_3 == id_5{{id_5 ? 1 : 1{1}}}};
  assign module_1.id_3 = 0;
  supply0 id_6;
  assign id_6 = 1;
  logic [7:0] id_7;
  wire id_8 = id_7[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4
  );
  always @(posedge 1'b0) id_3 = #id_5  ~1;
  not primCall (id_3, id_4);
  wire id_6;
endmodule
