abccmd read ./tests/inputs/test1.v
abccmd strash
abccmd append ./tests/inputs/test2.v
abccmd write_verilog tests/inputs/merge.v

read design -v tests/inputs/merge.v
blast ntk
pr i -v
set sys vrf
satv bm
q -f

