INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/new/RelativeCompare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RelativeCompare
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/new/read_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/new/rcomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcomp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/new/Relative_Check2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relative_Check2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/new/Rc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rc2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/opctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opctl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/ctl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctl2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/ctl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctl1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/ac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/register_nbits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_nbits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
WARNING: [VRFC 10-756] identifier ADDR_WID is used before its declaration [F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/rom.v:24]
WARNING: [VRFC 10-756] identifier DATA_WID is used before its declaration [F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/rom.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/new/Relative_Check1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relative_Check1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-756] identifier ADDR_WID is used before its declaration [F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/regfile.v:26]
WARNING: [VRFC 10-756] identifier ADDR_WID is used before its declaration [F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/regfile.v:28]
WARNING: [VRFC 10-756] identifier ADDR_WID is used before its declaration [F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/regfile.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/new/Re2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Re2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
WARNING: [VRFC 10-756] identifier ADDR_WID is used before its declaration [F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/ram.v:26]
WARNING: [VRFC 10-756] identifier DATA_WID is used before its declaration [F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/ram.v:27]
WARNING: [VRFC 10-756] identifier DATA_WID is used before its declaration [F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/ram.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/Mem_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/classdesign/dclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dclk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/ALUctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/imports/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/7_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7x8D
INFO: [VRFC 10-311] analyzing module decode4_7
INFO: [VRFC 10-311] analyzing module DivideForDe47
INFO: [VRFC 10-311] analyzing module decoder_38
INFO: [VRFC 10-311] analyzing module CFde4x8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/EX_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sources_1/imports/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.srcs/sim_1/imports/new/trl_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trl_s
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hd/CS1401_U201414573_÷Ï¨B/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
