
*** Running xst
    with args -ifn "USR_4.xst" -ofn "USR_4.srp" -intstyle ise

Reading design: USR_4.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/DMU/ADD/Assignment 01/3 Assignment Jute friends/ASSIGNMENT 1/USR_4/USR_4.vhd" in Library work.
Entity <USR_4> compiled.
Entity <USR_4> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <USR_4> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <USR_4> in library <work> (Architecture <Behavioral>).
Entity <USR_4> analyzed. Unit <USR_4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <USR_4>.
    Related source file is "D:/DMU/ADD/Assignment 01/3 Assignment Jute friends/ASSIGNMENT 1/USR_4/USR_4.vhd".
    Found 4-bit register for signal <Q>.
    Found 4-bit 4-to-1 multiplexer for signal <Q$mux0000>.
    Found 4-bit register for signal <TEMP>.
    Found 1-bit 4-to-1 multiplexer for signal <TEMP_0$mux0000> created at line 37.
    Found 1-bit 4-to-1 multiplexer for signal <TEMP_1$mux0000> created at line 37.
    Found 1-bit 4-to-1 multiplexer for signal <TEMP_2$mux0000> created at line 37.
    Found 1-bit 4-to-1 multiplexer for signal <TEMP_3$mux0000> created at line 37.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <USR_4> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 1-bit register                                        : 4
 4-bit register                                        : 1
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <USR_4> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF                   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.240ns (Maximum Frequency: 446.439MHz)
   Minimum input arrival time before clock: 3.233ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

=========================================================================
