DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I0"
duLibraryName "gates"
duName "mux16to1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 986,0
)
(Instance
name "I1"
duLibraryName "gates"
duName "mux16to1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1605,0
)
(Instance
name "I6"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 2550,0
)
(Instance
name "I5"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 2570,0
)
(Instance
name "I2"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 2590,0
)
(Instance
name "I3"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 2610,0
)
(Instance
name "U_0"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 3409,0
)
(Instance
name "U_1"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 3424,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ALU\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ALU\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ALU\\hds\\@a@u1\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ALU\\hds\\@a@u1\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ALU\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ALU\\hds\\@a@u1"
)
(vvPair
variable "d_logical"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ALU\\hds\\AU1"
)
(vvPair
variable "date"
value "14/10/2024"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "AU1"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "Axam"
)
(vvPair
variable "graphical_source_date"
value "14/10/2024"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE10628"
)
(vvPair
variable "graphical_source_time"
value "10:53:33"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE10628"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ALU"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "D:\\Users\\ELN_labs\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/ALU/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "D:\\Users\\ELN_labs\\Synthesis"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "AU1"
)
(vvPair
variable "month"
value "oct."
)
(vvPair
variable "month_long"
value "octobre"
)
(vvPair
variable "p"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ALU\\hds\\@a@u1\\student@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\DiD\\did-labs\\Prefs\\..\\ALU\\hds\\AU1\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Board\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\EDA\\Modelsim\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "10:53:33"
)
(vvPair
variable "unit"
value "AU1"
)
(vvPair
variable "user"
value "Axam"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2024"
)
(vvPair
variable "yy"
value "24"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 69,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 1380,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1381,0
sl 0
ro 270
xt "5000,20625,6500,21375"
)
(Line
uid 1382,0
sl 0
ro 270
xt "6500,21000,7000,21000"
pts [
"6500,21000"
"7000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1383,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1384,0
va (VaSet
isHidden 1
)
xt "2700,20500,4000,21700"
st "a"
ju 2
blo "4000,21500"
tm "WireNameMgr"
)
s (Text
uid 1385,0
va (VaSet
font "Verdana,12,0"
)
xt "2700,21700,2700,21700"
ju 2
blo "2700,21700"
tm "SignalTypeMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "a"
t "std_uLogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,-33000,7500,-32200"
st "a       : std_uLogic
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 1386,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1387,0
sl 0
ro 270
xt "5000,12625,6500,13375"
)
(Line
uid 1388,0
sl 0
ro 270
xt "6500,13000,7000,13000"
pts [
"6500,13000"
"7000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1389,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1390,0
va (VaSet
isHidden 1
)
xt "2700,12500,4000,13700"
st "b"
ju 2
blo "4000,13500"
tm "WireNameMgr"
)
s (Text
uid 1391,0
va (VaSet
font "Verdana,12,0"
)
xt "2700,13700,2700,13700"
ju 2
blo "2700,13700"
tm "SignalTypeMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "b"
t "std_uLogic"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,-32200,7500,-31400"
st "b       : std_uLogic
"
)
)
*5 (PortIoIn
uid 85,0
shape (CompositeShape
uid 1392,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1393,0
sl 0
ro 270
xt "5000,-12375,6500,-11625"
)
(Line
uid 1394,0
sl 0
ro 270
xt "6500,-12000,7000,-12000"
pts [
"6500,-12000"
"7000,-12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1395,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1396,0
va (VaSet
isHidden 1
)
xt "900,-12500,4000,-11300"
st "code"
ju 2
blo "4000,-11500"
tm "WireNameMgr"
)
s (Text
uid 1397,0
va (VaSet
font "Verdana,12,0"
)
xt "900,-11300,900,-11300"
ju 2
blo "900,-11300"
tm "SignalTypeMgr"
)
)
)
*6 (Net
uid 97,0
decl (Decl
n "code"
t "std_uLogic_vector"
b "(1 DOWNTO 0)"
o 4
suid 3,0
)
declText (MLText
uid 98,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,-30600,17000,-29800"
st "code    : std_uLogic_vector(1 DOWNTO 0)
"
)
)
*7 (PortIoOut
uid 99,0
shape (CompositeShape
uid 1398,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1399,0
sl 0
ro 270
xt "49500,-24375,51000,-23625"
)
(Line
uid 1400,0
sl 0
ro 270
xt "49000,-24000,49500,-24000"
pts [
"49000,-24000"
"49500,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1401,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1402,0
va (VaSet
isHidden 1
)
xt "52000,-24500,53300,-23300"
st "y"
blo "52000,-23500"
tm "WireNameMgr"
)
s (Text
uid 1403,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,-23300,52000,-23300"
blo "52000,-23300"
tm "SignalTypeMgr"
)
)
)
*8 (Net
uid 111,0
decl (Decl
n "y"
t "std_uLogic"
o 6
suid 4,0
)
declText (MLText
uid 112,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,-29000,7500,-28200"
st "y       : std_uLogic
"
)
)
*9 (PortIoIn
uid 671,0
shape (CompositeShape
uid 1404,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1405,0
sl 0
ro 270
xt "5000,4625,6500,5375"
)
(Line
uid 1406,0
sl 0
ro 270
xt "6500,5000,7000,5000"
pts [
"6500,5000"
"7000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1407,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1408,0
va (VaSet
isHidden 1
)
xt "1600,4500,4000,5700"
st "cIn"
ju 2
blo "4000,5500"
tm "WireNameMgr"
)
s (Text
uid 1409,0
va (VaSet
font "Verdana,12,0"
)
xt "1600,5700,1600,5700"
ju 2
blo "1600,5700"
tm "SignalTypeMgr"
)
)
)
*10 (Net
uid 683,0
decl (Decl
n "cIn"
t "std_uLogic"
o 3
suid 6,0
)
declText (MLText
uid 684,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,-31400,7500,-30600"
st "cIn     : std_uLogic
"
)
)
*11 (PortIoOut
uid 685,0
shape (CompositeShape
uid 1410,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1411,0
sl 0
ro 270
xt "94500,-24375,96000,-23625"
)
(Line
uid 1412,0
sl 0
ro 270
xt "94000,-24000,94500,-24000"
pts [
"94000,-24000"
"94500,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1413,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1414,0
va (VaSet
isHidden 1
)
xt "97000,-24500,100200,-23300"
st "cOut"
blo "97000,-23500"
tm "WireNameMgr"
)
s (Text
uid 1415,0
va (VaSet
font "Verdana,12,0"
)
xt "97000,-23300,97000,-23300"
blo "97000,-23300"
tm "SignalTypeMgr"
)
)
)
*12 (Net
uid 697,0
decl (Decl
n "cOut"
t "std_uLogic"
o 5
suid 7,0
)
declText (MLText
uid 698,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,-29800,7500,-29000"
st "cOut    : std_uLogic
"
)
)
*13 (SaComponent
uid 986,0
optionalChildren [
*14 (CptPort
uid 896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 897,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-39375,33000,-38625"
)
tg (CPTG
uid 898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 899,0
va (VaSet
)
xt "34000,-39500,35400,-38500"
st "in0"
blo "34000,-38700"
)
s (Text
uid 900,0
va (VaSet
isHidden 1
)
xt "34000,-38500,34000,-38500"
blo "16000,14450"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "std_uLogic"
o 3
)
)
)
*15 (CptPort
uid 901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 902,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-37375,33000,-36625"
)
tg (CPTG
uid 903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 904,0
va (VaSet
)
xt "34000,-37500,35400,-36500"
st "in1"
blo "34000,-36700"
)
s (Text
uid 905,0
va (VaSet
isHidden 1
)
xt "34000,-36500,34000,-36500"
blo "16000,17450"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 4
)
)
)
*16 (CptPort
uid 906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 907,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-35375,33000,-34625"
)
tg (CPTG
uid 908,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 909,0
va (VaSet
)
xt "34000,-35500,35400,-34500"
st "in2"
blo "34000,-34700"
)
s (Text
uid 910,0
va (VaSet
isHidden 1
)
xt "34000,-34500,34000,-34500"
blo "16000,20450"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 5
)
)
)
*17 (CptPort
uid 911,0
ps "OnEdgeStrategy"
shape (Triangle
uid 912,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-33375,33000,-32625"
)
tg (CPTG
uid 913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 914,0
va (VaSet
)
xt "34000,-33500,35400,-32500"
st "in3"
blo "34000,-32700"
)
s (Text
uid 915,0
va (VaSet
isHidden 1
)
xt "34000,-32500,34000,-32500"
blo "16000,23450"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 6
)
)
)
*18 (CptPort
uid 916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 917,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "41000,-24375,41750,-23625"
)
tg (CPTG
uid 918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 919,0
va (VaSet
)
xt "38100,-24400,41000,-23400"
st "muxOut"
ju 2
blo "41000,-23600"
)
s (Text
uid 920,0
va (VaSet
isHidden 1
)
xt "41000,-23400,41000,-23400"
ju 2
blo "22000,19600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "muxOut"
t "std_uLogic"
o 7
)
)
)
*19 (CptPort
uid 921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 922,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36625,-11333,37375,-10583"
)
tg (CPTG
uid 923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 924,0
va (VaSet
)
xt "36000,-12100,37400,-11100"
st "sel"
blo "36000,-11300"
)
s (Text
uid 925,0
va (VaSet
isHidden 1
)
xt "36000,-11100,36000,-11100"
blo "18000,22400"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "unsigned"
b "(3 DOWNTO 0)"
o 1
)
)
)
*20 (CptPort
uid 926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 927,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-31375,33000,-30625"
)
tg (CPTG
uid 928,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 929,0
va (VaSet
)
xt "34000,-31500,35400,-30500"
st "in4"
blo "34000,-30700"
)
s (Text
uid 930,0
va (VaSet
isHidden 1
)
xt "34000,-30500,34000,-30500"
blo "16000,14450"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 7
)
)
)
*21 (CptPort
uid 931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 932,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-29375,33000,-28625"
)
tg (CPTG
uid 933,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 934,0
va (VaSet
)
xt "34000,-29500,35400,-28500"
st "in5"
blo "34000,-28700"
)
s (Text
uid 935,0
va (VaSet
isHidden 1
)
xt "34000,-28500,34000,-28500"
blo "16000,20450"
)
)
thePort (LogicalPort
decl (Decl
n "in5"
t "std_uLogic"
o 9
)
)
)
*22 (CptPort
uid 936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 937,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-27375,33000,-26625"
)
tg (CPTG
uid 938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 939,0
va (VaSet
)
xt "34000,-27500,35400,-26500"
st "in6"
blo "34000,-26700"
)
s (Text
uid 940,0
va (VaSet
isHidden 1
)
xt "34000,-26500,34000,-26500"
blo "16000,17450"
)
)
thePort (LogicalPort
decl (Decl
n "in6"
t "std_uLogic"
o 8
)
)
)
*23 (CptPort
uid 941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 942,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-25375,33000,-24625"
)
tg (CPTG
uid 943,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 944,0
va (VaSet
)
xt "34000,-25500,35400,-24500"
st "in7"
blo "34000,-24700"
)
s (Text
uid 945,0
va (VaSet
isHidden 1
)
xt "34000,-24500,34000,-24500"
blo "16000,23450"
)
)
thePort (LogicalPort
decl (Decl
n "in7"
t "std_uLogic"
o 10
)
)
)
*24 (CptPort
uid 946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 947,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-23375,33000,-22625"
)
tg (CPTG
uid 948,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 949,0
va (VaSet
)
xt "34000,-23500,35400,-22500"
st "in8"
blo "34000,-22700"
)
s (Text
uid 950,0
va (VaSet
isHidden 1
)
xt "34000,-22500,34000,-22500"
blo "16000,14450"
)
)
thePort (LogicalPort
decl (Decl
n "in8"
t "std_uLogic"
o 11
)
)
)
*25 (CptPort
uid 951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 952,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-21375,33000,-20625"
)
tg (CPTG
uid 953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 954,0
va (VaSet
)
xt "34000,-21500,35400,-20500"
st "in9"
blo "34000,-20700"
)
s (Text
uid 955,0
va (VaSet
isHidden 1
)
xt "34000,-20500,34000,-20500"
blo "16000,20450"
)
)
thePort (LogicalPort
decl (Decl
n "in9"
t "std_uLogic"
o 13
)
)
)
*26 (CptPort
uid 956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 957,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-19375,33000,-18625"
)
tg (CPTG
uid 958,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 959,0
va (VaSet
)
xt "34000,-19500,35800,-18500"
st "in10"
blo "34000,-18700"
)
s (Text
uid 960,0
va (VaSet
isHidden 1
)
xt "34000,-18500,34000,-18500"
blo "16000,17450"
)
)
thePort (LogicalPort
decl (Decl
n "in10"
t "std_uLogic"
o 12
)
)
)
*27 (CptPort
uid 961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 962,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-17375,33000,-16625"
)
tg (CPTG
uid 963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 964,0
va (VaSet
)
xt "34000,-17500,35800,-16500"
st "in11"
blo "34000,-16700"
)
s (Text
uid 965,0
va (VaSet
isHidden 1
)
xt "34000,-16500,34000,-16500"
blo "16000,23450"
)
)
thePort (LogicalPort
decl (Decl
n "in11"
t "std_uLogic"
o 14
)
)
)
*28 (CptPort
uid 966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 967,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-15375,33000,-14625"
)
tg (CPTG
uid 968,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 969,0
va (VaSet
)
xt "34000,-15500,35800,-14500"
st "in12"
blo "34000,-14700"
)
s (Text
uid 970,0
va (VaSet
isHidden 1
)
xt "34000,-14500,34000,-14500"
blo "16000,20450"
)
)
thePort (LogicalPort
decl (Decl
n "in12"
t "std_uLogic"
o 17
)
)
)
*29 (CptPort
uid 971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 972,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-13375,33000,-12625"
)
tg (CPTG
uid 973,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 974,0
va (VaSet
)
xt "34000,-13500,35800,-12500"
st "in13"
blo "34000,-12700"
)
s (Text
uid 975,0
va (VaSet
isHidden 1
)
xt "34000,-12500,34000,-12500"
blo "16000,14450"
)
)
thePort (LogicalPort
decl (Decl
n "in13"
t "std_uLogic"
o 15
)
)
)
*30 (CptPort
uid 976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 977,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-11375,33000,-10625"
)
tg (CPTG
uid 978,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 979,0
va (VaSet
)
xt "34000,-11500,35800,-10500"
st "in14"
blo "34000,-10700"
)
s (Text
uid 980,0
va (VaSet
isHidden 1
)
xt "34000,-10500,34000,-10500"
blo "16000,23450"
)
)
thePort (LogicalPort
decl (Decl
n "in14"
t "std_uLogic"
o 18
)
)
)
*31 (CptPort
uid 981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 982,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32250,-9375,33000,-8625"
)
tg (CPTG
uid 983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 984,0
va (VaSet
)
xt "34000,-9500,35800,-8500"
st "in15"
blo "34000,-8700"
)
s (Text
uid 985,0
va (VaSet
isHidden 1
)
xt "34000,-8500,34000,-8500"
blo "16000,17450"
)
)
thePort (LogicalPort
decl (Decl
n "in15"
t "std_uLogic"
o 16
)
)
)
]
shape (Mux
uid 987,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,-43000,41000,-5000"
)
showPorts 0
oxt "-350,0,8350,10000"
ttg (MlTextGroup
uid 988,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 989,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "32600,-5700,35000,-4700"
st "gates"
blo "32600,-4900"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 990,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "32600,-4300,36600,-3300"
st "mux16to1"
blo "32600,-3500"
tm "CptNameMgr"
)
*34 (Text
uid 991,0
va (VaSet
font "Arial,8,1"
)
xt "32600,-4700,33600,-3700"
st "I0"
blo "32600,-3900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 992,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 993,0
text (MLText
uid 994,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "32000,-4300,49000,-3500"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 2373,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,-6750,34750,-5250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*35 (Net
uid 1539,0
decl (Decl
n "sel"
t "unsigned"
b "(3 DOWNTO 0)"
o 9
suid 8,0
)
declText (MLText
uid 1540,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,-25600,16000,-24800"
st "SIGNAL sel     : unsigned(3 DOWNTO 0)
"
)
)
*36 (SaComponent
uid 1605,0
optionalChildren [
*37 (CptPort
uid 1614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1615,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-39375,78000,-38625"
)
tg (CPTG
uid 1616,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1617,0
va (VaSet
)
xt "79000,-39500,80400,-38500"
st "in0"
blo "79000,-38700"
)
s (Text
uid 1618,0
va (VaSet
isHidden 1
)
xt "79000,-38500,79000,-38500"
blo "61000,14450"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "std_uLogic"
o 3
)
)
)
*38 (CptPort
uid 1619,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1620,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-37375,78000,-36625"
)
tg (CPTG
uid 1621,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1622,0
va (VaSet
)
xt "79000,-37500,80400,-36500"
st "in1"
blo "79000,-36700"
)
s (Text
uid 1623,0
va (VaSet
isHidden 1
)
xt "79000,-36500,79000,-36500"
blo "61000,17450"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 4
)
)
)
*39 (CptPort
uid 1624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1625,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-35375,78000,-34625"
)
tg (CPTG
uid 1626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1627,0
va (VaSet
)
xt "79000,-35500,80400,-34500"
st "in2"
blo "79000,-34700"
)
s (Text
uid 1628,0
va (VaSet
isHidden 1
)
xt "79000,-34500,79000,-34500"
blo "61000,20450"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 5
)
)
)
*40 (CptPort
uid 1629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1630,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-33375,78000,-32625"
)
tg (CPTG
uid 1631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1632,0
va (VaSet
)
xt "79000,-33500,80400,-32500"
st "in3"
blo "79000,-32700"
)
s (Text
uid 1633,0
va (VaSet
isHidden 1
)
xt "79000,-32500,79000,-32500"
blo "61000,23450"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 6
)
)
)
*41 (CptPort
uid 1634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1635,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "86000,-24375,86750,-23625"
)
tg (CPTG
uid 1636,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1637,0
va (VaSet
)
xt "83100,-24400,86000,-23400"
st "muxOut"
ju 2
blo "86000,-23600"
)
s (Text
uid 1638,0
va (VaSet
isHidden 1
)
xt "86000,-23400,86000,-23400"
ju 2
blo "67000,19600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "muxOut"
t "std_uLogic"
o 7
)
)
)
*42 (CptPort
uid 1639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1640,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "81625,-11333,82375,-10583"
)
tg (CPTG
uid 1641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1642,0
va (VaSet
)
xt "81000,-12100,82400,-11100"
st "sel"
blo "81000,-11300"
)
s (Text
uid 1643,0
va (VaSet
isHidden 1
)
xt "81000,-11100,81000,-11100"
blo "63000,22400"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "unsigned"
b "(3 DOWNTO 0)"
o 1
)
)
)
*43 (CptPort
uid 1644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1645,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-31375,78000,-30625"
)
tg (CPTG
uid 1646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1647,0
va (VaSet
)
xt "79000,-31500,80400,-30500"
st "in4"
blo "79000,-30700"
)
s (Text
uid 1648,0
va (VaSet
isHidden 1
)
xt "79000,-30500,79000,-30500"
blo "61000,14450"
)
)
thePort (LogicalPort
decl (Decl
n "in4"
t "std_uLogic"
o 7
)
)
)
*44 (CptPort
uid 1649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1650,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-29375,78000,-28625"
)
tg (CPTG
uid 1651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1652,0
va (VaSet
)
xt "79000,-29500,80400,-28500"
st "in5"
blo "79000,-28700"
)
s (Text
uid 1653,0
va (VaSet
isHidden 1
)
xt "79000,-28500,79000,-28500"
blo "61000,20450"
)
)
thePort (LogicalPort
decl (Decl
n "in5"
t "std_uLogic"
o 9
)
)
)
*45 (CptPort
uid 1654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1655,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-27375,78000,-26625"
)
tg (CPTG
uid 1656,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1657,0
va (VaSet
)
xt "79000,-27500,80400,-26500"
st "in6"
blo "79000,-26700"
)
s (Text
uid 1658,0
va (VaSet
isHidden 1
)
xt "79000,-26500,79000,-26500"
blo "61000,17450"
)
)
thePort (LogicalPort
decl (Decl
n "in6"
t "std_uLogic"
o 8
)
)
)
*46 (CptPort
uid 1659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1660,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-25375,78000,-24625"
)
tg (CPTG
uid 1661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1662,0
va (VaSet
)
xt "79000,-25500,80400,-24500"
st "in7"
blo "79000,-24700"
)
s (Text
uid 1663,0
va (VaSet
isHidden 1
)
xt "79000,-24500,79000,-24500"
blo "61000,23450"
)
)
thePort (LogicalPort
decl (Decl
n "in7"
t "std_uLogic"
o 10
)
)
)
*47 (CptPort
uid 1664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1665,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-23375,78000,-22625"
)
tg (CPTG
uid 1666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1667,0
va (VaSet
)
xt "79000,-23500,80400,-22500"
st "in8"
blo "79000,-22700"
)
s (Text
uid 1668,0
va (VaSet
isHidden 1
)
xt "79000,-22500,79000,-22500"
blo "61000,14450"
)
)
thePort (LogicalPort
decl (Decl
n "in8"
t "std_uLogic"
o 11
)
)
)
*48 (CptPort
uid 1669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1670,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-21375,78000,-20625"
)
tg (CPTG
uid 1671,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1672,0
va (VaSet
)
xt "79000,-21500,80400,-20500"
st "in9"
blo "79000,-20700"
)
s (Text
uid 1673,0
va (VaSet
isHidden 1
)
xt "79000,-20500,79000,-20500"
blo "61000,20450"
)
)
thePort (LogicalPort
decl (Decl
n "in9"
t "std_uLogic"
o 13
)
)
)
*49 (CptPort
uid 1674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1675,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-19375,78000,-18625"
)
tg (CPTG
uid 1676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1677,0
va (VaSet
)
xt "79000,-19500,80800,-18500"
st "in10"
blo "79000,-18700"
)
s (Text
uid 1678,0
va (VaSet
isHidden 1
)
xt "79000,-18500,79000,-18500"
blo "61000,17450"
)
)
thePort (LogicalPort
decl (Decl
n "in10"
t "std_uLogic"
o 12
)
)
)
*50 (CptPort
uid 1679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1680,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-17375,78000,-16625"
)
tg (CPTG
uid 1681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1682,0
va (VaSet
)
xt "79000,-17500,80800,-16500"
st "in11"
blo "79000,-16700"
)
s (Text
uid 1683,0
va (VaSet
isHidden 1
)
xt "79000,-16500,79000,-16500"
blo "61000,23450"
)
)
thePort (LogicalPort
decl (Decl
n "in11"
t "std_uLogic"
o 14
)
)
)
*51 (CptPort
uid 1684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1685,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-15375,78000,-14625"
)
tg (CPTG
uid 1686,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1687,0
va (VaSet
)
xt "79000,-15500,80800,-14500"
st "in12"
blo "79000,-14700"
)
s (Text
uid 1688,0
va (VaSet
isHidden 1
)
xt "79000,-14500,79000,-14500"
blo "61000,20450"
)
)
thePort (LogicalPort
decl (Decl
n "in12"
t "std_uLogic"
o 17
)
)
)
*52 (CptPort
uid 1689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1690,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-13375,78000,-12625"
)
tg (CPTG
uid 1691,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1692,0
va (VaSet
)
xt "79000,-13500,80800,-12500"
st "in13"
blo "79000,-12700"
)
s (Text
uid 1693,0
va (VaSet
isHidden 1
)
xt "79000,-12500,79000,-12500"
blo "61000,14450"
)
)
thePort (LogicalPort
decl (Decl
n "in13"
t "std_uLogic"
o 15
)
)
)
*53 (CptPort
uid 1694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1695,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-11375,78000,-10625"
)
tg (CPTG
uid 1696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1697,0
va (VaSet
)
xt "79000,-11500,80800,-10500"
st "in14"
blo "79000,-10700"
)
s (Text
uid 1698,0
va (VaSet
isHidden 1
)
xt "79000,-10500,79000,-10500"
blo "61000,23450"
)
)
thePort (LogicalPort
decl (Decl
n "in14"
t "std_uLogic"
o 18
)
)
)
*54 (CptPort
uid 1699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1700,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77250,-9375,78000,-8625"
)
tg (CPTG
uid 1701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1702,0
va (VaSet
)
xt "79000,-9500,80800,-8500"
st "in15"
blo "79000,-8700"
)
s (Text
uid 1703,0
va (VaSet
isHidden 1
)
xt "79000,-8500,79000,-8500"
blo "61000,17450"
)
)
thePort (LogicalPort
decl (Decl
n "in15"
t "std_uLogic"
o 16
)
)
)
]
shape (Mux
uid 1606,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "78000,-43000,86000,-5000"
)
showPorts 0
oxt "-350,0,8350,10000"
ttg (MlTextGroup
uid 1607,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 1608,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "77600,-5700,80000,-4700"
st "gates"
blo "77600,-4900"
tm "BdLibraryNameMgr"
)
*56 (Text
uid 1609,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "77600,-4300,81600,-3300"
st "mux16to1"
blo "77600,-3500"
tm "CptNameMgr"
)
*57 (Text
uid 1610,0
va (VaSet
font "Arial,8,1"
)
xt "77600,-4700,78600,-3700"
st "I1"
blo "77600,-3900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1611,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1612,0
text (MLText
uid 1613,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "77000,-4300,94000,-3500"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 2378,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "78250,-6750,79750,-5250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*58 (Grouping
uid 1806,0
optionalChildren [
*59 (CommentText
uid 1808,0
shape (Rectangle
uid 1809,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "66000,26000,83000,27000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1810,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "66200,26500,66200,26500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*60 (CommentText
uid 1811,0
shape (Rectangle
uid 1812,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,22000,87000,23000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1813,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,22500,83200,22500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*61 (CommentText
uid 1814,0
shape (Rectangle
uid 1815,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "66000,24000,83000,25000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1816,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "66200,24500,66200,24500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*62 (CommentText
uid 1817,0
shape (Rectangle
uid 1818,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "62000,24000,66000,25000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1819,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "62200,24500,62200,24500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*63 (CommentText
uid 1820,0
shape (Rectangle
uid 1821,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,23000,103000,27000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1822,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,23200,97300,24400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*64 (CommentText
uid 1823,0
shape (Rectangle
uid 1824,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "87000,22000,103000,23000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1825,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "87200,22500,87200,22500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*65 (CommentText
uid 1826,0
shape (Rectangle
uid 1827,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "62000,22000,83000,24000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1828,0
va (VaSet
fg "32768,0,0"
)
xt "67350,22400,77650,23600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*66 (CommentText
uid 1829,0
shape (Rectangle
uid 1830,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "62000,25000,66000,26000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1831,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "62200,25500,62200,25500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*67 (CommentText
uid 1832,0
shape (Rectangle
uid 1833,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "62000,26000,66000,27000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1834,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "62200,26500,62200,26500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*68 (CommentText
uid 1835,0
shape (Rectangle
uid 1836,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "66000,25000,83000,26000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1837,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "66200,25500,66200,25500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1807,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "62000,22000,103000,27000"
)
oxt "14000,66000,55000,71000"
)
*69 (SaComponent
uid 2550,0
optionalChildren [
*70 (CptPort
uid 2542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2543,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "26250,-3375,27000,-2625"
)
tg (CPTG
uid 2544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2545,0
va (VaSet
isHidden 1
)
xt "27000,-3300,28400,-2300"
st "in1"
blo "27000,-2500"
)
s (Text
uid 2560,0
va (VaSet
isHidden 1
)
xt "27000,-2300,27000,-2300"
blo "27000,-2300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*71 (CptPort
uid 2546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2547,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32000,-3375,32750,-2625"
)
tg (CPTG
uid 2548,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2549,0
va (VaSet
isHidden 1
)
xt "30200,-3300,32000,-2300"
st "out1"
ju 2
blo "32000,-2500"
)
s (Text
uid 2561,0
va (VaSet
isHidden 1
)
xt "32000,-2300,32000,-2300"
ju 2
blo "32000,-2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 2551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,-6000,32000,0"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 2552,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 2553,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27910,-300,30310,700"
st "gates"
blo "27910,500"
tm "BdLibraryNameMgr"
)
*73 (Text
uid 2554,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27910,700,33410,1700"
st "bufferUlogic"
blo "27910,1500"
tm "CptNameMgr"
)
*74 (Text
uid 2555,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27910,700,28910,1700"
st "I6"
blo "27910,1500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2556,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2557,0
text (MLText
uid 2558,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "27000,2600,44000,3400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 2559,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "27250,-1750,28750,-250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*75 (SaComponent
uid 2570,0
optionalChildren [
*76 (CptPort
uid 2562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2563,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "26250,4625,27000,5375"
)
tg (CPTG
uid 2564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2565,0
va (VaSet
isHidden 1
)
xt "27000,4700,28400,5700"
st "in1"
blo "27000,5500"
)
s (Text
uid 2580,0
va (VaSet
isHidden 1
)
xt "27000,5700,27000,5700"
blo "27000,5700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*77 (CptPort
uid 2566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2567,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32000,4625,32750,5375"
)
tg (CPTG
uid 2568,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2569,0
va (VaSet
isHidden 1
)
xt "30200,4700,32000,5700"
st "out1"
ju 2
blo "32000,5500"
)
s (Text
uid 2581,0
va (VaSet
isHidden 1
)
xt "32000,5700,32000,5700"
ju 2
blo "32000,5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 2571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,2000,32000,8000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 2572,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 2573,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27910,7700,30310,8700"
st "gates"
blo "27910,8500"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 2574,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27910,8700,33410,9700"
st "bufferUlogic"
blo "27910,9500"
tm "CptNameMgr"
)
*80 (Text
uid 2575,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27910,8700,28910,9700"
st "I5"
blo "27910,9500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2576,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2577,0
text (MLText
uid 2578,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "27000,10600,44000,11400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 2579,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "27250,6250,28750,7750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*81 (SaComponent
uid 2590,0
optionalChildren [
*82 (CptPort
uid 2582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2583,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "26250,12625,27000,13375"
)
tg (CPTG
uid 2584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2585,0
va (VaSet
isHidden 1
)
xt "27000,12700,28400,13700"
st "in1"
blo "27000,13500"
)
s (Text
uid 2600,0
va (VaSet
isHidden 1
)
xt "27000,13700,27000,13700"
blo "27000,13700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*83 (CptPort
uid 2586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2587,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32000,12625,32750,13375"
)
tg (CPTG
uid 2588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2589,0
va (VaSet
isHidden 1
)
xt "30200,12700,32000,13700"
st "out1"
ju 2
blo "32000,13500"
)
s (Text
uid 2601,0
va (VaSet
isHidden 1
)
xt "32000,13700,32000,13700"
ju 2
blo "32000,13700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 2591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,10000,32000,16000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 2592,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
uid 2593,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27910,15700,30310,16700"
st "gates"
blo "27910,16500"
tm "BdLibraryNameMgr"
)
*85 (Text
uid 2594,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27910,16700,33410,17700"
st "bufferUlogic"
blo "27910,17500"
tm "CptNameMgr"
)
*86 (Text
uid 2595,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27910,16700,28910,17700"
st "I2"
blo "27910,17500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2596,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2597,0
text (MLText
uid 2598,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "27000,18600,44000,19400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 2599,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "27250,14250,28750,15750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*87 (SaComponent
uid 2610,0
optionalChildren [
*88 (CptPort
uid 2602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2603,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "26250,20625,27000,21375"
)
tg (CPTG
uid 2604,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2605,0
va (VaSet
isHidden 1
)
xt "27000,20700,28400,21700"
st "in1"
blo "27000,21500"
)
s (Text
uid 2620,0
va (VaSet
isHidden 1
)
xt "27000,21700,27000,21700"
blo "27000,21700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*89 (CptPort
uid 2606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2607,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "32000,20625,32750,21375"
)
tg (CPTG
uid 2608,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2609,0
va (VaSet
isHidden 1
)
xt "30200,20700,32000,21700"
st "out1"
ju 2
blo "32000,21500"
)
s (Text
uid 2621,0
va (VaSet
isHidden 1
)
xt "32000,21700,32000,21700"
ju 2
blo "32000,21700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 2611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,18000,32000,24000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 2612,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 2613,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27910,23700,30310,24700"
st "gates"
blo "27910,24500"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 2614,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27910,24700,33410,25700"
st "bufferUlogic"
blo "27910,25500"
tm "CptNameMgr"
)
*92 (Text
uid 2615,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27910,24700,28910,25700"
st "I3"
blo "27910,25500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2616,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2617,0
text (MLText
uid 2618,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "27000,26600,44000,27400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 2619,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "27250,22250,28750,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*93 (SaComponent
uid 3409,0
optionalChildren [
*94 (CptPort
uid 3405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3406,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "51625,-39750,52375,-39000"
)
tg (CPTG
uid 3407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3408,0
va (VaSet
isHidden 1
)
xt "51100,-39000,55500,-37800"
st "logic_0"
ju 2
blo "55500,-38000"
)
s (Text
uid 3419,0
va (VaSet
)
xt "55500,-37800,55500,-37800"
ju 2
blo "55500,-37800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 3410,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "49000,-39000,54000,-33000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 3411,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 3412,0
va (VaSet
font "Verdana,8,1"
)
xt "48910,-33300,52010,-32300"
st "gates"
blo "48910,-32500"
tm "BdLibraryNameMgr"
)
*96 (Text
uid 3413,0
va (VaSet
font "Verdana,8,1"
)
xt "48910,-32300,52410,-31300"
st "logic0"
blo "48910,-31500"
tm "CptNameMgr"
)
*97 (Text
uid 3414,0
va (VaSet
font "Verdana,8,1"
)
xt "48910,-31300,51410,-30300"
st "U_0"
blo "48910,-30500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3415,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3416,0
text (MLText
uid 3417,0
va (VaSet
font "Verdana,8,0"
)
xt "49000,-30400,49000,-30400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3418,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "49250,-34750,50750,-33250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*98 (SaComponent
uid 3424,0
optionalChildren [
*99 (CptPort
uid 3420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3421,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "58625,-38000,59375,-37250"
)
tg (CPTG
uid 3422,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3423,0
va (VaSet
isHidden 1
)
xt "60000,-39000,64400,-37800"
st "logic_1"
blo "60000,-38000"
)
s (Text
uid 3434,0
va (VaSet
)
xt "60000,-37800,60000,-37800"
blo "60000,-37800"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pu
uid 3425,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,-44000,61000,-38000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 3426,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
uid 3427,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-40300,59010,-39300"
st "gates"
blo "55910,-39500"
tm "BdLibraryNameMgr"
)
*101 (Text
uid 3428,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-39300,59410,-38300"
st "logic1"
blo "55910,-38500"
tm "CptNameMgr"
)
*102 (Text
uid 3429,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-38300,58410,-37300"
st "U_1"
blo "55910,-37500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3430,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3431,0
text (MLText
uid 3432,0
va (VaSet
font "Verdana,8,0"
)
xt "56000,-35400,56000,-35400"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3433,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,-39750,57750,-38250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*103 (Net
uid 3435,0
decl (Decl
n "logic_0"
t "std_uLogic"
o 10
suid 12,0
)
declText (MLText
uid 3436,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,-27200,11000,-26400"
st "SIGNAL logic_0 : std_uLogic
"
)
)
*104 (Net
uid 3443,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 11
suid 13,0
)
declText (MLText
uid 3444,0
va (VaSet
font "Courier New,8,0"
)
xt "-4000,-26400,11000,-25600"
st "SIGNAL logic_1 : std_uLogic
"
)
)
*105 (Wire
uid 13,0
shape (OrthoPolyLine
uid 14,0
va (VaSet
vasetType 3
)
xt "7000,21000,27000,21000"
pts [
"7000,21000"
"27000,21000"
]
)
start &1
end &88
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18,0
va (VaSet
)
xt "7000,20000,7800,21000"
st "a"
blo "7000,20800"
tm "WireNameMgr"
)
)
on &2
)
*106 (Wire
uid 27,0
shape (OrthoPolyLine
uid 28,0
va (VaSet
vasetType 3
)
xt "7000,13000,27000,13000"
pts [
"7000,13000"
"27000,13000"
]
)
start &3
end &82
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 31,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32,0
va (VaSet
)
xt "7000,12000,7800,13000"
st "b"
blo "7000,12800"
tm "WireNameMgr"
)
)
on &4
)
*107 (Wire
uid 89,0
optionalChildren [
*108 (Ripper
uid 1861,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"20000,-12000"
"21000,-11000"
]
uid 1862,0
va (VaSet
vasetType 3
)
xt "20000,-12000,21000,-11000"
)
)
*109 (Ripper
uid 1912,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"16000,-12000"
"17000,-11000"
]
uid 1913,0
va (VaSet
vasetType 3
)
xt "16000,-12000,17000,-11000"
)
)
]
shape (OrthoPolyLine
uid 90,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,-12000,23000,-12000"
pts [
"7000,-12000"
"23000,-12000"
]
)
start &5
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 93,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 94,0
va (VaSet
)
xt "7000,-13000,11600,-12000"
st "code : (1:0)"
blo "7000,-12200"
tm "WireNameMgr"
)
)
on &6
)
*110 (Wire
uid 103,0
shape (OrthoPolyLine
uid 104,0
va (VaSet
vasetType 3
)
xt "41000,-24000,49000,-24000"
pts [
"41000,-24000"
"49000,-24000"
]
)
start &18
end &7
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108,0
va (VaSet
)
xt "48000,-25000,48700,-24000"
st "y"
blo "48000,-24200"
tm "WireNameMgr"
)
)
on &8
)
*111 (Wire
uid 431,0
shape (OrthoPolyLine
uid 432,0
va (VaSet
vasetType 3
)
xt "29000,-39000,33000,-39000"
pts [
"33000,-39000"
"29000,-39000"
]
)
start &14
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 436,0
va (VaSet
)
xt "26000,-39100,30400,-37900"
st "logic_0"
blo "26000,-38100"
tm "WireNameMgr"
)
)
on &103
)
*112 (Wire
uid 441,0
shape (OrthoPolyLine
uid 442,0
va (VaSet
vasetType 3
)
xt "29000,-37000,33000,-37000"
pts [
"33000,-37000"
"29000,-37000"
]
)
start &15
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 448,0
va (VaSet
)
xt "26000,-37100,30400,-35900"
st "logic_0"
blo "26000,-36100"
tm "WireNameMgr"
)
)
on &103
)
*113 (Wire
uid 451,0
shape (OrthoPolyLine
uid 452,0
va (VaSet
vasetType 3
)
xt "29000,-35000,33000,-35000"
pts [
"33000,-35000"
"29000,-35000"
]
)
start &16
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 458,0
va (VaSet
)
xt "26000,-35100,30400,-33900"
st "logic_0"
blo "26000,-34100"
tm "WireNameMgr"
)
)
on &103
)
*114 (Wire
uid 461,0
shape (OrthoPolyLine
uid 462,0
va (VaSet
vasetType 3
)
xt "29000,-33000,33000,-33000"
pts [
"33000,-33000"
"29000,-33000"
]
)
start &17
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 468,0
va (VaSet
)
xt "26000,-33100,30400,-31900"
st "logic_0"
blo "26000,-32100"
tm "WireNameMgr"
)
)
on &103
)
*115 (Wire
uid 471,0
shape (OrthoPolyLine
uid 472,0
va (VaSet
vasetType 3
)
xt "29000,-31000,33000,-31000"
pts [
"33000,-31000"
"29000,-31000"
]
)
start &20
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 478,0
va (VaSet
)
xt "26000,-31100,30400,-29900"
st "logic_0"
blo "26000,-30100"
tm "WireNameMgr"
)
)
on &103
)
*116 (Wire
uid 481,0
shape (OrthoPolyLine
uid 482,0
va (VaSet
vasetType 3
)
xt "29000,-29000,33000,-29000"
pts [
"33000,-29000"
"29000,-29000"
]
)
start &21
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 488,0
va (VaSet
)
xt "26000,-29100,30400,-27900"
st "logic_0"
blo "26000,-28100"
tm "WireNameMgr"
)
)
on &103
)
*117 (Wire
uid 491,0
shape (OrthoPolyLine
uid 492,0
va (VaSet
vasetType 3
)
xt "29000,-27000,33000,-27000"
pts [
"33000,-27000"
"29000,-27000"
]
)
start &22
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 498,0
va (VaSet
)
xt "26000,-27100,30400,-25900"
st "logic_0"
blo "26000,-26100"
tm "WireNameMgr"
)
)
on &103
)
*118 (Wire
uid 501,0
shape (OrthoPolyLine
uid 502,0
va (VaSet
vasetType 3
)
xt "29000,-25000,33000,-25000"
pts [
"33000,-25000"
"29000,-25000"
]
)
start &23
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 508,0
va (VaSet
)
xt "26000,-25100,30400,-23900"
st "logic_0"
blo "26000,-24100"
tm "WireNameMgr"
)
)
on &103
)
*119 (Wire
uid 511,0
shape (OrthoPolyLine
uid 512,0
va (VaSet
vasetType 3
)
xt "29000,-23000,33000,-23000"
pts [
"33000,-23000"
"29000,-23000"
]
)
start &24
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 517,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 518,0
va (VaSet
)
xt "26000,-23100,30400,-21900"
st "logic_0"
blo "26000,-22100"
tm "WireNameMgr"
)
)
on &103
)
*120 (Wire
uid 521,0
shape (OrthoPolyLine
uid 522,0
va (VaSet
vasetType 3
)
xt "29000,-21000,33000,-21000"
pts [
"33000,-21000"
"29000,-21000"
]
)
start &25
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 528,0
va (VaSet
)
xt "26000,-21100,30400,-19900"
st "logic_0"
blo "26000,-20100"
tm "WireNameMgr"
)
)
on &103
)
*121 (Wire
uid 531,0
shape (OrthoPolyLine
uid 532,0
va (VaSet
vasetType 3
)
xt "29000,-19000,33000,-19000"
pts [
"33000,-19000"
"29000,-19000"
]
)
start &26
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 538,0
va (VaSet
)
xt "26000,-19100,30400,-17900"
st "logic_0"
blo "26000,-18100"
tm "WireNameMgr"
)
)
on &103
)
*122 (Wire
uid 541,0
shape (OrthoPolyLine
uid 542,0
va (VaSet
vasetType 3
)
xt "29000,-17000,33000,-17000"
pts [
"33000,-17000"
"29000,-17000"
]
)
start &27
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 548,0
va (VaSet
)
xt "26000,-17100,30400,-15900"
st "logic_0"
blo "26000,-16100"
tm "WireNameMgr"
)
)
on &103
)
*123 (Wire
uid 551,0
shape (OrthoPolyLine
uid 552,0
va (VaSet
vasetType 3
)
xt "29000,-15000,33000,-15000"
pts [
"33000,-15000"
"29000,-15000"
]
)
start &28
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 558,0
va (VaSet
)
xt "26000,-15000,30400,-13800"
st "logic_0"
blo "26000,-14000"
tm "WireNameMgr"
)
)
on &103
)
*124 (Wire
uid 561,0
shape (OrthoPolyLine
uid 562,0
va (VaSet
vasetType 3
)
xt "29000,-13000,33000,-13000"
pts [
"33000,-13000"
"29000,-13000"
]
)
start &29
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 568,0
va (VaSet
)
xt "26000,-13000,30400,-11800"
st "logic_0"
blo "26000,-12000"
tm "WireNameMgr"
)
)
on &103
)
*125 (Wire
uid 571,0
shape (OrthoPolyLine
uid 572,0
va (VaSet
vasetType 3
)
xt "29000,-11000,33000,-11000"
pts [
"33000,-11000"
"29000,-11000"
]
)
start &30
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 578,0
va (VaSet
)
xt "26000,-11000,30400,-9800"
st "logic_0"
blo "26000,-10000"
tm "WireNameMgr"
)
)
on &103
)
*126 (Wire
uid 581,0
shape (OrthoPolyLine
uid 582,0
va (VaSet
vasetType 3
)
xt "29000,-9000,33000,-9000"
pts [
"33000,-9000"
"29000,-9000"
]
)
start &31
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 588,0
va (VaSet
)
xt "26000,-9000,30400,-7800"
st "logic_0"
blo "26000,-8000"
tm "WireNameMgr"
)
)
on &103
)
*127 (Wire
uid 675,0
shape (OrthoPolyLine
uid 676,0
va (VaSet
vasetType 3
)
xt "7000,5000,27000,5000"
pts [
"7000,5000"
"27000,5000"
]
)
start &9
end &76
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 680,0
va (VaSet
)
xt "7000,4000,8400,5000"
st "cIn"
blo "7000,4800"
tm "WireNameMgr"
)
)
on &10
)
*128 (Wire
uid 689,0
shape (OrthoPolyLine
uid 690,0
va (VaSet
vasetType 3
)
xt "86000,-24000,94000,-24000"
pts [
"86000,-24000"
"94000,-24000"
]
)
start &41
end &11
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 694,0
va (VaSet
)
xt "91000,-25000,93000,-24000"
st "cOut"
blo "91000,-24200"
tm "WireNameMgr"
)
)
on &12
)
*129 (Wire
uid 1513,0
optionalChildren [
*130 (Ripper
uid 1541,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"37000,22000"
"36000,21000"
]
uid 1542,0
va (VaSet
vasetType 3
)
xt "36000,21000,37000,22000"
)
)
*131 (Ripper
uid 1543,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"37000,14000"
"36000,13000"
]
uid 1544,0
va (VaSet
vasetType 3
)
xt "36000,13000,37000,14000"
)
)
*132 (Ripper
uid 1568,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"37000,6000"
"36000,5000"
]
uid 1569,0
va (VaSet
vasetType 3
)
xt "36000,5000,37000,6000"
)
)
*133 (Ripper
uid 1593,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"37000,-1998"
"36000,-2998"
]
uid 1594,0
va (VaSet
vasetType 3
)
xt "36000,-2998,37000,-1998"
)
)
*134 (BdJunction
uid 1804,0
ps "OnConnectorStrategy"
shape (Circle
uid 1805,0
va (VaSet
vasetType 1
)
xt "36600,-3398,37400,-2598"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1514,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,-11333,37000,24000"
pts [
"37000,-11333"
"37000,24000"
]
)
start &19
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1520,0
va (VaSet
)
xt "38000,-9000,44500,-7800"
st "sel : (3:0)"
blo "38000,-8000"
tm "WireNameMgr"
)
)
on &35
)
*135 (Wire
uid 1527,0
shape (OrthoPolyLine
uid 1528,0
va (VaSet
vasetType 3
)
xt "32000,13000,36000,13000"
pts [
"32000,13000"
"36000,13000"
]
)
start &83
end &131
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1530,0
va (VaSet
)
xt "33000,12000,36700,13200"
st "sel(1)"
blo "33000,13000"
tm "WireNameMgr"
)
)
on &35
)
*136 (Wire
uid 1531,0
shape (OrthoPolyLine
uid 1532,0
va (VaSet
vasetType 3
)
xt "32000,21000,36000,21000"
pts [
"32000,21000"
"36000,21000"
]
)
start &89
end &130
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1534,0
va (VaSet
)
xt "33000,20000,36700,21200"
st "sel(0)"
blo "33000,21000"
tm "WireNameMgr"
)
)
on &35
)
*137 (Wire
uid 1564,0
shape (OrthoPolyLine
uid 1565,0
va (VaSet
vasetType 3
)
xt "32000,5000,36000,5000"
pts [
"32000,5000"
"36000,5000"
]
)
start &77
end &132
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1567,0
va (VaSet
)
xt "34000,4000,37700,5200"
st "sel(2)"
blo "34000,5000"
tm "WireNameMgr"
)
)
on &35
)
*138 (Wire
uid 1589,0
shape (OrthoPolyLine
uid 1590,0
va (VaSet
vasetType 3
)
xt "32000,-3000,36000,-2998"
pts [
"32000,-3000"
"34000,-3000"
"34000,-2998"
"36000,-2998"
]
)
start &71
end &133
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1592,0
va (VaSet
)
xt "34000,-4000,37700,-2800"
st "sel(3)"
blo "34000,-3000"
tm "WireNameMgr"
)
)
on &35
)
*139 (Wire
uid 1704,0
shape (OrthoPolyLine
uid 1705,0
va (VaSet
vasetType 3
)
xt "74000,-15000,78000,-15000"
pts [
"78000,-15000"
"74000,-15000"
]
)
start &51
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1709,0
va (VaSet
)
xt "71000,-15100,75400,-13900"
st "logic_0"
blo "71000,-14100"
tm "WireNameMgr"
)
)
on &103
)
*140 (Wire
uid 1710,0
shape (OrthoPolyLine
uid 1711,0
va (VaSet
vasetType 3
)
xt "74000,-11000,78000,-11000"
pts [
"78000,-11000"
"74000,-11000"
]
)
start &53
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1714,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1715,0
va (VaSet
)
xt "71000,-11100,75400,-9900"
st "logic_0"
blo "71000,-10100"
tm "WireNameMgr"
)
)
on &103
)
*141 (Wire
uid 1716,0
shape (OrthoPolyLine
uid 1717,0
va (VaSet
vasetType 3
)
xt "74000,-13000,78000,-13000"
pts [
"78000,-13000"
"74000,-13000"
]
)
start &52
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1721,0
va (VaSet
)
xt "71000,-13100,75400,-11900"
st "logic_0"
blo "71000,-12100"
tm "WireNameMgr"
)
)
on &103
)
*142 (Wire
uid 1722,0
shape (OrthoPolyLine
uid 1723,0
va (VaSet
vasetType 3
)
xt "74000,-17000,78000,-17000"
pts [
"78000,-17000"
"74000,-17000"
]
)
start &50
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1727,0
va (VaSet
)
xt "71000,-17100,75400,-15900"
st "logic_0"
blo "71000,-16100"
tm "WireNameMgr"
)
)
on &103
)
*143 (Wire
uid 1728,0
shape (OrthoPolyLine
uid 1729,0
va (VaSet
vasetType 3
)
xt "74000,-9000,78000,-9000"
pts [
"78000,-9000"
"74000,-9000"
]
)
start &54
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1733,0
va (VaSet
)
xt "71000,-9100,75400,-7900"
st "logic_1"
blo "71000,-8100"
tm "WireNameMgr"
)
)
on &104
)
*144 (Wire
uid 1734,0
shape (OrthoPolyLine
uid 1735,0
va (VaSet
vasetType 3
)
xt "74000,-19000,78000,-19000"
pts [
"78000,-19000"
"74000,-19000"
]
)
start &49
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1739,0
va (VaSet
)
xt "71000,-19100,75400,-17900"
st "logic_0"
blo "71000,-18100"
tm "WireNameMgr"
)
)
on &103
)
*145 (Wire
uid 1740,0
shape (OrthoPolyLine
uid 1741,0
va (VaSet
vasetType 3
)
xt "74000,-21000,78000,-21000"
pts [
"78000,-21000"
"74000,-21000"
]
)
start &48
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1745,0
va (VaSet
)
xt "71000,-21000,75400,-19800"
st "logic_0"
blo "71000,-20000"
tm "WireNameMgr"
)
)
on &103
)
*146 (Wire
uid 1746,0
shape (OrthoPolyLine
uid 1747,0
va (VaSet
vasetType 3
)
xt "74000,-37000,78000,-37000"
pts [
"78000,-37000"
"74000,-37000"
]
)
start &38
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1751,0
va (VaSet
)
xt "71000,-37100,75400,-35900"
st "logic_0"
blo "71000,-36100"
tm "WireNameMgr"
)
)
on &103
)
*147 (Wire
uid 1752,0
shape (OrthoPolyLine
uid 1753,0
va (VaSet
vasetType 3
)
xt "74000,-39000,78000,-39000"
pts [
"78000,-39000"
"74000,-39000"
]
)
start &37
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1757,0
va (VaSet
)
xt "71000,-39100,75400,-37900"
st "logic_0"
blo "71000,-38100"
tm "WireNameMgr"
)
)
on &103
)
*148 (Wire
uid 1758,0
shape (OrthoPolyLine
uid 1759,0
va (VaSet
vasetType 3
)
xt "74000,-23000,78000,-23000"
pts [
"78000,-23000"
"74000,-23000"
]
)
start &47
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1763,0
va (VaSet
)
xt "71000,-23100,75400,-21900"
st "logic_0"
blo "71000,-22100"
tm "WireNameMgr"
)
)
on &103
)
*149 (Wire
uid 1764,0
shape (OrthoPolyLine
uid 1765,0
va (VaSet
vasetType 3
)
xt "74000,-25000,78000,-25000"
pts [
"78000,-25000"
"74000,-25000"
]
)
start &46
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1769,0
va (VaSet
)
xt "71000,-25100,75400,-23900"
st "logic_0"
blo "71000,-24100"
tm "WireNameMgr"
)
)
on &103
)
*150 (Wire
uid 1770,0
shape (OrthoPolyLine
uid 1771,0
va (VaSet
vasetType 3
)
xt "74000,-27000,78000,-27000"
pts [
"78000,-27000"
"74000,-27000"
]
)
start &45
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1775,0
va (VaSet
)
xt "71000,-27100,75400,-25900"
st "logic_0"
blo "71000,-26100"
tm "WireNameMgr"
)
)
on &103
)
*151 (Wire
uid 1776,0
shape (OrthoPolyLine
uid 1777,0
va (VaSet
vasetType 3
)
xt "74000,-29000,78000,-29000"
pts [
"78000,-29000"
"74000,-29000"
]
)
start &44
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1781,0
va (VaSet
)
xt "71000,-29100,75400,-27900"
st "logic_0"
blo "71000,-28100"
tm "WireNameMgr"
)
)
on &103
)
*152 (Wire
uid 1782,0
shape (OrthoPolyLine
uid 1783,0
va (VaSet
vasetType 3
)
xt "74000,-31000,78000,-31000"
pts [
"78000,-31000"
"74000,-31000"
]
)
start &43
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1787,0
va (VaSet
)
xt "71000,-31100,75400,-29900"
st "logic_0"
blo "71000,-30100"
tm "WireNameMgr"
)
)
on &103
)
*153 (Wire
uid 1788,0
shape (OrthoPolyLine
uid 1789,0
va (VaSet
vasetType 3
)
xt "74000,-33000,78000,-33000"
pts [
"78000,-33000"
"74000,-33000"
]
)
start &40
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1793,0
va (VaSet
)
xt "71000,-33100,75400,-31900"
st "logic_0"
blo "71000,-32100"
tm "WireNameMgr"
)
)
on &103
)
*154 (Wire
uid 1794,0
shape (OrthoPolyLine
uid 1795,0
va (VaSet
vasetType 3
)
xt "74000,-35000,78000,-35000"
pts [
"78000,-35000"
"74000,-35000"
]
)
start &39
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1799,0
va (VaSet
)
xt "71000,-35100,75400,-33900"
st "logic_0"
blo "71000,-34100"
tm "WireNameMgr"
)
)
on &103
)
*155 (Wire
uid 1800,0
shape (OrthoPolyLine
uid 1801,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,-11333,82000,-2998"
pts [
"82000,-11333"
"82000,-2998"
"37000,-2998"
]
)
start &42
end &134
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1802,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1803,0
va (VaSet
)
xt "83000,-9000,89500,-7800"
st "sel : (3:0)"
blo "83000,-8000"
tm "WireNameMgr"
)
)
on &35
)
*156 (Wire
uid 1857,0
shape (OrthoPolyLine
uid 1858,0
va (VaSet
vasetType 3
)
xt "21000,-10998,27000,-3000"
pts [
"27000,-3000"
"21000,-3000"
"21000,-10998"
]
)
start &70
end &108
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1860,0
va (VaSet
)
xt "22000,-4000,25000,-3000"
st "code(0)"
blo "22000,-3200"
tm "WireNameMgr"
)
)
on &6
)
*157 (Wire
uid 1908,0
shape (OrthoPolyLine
uid 1909,0
va (VaSet
vasetType 3
)
xt "17000,-10999,17000,-3000"
pts [
"17000,-3000"
"17000,-10999"
]
)
end &109
sat 16
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1911,0
ro 270
va (VaSet
)
xt "16000,-10000,17000,-7000"
st "code(1)"
blo "16800,-7000"
tm "WireNameMgr"
)
)
on &6
)
*158 (Wire
uid 3437,0
shape (OrthoPolyLine
uid 3438,0
va (VaSet
vasetType 3
)
xt "52000,-44000,52000,-39000"
pts [
"52000,-39000"
"52000,-44000"
]
)
start &94
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 3441,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3442,0
ro 270
va (VaSet
)
xt "50800,-44400,52000,-40000"
st "logic_0"
blo "51800,-40000"
tm "WireNameMgr"
)
s (Text
ro 270
va (VaSet
isHidden 1
)
xt "52000,-40000,52000,-40000"
blo "52000,-40000"
tm "SignalTypeMgr"
)
)
on &103
)
*159 (Wire
uid 3445,0
shape (OrthoPolyLine
uid 3446,0
va (VaSet
vasetType 3
)
xt "59000,-38000,59000,-32000"
pts [
"59000,-38000"
"59000,-32000"
]
)
start &99
sat 32
eat 16
stc 0
sf 1
si 0
tg (WTG
uid 3449,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3450,0
ro 270
va (VaSet
)
xt "57800,-40400,59000,-36000"
st "logic_1"
blo "58800,-36000"
tm "WireNameMgr"
)
s (Text
ro 270
va (VaSet
isHidden 1
)
xt "59000,-36000,59000,-36000"
blo "59000,-36000"
tm "SignalTypeMgr"
)
)
on &104
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *160 (PackageList
uid 70,0
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
uid 71,0
va (VaSet
font "arial,8,1"
)
xt "-6000,-47000,-600,-46000"
st "Package List"
blo "-6000,-46200"
)
*162 (MLText
uid 72,0
va (VaSet
)
xt "-6000,-46000,11500,-40000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 73,0
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
uid 74,0
va (VaSet
isHidden 1
font "Verdana,12,1"
)
xt "20000,0,34800,1400"
st "Compiler Directives"
blo "20000,1200"
)
*164 (Text
uid 75,0
va (VaSet
isHidden 1
font "Verdana,12,1"
)
xt "20000,1600,37800,3000"
st "Pre-module directives:"
blo "20000,2800"
)
*165 (MLText
uid 76,0
va (VaSet
isHidden 1
)
xt "20000,3200,32100,5600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*166 (Text
uid 77,0
va (VaSet
isHidden 1
font "Verdana,12,1"
)
xt "20000,5800,38400,7200"
st "Post-module directives:"
blo "20000,7000"
)
*167 (MLText
uid 78,0
va (VaSet
isHidden 1
)
xt "20000,7400,20000,7400"
tm "BdCompilerDirectivesTextMgr"
)
*168 (Text
uid 79,0
va (VaSet
isHidden 1
font "Verdana,12,1"
)
xt "20000,7600,37900,9000"
st "End-module directives:"
blo "20000,8800"
)
*169 (MLText
uid 80,0
va (VaSet
isHidden 1
)
xt "20000,1400,20000,1400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1928,-259,8,789"
viewArea "-7600,-48700,135872,28580"
cachedDiagramExtent "-6000,-47000,103000,27400"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 67
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-6000,-47000"
lastUid 3454,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "750,1000,3550,2000"
st "Panel0"
blo "750,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
va (VaSet
font "Arial,8,1"
)
xt "800,2700,4400,3700"
st "<library>"
blo "800,3500"
tm "BdLibraryNameMgr"
)
*171 (Text
va (VaSet
font "Arial,8,1"
)
xt "800,3700,4200,4700"
st "<block>"
blo "800,4500"
tm "BlkNameMgr"
)
*172 (Text
va (VaSet
font "Arial,8,1"
)
xt "800,4700,2600,5700"
st "U_0"
blo "800,5500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "800,12700,800,12700"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
va (VaSet
font "Arial,8,1"
)
xt "-100,3000,2800,4000"
st "Library"
blo "-100,3800"
)
*174 (Text
va (VaSet
font "Arial,8,1"
)
xt "-100,4000,6800,5000"
st "MWComponent"
blo "-100,4800"
)
*175 (Text
va (VaSet
font "Arial,8,1"
)
xt "-100,5000,1700,6000"
st "U_0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-350,0,8350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
va (VaSet
font "Arial,8,1"
)
xt "150,3000,3050,4000"
st "Library"
blo "150,3800"
tm "BdLibraryNameMgr"
)
*177 (Text
va (VaSet
font "Arial,8,1"
)
xt "150,4000,6350,5000"
st "SaComponent"
blo "150,4800"
tm "CptNameMgr"
)
*178 (Text
va (VaSet
font "Arial,8,1"
)
xt "150,5000,1950,6000"
st "U_0"
blo "150,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6850,1000,-6850,1000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-100,8250,1400,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
va (VaSet
font "Arial,8,1"
)
xt "-350,3000,2550,4000"
st "Library"
blo "-350,3800"
)
*180 (Text
va (VaSet
font "Arial,8,1"
)
xt "-350,4000,6650,5000"
st "VhdlComponent"
blo "-350,4800"
)
*181 (Text
va (VaSet
font "Arial,8,1"
)
xt "-350,5000,1450,6000"
st "U_0"
blo "-350,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-7350,1000,-7350,1000"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1500,0,9500,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
va (VaSet
font "Arial,8,1"
)
xt "-1000,3000,1900,4000"
st "Library"
blo "-1000,3800"
)
*183 (Text
va (VaSet
font "Arial,8,1"
)
xt "-1000,4000,6900,5000"
st "VerilogComponent"
blo "-1000,4800"
)
*184 (Text
va (VaSet
font "Arial,8,1"
)
xt "-1000,5000,800,6000"
st "U_0"
blo "-1000,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-8000,1000,-8000,1000"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*185 (Text
va (VaSet
font "Arial,8,1"
)
xt "3050,3700,4750,4700"
st "eb1"
blo "3050,4500"
tm "HdlTextNameMgr"
)
*186 (Text
va (VaSet
font "Arial,8,1"
)
xt "3050,4700,3850,5700"
st "1"
blo "3050,5500"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,400,1900,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,400,2400,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,400,3000,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1400,1500,2600"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1150,1650"
)
num (Text
va (VaSet
)
xt "250,250,650,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
va (VaSet
font "Arial,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*188 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1150,1650"
)
num (Text
va (VaSet
)
xt "250,250,650,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
va (VaSet
font "Arial,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*190 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-6000,-35000,-600,-34000"
st "Declarations"
blo "-6000,-34200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-6000,-34000,-3300,-33000"
st "Ports:"
blo "-6000,-33200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-6000,-35000,-2200,-34000"
st "Pre User:"
blo "-6000,-34200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "-6000,-35000,-6000,-35000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-6000,-28200,1100,-27200"
st "Diagram Signals:"
blo "-6000,-27400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-6000,-35000,-1300,-34000"
st "Post User:"
blo "-6000,-34200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "-6000,-35000,-6000,-35000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 13,0
usingSuid 1
emptyRow *191 (LEmptyRow
)
uid 2224,0
optionalChildren [
*192 (RefLabelRowHdr
)
*193 (TitleRowHdr
)
*194 (FilterRowHdr
)
*195 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*196 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*197 (GroupColHdr
tm "GroupColHdrMgr"
)
*198 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*199 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*200 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*201 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*202 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*203 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*204 (LeafLogPort
port (LogicalPort
decl (Decl
n "a"
t "std_uLogic"
o 1
suid 1,0
)
)
uid 2205,0
)
*205 (LeafLogPort
port (LogicalPort
decl (Decl
n "b"
t "std_uLogic"
o 2
suid 2,0
)
)
uid 2207,0
)
*206 (LeafLogPort
port (LogicalPort
decl (Decl
n "code"
t "std_uLogic_vector"
b "(1 DOWNTO 0)"
o 4
suid 3,0
)
)
uid 2209,0
)
*207 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "y"
t "std_uLogic"
o 6
suid 4,0
)
)
uid 2211,0
)
*208 (LeafLogPort
port (LogicalPort
decl (Decl
n "cIn"
t "std_uLogic"
o 3
suid 6,0
)
)
uid 2215,0
)
*209 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "cOut"
t "std_uLogic"
o 5
suid 7,0
)
)
uid 2217,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sel"
t "unsigned"
b "(3 DOWNTO 0)"
o 9
suid 8,0
)
)
uid 2219,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_0"
t "std_uLogic"
o 10
suid 12,0
)
)
uid 3451,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 11
suid 13,0
)
)
uid 3453,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2237,0
optionalChildren [
*213 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *214 (MRCItem
litem &191
pos 9
dimension 20
)
uid 2239,0
optionalChildren [
*215 (MRCItem
litem &192
pos 0
dimension 20
uid 2240,0
)
*216 (MRCItem
litem &193
pos 1
dimension 23
uid 2241,0
)
*217 (MRCItem
litem &194
pos 2
hidden 1
dimension 20
uid 2242,0
)
*218 (MRCItem
litem &204
pos 0
dimension 20
uid 2206,0
)
*219 (MRCItem
litem &205
pos 1
dimension 20
uid 2208,0
)
*220 (MRCItem
litem &206
pos 2
dimension 20
uid 2210,0
)
*221 (MRCItem
litem &207
pos 3
dimension 20
uid 2212,0
)
*222 (MRCItem
litem &208
pos 4
dimension 20
uid 2216,0
)
*223 (MRCItem
litem &209
pos 5
dimension 20
uid 2218,0
)
*224 (MRCItem
litem &210
pos 6
dimension 20
uid 2220,0
)
*225 (MRCItem
litem &211
pos 7
dimension 20
uid 3452,0
)
*226 (MRCItem
litem &212
pos 8
dimension 20
uid 3454,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 2243,0
optionalChildren [
*227 (MRCItem
litem &195
pos 0
dimension 20
uid 2244,0
)
*228 (MRCItem
litem &197
pos 1
dimension 50
uid 2245,0
)
*229 (MRCItem
litem &198
pos 2
dimension 100
uid 2246,0
)
*230 (MRCItem
litem &199
pos 3
dimension 50
uid 2247,0
)
*231 (MRCItem
litem &200
pos 4
dimension 100
uid 2248,0
)
*232 (MRCItem
litem &201
pos 5
dimension 100
uid 2249,0
)
*233 (MRCItem
litem &202
pos 6
dimension 50
uid 2250,0
)
*234 (MRCItem
litem &203
pos 7
dimension 80
uid 2251,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2238,0
vaOverrides [
]
)
]
)
uid 2223,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *235 (LEmptyRow
)
uid 2253,0
optionalChildren [
*236 (RefLabelRowHdr
)
*237 (TitleRowHdr
)
*238 (FilterRowHdr
)
*239 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*240 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*241 (GroupColHdr
tm "GroupColHdrMgr"
)
*242 (NameColHdr
tm "GenericNameColHdrMgr"
)
*243 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*244 (InitColHdr
tm "GenericValueColHdrMgr"
)
*245 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*246 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 2265,0
optionalChildren [
*247 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *248 (MRCItem
litem &235
pos 0
dimension 20
)
uid 2267,0
optionalChildren [
*249 (MRCItem
litem &236
pos 0
dimension 20
uid 2268,0
)
*250 (MRCItem
litem &237
pos 1
dimension 23
uid 2269,0
)
*251 (MRCItem
litem &238
pos 2
hidden 1
dimension 20
uid 2270,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 2271,0
optionalChildren [
*252 (MRCItem
litem &239
pos 0
dimension 20
uid 2272,0
)
*253 (MRCItem
litem &241
pos 1
dimension 50
uid 2273,0
)
*254 (MRCItem
litem &242
pos 2
dimension 100
uid 2274,0
)
*255 (MRCItem
litem &243
pos 3
dimension 100
uid 2275,0
)
*256 (MRCItem
litem &244
pos 4
dimension 50
uid 2276,0
)
*257 (MRCItem
litem &245
pos 5
dimension 50
uid 2277,0
)
*258 (MRCItem
litem &246
pos 6
dimension 80
uid 2278,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2266,0
vaOverrides [
]
)
]
)
uid 2252,0
type 1
)
activeModelName "BlockDiag"
)
