

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Sat Dec  7 11:06:13 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   747937|   747937|  7.479 ms|  7.479 ms|  747937|  747937|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167   |conv2d_Pipeline_VITIS_LOOP_38_4   |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
        |grp_conv2d_Pipeline_VITIS_LOOP_38_45_fu_182  |conv2d_Pipeline_VITIS_LOOP_38_45  |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |   747936|   747936|       318|          -|          -|  2352|        no|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     566|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|    5066|    4569|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     410|    -|
|Register         |        -|     -|     298|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    5364|    5545|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167   |conv2d_Pipeline_VITIS_LOOP_38_4   |        0|   0|  2538|  2263|    0|
    |grp_conv2d_Pipeline_VITIS_LOOP_38_45_fu_182  |conv2d_Pipeline_VITIS_LOOP_38_45  |        0|   0|  2528|  2273|    0|
    |mul_3ns_11ns_13_1_1_U27                      |mul_3ns_11ns_13_1_1               |        0|   0|     0|     5|    0|
    |mul_3ns_11ns_13_1_1_U29                      |mul_3ns_11ns_13_1_1               |        0|   0|     0|     5|    0|
    |mul_3ns_6ns_8_1_1_U28                        |mul_3ns_6ns_8_1_1                 |        0|   0|     0|    23|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        0|   0|  5066|  4569|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln32_2_fu_378_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln32_3_fu_327_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln32_fu_293_p2       |         +|   0|  0|  19|          12|           1|
    |add_ln33_2_fu_500_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln33_fu_413_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln34_fu_494_p2       |         +|   0|  0|  12|           5|           2|
    |add_ln47_2_fu_624_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln47_fu_611_p2       |         +|   0|  0|  20|          13|          13|
    |empty_72_fu_281_p2       |         +|   0|  0|  20|          13|          13|
    |p_mid16_fu_471_p2        |         +|   0|  0|  20|          13|          13|
    |empty_71_fu_271_p2       |         -|   0|  0|  18|          11|          11|
    |p_mid14_fu_461_p2        |         -|   0|  0|  18|          11|          11|
    |and_ln7_4_fu_678_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln7_fu_597_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_287_p2      |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln33_fu_305_p2      |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln34_fu_401_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln7_10_fu_660_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln7_11_fu_666_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln7_9_fu_585_p2     |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln7_fu_579_p2       |      icmp|   0|  0|  15|           8|           2|
    |or_ln32_fu_407_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln34_fu_553_p2        |        or|   0|  0|   5|           5|           1|
    |or_ln7_4_fu_672_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln7_fu_591_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln32_1_fu_319_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln32_2_fu_337_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln32_3_fu_362_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln32_4_fu_385_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln32_5_fu_393_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln32_fu_311_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln33_4_fu_436_p3  |    select|   0|  0|   8|           1|          10|
    |select_ln33_5_fu_477_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln33_6_fu_485_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln33_7_fu_506_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln33_fu_419_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln38_2_fu_635_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln38_fu_545_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln7_4_fu_684_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln7_fu_603_p3     |    select|   0|  0|  32|           1|          32|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 566|         229|         313|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  43|          8|    1|          8|
    |f_fu_110                 |   9|          2|    3|          6|
    |grp_fu_198_p0            |  14|          3|   32|         96|
    |grp_fu_843_ce            |  14|          3|    1|          3|
    |grp_fu_843_opcode        |  14|          3|    2|          6|
    |grp_fu_843_p0            |  14|          3|   32|         96|
    |grp_fu_843_p1            |  14|          3|   32|         96|
    |grp_fu_847_ce            |  14|          3|    1|          3|
    |grp_fu_847_p0            |  14|          3|   32|         96|
    |grp_fu_847_p1            |  14|          3|   32|         96|
    |i_fu_102                 |   9|          2|    5|         10|
    |indvar_flatten45_fu_114  |   9|          2|   12|         24|
    |indvar_flatten_fu_106    |   9|          2|    9|         18|
    |j_fu_98                  |   9|          2|    5|         10|
    |m_axi_gmem_ARADDR        |  14|          3|   64|        192|
    |m_axi_gmem_ARBURST       |  14|          3|    2|          6|
    |m_axi_gmem_ARCACHE       |  14|          3|    4|         12|
    |m_axi_gmem_ARID          |  14|          3|    1|          3|
    |m_axi_gmem_ARLEN         |  14|          3|   32|         96|
    |m_axi_gmem_ARLOCK        |  14|          3|    2|          6|
    |m_axi_gmem_ARPROT        |  14|          3|    3|          9|
    |m_axi_gmem_ARQOS         |  14|          3|    4|         12|
    |m_axi_gmem_ARREGION      |  14|          3|    4|         12|
    |m_axi_gmem_ARSIZE        |  14|          3|    3|          9|
    |m_axi_gmem_ARUSER        |  14|          3|    1|          3|
    |m_axi_gmem_ARVALID       |  14|          3|    1|          3|
    |m_axi_gmem_RREADY        |  14|          3|    1|          3|
    |output_r_address0        |  14|          3|   13|         39|
    |output_r_d0              |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 410|         87|  366|       1069|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |add_ln32_2_reg_776                                        |   8|   0|    8|          0|
    |add_ln47_2_reg_831                                        |  13|   0|   13|          0|
    |ap_CS_fsm                                                 |   7|   0|    7|          0|
    |f_fu_110                                                  |   3|   0|    3|          0|
    |grp_conv2d_Pipeline_VITIS_LOOP_38_45_fu_182_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167_ap_start_reg   |   1|   0|    1|          0|
    |i_fu_102                                                  |   5|   0|    5|          0|
    |indvar_flatten45_fu_114                                   |  12|   0|   12|          0|
    |indvar_flatten_fu_106                                     |   9|   0|    9|          0|
    |j_fu_98                                                   |   5|   0|    5|          0|
    |mul_ln32_reg_770                                          |   8|   0|    8|          0|
    |or_ln34_reg_820                                           |   4|   0|    5|          1|
    |select_ln33_4_reg_790                                     |   5|   0|   10|          5|
    |select_ln33_5_reg_796                                     |  13|   0|   13|          0|
    |select_ln33_6_reg_802                                     |   5|   0|    5|          0|
    |select_ln33_reg_782                                       |   5|   0|    5|          0|
    |select_ln38_2_reg_836                                     |  32|   0|   32|          0|
    |select_ln38_reg_813                                       |  32|   0|   32|          0|
    |sum_12_loc_fu_122                                         |  32|   0|   32|          0|
    |sum_29_4_loc_fu_126                                       |  32|   0|   32|          0|
    |sum_36_4_loc_fu_118                                       |  32|   0|   32|          0|
    |sum_loc_fu_130                                            |  32|   0|   32|          0|
    |targetBlock2_reg_826                                      |   1|   0|    1|          0|
    |targetBlock_reg_808                                       |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 298|   0|  304|          6|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_423_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_423_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_423_p_opcode  |  out|    5|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_423_p_dout0   |   in|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_423_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_909_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_909_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_909_p_opcode  |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_909_p_dout0   |   in|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_909_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_913_p_din0    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_913_p_din1    |  out|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_913_p_dout0   |   in|   32|  ap_ctrl_hs|        conv2d|  return value|
|grp_fu_913_p_ce      |  out|    1|  ap_ctrl_hs|        conv2d|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
|input_r              |   in|   64|     ap_none|       input_r|        scalar|
|output_r_address0    |  out|   13|   ap_memory|      output_r|         array|
|output_r_ce0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0          |  out|   32|   ap_memory|      output_r|         array|
|filters              |   in|   64|     ap_none|       filters|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 11 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten45 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%filters_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %filters"   --->   Operation 13 'read' 'filters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 14 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum_36_4_loc = alloca i64 1"   --->   Operation 15 'alloca' 'sum_36_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum_12_loc = alloca i64 1"   --->   Operation 16 'alloca' 'sum_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_29_4_loc = alloca i64 1"   --->   Operation 17 'alloca' 'sum_29_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 18 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_23, void @empty_25, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.40ns)   --->   "%store_ln32 = store i12 0, i12 %indvar_flatten45" [lenet_support.cpp:32]   --->   Operation 20 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%store_ln32 = store i3 0, i3 %f" [lenet_support.cpp:32]   --->   Operation 21 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 22 [1/1] (0.40ns)   --->   "%store_ln32 = store i9 0, i9 %indvar_flatten" [lenet_support.cpp:32]   --->   Operation 22 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 23 [1/1] (0.40ns)   --->   "%store_ln32 = store i5 0, i5 %i" [lenet_support.cpp:32]   --->   Operation 23 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 24 [1/1] (0.40ns)   --->   "%store_ln32 = store i5 0, i5 %j" [lenet_support.cpp:32]   --->   Operation 24 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_38_4.0" [lenet_support.cpp:32]   --->   Operation 25 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_9 = load i5 %i"   --->   Operation 26 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%f_2 = load i3 %f" [lenet_support.cpp:32]   --->   Operation 27 'load' 'f_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten45_load = load i12 %indvar_flatten45" [lenet_support.cpp:32]   --->   Operation 28 'load' 'indvar_flatten45_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i3 %f_2" [lenet_support.cpp:32]   --->   Operation 29 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.98ns)   --->   "%empty = mul i13 %zext_ln32, i13 784" [lenet_support.cpp:32]   --->   Operation 30 'mul' 'empty' <Predicate = true> <Delay = 1.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_9, i5 0"   --->   Operation 31 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast14 = zext i10 %tmp_5"   --->   Operation 32 'zext' 'p_cast14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i_9, i2 0"   --->   Operation 33 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %p_shl1"   --->   Operation 34 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.73ns)   --->   "%empty_71 = sub i11 %p_cast14, i11 %p_shl1_cast"   --->   Operation 35 'sub' 'empty_71' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_cast15 = sext i11 %empty_71"   --->   Operation 36 'sext' 'p_cast15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.78ns)   --->   "%empty_72 = add i13 %p_cast15, i13 %empty" [lenet_support.cpp:32]   --->   Operation 37 'add' 'empty_72' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.77ns)   --->   "%icmp_ln32 = icmp_eq  i12 %indvar_flatten45_load, i12 2352" [lenet_support.cpp:32]   --->   Operation 38 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.77ns)   --->   "%add_ln32 = add i12 %indvar_flatten45_load, i12 1" [lenet_support.cpp:32]   --->   Operation 39 'add' 'add_ln32' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc45, void %for.end47" [lenet_support.cpp:32]   --->   Operation 40 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [lenet_support.cpp:34]   --->   Operation 41 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [lenet_support.cpp:33]   --->   Operation 42 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.71ns)   --->   "%icmp_ln33 = icmp_eq  i9 %indvar_flatten_load, i9 392" [lenet_support.cpp:33]   --->   Operation 43 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.19ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i5 0, i5 %i_9" [lenet_support.cpp:32]   --->   Operation 44 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i5 0, i5 %j_load" [lenet_support.cpp:32]   --->   Operation 45 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.61ns)   --->   "%add_ln32_3 = add i3 %f_2, i3 1" [lenet_support.cpp:32]   --->   Operation 46 'add' 'add_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i3 %add_ln32_3" [lenet_support.cpp:32]   --->   Operation 47 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.18ns)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i3 %add_ln32_3, i3 %f_2" [lenet_support.cpp:32]   --->   Operation 48 'select' 'select_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i3 %select_ln32_2" [lenet_support.cpp:32]   --->   Operation 49 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.08ns)   --->   "%mul_ln32 = mul i8 %zext_ln32_2, i8 25" [lenet_support.cpp:32]   --->   Operation 50 'mul' 'mul_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.98ns)   --->   "%p_mid119 = mul i13 %zext_ln32_1, i13 784" [lenet_support.cpp:32]   --->   Operation 51 'mul' 'p_mid119' <Predicate = (!icmp_ln32)> <Delay = 1.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_mid16)   --->   "%select_ln32_3 = select i1 %icmp_ln33, i13 %p_mid119, i13 %empty" [lenet_support.cpp:32]   --->   Operation 52 'select' 'select_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i8 %mul_ln32" [lenet_support.cpp:32]   --->   Operation 53 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i7 %trunc_ln32" [lenet_support.cpp:32]   --->   Operation 54 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln32_2 = add i8 %zext_ln32_3, i8 5" [lenet_support.cpp:32]   --->   Operation 55 'add' 'add_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_4)   --->   "%select_ln32_4 = select i1 %icmp_ln33, i10 0, i10 %tmp_5" [lenet_support.cpp:32]   --->   Operation 56 'select' 'select_ln32_4' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_5)   --->   "%select_ln32_5 = select i1 %icmp_ln33, i13 %p_mid119, i13 %empty_72" [lenet_support.cpp:32]   --->   Operation 57 'select' 'select_ln32_5' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.71ns)   --->   "%icmp_ln34 = icmp_ult  i5 %j_load, i5 28" [lenet_support.cpp:34]   --->   Operation 58 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.25ns)   --->   "%or_ln32 = or i1 %icmp_ln33, i1 %icmp_ln34" [lenet_support.cpp:32]   --->   Operation 59 'or' 'or_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.71ns)   --->   "%add_ln33 = add i5 %select_ln32, i5 1" [lenet_support.cpp:33]   --->   Operation 60 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.19ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln32, i5 %select_ln32_1, i5 0" [lenet_support.cpp:33]   --->   Operation 61 'select' 'select_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln33, i5 0" [lenet_support.cpp:33]   --->   Operation 62 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln33_4 = select i1 %or_ln32, i10 %select_ln32_4, i10 %p_mid1" [lenet_support.cpp:33]   --->   Operation 63 'select' 'select_ln33_4' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_cast14_mid1 = zext i10 %p_mid1" [lenet_support.cpp:33]   --->   Operation 64 'zext' 'p_cast14_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln33, i2 0" [lenet_support.cpp:33]   --->   Operation 65 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i7 %p_shl1_mid1" [lenet_support.cpp:33]   --->   Operation 66 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.73ns)   --->   "%p_mid14 = sub i11 %p_cast14_mid1, i11 %p_shl1_cast_mid1" [lenet_support.cpp:33]   --->   Operation 67 'sub' 'p_mid14' <Predicate = (!icmp_ln32)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_mid16)   --->   "%p_cast15_mid1 = sext i11 %p_mid14" [lenet_support.cpp:33]   --->   Operation 68 'sext' 'p_cast15_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_mid16 = add i13 %p_cast15_mid1, i13 %select_ln32_3" [lenet_support.cpp:33]   --->   Operation 69 'add' 'p_mid16' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln33_5 = select i1 %or_ln32, i13 %select_ln32_5, i13 %p_mid16" [lenet_support.cpp:33]   --->   Operation 70 'select' 'select_ln33_5' <Predicate = (!icmp_ln32)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.19ns)   --->   "%select_ln33_6 = select i1 %or_ln32, i5 %select_ln32, i5 %add_ln33" [lenet_support.cpp:33]   --->   Operation 71 'select' 'select_ln33_6' <Predicate = (!icmp_ln32)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [2/2] (0.00ns)   --->   "%targetBlock = call i1 @conv2d_Pipeline_VITIS_LOOP_38_4, i32 %gmem, i8 %mul_ln32, i64 %filters_read, i10 %select_ln33_4, i5 %select_ln33, i64 %input_read, i8 %add_ln32_2, i5 %select_ln33_6, i32 %sum_loc, i32 %sum_29_4_loc" [lenet_support.cpp:32]   --->   Operation 72 'call' 'targetBlock' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 73 [1/1] (0.71ns)   --->   "%add_ln34 = add i5 %select_ln33, i5 2" [lenet_support.cpp:34]   --->   Operation 73 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.71ns)   --->   "%add_ln33_2 = add i9 %indvar_flatten_load, i9 1" [lenet_support.cpp:33]   --->   Operation 74 'add' 'add_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.36ns)   --->   "%select_ln33_7 = select i1 %icmp_ln33, i9 1, i9 %add_ln33_2" [lenet_support.cpp:33]   --->   Operation 75 'select' 'select_ln33_7' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.40ns)   --->   "%store_ln34 = store i12 %add_ln32, i12 %indvar_flatten45" [lenet_support.cpp:34]   --->   Operation 76 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_2 : Operation 77 [1/1] (0.40ns)   --->   "%store_ln34 = store i3 %select_ln32_2, i3 %f" [lenet_support.cpp:34]   --->   Operation 77 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_2 : Operation 78 [1/1] (0.40ns)   --->   "%store_ln34 = store i9 %select_ln33_7, i9 %indvar_flatten" [lenet_support.cpp:34]   --->   Operation 78 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_2 : Operation 79 [1/1] (0.40ns)   --->   "%store_ln34 = store i5 %select_ln33_6, i5 %i" [lenet_support.cpp:34]   --->   Operation 79 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_2 : Operation 80 [1/1] (0.40ns)   --->   "%store_ln34 = store i5 %add_ln34, i5 %j" [lenet_support.cpp:34]   --->   Operation 80 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [lenet_support.cpp:51]   --->   Operation 81 'ret' 'ret_ln51' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 82 [1/2] (0.00ns)   --->   "%targetBlock = call i1 @conv2d_Pipeline_VITIS_LOOP_38_4, i32 %gmem, i8 %mul_ln32, i64 %filters_read, i10 %select_ln33_4, i5 %select_ln33, i64 %input_read, i8 %add_ln32_2, i5 %select_ln33_6, i32 %sum_loc, i32 %sum_29_4_loc" [lenet_support.cpp:32]   --->   Operation 82 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 83 'load' 'sum_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sum_29_4_loc_load = load i32 %sum_29_4_loc"   --->   Operation 84 'load' 'sum_29_4_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.41ns)   --->   "%select_ln38 = select i1 %targetBlock, i32 %sum_loc_load, i32 %sum_29_4_loc_load" [lenet_support.cpp:38]   --->   Operation 85 'select' 'select_ln38' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : [1/1] (0.71ns)   --->   Input mux for Operation 86 '%tmp_14 = fcmp_ogt  i32 %select_ln38, i32 0'
ST_4 : Operation 86 [2/2] (1.85ns)   --->   "%tmp_14 = fcmp_ogt  i32 %select_ln38, i32 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 86 'fcmp' 'tmp_14' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln34 = or i5 %select_ln33, i5 1" [lenet_support.cpp:34]   --->   Operation 87 'or' 'or_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (0.00ns)   --->   "%targetBlock2 = call i1 @conv2d_Pipeline_VITIS_LOOP_38_45, i32 %gmem, i8 %mul_ln32, i64 %filters_read, i10 %select_ln33_4, i5 %or_ln34, i64 %input_read, i8 %add_ln32_2, i5 %select_ln33_6, i5 %select_ln33, i32 %sum_12_loc, i32 %sum_36_4_loc" [lenet_support.cpp:32]   --->   Operation 88 'call' 'targetBlock2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.08>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i5 %select_ln33" [lenet_support.cpp:34]   --->   Operation 89 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %select_ln38" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 90 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 91 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 92 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.70ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp_s, i8 255" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 93 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.88ns)   --->   "%icmp_ln7_9 = icmp_eq  i23 %trunc_ln7, i23 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 94 'icmp' 'icmp_ln7_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%or_ln7 = or i1 %icmp_ln7_9, i1 %icmp_ln7" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 95 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/2] (2.57ns)   --->   "%tmp_14 = fcmp_ogt  i32 %select_ln38, i32 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 96 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_14" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 97 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln7 = select i1 %and_ln7, i32 %select_ln38, i32 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 98 'select' 'select_ln7' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.78ns)   --->   "%add_ln47 = add i13 %zext_ln34, i13 %select_ln33_5" [lenet_support.cpp:47]   --->   Operation 99 'add' 'add_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i13 %add_ln47" [lenet_support.cpp:47]   --->   Operation 100 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln47" [lenet_support.cpp:47]   --->   Operation 101 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.09ns)   --->   "%store_ln47 = store i32 %select_ln7, i13 %output_addr" [lenet_support.cpp:47]   --->   Operation 102 'store' 'store_ln47' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i5 %or_ln34" [lenet_support.cpp:38]   --->   Operation 103 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/2] (0.00ns)   --->   "%targetBlock2 = call i1 @conv2d_Pipeline_VITIS_LOOP_38_45, i32 %gmem, i8 %mul_ln32, i64 %filters_read, i10 %select_ln33_4, i5 %or_ln34, i64 %input_read, i8 %add_ln32_2, i5 %select_ln33_6, i5 %select_ln33, i32 %sum_12_loc, i32 %sum_36_4_loc" [lenet_support.cpp:32]   --->   Operation 104 'call' 'targetBlock2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 105 [1/1] (0.78ns)   --->   "%add_ln47_2 = add i13 %zext_ln38, i13 %select_ln33_5" [lenet_support.cpp:47]   --->   Operation 105 'add' 'add_ln47_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%sum_12_loc_load = load i32 %sum_12_loc"   --->   Operation 106 'load' 'sum_12_loc_load' <Predicate = (targetBlock2)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sum_36_4_loc_load = load i32 %sum_36_4_loc"   --->   Operation 107 'load' 'sum_36_4_loc_load' <Predicate = (!targetBlock2)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.41ns)   --->   "%select_ln38_2 = select i1 %targetBlock2, i32 %sum_12_loc_load, i32 %sum_36_4_loc_load" [lenet_support.cpp:38]   --->   Operation 108 'select' 'select_ln38_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : [1/1] (0.71ns)   --->   Input mux for Operation 109 '%tmp_16 = fcmp_ogt  i32 %select_ln38_2, i32 0'
ST_6 : Operation 109 [2/2] (1.85ns)   --->   "%tmp_16 = fcmp_ogt  i32 %select_ln38_2, i32 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 109 'fcmp' 'tmp_16' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.08>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2352, i64 2352, i64 2352"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [lenet_support.cpp:34]   --->   Operation 113 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln7_4 = bitcast i32 %select_ln38_2" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 114 'bitcast' 'bitcast_ln7_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7_4, i32 23, i32 30" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 115 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln7_4 = trunc i32 %bitcast_ln7_4" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 116 'trunc' 'trunc_ln7_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.70ns)   --->   "%icmp_ln7_10 = icmp_ne  i8 %tmp_15, i8 255" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 117 'icmp' 'icmp_ln7_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.88ns)   --->   "%icmp_ln7_11 = icmp_eq  i23 %trunc_ln7_4, i23 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 118 'icmp' 'icmp_ln7_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_4)   --->   "%or_ln7_4 = or i1 %icmp_ln7_11, i1 %icmp_ln7_10" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 119 'or' 'or_ln7_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/2] (2.57ns)   --->   "%tmp_16 = fcmp_ogt  i32 %select_ln38_2, i32 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 120 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_4)   --->   "%and_ln7_4 = and i1 %or_ln7_4, i1 %tmp_16" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 121 'and' 'and_ln7_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln7_4 = select i1 %and_ln7_4, i32 %select_ln38_2, i32 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 122 'select' 'select_ln7_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i13 %add_ln47_2" [lenet_support.cpp:47]   --->   Operation 123 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr i32 %output_r, i64 0, i64 %zext_ln47_2" [lenet_support.cpp:47]   --->   Operation 124 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.09ns)   --->   "%store_ln47 = store i32 %select_ln7_4, i13 %output_addr_2" [lenet_support.cpp:47]   --->   Operation 125 'store' 'store_ln47' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4704> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_38_4.0" [lenet_support.cpp:34]   --->   Operation 126 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01111111]
i                     (alloca           ) [ 01111111]
indvar_flatten        (alloca           ) [ 01111111]
f                     (alloca           ) [ 01111111]
indvar_flatten45      (alloca           ) [ 01111111]
filters_read          (read             ) [ 00111111]
input_read            (read             ) [ 00111111]
sum_36_4_loc          (alloca           ) [ 00111111]
sum_12_loc            (alloca           ) [ 00111111]
sum_29_4_loc          (alloca           ) [ 00111111]
sum_loc               (alloca           ) [ 00111111]
specinterface_ln0     (specinterface    ) [ 00000000]
store_ln32            (store            ) [ 00000000]
store_ln32            (store            ) [ 00000000]
store_ln32            (store            ) [ 00000000]
store_ln32            (store            ) [ 00000000]
store_ln32            (store            ) [ 00000000]
br_ln32               (br               ) [ 00000000]
i_9                   (load             ) [ 00000000]
f_2                   (load             ) [ 00000000]
indvar_flatten45_load (load             ) [ 00000000]
zext_ln32             (zext             ) [ 00000000]
empty                 (mul              ) [ 00000000]
tmp_5                 (bitconcatenate   ) [ 00000000]
p_cast14              (zext             ) [ 00000000]
p_shl1                (bitconcatenate   ) [ 00000000]
p_shl1_cast           (zext             ) [ 00000000]
empty_71              (sub              ) [ 00000000]
p_cast15              (sext             ) [ 00000000]
empty_72              (add              ) [ 00000000]
icmp_ln32             (icmp             ) [ 00111111]
add_ln32              (add              ) [ 00000000]
br_ln32               (br               ) [ 00000000]
j_load                (load             ) [ 00000000]
indvar_flatten_load   (load             ) [ 00000000]
icmp_ln33             (icmp             ) [ 00000000]
select_ln32           (select           ) [ 00000000]
select_ln32_1         (select           ) [ 00000000]
add_ln32_3            (add              ) [ 00000000]
zext_ln32_1           (zext             ) [ 00000000]
select_ln32_2         (select           ) [ 00000000]
zext_ln32_2           (zext             ) [ 00000000]
mul_ln32              (mul              ) [ 00011100]
p_mid119              (mul              ) [ 00000000]
select_ln32_3         (select           ) [ 00000000]
trunc_ln32            (trunc            ) [ 00000000]
zext_ln32_3           (zext             ) [ 00000000]
add_ln32_2            (add              ) [ 00011100]
select_ln32_4         (select           ) [ 00000000]
select_ln32_5         (select           ) [ 00000000]
icmp_ln34             (icmp             ) [ 00000000]
or_ln32               (or               ) [ 00000000]
add_ln33              (add              ) [ 00000000]
select_ln33           (select           ) [ 00011100]
p_mid1                (bitconcatenate   ) [ 00000000]
select_ln33_4         (select           ) [ 00011100]
p_cast14_mid1         (zext             ) [ 00000000]
p_shl1_mid1           (bitconcatenate   ) [ 00000000]
p_shl1_cast_mid1      (zext             ) [ 00000000]
p_mid14               (sub              ) [ 00000000]
p_cast15_mid1         (sext             ) [ 00000000]
p_mid16               (add              ) [ 00000000]
select_ln33_5         (select           ) [ 00011100]
select_ln33_6         (select           ) [ 00011100]
add_ln34              (add              ) [ 00000000]
add_ln33_2            (add              ) [ 00000000]
select_ln33_7         (select           ) [ 00000000]
store_ln34            (store            ) [ 00000000]
store_ln34            (store            ) [ 00000000]
store_ln34            (store            ) [ 00000000]
store_ln34            (store            ) [ 00000000]
store_ln34            (store            ) [ 00000000]
ret_ln51              (ret              ) [ 00000000]
targetBlock           (call             ) [ 00001000]
sum_loc_load          (load             ) [ 00000000]
sum_29_4_loc_load     (load             ) [ 00000000]
select_ln38           (select           ) [ 00000100]
or_ln34               (or               ) [ 00000100]
zext_ln34             (zext             ) [ 00000000]
bitcast_ln7           (bitcast          ) [ 00000000]
tmp_s                 (partselect       ) [ 00000000]
trunc_ln7             (trunc            ) [ 00000000]
icmp_ln7              (icmp             ) [ 00000000]
icmp_ln7_9            (icmp             ) [ 00000000]
or_ln7                (or               ) [ 00000000]
tmp_14                (fcmp             ) [ 00000000]
and_ln7               (and              ) [ 00000000]
select_ln7            (select           ) [ 00000000]
add_ln47              (add              ) [ 00000000]
zext_ln47             (zext             ) [ 00000000]
output_addr           (getelementptr    ) [ 00000000]
store_ln47            (store            ) [ 00000000]
zext_ln38             (zext             ) [ 00000000]
targetBlock2          (call             ) [ 00000010]
add_ln47_2            (add              ) [ 00000011]
sum_12_loc_load       (load             ) [ 00000000]
sum_36_4_loc_load     (load             ) [ 00000000]
select_ln38_2         (select           ) [ 00000001]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
specloopname_ln34     (specloopname     ) [ 00000000]
bitcast_ln7_4         (bitcast          ) [ 00000000]
tmp_15                (partselect       ) [ 00000000]
trunc_ln7_4           (trunc            ) [ 00000000]
icmp_ln7_10           (icmp             ) [ 00000000]
icmp_ln7_11           (icmp             ) [ 00000000]
or_ln7_4              (or               ) [ 00000000]
tmp_16                (fcmp             ) [ 00000000]
and_ln7_4             (and              ) [ 00000000]
select_ln7_4          (select           ) [ 00000000]
zext_ln47_2           (zext             ) [ 00000000]
output_addr_2         (getelementptr    ) [ 00000000]
store_ln47            (store            ) [ 00000000]
br_ln34               (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filters">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filters"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_Pipeline_VITIS_LOOP_38_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_Pipeline_VITIS_LOOP_38_45"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="f_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten45_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten45/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sum_36_4_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_36_4_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sum_12_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_12_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sum_29_4_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_29_4_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sum_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="filters_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filters_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="output_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="13" slack="0"/>
<pin id="150" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="13" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/5 store_ln47/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="output_addr_2_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="13" slack="0"/>
<pin id="163" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="0" index="3" bw="64" slack="1"/>
<pin id="172" dir="0" index="4" bw="10" slack="0"/>
<pin id="173" dir="0" index="5" bw="5" slack="0"/>
<pin id="174" dir="0" index="6" bw="64" slack="1"/>
<pin id="175" dir="0" index="7" bw="8" slack="0"/>
<pin id="176" dir="0" index="8" bw="5" slack="0"/>
<pin id="177" dir="0" index="9" bw="32" slack="1"/>
<pin id="178" dir="0" index="10" bw="32" slack="1"/>
<pin id="179" dir="1" index="11" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_conv2d_Pipeline_VITIS_LOOP_38_45_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="2"/>
<pin id="186" dir="0" index="3" bw="64" slack="3"/>
<pin id="187" dir="0" index="4" bw="10" slack="2"/>
<pin id="188" dir="0" index="5" bw="5" slack="0"/>
<pin id="189" dir="0" index="6" bw="64" slack="3"/>
<pin id="190" dir="0" index="7" bw="8" slack="2"/>
<pin id="191" dir="0" index="8" bw="5" slack="2"/>
<pin id="192" dir="0" index="9" bw="5" slack="2"/>
<pin id="193" dir="0" index="10" bw="32" slack="3"/>
<pin id="194" dir="0" index="11" bw="32" slack="3"/>
<pin id="195" dir="1" index="12" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock2/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_14/4 tmp_16/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln32_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="12" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln32_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln32_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="9" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln32_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln32_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_9_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="f_2_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="1"/>
<pin id="233" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_2/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="indvar_flatten45_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="1"/>
<pin id="236" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten45_load/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln32_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="empty_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="0"/>
<pin id="244" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_cast14_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast14/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_shl1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_shl1_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="empty_71_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_71/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_cast15_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast15/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="empty_72_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="13" slack="0"/>
<pin id="284" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_72/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln32_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="0"/>
<pin id="289" dir="0" index="1" bw="12" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln32_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="j_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="indvar_flatten_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="1"/>
<pin id="304" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln33_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="0" index="1" bw="9" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln32_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="5" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln32_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln32_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_3/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln32_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln32_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="0" index="2" bw="3" slack="0"/>
<pin id="341" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln32_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="mul_ln32_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="0" index="1" bw="6" slack="0"/>
<pin id="352" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_mid119_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="11" slack="0"/>
<pin id="359" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid119/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln32_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="13" slack="0"/>
<pin id="365" dir="0" index="2" bw="13" slack="0"/>
<pin id="366" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln32_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln32_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln32_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln32_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="10" slack="0"/>
<pin id="388" dir="0" index="2" bw="10" slack="0"/>
<pin id="389" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_4/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln32_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="13" slack="0"/>
<pin id="396" dir="0" index="2" bw="13" slack="0"/>
<pin id="397" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_5/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln34_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="or_ln32_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln33_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln33_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_mid1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="0"/>
<pin id="430" dir="0" index="1" bw="5" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln33_4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="10" slack="0"/>
<pin id="439" dir="0" index="2" bw="10" slack="0"/>
<pin id="440" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_4/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_cast14_mid1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast14_mid1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_shl1_mid1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="0" index="1" bw="5" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_shl1_cast_mid1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_mid14_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid14/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_cast15_mid1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast15_mid1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_mid16_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="13" slack="0"/>
<pin id="474" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid16/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln33_5_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="13" slack="0"/>
<pin id="480" dir="0" index="2" bw="13" slack="0"/>
<pin id="481" dir="1" index="3" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_5/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln33_6_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="5" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_6/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln34_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln33_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln33_7_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="9" slack="0"/>
<pin id="509" dir="0" index="2" bw="9" slack="0"/>
<pin id="510" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_7/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln34_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="0"/>
<pin id="516" dir="0" index="1" bw="12" slack="1"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln34_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="0" index="1" bw="3" slack="1"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln34_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="0"/>
<pin id="526" dir="0" index="1" bw="9" slack="1"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln34_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="5" slack="1"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln34_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="0" index="1" bw="5" slack="1"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sum_loc_load_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="3"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sum_29_4_loc_load_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="3"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_29_4_loc_load/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln38_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="32" slack="0"/>
<pin id="549" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="or_ln34_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="2"/>
<pin id="555" dir="0" index="1" bw="5" slack="0"/>
<pin id="556" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln34_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="3"/>
<pin id="561" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="bitcast_ln7_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln7/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_s_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="6" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln7_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln7_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln7_9_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="23" slack="0"/>
<pin id="587" dir="0" index="1" bw="23" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_9/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="or_ln7_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="and_ln7_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln7_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="1"/>
<pin id="606" dir="0" index="2" bw="32" slack="0"/>
<pin id="607" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln47_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="0" index="1" bw="13" slack="3"/>
<pin id="614" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln47_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="13" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln38_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="1"/>
<pin id="623" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln47_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="13" slack="3"/>
<pin id="627" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_2/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sum_12_loc_load_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="5"/>
<pin id="631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_12_loc_load/6 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sum_36_4_loc_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="5"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_36_4_loc_load/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln38_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="32" slack="0"/>
<pin id="639" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_2/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="bitcast_ln7_4_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln7_4/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_15_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="0" index="2" bw="6" slack="0"/>
<pin id="650" dir="0" index="3" bw="6" slack="0"/>
<pin id="651" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln7_4_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_4/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln7_10_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_10/7 "/>
</bind>
</comp>

<comp id="666" class="1004" name="icmp_ln7_11_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="23" slack="0"/>
<pin id="668" dir="0" index="1" bw="23" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_11/7 "/>
</bind>
</comp>

<comp id="672" class="1004" name="or_ln7_4_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_4/7 "/>
</bind>
</comp>

<comp id="678" class="1004" name="and_ln7_4_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_4/7 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln7_4_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="1"/>
<pin id="687" dir="0" index="2" bw="32" slack="0"/>
<pin id="688" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_4/7 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln47_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="13" slack="2"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/7 "/>
</bind>
</comp>

<comp id="696" class="1005" name="j_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="0"/>
<pin id="698" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="703" class="1005" name="i_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="0"/>
<pin id="705" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="710" class="1005" name="indvar_flatten_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="9" slack="0"/>
<pin id="712" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="717" class="1005" name="f_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="0"/>
<pin id="719" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="724" class="1005" name="indvar_flatten45_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="12" slack="0"/>
<pin id="726" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten45 "/>
</bind>
</comp>

<comp id="731" class="1005" name="filters_read_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="1"/>
<pin id="733" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="filters_read "/>
</bind>
</comp>

<comp id="737" class="1005" name="input_read_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="1"/>
<pin id="739" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="743" class="1005" name="sum_36_4_loc_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="3"/>
<pin id="745" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sum_36_4_loc "/>
</bind>
</comp>

<comp id="749" class="1005" name="sum_12_loc_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="3"/>
<pin id="751" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sum_12_loc "/>
</bind>
</comp>

<comp id="755" class="1005" name="sum_29_4_loc_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_29_4_loc "/>
</bind>
</comp>

<comp id="761" class="1005" name="sum_loc_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="770" class="1005" name="mul_ln32_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="1"/>
<pin id="772" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln32 "/>
</bind>
</comp>

<comp id="776" class="1005" name="add_ln32_2_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="1"/>
<pin id="778" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_2 "/>
</bind>
</comp>

<comp id="782" class="1005" name="select_ln33_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="1"/>
<pin id="784" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="790" class="1005" name="select_ln33_4_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="1"/>
<pin id="792" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33_4 "/>
</bind>
</comp>

<comp id="796" class="1005" name="select_ln33_5_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="13" slack="3"/>
<pin id="798" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="select_ln33_5 "/>
</bind>
</comp>

<comp id="802" class="1005" name="select_ln33_6_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="1"/>
<pin id="804" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33_6 "/>
</bind>
</comp>

<comp id="808" class="1005" name="targetBlock_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="813" class="1005" name="select_ln38_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

<comp id="820" class="1005" name="or_ln34_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="5" slack="1"/>
<pin id="822" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln34 "/>
</bind>
</comp>

<comp id="826" class="1005" name="targetBlock2_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="targetBlock2 "/>
</bind>
</comp>

<comp id="831" class="1005" name="add_ln47_2_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="13" slack="2"/>
<pin id="833" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln47_2 "/>
</bind>
</comp>

<comp id="836" class="1005" name="select_ln38_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38_2 "/>
</bind>
</comp>

<comp id="843" class="1004" name="grp_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="845" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="846" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_s/16 sum_29_1/20 sum_29_2/24 sum_29_3/28 sum_29_4/32 sum_4/36 sum_32_1/40 sum_32_2/44 sum_32_3/48 sum_32_4/52 sum_5/16 sum_36_1/20 sum_36_2/24 sum_36_3/28 sum_36_4/32 sum_6/36 sum_39_1/40 sum_39_2/44 sum_39_3/48 sum_39_4/52 "/>
</bind>
</comp>

<comp id="847" class="1004" name="grp_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="849" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="850" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/13 mul27_s/15 mul27_2/17 mul27_3/19 mul27_4/21 mul27_0_1/23 mul27_0_1_1/25 mul27_0_1_2/27 mul27_0_1_3/29 mul27_0_1_4/31 mul27_1/13 mul27_1_s/15 mul27_1_2/17 mul27_1_3/19 mul27_1_4/21 mul27_1_1/23 mul27_1_1_1/25 mul27_1_1_2/27 mul27_1_1_3/29 mul27_1_1_4/31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="84" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="84" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="180"><net_src comp="64" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="196"><net_src comp="72" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="202"><net_src comp="70" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="228" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="228" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="255" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="241" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="234" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="234" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="228" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="305" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="299" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="231" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="305" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="327" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="231" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="54" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="349" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="360"><net_src comp="333" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="305" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="241" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="349" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="56" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="378" pin="2"/><net_sink comp="167" pin=7"/></net>

<net id="390"><net_src comp="305" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="247" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="305" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="356" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="281" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="299" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="305" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="311" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="62" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="407" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="319" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="36" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="427"><net_src comp="419" pin="3"/><net_sink comp="167" pin=5"/></net>

<net id="433"><net_src comp="40" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="413" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="36" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="407" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="385" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="428" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="444"><net_src comp="436" pin="3"/><net_sink comp="167" pin=4"/></net>

<net id="448"><net_src comp="428" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="42" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="413" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="44" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="445" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="362" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="407" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="393" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="471" pin="2"/><net_sink comp="477" pin=2"/></net>

<net id="490"><net_src comp="407" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="311" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="413" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="493"><net_src comp="485" pin="3"/><net_sink comp="167" pin=8"/></net>

<net id="498"><net_src comp="419" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="66" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="302" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="68" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="305" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="68" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="500" pin="2"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="293" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="337" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="506" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="485" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="494" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="550"><net_src comp="539" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="552"><net_src comp="545" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="558"><net_src comp="553" pin="2"/><net_sink comp="182" pin=5"/></net>

<net id="571"><net_src comp="74" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="562" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="76" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="78" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="578"><net_src comp="562" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="565" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="80" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="575" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="82" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="579" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="198" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="70" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="610"><net_src comp="603" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="615"><net_src comp="559" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="628"><net_src comp="621" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="640"><net_src comp="629" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="642"><net_src comp="635" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="652"><net_src comp="74" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="643" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="76" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="78" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="659"><net_src comp="643" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="646" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="80" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="656" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="82" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="660" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="198" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="70" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="691"><net_src comp="684" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="695"><net_src comp="692" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="699"><net_src comp="98" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="706"><net_src comp="102" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="713"><net_src comp="106" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="720"><net_src comp="110" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="727"><net_src comp="114" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="734"><net_src comp="134" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="740"><net_src comp="140" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="167" pin=6"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="182" pin=6"/></net>

<net id="746"><net_src comp="118" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="182" pin=11"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="752"><net_src comp="122" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="182" pin=10"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="758"><net_src comp="126" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="167" pin=10"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="764"><net_src comp="130" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="167" pin=9"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="773"><net_src comp="349" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="779"><net_src comp="378" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="167" pin=7"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="182" pin=7"/></net>

<net id="785"><net_src comp="419" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="167" pin=5"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="182" pin=9"/></net>

<net id="789"><net_src comp="782" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="793"><net_src comp="436" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="799"><net_src comp="477" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="805"><net_src comp="485" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="167" pin=8"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="182" pin=8"/></net>

<net id="811"><net_src comp="167" pin="11"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="816"><net_src comp="545" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="823"><net_src comp="553" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="829"><net_src comp="182" pin="12"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="834"><net_src comp="624" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="839"><net_src comp="635" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="684" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: output_r | {5 7 }
 - Input state : 
	Port: conv2d : gmem | {2 3 4 5 }
	Port: conv2d : input_r | {1 }
	Port: conv2d : filters | {1 }
  - Chain level:
	State 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
	State 2
		zext_ln32 : 1
		empty : 2
		tmp_5 : 1
		p_cast14 : 2
		p_shl1 : 1
		p_shl1_cast : 2
		empty_71 : 3
		p_cast15 : 4
		empty_72 : 5
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
		icmp_ln33 : 1
		select_ln32 : 2
		select_ln32_1 : 2
		add_ln32_3 : 1
		zext_ln32_1 : 2
		select_ln32_2 : 2
		zext_ln32_2 : 3
		mul_ln32 : 4
		p_mid119 : 3
		select_ln32_3 : 4
		trunc_ln32 : 5
		zext_ln32_3 : 6
		add_ln32_2 : 7
		select_ln32_4 : 2
		select_ln32_5 : 6
		icmp_ln34 : 1
		or_ln32 : 2
		add_ln33 : 3
		select_ln33 : 2
		p_mid1 : 4
		select_ln33_4 : 5
		p_cast14_mid1 : 5
		p_shl1_mid1 : 4
		p_shl1_cast_mid1 : 5
		p_mid14 : 6
		p_cast15_mid1 : 7
		p_mid16 : 8
		select_ln33_5 : 9
		select_ln33_6 : 4
		targetBlock : 8
		add_ln34 : 3
		add_ln33_2 : 1
		select_ln33_7 : 2
		store_ln34 : 2
		store_ln34 : 3
		store_ln34 : 3
		store_ln34 : 5
		store_ln34 : 4
	State 3
	State 4
		select_ln38 : 1
		tmp_14 : 2
	State 5
		tmp_s : 1
		trunc_ln7 : 1
		icmp_ln7 : 2
		icmp_ln7_9 : 2
		or_ln7 : 3
		and_ln7 : 3
		select_ln7 : 3
		add_ln47 : 1
		zext_ln47 : 2
		output_addr : 3
		store_ln47 : 4
		add_ln47_2 : 1
	State 6
		select_ln38_2 : 1
		tmp_16 : 2
	State 7
		tmp_15 : 1
		trunc_ln7_4 : 1
		icmp_ln7_10 : 2
		icmp_ln7_11 : 2
		or_ln7_4 : 3
		and_ln7_4 : 3
		select_ln7_4 : 3
		output_addr_2 : 1
		store_ln47 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   |  grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167 |    5    | 4.87823 |   3257  |   2182  |
|          | grp_conv2d_Pipeline_VITIS_LOOP_38_45_fu_182 |    5    | 4.87823 |   3261  |   2182  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_843                 |    2    |    0    |   227   |   218   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fmul   |                  grp_fu_847                 |    3    |    0    |   128   |   137   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              select_ln32_fu_311             |    0    |    0    |    0    |    5    |
|          |             select_ln32_1_fu_319            |    0    |    0    |    0    |    5    |
|          |             select_ln32_2_fu_337            |    0    |    0    |    0    |    3    |
|          |             select_ln32_3_fu_362            |    0    |    0    |    0    |    13   |
|          |             select_ln32_4_fu_385            |    0    |    0    |    0    |    8    |
|          |             select_ln32_5_fu_393            |    0    |    0    |    0    |    13   |
|          |              select_ln33_fu_419             |    0    |    0    |    0    |    5    |
|  select  |             select_ln33_4_fu_436            |    0    |    0    |    0    |    8    |
|          |             select_ln33_5_fu_477            |    0    |    0    |    0    |    13   |
|          |             select_ln33_6_fu_485            |    0    |    0    |    0    |    5    |
|          |             select_ln33_7_fu_506            |    0    |    0    |    0    |    8    |
|          |              select_ln38_fu_545             |    0    |    0    |    0    |    32   |
|          |              select_ln7_fu_603              |    0    |    0    |    0    |    32   |
|          |             select_ln38_2_fu_635            |    0    |    0    |    0    |    32   |
|          |             select_ln7_4_fu_684             |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               empty_72_fu_281               |    0    |    0    |    0    |    20   |
|          |               add_ln32_fu_293               |    0    |    0    |    0    |    19   |
|          |              add_ln32_3_fu_327              |    0    |    0    |    0    |    10   |
|          |              add_ln32_2_fu_378              |    0    |    0    |    0    |    14   |
|    add   |               add_ln33_fu_413               |    0    |    0    |    0    |    12   |
|          |                p_mid16_fu_471               |    0    |    0    |    0    |    20   |
|          |               add_ln34_fu_494               |    0    |    0    |    0    |    12   |
|          |              add_ln33_2_fu_500              |    0    |    0    |    0    |    16   |
|          |               add_ln47_fu_611               |    0    |    0    |    0    |    20   |
|          |              add_ln47_2_fu_624              |    0    |    0    |    0    |    20   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln32_fu_287              |    0    |    0    |    0    |    19   |
|          |               icmp_ln33_fu_305              |    0    |    0    |    0    |    16   |
|          |               icmp_ln34_fu_401              |    0    |    0    |    0    |    12   |
|   icmp   |               icmp_ln7_fu_579               |    0    |    0    |    0    |    15   |
|          |              icmp_ln7_9_fu_585              |    0    |    0    |    0    |    30   |
|          |              icmp_ln7_10_fu_660             |    0    |    0    |    0    |    15   |
|          |              icmp_ln7_11_fu_666             |    0    |    0    |    0    |    30   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    sub   |               empty_71_fu_271               |    0    |    0    |    0    |    17   |
|          |                p_mid14_fu_461               |    0    |    0    |    0    |    17   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 empty_fu_241                |    0    |    0    |    0    |    5    |
|    mul   |               mul_ln32_fu_349               |    0    |    0    |    0    |    23   |
|          |               p_mid119_fu_356               |    0    |    0    |    0    |    5    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                or_ln32_fu_407               |    0    |    0    |    0    |    2    |
|    or    |                or_ln34_fu_553               |    0    |    0    |    0    |    0    |
|          |                or_ln7_fu_591                |    0    |    0    |    0    |    2    |
|          |               or_ln7_4_fu_672               |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    and   |                and_ln7_fu_597               |    0    |    0    |    0    |    2    |
|          |               and_ln7_4_fu_678              |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   read   |           filters_read_read_fu_134          |    0    |    0    |    0    |    0    |
|          |            input_read_read_fu_140           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                  grp_fu_198                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln32_fu_237              |    0    |    0    |    0    |    0    |
|          |               p_cast14_fu_255               |    0    |    0    |    0    |    0    |
|          |              p_shl1_cast_fu_267             |    0    |    0    |    0    |    0    |
|          |              zext_ln32_1_fu_333             |    0    |    0    |    0    |    0    |
|          |              zext_ln32_2_fu_345             |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln32_3_fu_374             |    0    |    0    |    0    |    0    |
|          |             p_cast14_mid1_fu_445            |    0    |    0    |    0    |    0    |
|          |           p_shl1_cast_mid1_fu_457           |    0    |    0    |    0    |    0    |
|          |               zext_ln34_fu_559              |    0    |    0    |    0    |    0    |
|          |               zext_ln47_fu_616              |    0    |    0    |    0    |    0    |
|          |               zext_ln38_fu_621              |    0    |    0    |    0    |    0    |
|          |              zext_ln47_2_fu_692             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_5_fu_247                |    0    |    0    |    0    |    0    |
|bitconcatenate|                p_shl1_fu_259                |    0    |    0    |    0    |    0    |
|          |                p_mid1_fu_428                |    0    |    0    |    0    |    0    |
|          |              p_shl1_mid1_fu_449             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   sext   |               p_cast15_fu_277               |    0    |    0    |    0    |    0    |
|          |             p_cast15_mid1_fu_467            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln32_fu_370              |    0    |    0    |    0    |    0    |
|   trunc  |               trunc_ln7_fu_575              |    0    |    0    |    0    |    0    |
|          |              trunc_ln7_4_fu_656             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|partselect|                 tmp_s_fu_565                |    0    |    0    |    0    |    0    |
|          |                tmp_15_fu_646                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    15   | 9.75646 |   6873  |   5310  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln32_2_reg_776   |    8   |
|   add_ln47_2_reg_831   |   13   |
|        f_reg_717       |    3   |
|  filters_read_reg_731  |   64   |
|        i_reg_703       |    5   |
|indvar_flatten45_reg_724|   12   |
| indvar_flatten_reg_710 |    9   |
|   input_read_reg_737   |   64   |
|        j_reg_696       |    5   |
|    mul_ln32_reg_770    |    8   |
|     or_ln34_reg_820    |    5   |
|  select_ln33_4_reg_790 |   10   |
|  select_ln33_5_reg_796 |   13   |
|  select_ln33_6_reg_802 |    5   |
|   select_ln33_reg_782  |    5   |
|  select_ln38_2_reg_836 |   32   |
|   select_ln38_reg_813  |   32   |
|   sum_12_loc_reg_749   |   32   |
|  sum_29_4_loc_reg_755  |   32   |
|  sum_36_4_loc_reg_743  |   32   |
|     sum_loc_reg_761    |   32   |
|  targetBlock2_reg_826  |    1   |
|   targetBlock_reg_808  |    1   |
+------------------------+--------+
|          Total         |   423  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_153              |  p0  |   2  |  13  |   26   ||    9    |
|              grp_access_fu_153              |  p1  |   2  |  32  |   64   ||    9    |
|  grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167 |  p4  |   2  |  10  |   20   ||    9    |
|  grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167 |  p5  |   2  |   5  |   10   ||    9    |
|  grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167 |  p7  |   2  |   8  |   16   ||    9    |
|  grp_conv2d_Pipeline_VITIS_LOOP_38_4_fu_167 |  p8  |   2  |   5  |   10   ||    9    |
| grp_conv2d_Pipeline_VITIS_LOOP_38_45_fu_182 |  p5  |   2  |   5  |   10   ||    9    |
|                  grp_fu_198                 |  p0  |   4  |  32  |   128  ||    20   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   300  || 3.70657 ||    92   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    9   |  6873  |  5310  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   92   |
|  Register |    -   |    -   |   423  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   13   |  7296  |  5402  |
+-----------+--------+--------+--------+--------+
