Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\team06\Desktop\Digital-Circuit\lab3\src\rsa_qsys.qsys --block-symbol-file --output-directory=C:\Users\team06\Desktop\Digital-Circuit\lab3\src\rsa_qsys --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading src/rsa_qsys.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding top_0 [top 1.0]
Progress: Parameterizing module top_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: rsa_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: rsa_qsys.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: rsa_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\team06\Desktop\Digital-Circuit\lab3\src\rsa_qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\team06\Desktop\Digital-Circuit\lab3\src\rsa_qsys\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading src/rsa_qsys.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding top_0 [top 1.0]
Progress: Parameterizing module top_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: rsa_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: rsa_qsys.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: rsa_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: rsa_qsys: Generating rsa_qsys "rsa_qsys" for QUARTUS_SYNTH
Info: altpll_0: "rsa_qsys" instantiated altpll "altpll_0"
Info: rst_controller: "rsa_qsys" instantiated altera_reset_controller "rst_controller"
Info: rsa_qsys: Done "rsa_qsys" with 3 modules, 5 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
