#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026c3a0ada70 .scope module, "t_Lab_Test6" "t_Lab_Test6" 2 28;
 .timescale 0 0;
v0000026c3a1115c0_0 .net "A", 2 0, L_0000026c3a110580;  1 drivers
v0000026c3a1118e0_0 .net "B", 2 0, L_0000026c3a110120;  1 drivers
v0000026c3a110f80_0 .var "CLK", 0 0;
v0000026c3a111ca0_0 .var "Reset", 0 0;
L_0000026c3a110580 .concat8 [ 1 1 1 0], v0000026c3a0ad750_0, v0000026c3a0ad7f0_0, v0000026c3a0ad610_0;
L_0000026c3a110120 .concat8 [ 1 1 1 0], v0000026c3a0ad570_0, v0000026c3a0ad070_0, v0000026c3a0acad0_0;
S_0000026c3a06e9f0 .scope module, "N" "Lab_Test6_Up" 2 34, 2 1 0, S_0000026c3a0ada70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "A2";
    .port_info 1 /OUTPUT 1 "A1";
    .port_info 2 /OUTPUT 1 "A0";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "Reset";
v0000026c3a0acdf0_0 .net "A0", 0 0, v0000026c3a0ad750_0;  1 drivers
v0000026c3a0ad2f0_0 .net "A1", 0 0, v0000026c3a0ad7f0_0;  1 drivers
v0000026c3a0ad890_0 .net "A2", 0 0, v0000026c3a0ad610_0;  1 drivers
v0000026c3a0ac990_0 .net "CLK", 0 0, v0000026c3a110f80_0;  1 drivers
v0000026c3a0aca30_0 .net "Reset", 0 0, v0000026c3a111ca0_0;  1 drivers
S_0000026c3a06eb80 .scope module, "F0" "Comp_D_flip_flop" 2 3, 2 16 0, S_0000026c3a06e9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "Reset";
v0000026c3a0accb0_0 .net "CLK", 0 0, v0000026c3a110f80_0;  alias, 1 drivers
v0000026c3a0ad750_0 .var "Q", 0 0;
v0000026c3a0acc10_0 .net "Reset", 0 0, v0000026c3a111ca0_0;  alias, 1 drivers
E_0000026c3a0a6c40/0 .event negedge, v0000026c3a0accb0_0;
E_0000026c3a0a6c40/1 .event posedge, v0000026c3a0acc10_0;
E_0000026c3a0a6c40 .event/or E_0000026c3a0a6c40/0, E_0000026c3a0a6c40/1;
S_0000026c3a06d0b0 .scope module, "F1" "Comp_D_flip_flop" 2 4, 2 16 0, S_0000026c3a06e9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "Reset";
v0000026c3a0ace90_0 .net "CLK", 0 0, v0000026c3a0ad750_0;  alias, 1 drivers
v0000026c3a0ad7f0_0 .var "Q", 0 0;
v0000026c3a0acd50_0 .net "Reset", 0 0, v0000026c3a111ca0_0;  alias, 1 drivers
E_0000026c3a0a6740/0 .event negedge, v0000026c3a0ad750_0;
E_0000026c3a0a6740/1 .event posedge, v0000026c3a0acc10_0;
E_0000026c3a0a6740 .event/or E_0000026c3a0a6740/0, E_0000026c3a0a6740/1;
S_0000026c3a06d240 .scope module, "F2" "Comp_D_flip_flop" 2 5, 2 16 0, S_0000026c3a06e9f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "Reset";
v0000026c3a0ad390_0 .net "CLK", 0 0, v0000026c3a0ad7f0_0;  alias, 1 drivers
v0000026c3a0ad610_0 .var "Q", 0 0;
v0000026c3a0acb70_0 .net "Reset", 0 0, v0000026c3a111ca0_0;  alias, 1 drivers
E_0000026c3a0a6080/0 .event negedge, v0000026c3a0ad7f0_0;
E_0000026c3a0a6080/1 .event posedge, v0000026c3a0acc10_0;
E_0000026c3a0a6080 .event/or E_0000026c3a0a6080/0, E_0000026c3a0a6080/1;
S_0000026c3a066720 .scope module, "P" "Lab_Test6_Down" 2 35, 2 8 0, S_0000026c3a0ada70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "A2";
    .port_info 1 /OUTPUT 1 "A1";
    .port_info 2 /OUTPUT 1 "A0";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "Reset";
L_0000026c3a0ac4f0 .functor NOT 1, v0000026c3a110f80_0, C4<0>, C4<0>, C4<0>;
L_0000026c3a0ac170 .functor NOT 1, v0000026c3a0ad570_0, C4<0>, C4<0>, C4<0>;
L_0000026c3a0abf40 .functor NOT 1, v0000026c3a0ad070_0, C4<0>, C4<0>, C4<0>;
v0000026c3a0ad4d0_0 .net "A0", 0 0, v0000026c3a0ad570_0;  1 drivers
v0000026c3a0ad6b0_0 .net "A1", 0 0, v0000026c3a0ad070_0;  1 drivers
v0000026c3a1117a0_0 .net "A2", 0 0, v0000026c3a0acad0_0;  1 drivers
v0000026c3a111de0_0 .net "CLK", 0 0, v0000026c3a110f80_0;  alias, 1 drivers
v0000026c3a110440_0 .net "Reset", 0 0, v0000026c3a111ca0_0;  alias, 1 drivers
S_0000026c3a0668b0 .scope module, "F0" "Comp_D_flip_flop" 2 10, 2 16 0, S_0000026c3a066720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "Reset";
v0000026c3a0acf30_0 .net "CLK", 0 0, L_0000026c3a0ac4f0;  1 drivers
v0000026c3a0ad570_0 .var "Q", 0 0;
v0000026c3a0acfd0_0 .net "Reset", 0 0, v0000026c3a111ca0_0;  alias, 1 drivers
E_0000026c3a0a5f80/0 .event negedge, v0000026c3a0acf30_0;
E_0000026c3a0a5f80/1 .event posedge, v0000026c3a0acc10_0;
E_0000026c3a0a5f80 .event/or E_0000026c3a0a5f80/0, E_0000026c3a0a5f80/1;
S_0000026c3a0b36d0 .scope module, "F1" "Comp_D_flip_flop" 2 11, 2 16 0, S_0000026c3a066720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "Reset";
v0000026c3a0ad430_0 .net "CLK", 0 0, L_0000026c3a0ac170;  1 drivers
v0000026c3a0ad070_0 .var "Q", 0 0;
v0000026c3a0ad110_0 .net "Reset", 0 0, v0000026c3a111ca0_0;  alias, 1 drivers
E_0000026c3a0a6ac0/0 .event negedge, v0000026c3a0ad430_0;
E_0000026c3a0a6ac0/1 .event posedge, v0000026c3a0acc10_0;
E_0000026c3a0a6ac0 .event/or E_0000026c3a0a6ac0/0, E_0000026c3a0a6ac0/1;
S_0000026c3a0b3860 .scope module, "F2" "Comp_D_flip_flop" 2 12, 2 16 0, S_0000026c3a066720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "Reset";
v0000026c3a0ad1b0_0 .net "CLK", 0 0, L_0000026c3a0abf40;  1 drivers
v0000026c3a0acad0_0 .var "Q", 0 0;
v0000026c3a0ad250_0 .net "Reset", 0 0, v0000026c3a111ca0_0;  alias, 1 drivers
E_0000026c3a0a60c0/0 .event negedge, v0000026c3a0ad1b0_0;
E_0000026c3a0a60c0/1 .event posedge, v0000026c3a0acc10_0;
E_0000026c3a0a60c0 .event/or E_0000026c3a0a60c0/0, E_0000026c3a0a60c0/1;
    .scope S_0000026c3a06eb80;
T_0 ;
    %wait E_0000026c3a0a6c40;
    %load/vec4 v0000026c3a0acc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c3a0ad750_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026c3a0ad750_0;
    %inv;
    %assign/vec4 v0000026c3a0ad750_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026c3a06d0b0;
T_1 ;
    %wait E_0000026c3a0a6740;
    %load/vec4 v0000026c3a0acd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c3a0ad7f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026c3a0ad7f0_0;
    %inv;
    %assign/vec4 v0000026c3a0ad7f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026c3a06d240;
T_2 ;
    %wait E_0000026c3a0a6080;
    %load/vec4 v0000026c3a0acb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c3a0ad610_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026c3a0ad610_0;
    %inv;
    %assign/vec4 v0000026c3a0ad610_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026c3a0668b0;
T_3 ;
    %wait E_0000026c3a0a5f80;
    %load/vec4 v0000026c3a0acfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c3a0ad570_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026c3a0ad570_0;
    %inv;
    %assign/vec4 v0000026c3a0ad570_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026c3a0b36d0;
T_4 ;
    %wait E_0000026c3a0a6ac0;
    %load/vec4 v0000026c3a0ad110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c3a0ad070_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026c3a0ad070_0;
    %inv;
    %assign/vec4 v0000026c3a0ad070_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026c3a0b3860;
T_5 ;
    %wait E_0000026c3a0a60c0;
    %load/vec4 v0000026c3a0ad250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c3a0acad0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026c3a0acad0_0;
    %inv;
    %assign/vec4 v0000026c3a0acad0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026c3a0ada70;
T_6 ;
    %vpi_call 2 39 "$dumpfile", "t_Lab_Test6.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026c3a0ada70 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000026c3a0ada70;
T_7 ;
    %delay 170, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000026c3a0ada70;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3a110f80_0, 0, 1;
    %pushi/vec4 33, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0000026c3a110f80_0;
    %inv;
    %store/vec4 v0000026c3a110f80_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0000026c3a0ada70;
T_9 ;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3a111ca0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c3a111ca0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c3a111ca0_0, 0, 1;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "up.v";
