#ifdef SIMULATION
#ifndef _KF32A13K_REG_SIMULATION_SPI_H_
#define _KF32A13K_REG_SIMULATION_SPI_H_
#ifdef __cplusplus
extern "C" {
#endif



//--------
#define HWIO_SPI0_CLKC_ADDR  0xF4000000  
#define HWIO_SPI0_CLKC_SPI0_CLKC_DISR_SHFT 0
#define HWIO_SPI0_CLKC_SPI0_CLKC_DISR_MASK 0x00000001
#define HWIO_SPI0_CLKC_SPI0_CLKC_DISS_SHFT 1
#define HWIO_SPI0_CLKC_SPI0_CLKC_DISS_MASK 0x00000002
#define HWIO_SPI0_CLKC_SPI0_CLKC_EDIS_SHFT 3
#define HWIO_SPI0_CLKC_SPI0_CLKC_EDIS_MASK 0x00000008


//--------

#define HWIO_SPI0_DBG_ADDR  0xF4000004  
#define HWIO_SPI0_DBG_SPI0_DBG_DBGCTL_SHFT 0
#define HWIO_SPI0_DBG_SPI0_DBG_DBGCTL_MASK 0x0000000f
#define HWIO_SPI0_DBG_SPI0_DBG_DBGP_SHFT 4
#define HWIO_SPI0_DBG_SPI0_DBG_DBGP_MASK 0x00000010
#define HWIO_SPI0_DBG_SPI0_DBG_DBGSTA_SHFT 5
#define HWIO_SPI0_DBG_SPI0_DBG_DBGSTA_MASK 0x00000020


//--------

#define HWIO_SPI0_RST0_ADDR  0xF4000008  
#define HWIO_SPI0_RST0_SPI0_RST0_RST_SHFT 0
#define HWIO_SPI0_RST0_SPI0_RST0_RST_MASK 0x00000001
#define HWIO_SPI0_RST0_SPI0_RST0_RSTSTA_SHFT 1
#define HWIO_SPI0_RST0_SPI0_RST0_RSTSTA_MASK 0x00000002


//--------

#define HWIO_SPI0_RST1_ADDR  0xF400000C  
#define HWIO_SPI0_RST1_SPI0_RST1_RST_SHFT 0
#define HWIO_SPI0_RST1_SPI0_RST1_RST_MASK 0x00000001


//--------

#define HWIO_SPI0_RSTCLR_ADDR  0xF4000010  
#define HWIO_SPI0_RSTCLR_SPI0_RSTCLR_CLR_SHFT 0
#define HWIO_SPI0_RSTCLR_SPI0_RSTCLR_CLR_MASK 0x00000001


//--------

#define HWIO_SPI0_ACES0_ADDR  0xF4000014  
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN0_SHFT 0
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN0_MASK 0x00000001
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN1_SHFT 1
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN1_MASK 0x00000002
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN2_SHFT 2
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN2_MASK 0x00000004
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN3_SHFT 3
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN3_MASK 0x00000008
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN4_SHFT 4
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN4_MASK 0x00000010
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN5_SHFT 5
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN5_MASK 0x00000020
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN6_SHFT 6
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN6_MASK 0x00000040
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN7_SHFT 7
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN7_MASK 0x00000080
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN8_SHFT 8
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN8_MASK 0x00000100
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN9_SHFT 9
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN9_MASK 0x00000200
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN10_SHFT 10
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN10_MASK 0x00000400
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN11_SHFT 11
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN11_MASK 0x00000800
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN12_SHFT 12
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN12_MASK 0x00001000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN13_SHFT 13
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN13_MASK 0x00002000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN14_SHFT 14
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN14_MASK 0x00004000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN15_SHFT 15
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN15_MASK 0x00008000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN16_SHFT 16
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN16_MASK 0x00010000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN17_SHFT 17
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN17_MASK 0x00020000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN18_SHFT 18
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN18_MASK 0x00040000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN19_SHFT 19
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN19_MASK 0x00080000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN20_SHFT 20
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN20_MASK 0x00100000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN21_SHFT 21
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN21_MASK 0x00200000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN22_SHFT 22
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN22_MASK 0x00400000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN23_SHFT 23
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN23_MASK 0x00800000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN24_SHFT 24
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN24_MASK 0x01000000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN25_SHFT 25
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN25_MASK 0x02000000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN26_SHFT 26
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN26_MASK 0x04000000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN27_SHFT 27
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN27_MASK 0x08000000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN28_SHFT 28
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN28_MASK 0x10000000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN29_SHFT 29
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN29_MASK 0x20000000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN30_SHFT 30
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN30_MASK 0x40000000
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN31_SHFT 31
#define HWIO_SPI0_ACES0_SPI0_ACES0_EN31_MASK 0x80000000


//--------

#define HWIO_SPI0_ACES1_ADDR  0xF4000018  


//--------

#define HWIO_SPI0_INFO_ADDR  0xF400001C  
#define HWIO_SPI0_INFO_SPI0_INFO_MODREV_SHFT 0
#define HWIO_SPI0_INFO_SPI0_INFO_MODREV_MASK 0x000000ff
#define HWIO_SPI0_INFO_SPI0_INFO_MODTYPE_SHFT 8
#define HWIO_SPI0_INFO_SPI0_INFO_MODTYPE_MASK 0x0000ff00
#define HWIO_SPI0_INFO_SPI0_INFO_MODNUM_SHFT 16
#define HWIO_SPI0_INFO_SPI0_INFO_MODNUM_MASK 0xffff0000


//--------

#define HWIO_SPI0_RESV0_ADDR  0xF4000020  


//--------

#define HWIO_SPI0_RESV1_ADDR  0xF4000024  


//--------

#define HWIO_SPI0_RESV2_ADDR  0xF4000028  


//--------

#define HWIO_SPI0_RESV3_ADDR  0xF400002C  


//--------

#define HWIO_SPI0_CTL0_ADDR  0xF4000030  
#define HWIO_SPI0_CTL0_SPI0_CTL0_PDIV_SHFT 0
#define HWIO_SPI0_CTL0_SPI0_CTL0_PDIV_MASK 0x000000ff
#define HWIO_SPI0_CTL0_SPI0_CTL0_STAINJ_SHFT 9
#define HWIO_SPI0_CTL0_SPI0_CTL0_STAINJ_MASK 0x00000200
#define HWIO_SPI0_CTL0_SPI0_CTL0_EXPECT_SHFT 10
#define HWIO_SPI0_CTL0_SPI0_CTL0_EXPECT_MASK 0x00003c00
#define HWIO_SPI0_CTL0_SPI0_CTL0_LOOPBACK_SHFT 14
#define HWIO_SPI0_CTL0_SPI0_CTL0_LOOPBACK_MASK 0x00004000
#define HWIO_SPI0_CTL0_SPI0_CTL0_DLY_SHFT 15
#define HWIO_SPI0_CTL0_SPI0_CTL0_DLY_MASK 0x00008000
#define HWIO_SPI0_CTL0_SPI0_CTL0_STROBE_SHFT 16
#define HWIO_SPI0_CTL0_SPI0_CTL0_STROBE_MASK 0x001f0000
#define HWIO_SPI0_CTL0_SPI0_CTL0_SRXFULL_SHFT 21
#define HWIO_SPI0_CTL0_SPI0_CTL0_SRXFULL_MASK 0x00200000
#define HWIO_SPI0_CTL0_SPI0_CTL0_SDOPOL_SHFT 22
#define HWIO_SPI0_CTL0_SPI0_CTL0_SDOPOL_MASK 0x00400000
#define HWIO_SPI0_CTL0_SPI0_CTL0_EN_SHFT 24
#define HWIO_SPI0_CTL0_SPI0_CTL0_EN_MASK 0x01000000
#define HWIO_SPI0_CTL0_SPI0_CTL0_MOD_SHFT 25
#define HWIO_SPI0_CTL0_SPI0_CTL0_MOD_MASK 0x06000000
#define HWIO_SPI0_CTL0_SPI0_CTL0_AUTORST_SHFT 27
#define HWIO_SPI0_CTL0_SPI0_CTL0_AUTORST_MASK 0x08000000
#define HWIO_SPI0_CTL0_SPI0_CTL0_CLKSEL_SHFT 29
#define HWIO_SPI0_CTL0_SPI0_CTL0_CLKSEL_MASK 0x20000000
#define HWIO_SPI0_CTL0_SPI0_CTL0_CLR_SHFT 30
#define HWIO_SPI0_CTL0_SPI0_CTL0_CLR_MASK 0xc0000000


//--------

#define HWIO_SPI0_CTL1_ADDR  0xF4000034  
#define HWIO_SPI0_CTL1_SPI0_CTL1_TXTHRES_SHFT 0
#define HWIO_SPI0_CTL1_SPI0_CTL1_TXTHRES_MASK 0x00000003
#define HWIO_SPI0_CTL1_SPI0_CTL1_RXTHRES_SHFT 2
#define HWIO_SPI0_CTL1_SPI0_CTL1_RXTHRES_MASK 0x0000000c
#define HWIO_SPI0_CTL1_SPI0_CTL1_PT1SEL_SHFT 4
#define HWIO_SPI0_CTL1_SPI0_CTL1_PT1SEL_MASK 0x00000070
#define HWIO_SPI0_CTL1_SPI0_CTL1_PT2SEL_SHFT 7
#define HWIO_SPI0_CTL1_SPI0_CTL1_PT2SEL_MASK 0x00000380
#define HWIO_SPI0_CTL1_SPI0_CTL1_TXMOD_SHFT 10
#define HWIO_SPI0_CTL1_SPI0_CTL1_TXMOD_MASK 0x00000c00
#define HWIO_SPI0_CTL1_SPI0_CTL1_RXMOD_SHFT 12
#define HWIO_SPI0_CTL1_SPI0_CTL1_RXMOD_MASK 0x00003000


//--------

#define HWIO_SPI0_IF_ADDR  0xF4000038  
#define HWIO_SPI0_IF_SPI0_IF_ERRIF_SHFT 0
#define HWIO_SPI0_IF_SPI0_IF_ERRIF_MASK 0x000001ff
#define HWIO_SPI0_IF_SPI0_IF_TXIF_SHFT 9
#define HWIO_SPI0_IF_SPI0_IF_TXIF_MASK 0x00000200
#define HWIO_SPI0_IF_SPI0_IF_RXIF_SHFT 10
#define HWIO_SPI0_IF_SPI0_IF_RXIF_MASK 0x00000400
#define HWIO_SPI0_IF_SPI0_IF_PT1IF_SHFT 11
#define HWIO_SPI0_IF_SPI0_IF_PT1IF_MASK 0x00000800
#define HWIO_SPI0_IF_SPI0_IF_PT2IF_SHFT 12
#define HWIO_SPI0_IF_SPI0_IF_PT2IF_MASK 0x00001000
#define HWIO_SPI0_IF_SPI0_IF_USRIF_SHFT 13
#define HWIO_SPI0_IF_SPI0_IF_USRIF_MASK 0x00002000


//--------

#define HWIO_SPI0_IE_ADDR  0xF400003C  
#define HWIO_SPI0_IE_SPI0_IE_ERRIE_SHFT 0
#define HWIO_SPI0_IE_SPI0_IE_ERRIE_MASK 0x000001ff
#define HWIO_SPI0_IE_SPI0_IE_TXIE_SHFT 9
#define HWIO_SPI0_IE_SPI0_IE_TXIE_MASK 0x00000200
#define HWIO_SPI0_IE_SPI0_IE_RXIE_SHFT 10
#define HWIO_SPI0_IE_SPI0_IE_RXIE_MASK 0x00000400
#define HWIO_SPI0_IE_SPI0_IE_PT1IE_SHFT 11
#define HWIO_SPI0_IE_SPI0_IE_PT1IE_MASK 0x00000800
#define HWIO_SPI0_IE_SPI0_IE_PT2IE_SHFT 12
#define HWIO_SPI0_IE_SPI0_IE_PT2IE_MASK 0x00001000
#define HWIO_SPI0_IE_SPI0_IE_USRIE_SHFT 13
#define HWIO_SPI0_IE_SPI0_IE_USRIE_MASK 0x00002000


//--------

#define HWIO_SPI0_IC_ADDR  0xF4000040  
#define HWIO_SPI0_IC_SPI0_IC_ERRIC_SHFT 0
#define HWIO_SPI0_IC_SPI0_IC_ERRIC_MASK 0x000001ff
#define HWIO_SPI0_IC_SPI0_IC_TXIC_SHFT 9
#define HWIO_SPI0_IC_SPI0_IC_TXIC_MASK 0x00000200
#define HWIO_SPI0_IC_SPI0_IC_RXIC_SHFT 10
#define HWIO_SPI0_IC_SPI0_IC_RXIC_MASK 0x00000400
#define HWIO_SPI0_IC_SPI0_IC_PT1IC_SHFT 11
#define HWIO_SPI0_IC_SPI0_IC_PT1IC_MASK 0x00000800
#define HWIO_SPI0_IC_SPI0_IC_PT2IC_SHFT 12
#define HWIO_SPI0_IC_SPI0_IC_PT2IC_MASK 0x00001000
#define HWIO_SPI0_IC_SPI0_IC_USRIC_SHFT 13
#define HWIO_SPI0_IC_SPI0_IC_USRIC_MASK 0x00002000


//--------

#define HWIO_SPI0_SCONF_ADDR  0xF4000044  
#define HWIO_SPI0_SCONF_SPI0_SCONF_LAST_SHFT 0
#define HWIO_SPI0_SCONF_SPI0_SCONF_LAST_MASK 0x00000001
#define HWIO_SPI0_SCONF_SPI0_SCONF_IPREDIV_SHFT 1
#define HWIO_SPI0_SCONF_SPI0_SCONF_IPREDIV_MASK 0x0000000e
#define HWIO_SPI0_SCONF_SPI0_SCONF_ICNT_SHFT 4
#define HWIO_SPI0_SCONF_SPI0_SCONF_ICNT_MASK 0x00000070
#define HWIO_SPI0_SCONF_SPI0_SCONF_LPREDIV_SHFT 7
#define HWIO_SPI0_SCONF_SPI0_SCONF_LPREDIV_MASK 0x00000380
#define HWIO_SPI0_SCONF_SPI0_SCONF_LCNT_SHFT 10
#define HWIO_SPI0_SCONF_SPI0_SCONF_LCNT_MASK 0x00001c00
#define HWIO_SPI0_SCONF_SPI0_SCONF_TPREDIV_SHFT 13
#define HWIO_SPI0_SCONF_SPI0_SCONF_TPREDIV_MASK 0x0000e000
#define HWIO_SPI0_SCONF_SPI0_SCONF_TCNT_SHFT 16
#define HWIO_SPI0_SCONF_SPI0_SCONF_TCNT_MASK 0x00070000
#define HWIO_SPI0_SCONF_SPI0_SCONF_PARSEL_SHFT 19
#define HWIO_SPI0_SCONF_SPI0_SCONF_PARSEL_MASK 0x00080000
#define HWIO_SPI0_SCONF_SPI0_SCONF_USRIE_SHFT 20
#define HWIO_SPI0_SCONF_SPI0_SCONF_USRIE_MASK 0x00100000
#define HWIO_SPI0_SCONF_SPI0_SCONF_MSB_SHFT 21
#define HWIO_SPI0_SCONF_SPI0_SCONF_MSB_MASK 0x00200000
#define HWIO_SPI0_SCONF_SPI0_SCONF_BYTE_SHFT 22
#define HWIO_SPI0_SCONF_SPI0_SCONF_BYTE_MASK 0x00400000
#define HWIO_SPI0_SCONF_SPI0_SCONF_DATCNT_SHFT 23
#define HWIO_SPI0_SCONF_SPI0_SCONF_DATCNT_MASK 0x0f800000
#define HWIO_SPI0_SCONF_SPI0_SCONF_SS_SHFT 28
#define HWIO_SPI0_SCONF_SPI0_SCONF_SS_MASK 0xf0000000


//--------

#define HWIO_SPI0_CHCTL0_ADDR  0xF4000048  
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_BAUDPREDIV_SHFT 0
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_ACNT_SHFT 6
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_ACNT_MASK 0x000000c0
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_BCNT_SHFT 8
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_BCNT_MASK 0x00000300
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_CCNT_SHFT 10
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_CCNT_MASK 0x00000c00
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_SCKPHASE_SHFT 12
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_SCKPHASE_MASK 0x00001000
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_SCKPOL_SHFT 13
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_SCKPOL_MASK 0x00002000
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_PARCHECK_SHFT 14
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_PARCHECK_MASK 0x00004000
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_BIGEND_SHFT 30
#define HWIO_SPI0_CHCTL0_SPI0_CHCTL0_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI0_CHCTL1_ADDR  0xF400004C  
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_BAUDPREDIV_SHFT 0
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_ACNT_SHFT 6
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_ACNT_MASK 0x000000c0
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_BCNT_SHFT 8
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_BCNT_MASK 0x00000300
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_CCNT_SHFT 10
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_CCNT_MASK 0x00000c00
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_SCKPHASE_SHFT 12
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_SCKPHASE_MASK 0x00001000
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_SCKPOL_SHFT 13
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_SCKPOL_MASK 0x00002000
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_PARCHECK_SHFT 14
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_PARCHECK_MASK 0x00004000
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_BIGEND_SHFT 30
#define HWIO_SPI0_CHCTL1_SPI0_CHCTL1_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI0_CHCTL2_ADDR  0xF4000050  
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_BAUDPREDIV_SHFT 0
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_ACNT_SHFT 6
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_ACNT_MASK 0x000000c0
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_BCNT_SHFT 8
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_BCNT_MASK 0x00000300
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_CCNT_SHFT 10
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_CCNT_MASK 0x00000c00
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_SCKPHASE_SHFT 12
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_SCKPHASE_MASK 0x00001000
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_SCKPOL_SHFT 13
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_SCKPOL_MASK 0x00002000
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_PARCHECK_SHFT 14
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_PARCHECK_MASK 0x00004000
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_BIGEND_SHFT 30
#define HWIO_SPI0_CHCTL2_SPI0_CHCTL2_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI0_CHCTL3_ADDR  0xF4000054  
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_BAUDPREDIV_SHFT 0
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_ACNT_SHFT 6
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_ACNT_MASK 0x000000c0
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_BCNT_SHFT 8
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_BCNT_MASK 0x00000300
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_CCNT_SHFT 10
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_CCNT_MASK 0x00000c00
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_SCKPHASE_SHFT 12
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_SCKPHASE_MASK 0x00001000
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_SCKPOL_SHFT 13
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_SCKPOL_MASK 0x00002000
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_PARCHECK_SHFT 14
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_PARCHECK_MASK 0x00004000
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_BIGEND_SHFT 30
#define HWIO_SPI0_CHCTL3_SPI0_CHCTL3_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI0_CHCTL4_ADDR  0xF4000058  
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_BAUDPREDIV_SHFT 0
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_ACNT_SHFT 6
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_ACNT_MASK 0x000000c0
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_BCNT_SHFT 8
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_BCNT_MASK 0x00000300
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_CCNT_SHFT 10
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_CCNT_MASK 0x00000c00
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_SCKPHASE_SHFT 12
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_SCKPHASE_MASK 0x00001000
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_SCKPOL_SHFT 13
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_SCKPOL_MASK 0x00002000
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_PARCHECK_SHFT 14
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_PARCHECK_MASK 0x00004000
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_BIGEND_SHFT 30
#define HWIO_SPI0_CHCTL4_SPI0_CHCTL4_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI0_CHCTL5_ADDR  0xF400005C  
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_BAUDPREDIV_SHFT 0
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_ACNT_SHFT 6
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_ACNT_MASK 0x000000c0
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_BCNT_SHFT 8
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_BCNT_MASK 0x00000300
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_CCNT_SHFT 10
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_CCNT_MASK 0x00000c00
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_SCKPHASE_SHFT 12
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_SCKPHASE_MASK 0x00001000
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_SCKPOL_SHFT 13
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_SCKPOL_MASK 0x00002000
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_PARCHECK_SHFT 14
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_PARCHECK_MASK 0x00004000
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_BIGEND_SHFT 30
#define HWIO_SPI0_CHCTL5_SPI0_CHCTL5_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI0_CHCTL6_ADDR  0xF4000060  
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_BAUDPREDIV_SHFT 0
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_ACNT_SHFT 6
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_ACNT_MASK 0x000000c0
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_BCNT_SHFT 8
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_BCNT_MASK 0x00000300
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_CCNT_SHFT 10
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_CCNT_MASK 0x00000c00
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_SCKPHASE_SHFT 12
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_SCKPHASE_MASK 0x00001000
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_SCKPOL_SHFT 13
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_SCKPOL_MASK 0x00002000
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_PARCHECK_SHFT 14
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_PARCHECK_MASK 0x00004000
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_BIGEND_SHFT 30
#define HWIO_SPI0_CHCTL6_SPI0_CHCTL6_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI0_CHCTL7_ADDR  0xF4000064  
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_BAUDPREDIV_SHFT 0
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_ACNT_SHFT 6
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_ACNT_MASK 0x000000c0
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_BCNT_SHFT 8
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_BCNT_MASK 0x00000300
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_CCNT_SHFT 10
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_CCNT_MASK 0x00000c00
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_SCKPHASE_SHFT 12
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_SCKPHASE_MASK 0x00001000
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_SCKPOL_SHFT 13
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_SCKPOL_MASK 0x00002000
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_PARCHECK_SHFT 14
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_PARCHECK_MASK 0x00004000
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_BIGEND_SHFT 30
#define HWIO_SPI0_CHCTL7_SPI0_CHCTL7_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI0_STA0_ADDR  0xF4000068  
#define HWIO_SPI0_STA0_SPI0_STA0_BITCNT_SHFT 0
#define HWIO_SPI0_STA0_SPI0_STA0_BITCNT_MASK 0x000000ff
#define HWIO_SPI0_STA0_SPI0_STA0_TXLEVEL_SHFT 8
#define HWIO_SPI0_STA0_SPI0_STA0_TXLEVEL_MASK 0x00000700
#define HWIO_SPI0_STA0_SPI0_STA0_RXLEVEL_SHFT 11
#define HWIO_SPI0_STA0_SPI0_STA0_RXLEVEL_MASK 0x00003800
#define HWIO_SPI0_STA0_SPI0_STA0_SS_SHFT 22
#define HWIO_SPI0_STA0_SPI0_STA0_SS_MASK 0x03c00000
#define HWIO_SPI0_STA0_SPI0_STA0_RPAR_SHFT 26
#define HWIO_SPI0_STA0_SPI0_STA0_RPAR_MASK 0x04000000
#define HWIO_SPI0_STA0_SPI0_STA0_TPAR_SHFT 27
#define HWIO_SPI0_STA0_SPI0_STA0_TPAR_MASK 0x08000000
#define HWIO_SPI0_STA0_SPI0_STA0_TRANSPHA_SHFT 28
#define HWIO_SPI0_STA0_SPI0_STA0_TRANSPHA_MASK 0xf0000000


//--------

#define HWIO_SPI0_STA1_ADDR  0xF400006C  
#define HWIO_SPI0_STA1_SPI0_STA1_BDDETECTEN_SHFT 0
#define HWIO_SPI0_STA1_SPI0_STA1_BDDETECTEN_MASK 0x00000001
#define HWIO_SPI0_STA1_SPI0_STA1_BDDETECT_SHFT 1
#define HWIO_SPI0_STA1_SPI0_STA1_BDDETECT_MASK 0x00000002
#define HWIO_SPI0_STA1_SPI0_STA1_SPDETECTEN_SHFT 2
#define HWIO_SPI0_STA1_SPI0_STA1_SPDETECTEN_MASK 0x00000004
#define HWIO_SPI0_STA1_SPI0_STA1_SPDETECT_SHFT 3
#define HWIO_SPI0_STA1_SPI0_STA1_SPDETECT_MASK 0x00000008


//--------

#define HWIO_SPI0_SSCFG_ADDR  0xF4000070  
#define HWIO_SPI0_SSCFG_SPI0_SSCFG_SSLEVEL_SHFT 0
#define HWIO_SPI0_SSCFG_SPI0_SSCFG_SSLEVEL_MASK 0x0000ffff
#define HWIO_SPI0_SSCFG_SPI0_SSCFG_SSEN_SHFT 16
#define HWIO_SPI0_SSCFG_SPI0_SSCFG_SSEN_MASK 0xffff0000


//--------

#define HWIO_SPI0_EXLCNT_ADDR  0xF4000074  
#define HWIO_SPI0_EXLCNT_SPI0_EXLCNT_DATCNT_SHFT 0
#define HWIO_SPI0_EXLCNT_SPI0_EXLCNT_DATCNT_MASK 0x0000ffff
#define HWIO_SPI0_EXLCNT_SPI0_EXLCNT_CURRCNT_SHFT 16
#define HWIO_SPI0_EXLCNT_SPI0_EXLCNT_CURRCNT_MASK 0xffff0000


//--------

#define HWIO_SPI0_MCNT_ADDR  0xF4000078  
#define HWIO_SPI0_MCNT_SPI0_MCNT_MOVECNT_SHFT 0
#define HWIO_SPI0_MCNT_SPI0_MCNT_MOVECNT_MASK 0x00001fff
#define HWIO_SPI0_MCNT_SPI0_MCNT_CURRCNT_SHFT 16
#define HWIO_SPI0_MCNT_SPI0_MCNT_CURRCNT_MASK 0x1fff0000


//--------

#define HWIO_SPI0_MCTL_ADDR  0xF400007C  
#define HWIO_SPI0_MCTL_SPI0_MCTL_TPREDIV2_SHFT 0
#define HWIO_SPI0_MCTL_SPI0_MCTL_TPREDIV2_MASK 0x00000007
#define HWIO_SPI0_MCTL_SPI0_MCTL_TCNT2_SHFT 3
#define HWIO_SPI0_MCTL_SPI0_MCTL_TCNT2_MASK 0x00000038
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTBLIE_SHFT 16
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTBLIE_MASK 0x00010000
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTBLIF_SHFT 17
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTBLIF_MASK 0x00020000
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTBLIC_SHFT 18
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTBLIC_MASK 0x00040000
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTBLIS_SHFT 19
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTBLIS_MASK 0x00080000
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTALIE_SHFT 20
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTALIE_MASK 0x00100000
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTALIF_SHFT 21
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTALIF_MASK 0x00200000
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTALIC_SHFT 22
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTALIC_MASK 0x00400000
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTALIS_SHFT 23
#define HWIO_SPI0_MCTL_SPI0_MCTL_INTALIS_MASK 0x00800000
#define HWIO_SPI0_MCTL_SPI0_MCTL_TRAIL2EN_SHFT 30
#define HWIO_SPI0_MCTL_SPI0_MCTL_TRAIL2EN_MASK 0x40000000
#define HWIO_SPI0_MCTL_SPI0_MCTL_MOVEN_SHFT 31
#define HWIO_SPI0_MCTL_SPI0_MCTL_MOVEN_MASK 0x80000000


//--------

#define HWIO_SPI0_MIXPUSH_ADDR  0xF4000080  
#define HWIO_SPI0_MIXPUSH_SPI0_MIXPUSH_DAT_SHFT 0
#define HWIO_SPI0_MIXPUSH_SPI0_MIXPUSH_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI0_SCTLPUSH_ADDR  0xF4000084  
#define HWIO_SPI0_SCTLPUSH_SPI0_SCTLPUSH_DAT_SHFT 0
#define HWIO_SPI0_SCTLPUSH_SPI0_SCTLPUSH_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI0_DATPUSH0_ADDR  0xF4000088  
#define HWIO_SPI0_DATPUSH0_SPI0_DATPUSH0_DAT_SHFT 0
#define HWIO_SPI0_DATPUSH0_SPI0_DATPUSH0_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI0_DATPUSH1_ADDR  0xF400008C  
#define HWIO_SPI0_DATPUSH1_SPI0_DATPUSH1_DAT_SHFT 0
#define HWIO_SPI0_DATPUSH1_SPI0_DATPUSH1_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI0_DATPUSH2_ADDR  0xF4000090  
#define HWIO_SPI0_DATPUSH2_SPI0_DATPUSH2_DAT_SHFT 0
#define HWIO_SPI0_DATPUSH2_SPI0_DATPUSH2_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI0_DATPUSH3_ADDR  0xF4000094  
#define HWIO_SPI0_DATPUSH3_SPI0_DATPUSH3_DAT_SHFT 0
#define HWIO_SPI0_DATPUSH3_SPI0_DATPUSH3_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI0_DATPUSH4_ADDR  0xF4000098  
#define HWIO_SPI0_DATPUSH4_SPI0_DATPUSH4_DAT_SHFT 0
#define HWIO_SPI0_DATPUSH4_SPI0_DATPUSH4_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI0_DATPUSH5_ADDR  0xF400009C  
#define HWIO_SPI0_DATPUSH5_SPI0_DATPUSH5_DAT_SHFT 0
#define HWIO_SPI0_DATPUSH5_SPI0_DATPUSH5_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI0_DATPUSH6_ADDR  0xF40000A0  
#define HWIO_SPI0_DATPUSH6_SPI0_DATPUSH6_DAT_SHFT 0
#define HWIO_SPI0_DATPUSH6_SPI0_DATPUSH6_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI0_DATPUSH7_ADDR  0xF40000A4  
#define HWIO_SPI0_DATPUSH7_SPI0_DATPUSH7_DAT_SHFT 0
#define HWIO_SPI0_DATPUSH7_SPI0_DATPUSH7_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI0_RXPOP_ADDR  0xF40000A8  
#define HWIO_SPI0_RXPOP_SPI0_RXPOP_DAT_SHFT 0
#define HWIO_SPI0_RXPOP_SPI0_RXPOP_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI0_DBGRXPOP_ADDR  0xF40000AC  
#define HWIO_SPI0_DBGRXPOP_SPI0_DBGRXPOP_DAT_SHFT 0
#define HWIO_SPI0_DBGRXPOP_SPI0_DBGRXPOP_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI0_PORTSEL_ADDR  0xF40000B0  
#define HWIO_SPI0_PORTSEL_SPI0_PORTSEL_MRIS_SHFT 0
#define HWIO_SPI0_PORTSEL_SPI0_PORTSEL_MRIS_MASK 0x00000007
#define HWIO_SPI0_PORTSEL_SPI0_PORTSEL_SRIS_SHFT 4
#define HWIO_SPI0_PORTSEL_SPI0_PORTSEL_SRIS_MASK 0x00000070
#define HWIO_SPI0_PORTSEL_SPI0_PORTSEL_SCIS_SHFT 8
#define HWIO_SPI0_PORTSEL_SPI0_PORTSEL_SCIS_MASK 0x00000700
#define HWIO_SPI0_PORTSEL_SPI0_PORTSEL_SLSIS_SHFT 12
#define HWIO_SPI0_PORTSEL_SPI0_PORTSEL_SLSIS_MASK 0x00007000


//--------

#define HWIO_SPI1_CLKC_ADDR  0xF4000100  
#define HWIO_SPI1_CLKC_SPI1_CLKC_DISR_SHFT 0
#define HWIO_SPI1_CLKC_SPI1_CLKC_DISR_MASK 0x00000001
#define HWIO_SPI1_CLKC_SPI1_CLKC_DISS_SHFT 1
#define HWIO_SPI1_CLKC_SPI1_CLKC_DISS_MASK 0x00000002
#define HWIO_SPI1_CLKC_SPI1_CLKC_EDIS_SHFT 3
#define HWIO_SPI1_CLKC_SPI1_CLKC_EDIS_MASK 0x00000008


//--------

#define HWIO_SPI1_DBG_ADDR  0xF4000104  
#define HWIO_SPI1_DBG_SPI1_DBG_DBGCTL_SHFT 0
#define HWIO_SPI1_DBG_SPI1_DBG_DBGCTL_MASK 0x0000000f
#define HWIO_SPI1_DBG_SPI1_DBG_DBGP_SHFT 4
#define HWIO_SPI1_DBG_SPI1_DBG_DBGP_MASK 0x00000010
#define HWIO_SPI1_DBG_SPI1_DBG_DBGSTA_SHFT 5
#define HWIO_SPI1_DBG_SPI1_DBG_DBGSTA_MASK 0x00000020


//--------

#define HWIO_SPI1_RST0_ADDR  0xF4000108  
#define HWIO_SPI1_RST0_SPI1_RST0_RST_SHFT 0
#define HWIO_SPI1_RST0_SPI1_RST0_RST_MASK 0x00000001
#define HWIO_SPI1_RST0_SPI1_RST0_RSTSTA_SHFT 1
#define HWIO_SPI1_RST0_SPI1_RST0_RSTSTA_MASK 0x00000002


//--------

#define HWIO_SPI1_RST1_ADDR  0xF400010C  
#define HWIO_SPI1_RST1_SPI1_RST1_RST_SHFT 0
#define HWIO_SPI1_RST1_SPI1_RST1_RST_MASK 0x00000001


//--------

#define HWIO_SPI1_RSTCLR_ADDR  0xF4000110  
#define HWIO_SPI1_RSTCLR_SPI1_RSTCLR_CLR_SHFT 0
#define HWIO_SPI1_RSTCLR_SPI1_RSTCLR_CLR_MASK 0x00000001


//--------

#define HWIO_SPI1_ACES0_ADDR  0xF4000114  
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN0_SHFT 0
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN0_MASK 0x00000001
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN1_SHFT 1
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN1_MASK 0x00000002
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN2_SHFT 2
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN2_MASK 0x00000004
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN3_SHFT 3
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN3_MASK 0x00000008
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN4_SHFT 4
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN4_MASK 0x00000010
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN5_SHFT 5
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN5_MASK 0x00000020
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN6_SHFT 6
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN6_MASK 0x00000040
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN7_SHFT 7
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN7_MASK 0x00000080
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN8_SHFT 8
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN8_MASK 0x00000100
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN9_SHFT 9
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN9_MASK 0x00000200
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN10_SHFT 10
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN10_MASK 0x00000400
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN11_SHFT 11
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN11_MASK 0x00000800
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN12_SHFT 12
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN12_MASK 0x00001000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN13_SHFT 13
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN13_MASK 0x00002000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN14_SHFT 14
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN14_MASK 0x00004000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN15_SHFT 15
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN15_MASK 0x00008000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN16_SHFT 16
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN16_MASK 0x00010000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN17_SHFT 17
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN17_MASK 0x00020000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN18_SHFT 18
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN18_MASK 0x00040000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN19_SHFT 19
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN19_MASK 0x00080000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN20_SHFT 20
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN20_MASK 0x00100000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN21_SHFT 21
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN21_MASK 0x00200000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN22_SHFT 22
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN22_MASK 0x00400000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN23_SHFT 23
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN23_MASK 0x00800000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN24_SHFT 24
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN24_MASK 0x01000000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN25_SHFT 25
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN25_MASK 0x02000000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN26_SHFT 26
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN26_MASK 0x04000000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN27_SHFT 27
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN27_MASK 0x08000000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN28_SHFT 28
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN28_MASK 0x10000000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN29_SHFT 29
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN29_MASK 0x20000000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN30_SHFT 30
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN30_MASK 0x40000000
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN31_SHFT 31
#define HWIO_SPI1_ACES0_SPI1_ACES0_EN31_MASK 0x80000000


//--------

#define HWIO_SPI1_ACES1_ADDR  0xF4000118  


//--------

#define HWIO_SPI1_INFO_ADDR  0xF400011C  
#define HWIO_SPI1_INFO_SPI1_INFO_MODREV_SHFT 0
#define HWIO_SPI1_INFO_SPI1_INFO_MODREV_MASK 0x000000ff
#define HWIO_SPI1_INFO_SPI1_INFO_MODTYPE_SHFT 8
#define HWIO_SPI1_INFO_SPI1_INFO_MODTYPE_MASK 0x0000ff00
#define HWIO_SPI1_INFO_SPI1_INFO_MODNUM_SHFT 16
#define HWIO_SPI1_INFO_SPI1_INFO_MODNUM_MASK 0xffff0000


//--------

#define HWIO_SPI1_RESV0_ADDR  0xF4000120  


//--------

#define HWIO_SPI1_RESV1_ADDR  0xF4000124  


//--------

#define HWIO_SPI1_RESV2_ADDR  0xF4000128  


//--------

#define HWIO_SPI1_RESV3_ADDR  0xF400012C  


//--------

#define HWIO_SPI1_CTL0_ADDR  0xF4000130  
#define HWIO_SPI1_CTL0_SPI1_CTL0_PDIV_SHFT 0
#define HWIO_SPI1_CTL0_SPI1_CTL0_PDIV_MASK 0x000000ff
#define HWIO_SPI1_CTL0_SPI1_CTL0_STAINJ_SHFT 9
#define HWIO_SPI1_CTL0_SPI1_CTL0_STAINJ_MASK 0x00000200
#define HWIO_SPI1_CTL0_SPI1_CTL0_EXPECT_SHFT 10
#define HWIO_SPI1_CTL0_SPI1_CTL0_EXPECT_MASK 0x00003c00
#define HWIO_SPI1_CTL0_SPI1_CTL0_LOOPBACK_SHFT 14
#define HWIO_SPI1_CTL0_SPI1_CTL0_LOOPBACK_MASK 0x00004000
#define HWIO_SPI1_CTL0_SPI1_CTL0_DLY_SHFT 15
#define HWIO_SPI1_CTL0_SPI1_CTL0_DLY_MASK 0x00008000
#define HWIO_SPI1_CTL0_SPI1_CTL0_STROBE_SHFT 16
#define HWIO_SPI1_CTL0_SPI1_CTL0_STROBE_MASK 0x001f0000
#define HWIO_SPI1_CTL0_SPI1_CTL0_SRXFULL_SHFT 21
#define HWIO_SPI1_CTL0_SPI1_CTL0_SRXFULL_MASK 0x00200000
#define HWIO_SPI1_CTL0_SPI1_CTL0_SDOPOL_SHFT 22
#define HWIO_SPI1_CTL0_SPI1_CTL0_SDOPOL_MASK 0x00400000
#define HWIO_SPI1_CTL0_SPI1_CTL0_EN_SHFT 24
#define HWIO_SPI1_CTL0_SPI1_CTL0_EN_MASK 0x01000000
#define HWIO_SPI1_CTL0_SPI1_CTL0_MOD_SHFT 25
#define HWIO_SPI1_CTL0_SPI1_CTL0_MOD_MASK 0x06000000
#define HWIO_SPI1_CTL0_SPI1_CTL0_AUTORST_SHFT 27
#define HWIO_SPI1_CTL0_SPI1_CTL0_AUTORST_MASK 0x08000000
#define HWIO_SPI1_CTL0_SPI1_CTL0_CLKSEL_SHFT 29
#define HWIO_SPI1_CTL0_SPI1_CTL0_CLKSEL_MASK 0x20000000
#define HWIO_SPI1_CTL0_SPI1_CTL0_CLR_SHFT 30
#define HWIO_SPI1_CTL0_SPI1_CTL0_CLR_MASK 0xc0000000


//--------

#define HWIO_SPI1_CTL1_ADDR  0xF4000134  
#define HWIO_SPI1_CTL1_SPI1_CTL1_TXTHRES_SHFT 0
#define HWIO_SPI1_CTL1_SPI1_CTL1_TXTHRES_MASK 0x00000003
#define HWIO_SPI1_CTL1_SPI1_CTL1_RXTHRES_SHFT 2
#define HWIO_SPI1_CTL1_SPI1_CTL1_RXTHRES_MASK 0x0000000c
#define HWIO_SPI1_CTL1_SPI1_CTL1_PT1SEL_SHFT 4
#define HWIO_SPI1_CTL1_SPI1_CTL1_PT1SEL_MASK 0x00000070
#define HWIO_SPI1_CTL1_SPI1_CTL1_PT2SEL_SHFT 7
#define HWIO_SPI1_CTL1_SPI1_CTL1_PT2SEL_MASK 0x00000380
#define HWIO_SPI1_CTL1_SPI1_CTL1_TXMOD_SHFT 10
#define HWIO_SPI1_CTL1_SPI1_CTL1_TXMOD_MASK 0x00000c00
#define HWIO_SPI1_CTL1_SPI1_CTL1_RXMOD_SHFT 12
#define HWIO_SPI1_CTL1_SPI1_CTL1_RXMOD_MASK 0x00003000


//--------

#define HWIO_SPI1_IF_ADDR  0xF4000138  
#define HWIO_SPI1_IF_SPI1_IF_ERRIF_SHFT 0
#define HWIO_SPI1_IF_SPI1_IF_ERRIF_MASK 0x000001ff
#define HWIO_SPI1_IF_SPI1_IF_TXIF_SHFT 9
#define HWIO_SPI1_IF_SPI1_IF_TXIF_MASK 0x00000200
#define HWIO_SPI1_IF_SPI1_IF_RXIF_SHFT 10
#define HWIO_SPI1_IF_SPI1_IF_RXIF_MASK 0x00000400
#define HWIO_SPI1_IF_SPI1_IF_PT1IF_SHFT 11
#define HWIO_SPI1_IF_SPI1_IF_PT1IF_MASK 0x00000800
#define HWIO_SPI1_IF_SPI1_IF_PT2IF_SHFT 12
#define HWIO_SPI1_IF_SPI1_IF_PT2IF_MASK 0x00001000
#define HWIO_SPI1_IF_SPI1_IF_USRIF_SHFT 13
#define HWIO_SPI1_IF_SPI1_IF_USRIF_MASK 0x00002000


//--------

#define HWIO_SPI1_IE_ADDR  0xF400013C  
#define HWIO_SPI1_IE_SPI1_IE_ERRIE_SHFT 0
#define HWIO_SPI1_IE_SPI1_IE_ERRIE_MASK 0x000001ff
#define HWIO_SPI1_IE_SPI1_IE_TXIE_SHFT 9
#define HWIO_SPI1_IE_SPI1_IE_TXIE_MASK 0x00000200
#define HWIO_SPI1_IE_SPI1_IE_RXIE_SHFT 10
#define HWIO_SPI1_IE_SPI1_IE_RXIE_MASK 0x00000400
#define HWIO_SPI1_IE_SPI1_IE_PT1IE_SHFT 11
#define HWIO_SPI1_IE_SPI1_IE_PT1IE_MASK 0x00000800
#define HWIO_SPI1_IE_SPI1_IE_PT2IE_SHFT 12
#define HWIO_SPI1_IE_SPI1_IE_PT2IE_MASK 0x00001000
#define HWIO_SPI1_IE_SPI1_IE_USRIE_SHFT 13
#define HWIO_SPI1_IE_SPI1_IE_USRIE_MASK 0x00002000


//--------

#define HWIO_SPI1_IC_ADDR  0xF4000140  
#define HWIO_SPI1_IC_SPI1_IC_ERRIC_SHFT 0
#define HWIO_SPI1_IC_SPI1_IC_ERRIC_MASK 0x000001ff
#define HWIO_SPI1_IC_SPI1_IC_TXIC_SHFT 9
#define HWIO_SPI1_IC_SPI1_IC_TXIC_MASK 0x00000200
#define HWIO_SPI1_IC_SPI1_IC_RXIC_SHFT 10
#define HWIO_SPI1_IC_SPI1_IC_RXIC_MASK 0x00000400
#define HWIO_SPI1_IC_SPI1_IC_PT1IC_SHFT 11
#define HWIO_SPI1_IC_SPI1_IC_PT1IC_MASK 0x00000800
#define HWIO_SPI1_IC_SPI1_IC_PT2IC_SHFT 12
#define HWIO_SPI1_IC_SPI1_IC_PT2IC_MASK 0x00001000
#define HWIO_SPI1_IC_SPI1_IC_USRIC_SHFT 13
#define HWIO_SPI1_IC_SPI1_IC_USRIC_MASK 0x00002000


//--------

#define HWIO_SPI1_SCONF_ADDR  0xF4000144  
#define HWIO_SPI1_SCONF_SPI1_SCONF_LAST_SHFT 0
#define HWIO_SPI1_SCONF_SPI1_SCONF_LAST_MASK 0x00000001
#define HWIO_SPI1_SCONF_SPI1_SCONF_IPREDIV_SHFT 1
#define HWIO_SPI1_SCONF_SPI1_SCONF_IPREDIV_MASK 0x0000000e
#define HWIO_SPI1_SCONF_SPI1_SCONF_ICNT_SHFT 4
#define HWIO_SPI1_SCONF_SPI1_SCONF_ICNT_MASK 0x00000070
#define HWIO_SPI1_SCONF_SPI1_SCONF_LPREDIV_SHFT 7
#define HWIO_SPI1_SCONF_SPI1_SCONF_LPREDIV_MASK 0x00000380
#define HWIO_SPI1_SCONF_SPI1_SCONF_LCNT_SHFT 10
#define HWIO_SPI1_SCONF_SPI1_SCONF_LCNT_MASK 0x00001c00
#define HWIO_SPI1_SCONF_SPI1_SCONF_TPREDIV_SHFT 13
#define HWIO_SPI1_SCONF_SPI1_SCONF_TPREDIV_MASK 0x0000e000
#define HWIO_SPI1_SCONF_SPI1_SCONF_TCNT_SHFT 16
#define HWIO_SPI1_SCONF_SPI1_SCONF_TCNT_MASK 0x00070000
#define HWIO_SPI1_SCONF_SPI1_SCONF_PARSEL_SHFT 19
#define HWIO_SPI1_SCONF_SPI1_SCONF_PARSEL_MASK 0x00080000
#define HWIO_SPI1_SCONF_SPI1_SCONF_USRIE_SHFT 20
#define HWIO_SPI1_SCONF_SPI1_SCONF_USRIE_MASK 0x00100000
#define HWIO_SPI1_SCONF_SPI1_SCONF_MSB_SHFT 21
#define HWIO_SPI1_SCONF_SPI1_SCONF_MSB_MASK 0x00200000
#define HWIO_SPI1_SCONF_SPI1_SCONF_BYTE_SHFT 22
#define HWIO_SPI1_SCONF_SPI1_SCONF_BYTE_MASK 0x00400000
#define HWIO_SPI1_SCONF_SPI1_SCONF_DATCNT_SHFT 23
#define HWIO_SPI1_SCONF_SPI1_SCONF_DATCNT_MASK 0x0f800000
#define HWIO_SPI1_SCONF_SPI1_SCONF_SS_SHFT 28
#define HWIO_SPI1_SCONF_SPI1_SCONF_SS_MASK 0xf0000000


//--------

#define HWIO_SPI1_CHCTL0_ADDR  0xF4000148  
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_BAUDPREDIV_SHFT 0
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_ACNT_SHFT 6
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_ACNT_MASK 0x000000c0
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_BCNT_SHFT 8
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_BCNT_MASK 0x00000300
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_CCNT_SHFT 10
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_CCNT_MASK 0x00000c00
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_SCKPHASE_SHFT 12
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_SCKPHASE_MASK 0x00001000
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_SCKPOL_SHFT 13
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_SCKPOL_MASK 0x00002000
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_PARCHECK_SHFT 14
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_PARCHECK_MASK 0x00004000
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_BIGEND_SHFT 30
#define HWIO_SPI1_CHCTL0_SPI1_CHCTL0_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI1_CHCTL1_ADDR  0xF400014C  
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_BAUDPREDIV_SHFT 0
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_ACNT_SHFT 6
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_ACNT_MASK 0x000000c0
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_BCNT_SHFT 8
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_BCNT_MASK 0x00000300
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_CCNT_SHFT 10
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_CCNT_MASK 0x00000c00
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_SCKPHASE_SHFT 12
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_SCKPHASE_MASK 0x00001000
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_SCKPOL_SHFT 13
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_SCKPOL_MASK 0x00002000
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_PARCHECK_SHFT 14
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_PARCHECK_MASK 0x00004000
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_BIGEND_SHFT 30
#define HWIO_SPI1_CHCTL1_SPI1_CHCTL1_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI1_CHCTL2_ADDR  0xF4000150  
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_BAUDPREDIV_SHFT 0
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_ACNT_SHFT 6
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_ACNT_MASK 0x000000c0
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_BCNT_SHFT 8
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_BCNT_MASK 0x00000300
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_CCNT_SHFT 10
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_CCNT_MASK 0x00000c00
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_SCKPHASE_SHFT 12
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_SCKPHASE_MASK 0x00001000
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_SCKPOL_SHFT 13
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_SCKPOL_MASK 0x00002000
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_PARCHECK_SHFT 14
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_PARCHECK_MASK 0x00004000
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_BIGEND_SHFT 30
#define HWIO_SPI1_CHCTL2_SPI1_CHCTL2_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI1_CHCTL3_ADDR  0xF4000154  
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_BAUDPREDIV_SHFT 0
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_ACNT_SHFT 6
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_ACNT_MASK 0x000000c0
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_BCNT_SHFT 8
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_BCNT_MASK 0x00000300
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_CCNT_SHFT 10
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_CCNT_MASK 0x00000c00
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_SCKPHASE_SHFT 12
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_SCKPHASE_MASK 0x00001000
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_SCKPOL_SHFT 13
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_SCKPOL_MASK 0x00002000
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_PARCHECK_SHFT 14
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_PARCHECK_MASK 0x00004000
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_BIGEND_SHFT 30
#define HWIO_SPI1_CHCTL3_SPI1_CHCTL3_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI1_CHCTL4_ADDR  0xF4000158  
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_BAUDPREDIV_SHFT 0
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_ACNT_SHFT 6
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_ACNT_MASK 0x000000c0
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_BCNT_SHFT 8
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_BCNT_MASK 0x00000300
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_CCNT_SHFT 10
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_CCNT_MASK 0x00000c00
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_SCKPHASE_SHFT 12
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_SCKPHASE_MASK 0x00001000
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_SCKPOL_SHFT 13
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_SCKPOL_MASK 0x00002000
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_PARCHECK_SHFT 14
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_PARCHECK_MASK 0x00004000
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_BIGEND_SHFT 30
#define HWIO_SPI1_CHCTL4_SPI1_CHCTL4_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI1_CHCTL5_ADDR  0xF400015C  
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_BAUDPREDIV_SHFT 0
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_ACNT_SHFT 6
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_ACNT_MASK 0x000000c0
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_BCNT_SHFT 8
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_BCNT_MASK 0x00000300
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_CCNT_SHFT 10
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_CCNT_MASK 0x00000c00
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_SCKPHASE_SHFT 12
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_SCKPHASE_MASK 0x00001000
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_SCKPOL_SHFT 13
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_SCKPOL_MASK 0x00002000
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_PARCHECK_SHFT 14
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_PARCHECK_MASK 0x00004000
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_BIGEND_SHFT 30
#define HWIO_SPI1_CHCTL5_SPI1_CHCTL5_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI1_CHCTL6_ADDR  0xF4000160  
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_BAUDPREDIV_SHFT 0
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_ACNT_SHFT 6
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_ACNT_MASK 0x000000c0
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_BCNT_SHFT 8
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_BCNT_MASK 0x00000300
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_CCNT_SHFT 10
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_CCNT_MASK 0x00000c00
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_SCKPHASE_SHFT 12
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_SCKPHASE_MASK 0x00001000
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_SCKPOL_SHFT 13
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_SCKPOL_MASK 0x00002000
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_PARCHECK_SHFT 14
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_PARCHECK_MASK 0x00004000
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_BIGEND_SHFT 30
#define HWIO_SPI1_CHCTL6_SPI1_CHCTL6_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI1_CHCTL7_ADDR  0xF4000164  
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_BAUDPREDIV_SHFT 0
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_ACNT_SHFT 6
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_ACNT_MASK 0x000000c0
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_BCNT_SHFT 8
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_BCNT_MASK 0x00000300
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_CCNT_SHFT 10
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_CCNT_MASK 0x00000c00
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_SCKPHASE_SHFT 12
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_SCKPHASE_MASK 0x00001000
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_SCKPOL_SHFT 13
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_SCKPOL_MASK 0x00002000
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_PARCHECK_SHFT 14
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_PARCHECK_MASK 0x00004000
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_BIGEND_SHFT 30
#define HWIO_SPI1_CHCTL7_SPI1_CHCTL7_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI1_STA0_ADDR  0xF4000168  
#define HWIO_SPI1_STA0_SPI1_STA0_BITCNT_SHFT 0
#define HWIO_SPI1_STA0_SPI1_STA0_BITCNT_MASK 0x000000ff
#define HWIO_SPI1_STA0_SPI1_STA0_TXLEVEL_SHFT 8
#define HWIO_SPI1_STA0_SPI1_STA0_TXLEVEL_MASK 0x00000700
#define HWIO_SPI1_STA0_SPI1_STA0_RXLEVEL_SHFT 11
#define HWIO_SPI1_STA0_SPI1_STA0_RXLEVEL_MASK 0x00003800
#define HWIO_SPI1_STA0_SPI1_STA0_SS_SHFT 22
#define HWIO_SPI1_STA0_SPI1_STA0_SS_MASK 0x03c00000
#define HWIO_SPI1_STA0_SPI1_STA0_RPAR_SHFT 26
#define HWIO_SPI1_STA0_SPI1_STA0_RPAR_MASK 0x04000000
#define HWIO_SPI1_STA0_SPI1_STA0_TPAR_SHFT 27
#define HWIO_SPI1_STA0_SPI1_STA0_TPAR_MASK 0x08000000
#define HWIO_SPI1_STA0_SPI1_STA0_TRANSPHA_SHFT 28
#define HWIO_SPI1_STA0_SPI1_STA0_TRANSPHA_MASK 0xf0000000


//--------

#define HWIO_SPI1_STA1_ADDR  0xF400016C  
#define HWIO_SPI1_STA1_SPI1_STA1_BDDETECTEN_SHFT 0
#define HWIO_SPI1_STA1_SPI1_STA1_BDDETECTEN_MASK 0x00000001
#define HWIO_SPI1_STA1_SPI1_STA1_BDDETECT_SHFT 1
#define HWIO_SPI1_STA1_SPI1_STA1_BDDETECT_MASK 0x00000002
#define HWIO_SPI1_STA1_SPI1_STA1_SPDETECTEN_SHFT 2
#define HWIO_SPI1_STA1_SPI1_STA1_SPDETECTEN_MASK 0x00000004
#define HWIO_SPI1_STA1_SPI1_STA1_SPDETECT_SHFT 3
#define HWIO_SPI1_STA1_SPI1_STA1_SPDETECT_MASK 0x00000008


//--------

#define HWIO_SPI1_SSCFG_ADDR  0xF4000170  
#define HWIO_SPI1_SSCFG_SPI1_SSCFG_SSLEVEL_SHFT 0
#define HWIO_SPI1_SSCFG_SPI1_SSCFG_SSLEVEL_MASK 0x0000ffff
#define HWIO_SPI1_SSCFG_SPI1_SSCFG_SSEN_SHFT 16
#define HWIO_SPI1_SSCFG_SPI1_SSCFG_SSEN_MASK 0xffff0000


//--------

#define HWIO_SPI1_EXLCNT_ADDR  0xF4000174  
#define HWIO_SPI1_EXLCNT_SPI1_EXLCNT_DATCNT_SHFT 0
#define HWIO_SPI1_EXLCNT_SPI1_EXLCNT_DATCNT_MASK 0x0000ffff
#define HWIO_SPI1_EXLCNT_SPI1_EXLCNT_CURRCNT_SHFT 16
#define HWIO_SPI1_EXLCNT_SPI1_EXLCNT_CURRCNT_MASK 0xffff0000


//--------

#define HWIO_SPI1_MCNT_ADDR  0xF4000178  
#define HWIO_SPI1_MCNT_SPI1_MCNT_MOVECNT_SHFT 0
#define HWIO_SPI1_MCNT_SPI1_MCNT_MOVECNT_MASK 0x00001fff
#define HWIO_SPI1_MCNT_SPI1_MCNT_CURRCNT_SHFT 16
#define HWIO_SPI1_MCNT_SPI1_MCNT_CURRCNT_MASK 0x1fff0000


//--------

#define HWIO_SPI1_MCTL_ADDR  0xF400017C  
#define HWIO_SPI1_MCTL_SPI1_MCTL_TPREDIV2_SHFT 0
#define HWIO_SPI1_MCTL_SPI1_MCTL_TPREDIV2_MASK 0x00000007
#define HWIO_SPI1_MCTL_SPI1_MCTL_TCNT2_SHFT 3
#define HWIO_SPI1_MCTL_SPI1_MCTL_TCNT2_MASK 0x00000038
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTBLIE_SHFT 16
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTBLIE_MASK 0x00010000
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTBLIF_SHFT 17
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTBLIF_MASK 0x00020000
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTBLIC_SHFT 18
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTBLIC_MASK 0x00040000
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTBLIS_SHFT 19
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTBLIS_MASK 0x00080000
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTALIE_SHFT 20
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTALIE_MASK 0x00100000
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTALIF_SHFT 21
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTALIF_MASK 0x00200000
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTALIC_SHFT 22
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTALIC_MASK 0x00400000
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTALIS_SHFT 23
#define HWIO_SPI1_MCTL_SPI1_MCTL_INTALIS_MASK 0x00800000
#define HWIO_SPI1_MCTL_SPI1_MCTL_TRAIL2EN_SHFT 30
#define HWIO_SPI1_MCTL_SPI1_MCTL_TRAIL2EN_MASK 0x40000000
#define HWIO_SPI1_MCTL_SPI1_MCTL_MOVEN_SHFT 31
#define HWIO_SPI1_MCTL_SPI1_MCTL_MOVEN_MASK 0x80000000


//--------

#define HWIO_SPI1_MIXPUSH_ADDR  0xF4000180  
#define HWIO_SPI1_MIXPUSH_SPI1_MIXPUSH_DAT_SHFT 0
#define HWIO_SPI1_MIXPUSH_SPI1_MIXPUSH_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI1_SCTLPUSH_ADDR  0xF4000184  
#define HWIO_SPI1_SCTLPUSH_SPI1_SCTLPUSH_DAT_SHFT 0
#define HWIO_SPI1_SCTLPUSH_SPI1_SCTLPUSH_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI1_DATPUSH0_ADDR  0xF4000188  
#define HWIO_SPI1_DATPUSH0_SPI1_DATPUSH0_DAT_SHFT 0
#define HWIO_SPI1_DATPUSH0_SPI1_DATPUSH0_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI1_DATPUSH1_ADDR  0xF400018C  
#define HWIO_SPI1_DATPUSH1_SPI1_DATPUSH1_DAT_SHFT 0
#define HWIO_SPI1_DATPUSH1_SPI1_DATPUSH1_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI1_DATPUSH2_ADDR  0xF4000190  
#define HWIO_SPI1_DATPUSH2_SPI1_DATPUSH2_DAT_SHFT 0
#define HWIO_SPI1_DATPUSH2_SPI1_DATPUSH2_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI1_DATPUSH3_ADDR  0xF4000194  
#define HWIO_SPI1_DATPUSH3_SPI1_DATPUSH3_DAT_SHFT 0
#define HWIO_SPI1_DATPUSH3_SPI1_DATPUSH3_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI1_DATPUSH4_ADDR  0xF4000198  
#define HWIO_SPI1_DATPUSH4_SPI1_DATPUSH4_DAT_SHFT 0
#define HWIO_SPI1_DATPUSH4_SPI1_DATPUSH4_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI1_DATPUSH5_ADDR  0xF400019C  
#define HWIO_SPI1_DATPUSH5_SPI1_DATPUSH5_DAT_SHFT 0
#define HWIO_SPI1_DATPUSH5_SPI1_DATPUSH5_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI1_DATPUSH6_ADDR  0xF40001A0  
#define HWIO_SPI1_DATPUSH6_SPI1_DATPUSH6_DAT_SHFT 0
#define HWIO_SPI1_DATPUSH6_SPI1_DATPUSH6_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI1_DATPUSH7_ADDR  0xF40001A4  
#define HWIO_SPI1_DATPUSH7_SPI1_DATPUSH7_DAT_SHFT 0
#define HWIO_SPI1_DATPUSH7_SPI1_DATPUSH7_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI1_RXPOP_ADDR  0xF40001A8  
#define HWIO_SPI1_RXPOP_SPI1_RXPOP_DAT_SHFT 0
#define HWIO_SPI1_RXPOP_SPI1_RXPOP_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI1_DBGRXPOP_ADDR  0xF40001AC  
#define HWIO_SPI1_DBGRXPOP_SPI1_DBGRXPOP_DAT_SHFT 0
#define HWIO_SPI1_DBGRXPOP_SPI1_DBGRXPOP_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI1_PORTSEL_ADDR  0xF40001B0  
#define HWIO_SPI1_PORTSEL_SPI1_PORTSEL_MRIS_SHFT 0
#define HWIO_SPI1_PORTSEL_SPI1_PORTSEL_MRIS_MASK 0x00000007
#define HWIO_SPI1_PORTSEL_SPI1_PORTSEL_SRIS_SHFT 4
#define HWIO_SPI1_PORTSEL_SPI1_PORTSEL_SRIS_MASK 0x00000070
#define HWIO_SPI1_PORTSEL_SPI1_PORTSEL_SCIS_SHFT 8
#define HWIO_SPI1_PORTSEL_SPI1_PORTSEL_SCIS_MASK 0x00000700
#define HWIO_SPI1_PORTSEL_SPI1_PORTSEL_SLSIS_SHFT 12
#define HWIO_SPI1_PORTSEL_SPI1_PORTSEL_SLSIS_MASK 0x00007000


//--------

#define HWIO_SPI2_CLKC_ADDR  0xF4000200  
#define HWIO_SPI2_CLKC_SPI2_CLKC_DISR_SHFT 0
#define HWIO_SPI2_CLKC_SPI2_CLKC_DISR_MASK 0x00000001
#define HWIO_SPI2_CLKC_SPI2_CLKC_DISS_SHFT 1
#define HWIO_SPI2_CLKC_SPI2_CLKC_DISS_MASK 0x00000002
#define HWIO_SPI2_CLKC_SPI2_CLKC_EDIS_SHFT 3
#define HWIO_SPI2_CLKC_SPI2_CLKC_EDIS_MASK 0x00000008


//--------

#define HWIO_SPI2_DBG_ADDR  0xF4000204  
#define HWIO_SPI2_DBG_SPI2_DBG_DBGCTL_SHFT 0
#define HWIO_SPI2_DBG_SPI2_DBG_DBGCTL_MASK 0x0000000f
#define HWIO_SPI2_DBG_SPI2_DBG_DBGP_SHFT 4
#define HWIO_SPI2_DBG_SPI2_DBG_DBGP_MASK 0x00000010
#define HWIO_SPI2_DBG_SPI2_DBG_DBGSTA_SHFT 5
#define HWIO_SPI2_DBG_SPI2_DBG_DBGSTA_MASK 0x00000020


//--------

#define HWIO_SPI2_RST0_ADDR  0xF4000208  
#define HWIO_SPI2_RST0_SPI2_RST0_RST_SHFT 0
#define HWIO_SPI2_RST0_SPI2_RST0_RST_MASK 0x00000001
#define HWIO_SPI2_RST0_SPI2_RST0_RSTSTA_SHFT 1
#define HWIO_SPI2_RST0_SPI2_RST0_RSTSTA_MASK 0x00000002


//--------

#define HWIO_SPI2_RST1_ADDR  0xF400020C  
#define HWIO_SPI2_RST1_SPI2_RST1_RST_SHFT 0
#define HWIO_SPI2_RST1_SPI2_RST1_RST_MASK 0x00000001


//--------

#define HWIO_SPI2_RSTCLR_ADDR  0xF4000210  
#define HWIO_SPI2_RSTCLR_SPI2_RSTCLR_CLR_SHFT 0
#define HWIO_SPI2_RSTCLR_SPI2_RSTCLR_CLR_MASK 0x00000001


//--------

#define HWIO_SPI2_ACES0_ADDR  0xF4000214  
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN0_SHFT 0
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN0_MASK 0x00000001
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN1_SHFT 1
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN1_MASK 0x00000002
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN2_SHFT 2
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN2_MASK 0x00000004
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN3_SHFT 3
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN3_MASK 0x00000008
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN4_SHFT 4
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN4_MASK 0x00000010
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN5_SHFT 5
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN5_MASK 0x00000020
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN6_SHFT 6
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN6_MASK 0x00000040
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN7_SHFT 7
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN7_MASK 0x00000080
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN8_SHFT 8
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN8_MASK 0x00000100
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN9_SHFT 9
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN9_MASK 0x00000200
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN10_SHFT 10
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN10_MASK 0x00000400
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN11_SHFT 11
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN11_MASK 0x00000800
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN12_SHFT 12
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN12_MASK 0x00001000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN13_SHFT 13
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN13_MASK 0x00002000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN14_SHFT 14
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN14_MASK 0x00004000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN15_SHFT 15
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN15_MASK 0x00008000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN16_SHFT 16
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN16_MASK 0x00010000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN17_SHFT 17
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN17_MASK 0x00020000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN18_SHFT 18
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN18_MASK 0x00040000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN19_SHFT 19
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN19_MASK 0x00080000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN20_SHFT 20
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN20_MASK 0x00100000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN21_SHFT 21
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN21_MASK 0x00200000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN22_SHFT 22
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN22_MASK 0x00400000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN23_SHFT 23
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN23_MASK 0x00800000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN24_SHFT 24
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN24_MASK 0x01000000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN25_SHFT 25
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN25_MASK 0x02000000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN26_SHFT 26
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN26_MASK 0x04000000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN27_SHFT 27
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN27_MASK 0x08000000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN28_SHFT 28
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN28_MASK 0x10000000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN29_SHFT 29
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN29_MASK 0x20000000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN30_SHFT 30
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN30_MASK 0x40000000
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN31_SHFT 31
#define HWIO_SPI2_ACES0_SPI2_ACES0_EN31_MASK 0x80000000


//--------

#define HWIO_SPI2_ACES1_ADDR  0xF4000218  


//--------

#define HWIO_SPI2_INFO_ADDR  0xF400021C  
#define HWIO_SPI2_INFO_SPI2_INFO_MODREV_SHFT 0
#define HWIO_SPI2_INFO_SPI2_INFO_MODREV_MASK 0x000000ff
#define HWIO_SPI2_INFO_SPI2_INFO_MODTYPE_SHFT 8
#define HWIO_SPI2_INFO_SPI2_INFO_MODTYPE_MASK 0x0000ff00
#define HWIO_SPI2_INFO_SPI2_INFO_MODNUM_SHFT 16
#define HWIO_SPI2_INFO_SPI2_INFO_MODNUM_MASK 0xffff0000


//--------

#define HWIO_SPI2_RESV0_ADDR  0xF4000220  


//--------

#define HWIO_SPI2_RESV1_ADDR  0xF4000224  


//--------

#define HWIO_SPI2_RESV2_ADDR  0xF4000228  


//--------

#define HWIO_SPI2_RESV3_ADDR  0xF400022C  


//--------

#define HWIO_SPI2_CTL0_ADDR  0xF4000230  
#define HWIO_SPI2_CTL0_SPI2_CTL0_PDIV_SHFT 0
#define HWIO_SPI2_CTL0_SPI2_CTL0_PDIV_MASK 0x000000ff
#define HWIO_SPI2_CTL0_SPI2_CTL0_STAINJ_SHFT 9
#define HWIO_SPI2_CTL0_SPI2_CTL0_STAINJ_MASK 0x00000200
#define HWIO_SPI2_CTL0_SPI2_CTL0_EXPECT_SHFT 10
#define HWIO_SPI2_CTL0_SPI2_CTL0_EXPECT_MASK 0x00003c00
#define HWIO_SPI2_CTL0_SPI2_CTL0_LOOPBACK_SHFT 14
#define HWIO_SPI2_CTL0_SPI2_CTL0_LOOPBACK_MASK 0x00004000
#define HWIO_SPI2_CTL0_SPI2_CTL0_DLY_SHFT 15
#define HWIO_SPI2_CTL0_SPI2_CTL0_DLY_MASK 0x00008000
#define HWIO_SPI2_CTL0_SPI2_CTL0_STROBE_SHFT 16
#define HWIO_SPI2_CTL0_SPI2_CTL0_STROBE_MASK 0x001f0000
#define HWIO_SPI2_CTL0_SPI2_CTL0_SRXFULL_SHFT 21
#define HWIO_SPI2_CTL0_SPI2_CTL0_SRXFULL_MASK 0x00200000
#define HWIO_SPI2_CTL0_SPI2_CTL0_SDOPOL_SHFT 22
#define HWIO_SPI2_CTL0_SPI2_CTL0_SDOPOL_MASK 0x00400000
#define HWIO_SPI2_CTL0_SPI2_CTL0_EN_SHFT 24
#define HWIO_SPI2_CTL0_SPI2_CTL0_EN_MASK 0x01000000
#define HWIO_SPI2_CTL0_SPI2_CTL0_MOD_SHFT 25
#define HWIO_SPI2_CTL0_SPI2_CTL0_MOD_MASK 0x06000000
#define HWIO_SPI2_CTL0_SPI2_CTL0_AUTORST_SHFT 27
#define HWIO_SPI2_CTL0_SPI2_CTL0_AUTORST_MASK 0x08000000
#define HWIO_SPI2_CTL0_SPI2_CTL0_CLKSEL_SHFT 29
#define HWIO_SPI2_CTL0_SPI2_CTL0_CLKSEL_MASK 0x20000000
#define HWIO_SPI2_CTL0_SPI2_CTL0_CLR_SHFT 30
#define HWIO_SPI2_CTL0_SPI2_CTL0_CLR_MASK 0xc0000000


//--------

#define HWIO_SPI2_CTL1_ADDR  0xF4000234  
#define HWIO_SPI2_CTL1_SPI2_CTL1_TXTHRES_SHFT 0
#define HWIO_SPI2_CTL1_SPI2_CTL1_TXTHRES_MASK 0x00000003
#define HWIO_SPI2_CTL1_SPI2_CTL1_RXTHRES_SHFT 2
#define HWIO_SPI2_CTL1_SPI2_CTL1_RXTHRES_MASK 0x0000000c
#define HWIO_SPI2_CTL1_SPI2_CTL1_PT1SEL_SHFT 4
#define HWIO_SPI2_CTL1_SPI2_CTL1_PT1SEL_MASK 0x00000070
#define HWIO_SPI2_CTL1_SPI2_CTL1_PT2SEL_SHFT 7
#define HWIO_SPI2_CTL1_SPI2_CTL1_PT2SEL_MASK 0x00000380
#define HWIO_SPI2_CTL1_SPI2_CTL1_TXMOD_SHFT 10
#define HWIO_SPI2_CTL1_SPI2_CTL1_TXMOD_MASK 0x00000c00
#define HWIO_SPI2_CTL1_SPI2_CTL1_RXMOD_SHFT 12
#define HWIO_SPI2_CTL1_SPI2_CTL1_RXMOD_MASK 0x00003000


//--------

#define HWIO_SPI2_IF_ADDR  0xF4000238  
#define HWIO_SPI2_IF_SPI2_IF_ERRIF_SHFT 0
#define HWIO_SPI2_IF_SPI2_IF_ERRIF_MASK 0x000001ff
#define HWIO_SPI2_IF_SPI2_IF_TXIF_SHFT 9
#define HWIO_SPI2_IF_SPI2_IF_TXIF_MASK 0x00000200
#define HWIO_SPI2_IF_SPI2_IF_RXIF_SHFT 10
#define HWIO_SPI2_IF_SPI2_IF_RXIF_MASK 0x00000400
#define HWIO_SPI2_IF_SPI2_IF_PT1IF_SHFT 11
#define HWIO_SPI2_IF_SPI2_IF_PT1IF_MASK 0x00000800
#define HWIO_SPI2_IF_SPI2_IF_PT2IF_SHFT 12
#define HWIO_SPI2_IF_SPI2_IF_PT2IF_MASK 0x00001000
#define HWIO_SPI2_IF_SPI2_IF_USRIF_SHFT 13
#define HWIO_SPI2_IF_SPI2_IF_USRIF_MASK 0x00002000


//--------

#define HWIO_SPI2_IE_ADDR  0xF400023C  
#define HWIO_SPI2_IE_SPI2_IE_ERRIE_SHFT 0
#define HWIO_SPI2_IE_SPI2_IE_ERRIE_MASK 0x000001ff
#define HWIO_SPI2_IE_SPI2_IE_TXIE_SHFT 9
#define HWIO_SPI2_IE_SPI2_IE_TXIE_MASK 0x00000200
#define HWIO_SPI2_IE_SPI2_IE_RXIE_SHFT 10
#define HWIO_SPI2_IE_SPI2_IE_RXIE_MASK 0x00000400
#define HWIO_SPI2_IE_SPI2_IE_PT1IE_SHFT 11
#define HWIO_SPI2_IE_SPI2_IE_PT1IE_MASK 0x00000800
#define HWIO_SPI2_IE_SPI2_IE_PT2IE_SHFT 12
#define HWIO_SPI2_IE_SPI2_IE_PT2IE_MASK 0x00001000
#define HWIO_SPI2_IE_SPI2_IE_USRIE_SHFT 13
#define HWIO_SPI2_IE_SPI2_IE_USRIE_MASK 0x00002000


//--------

#define HWIO_SPI2_IC_ADDR  0xF4000240  
#define HWIO_SPI2_IC_SPI2_IC_ERRIC_SHFT 0
#define HWIO_SPI2_IC_SPI2_IC_ERRIC_MASK 0x000001ff
#define HWIO_SPI2_IC_SPI2_IC_TXIC_SHFT 9
#define HWIO_SPI2_IC_SPI2_IC_TXIC_MASK 0x00000200
#define HWIO_SPI2_IC_SPI2_IC_RXIC_SHFT 10
#define HWIO_SPI2_IC_SPI2_IC_RXIC_MASK 0x00000400
#define HWIO_SPI2_IC_SPI2_IC_PT1IC_SHFT 11
#define HWIO_SPI2_IC_SPI2_IC_PT1IC_MASK 0x00000800
#define HWIO_SPI2_IC_SPI2_IC_PT2IC_SHFT 12
#define HWIO_SPI2_IC_SPI2_IC_PT2IC_MASK 0x00001000
#define HWIO_SPI2_IC_SPI2_IC_USRIC_SHFT 13
#define HWIO_SPI2_IC_SPI2_IC_USRIC_MASK 0x00002000


//--------

#define HWIO_SPI2_SCONF_ADDR  0xF4000244  
#define HWIO_SPI2_SCONF_SPI2_SCONF_LAST_SHFT 0
#define HWIO_SPI2_SCONF_SPI2_SCONF_LAST_MASK 0x00000001
#define HWIO_SPI2_SCONF_SPI2_SCONF_IPREDIV_SHFT 1
#define HWIO_SPI2_SCONF_SPI2_SCONF_IPREDIV_MASK 0x0000000e
#define HWIO_SPI2_SCONF_SPI2_SCONF_ICNT_SHFT 4
#define HWIO_SPI2_SCONF_SPI2_SCONF_ICNT_MASK 0x00000070
#define HWIO_SPI2_SCONF_SPI2_SCONF_LPREDIV_SHFT 7
#define HWIO_SPI2_SCONF_SPI2_SCONF_LPREDIV_MASK 0x00000380
#define HWIO_SPI2_SCONF_SPI2_SCONF_LCNT_SHFT 10
#define HWIO_SPI2_SCONF_SPI2_SCONF_LCNT_MASK 0x00001c00
#define HWIO_SPI2_SCONF_SPI2_SCONF_TPREDIV_SHFT 13
#define HWIO_SPI2_SCONF_SPI2_SCONF_TPREDIV_MASK 0x0000e000
#define HWIO_SPI2_SCONF_SPI2_SCONF_TCNT_SHFT 16
#define HWIO_SPI2_SCONF_SPI2_SCONF_TCNT_MASK 0x00070000
#define HWIO_SPI2_SCONF_SPI2_SCONF_PARSEL_SHFT 19
#define HWIO_SPI2_SCONF_SPI2_SCONF_PARSEL_MASK 0x00080000
#define HWIO_SPI2_SCONF_SPI2_SCONF_USRIE_SHFT 20
#define HWIO_SPI2_SCONF_SPI2_SCONF_USRIE_MASK 0x00100000
#define HWIO_SPI2_SCONF_SPI2_SCONF_MSB_SHFT 21
#define HWIO_SPI2_SCONF_SPI2_SCONF_MSB_MASK 0x00200000
#define HWIO_SPI2_SCONF_SPI2_SCONF_BYTE_SHFT 22
#define HWIO_SPI2_SCONF_SPI2_SCONF_BYTE_MASK 0x00400000
#define HWIO_SPI2_SCONF_SPI2_SCONF_DATCNT_SHFT 23
#define HWIO_SPI2_SCONF_SPI2_SCONF_DATCNT_MASK 0x0f800000
#define HWIO_SPI2_SCONF_SPI2_SCONF_SS_SHFT 28
#define HWIO_SPI2_SCONF_SPI2_SCONF_SS_MASK 0xf0000000


//--------

#define HWIO_SPI2_CHCTL0_ADDR  0xF4000248  
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_BAUDPREDIV_SHFT 0
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_ACNT_SHFT 6
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_ACNT_MASK 0x000000c0
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_BCNT_SHFT 8
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_BCNT_MASK 0x00000300
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_CCNT_SHFT 10
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_CCNT_MASK 0x00000c00
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_SCKPHASE_SHFT 12
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_SCKPHASE_MASK 0x00001000
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_SCKPOL_SHFT 13
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_SCKPOL_MASK 0x00002000
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_PARCHECK_SHFT 14
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_PARCHECK_MASK 0x00004000
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_BIGEND_SHFT 30
#define HWIO_SPI2_CHCTL0_SPI2_CHCTL0_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI2_CHCTL1_ADDR  0xF400024C  
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_BAUDPREDIV_SHFT 0
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_ACNT_SHFT 6
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_ACNT_MASK 0x000000c0
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_BCNT_SHFT 8
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_BCNT_MASK 0x00000300
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_CCNT_SHFT 10
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_CCNT_MASK 0x00000c00
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_SCKPHASE_SHFT 12
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_SCKPHASE_MASK 0x00001000
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_SCKPOL_SHFT 13
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_SCKPOL_MASK 0x00002000
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_PARCHECK_SHFT 14
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_PARCHECK_MASK 0x00004000
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_BIGEND_SHFT 30
#define HWIO_SPI2_CHCTL1_SPI2_CHCTL1_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI2_CHCTL2_ADDR  0xF4000250  
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_BAUDPREDIV_SHFT 0
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_ACNT_SHFT 6
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_ACNT_MASK 0x000000c0
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_BCNT_SHFT 8
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_BCNT_MASK 0x00000300
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_CCNT_SHFT 10
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_CCNT_MASK 0x00000c00
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_SCKPHASE_SHFT 12
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_SCKPHASE_MASK 0x00001000
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_SCKPOL_SHFT 13
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_SCKPOL_MASK 0x00002000
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_PARCHECK_SHFT 14
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_PARCHECK_MASK 0x00004000
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_BIGEND_SHFT 30
#define HWIO_SPI2_CHCTL2_SPI2_CHCTL2_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI2_CHCTL3_ADDR  0xF4000254  
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_BAUDPREDIV_SHFT 0
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_ACNT_SHFT 6
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_ACNT_MASK 0x000000c0
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_BCNT_SHFT 8
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_BCNT_MASK 0x00000300
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_CCNT_SHFT 10
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_CCNT_MASK 0x00000c00
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_SCKPHASE_SHFT 12
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_SCKPHASE_MASK 0x00001000
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_SCKPOL_SHFT 13
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_SCKPOL_MASK 0x00002000
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_PARCHECK_SHFT 14
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_PARCHECK_MASK 0x00004000
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_BIGEND_SHFT 30
#define HWIO_SPI2_CHCTL3_SPI2_CHCTL3_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI2_CHCTL4_ADDR  0xF4000258  
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_BAUDPREDIV_SHFT 0
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_ACNT_SHFT 6
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_ACNT_MASK 0x000000c0
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_BCNT_SHFT 8
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_BCNT_MASK 0x00000300
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_CCNT_SHFT 10
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_CCNT_MASK 0x00000c00
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_SCKPHASE_SHFT 12
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_SCKPHASE_MASK 0x00001000
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_SCKPOL_SHFT 13
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_SCKPOL_MASK 0x00002000
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_PARCHECK_SHFT 14
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_PARCHECK_MASK 0x00004000
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_BIGEND_SHFT 30
#define HWIO_SPI2_CHCTL4_SPI2_CHCTL4_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI2_CHCTL5_ADDR  0xF400025C  
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_BAUDPREDIV_SHFT 0
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_ACNT_SHFT 6
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_ACNT_MASK 0x000000c0
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_BCNT_SHFT 8
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_BCNT_MASK 0x00000300
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_CCNT_SHFT 10
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_CCNT_MASK 0x00000c00
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_SCKPHASE_SHFT 12
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_SCKPHASE_MASK 0x00001000
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_SCKPOL_SHFT 13
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_SCKPOL_MASK 0x00002000
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_PARCHECK_SHFT 14
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_PARCHECK_MASK 0x00004000
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_BIGEND_SHFT 30
#define HWIO_SPI2_CHCTL5_SPI2_CHCTL5_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI2_CHCTL6_ADDR  0xF4000260  
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_BAUDPREDIV_SHFT 0
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_ACNT_SHFT 6
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_ACNT_MASK 0x000000c0
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_BCNT_SHFT 8
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_BCNT_MASK 0x00000300
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_CCNT_SHFT 10
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_CCNT_MASK 0x00000c00
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_SCKPHASE_SHFT 12
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_SCKPHASE_MASK 0x00001000
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_SCKPOL_SHFT 13
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_SCKPOL_MASK 0x00002000
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_PARCHECK_SHFT 14
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_PARCHECK_MASK 0x00004000
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_BIGEND_SHFT 30
#define HWIO_SPI2_CHCTL6_SPI2_CHCTL6_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI2_CHCTL7_ADDR  0xF4000264  
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_BAUDPREDIV_SHFT 0
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_ACNT_SHFT 6
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_ACNT_MASK 0x000000c0
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_BCNT_SHFT 8
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_BCNT_MASK 0x00000300
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_CCNT_SHFT 10
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_CCNT_MASK 0x00000c00
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_SCKPHASE_SHFT 12
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_SCKPHASE_MASK 0x00001000
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_SCKPOL_SHFT 13
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_SCKPOL_MASK 0x00002000
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_PARCHECK_SHFT 14
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_PARCHECK_MASK 0x00004000
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_BIGEND_SHFT 30
#define HWIO_SPI2_CHCTL7_SPI2_CHCTL7_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI2_STA0_ADDR  0xF4000268  
#define HWIO_SPI2_STA0_SPI2_STA0_BITCNT_SHFT 0
#define HWIO_SPI2_STA0_SPI2_STA0_BITCNT_MASK 0x000000ff
#define HWIO_SPI2_STA0_SPI2_STA0_TXLEVEL_SHFT 8
#define HWIO_SPI2_STA0_SPI2_STA0_TXLEVEL_MASK 0x00000700
#define HWIO_SPI2_STA0_SPI2_STA0_RXLEVEL_SHFT 11
#define HWIO_SPI2_STA0_SPI2_STA0_RXLEVEL_MASK 0x00003800
#define HWIO_SPI2_STA0_SPI2_STA0_SS_SHFT 22
#define HWIO_SPI2_STA0_SPI2_STA0_SS_MASK 0x03c00000
#define HWIO_SPI2_STA0_SPI2_STA0_RPAR_SHFT 26
#define HWIO_SPI2_STA0_SPI2_STA0_RPAR_MASK 0x04000000
#define HWIO_SPI2_STA0_SPI2_STA0_TPAR_SHFT 27
#define HWIO_SPI2_STA0_SPI2_STA0_TPAR_MASK 0x08000000
#define HWIO_SPI2_STA0_SPI2_STA0_TRANSPHA_SHFT 28
#define HWIO_SPI2_STA0_SPI2_STA0_TRANSPHA_MASK 0xf0000000


//--------

#define HWIO_SPI2_STA1_ADDR  0xF400026C  
#define HWIO_SPI2_STA1_SPI2_STA1_BDDETECTEN_SHFT 0
#define HWIO_SPI2_STA1_SPI2_STA1_BDDETECTEN_MASK 0x00000001
#define HWIO_SPI2_STA1_SPI2_STA1_BDDETECT_SHFT 1
#define HWIO_SPI2_STA1_SPI2_STA1_BDDETECT_MASK 0x00000002
#define HWIO_SPI2_STA1_SPI2_STA1_SPDETECTEN_SHFT 2
#define HWIO_SPI2_STA1_SPI2_STA1_SPDETECTEN_MASK 0x00000004
#define HWIO_SPI2_STA1_SPI2_STA1_SPDETECT_SHFT 3
#define HWIO_SPI2_STA1_SPI2_STA1_SPDETECT_MASK 0x00000008


//--------

#define HWIO_SPI2_SSCFG_ADDR  0xF4000270  
#define HWIO_SPI2_SSCFG_SPI2_SSCFG_SSLEVEL_SHFT 0
#define HWIO_SPI2_SSCFG_SPI2_SSCFG_SSLEVEL_MASK 0x0000ffff
#define HWIO_SPI2_SSCFG_SPI2_SSCFG_SSEN_SHFT 16
#define HWIO_SPI2_SSCFG_SPI2_SSCFG_SSEN_MASK 0xffff0000


//--------

#define HWIO_SPI2_EXLCNT_ADDR  0xF4000274  
#define HWIO_SPI2_EXLCNT_SPI2_EXLCNT_DATCNT_SHFT 0
#define HWIO_SPI2_EXLCNT_SPI2_EXLCNT_DATCNT_MASK 0x0000ffff
#define HWIO_SPI2_EXLCNT_SPI2_EXLCNT_CURRCNT_SHFT 16
#define HWIO_SPI2_EXLCNT_SPI2_EXLCNT_CURRCNT_MASK 0xffff0000


//--------

#define HWIO_SPI2_MCNT_ADDR  0xF4000278  
#define HWIO_SPI2_MCNT_SPI2_MCNT_MOVECNT_SHFT 0
#define HWIO_SPI2_MCNT_SPI2_MCNT_MOVECNT_MASK 0x00001fff
#define HWIO_SPI2_MCNT_SPI2_MCNT_CURRCNT_SHFT 16
#define HWIO_SPI2_MCNT_SPI2_MCNT_CURRCNT_MASK 0x1fff0000


//--------

#define HWIO_SPI2_MCTL_ADDR  0xF400027C  
#define HWIO_SPI2_MCTL_SPI2_MCTL_TPREDIV2_SHFT 0
#define HWIO_SPI2_MCTL_SPI2_MCTL_TPREDIV2_MASK 0x00000007
#define HWIO_SPI2_MCTL_SPI2_MCTL_TCNT2_SHFT 3
#define HWIO_SPI2_MCTL_SPI2_MCTL_TCNT2_MASK 0x00000038
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTBLIE_SHFT 16
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTBLIE_MASK 0x00010000
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTBLIF_SHFT 17
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTBLIF_MASK 0x00020000
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTBLIC_SHFT 18
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTBLIC_MASK 0x00040000
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTBLIS_SHFT 19
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTBLIS_MASK 0x00080000
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTALIE_SHFT 20
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTALIE_MASK 0x00100000
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTALIF_SHFT 21
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTALIF_MASK 0x00200000
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTALIC_SHFT 22
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTALIC_MASK 0x00400000
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTALIS_SHFT 23
#define HWIO_SPI2_MCTL_SPI2_MCTL_INTALIS_MASK 0x00800000
#define HWIO_SPI2_MCTL_SPI2_MCTL_TRAIL2EN_SHFT 30
#define HWIO_SPI2_MCTL_SPI2_MCTL_TRAIL2EN_MASK 0x40000000
#define HWIO_SPI2_MCTL_SPI2_MCTL_MOVEN_SHFT 31
#define HWIO_SPI2_MCTL_SPI2_MCTL_MOVEN_MASK 0x80000000


//--------

#define HWIO_SPI2_MIXPUSH_ADDR  0xF4000280  
#define HWIO_SPI2_MIXPUSH_SPI2_MIXPUSH_DAT_SHFT 0
#define HWIO_SPI2_MIXPUSH_SPI2_MIXPUSH_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI2_SCTLPUSH_ADDR  0xF4000284  
#define HWIO_SPI2_SCTLPUSH_SPI2_SCTLPUSH_DAT_SHFT 0
#define HWIO_SPI2_SCTLPUSH_SPI2_SCTLPUSH_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI2_DATPUSH0_ADDR  0xF4000288  
#define HWIO_SPI2_DATPUSH0_SPI2_DATPUSH0_DAT_SHFT 0
#define HWIO_SPI2_DATPUSH0_SPI2_DATPUSH0_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI2_DATPUSH1_ADDR  0xF400028C  
#define HWIO_SPI2_DATPUSH1_SPI2_DATPUSH1_DAT_SHFT 0
#define HWIO_SPI2_DATPUSH1_SPI2_DATPUSH1_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI2_DATPUSH2_ADDR  0xF4000290  
#define HWIO_SPI2_DATPUSH2_SPI2_DATPUSH2_DAT_SHFT 0
#define HWIO_SPI2_DATPUSH2_SPI2_DATPUSH2_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI2_DATPUSH3_ADDR  0xF4000294  
#define HWIO_SPI2_DATPUSH3_SPI2_DATPUSH3_DAT_SHFT 0
#define HWIO_SPI2_DATPUSH3_SPI2_DATPUSH3_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI2_DATPUSH4_ADDR  0xF4000298  
#define HWIO_SPI2_DATPUSH4_SPI2_DATPUSH4_DAT_SHFT 0
#define HWIO_SPI2_DATPUSH4_SPI2_DATPUSH4_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI2_DATPUSH5_ADDR  0xF400029C  
#define HWIO_SPI2_DATPUSH5_SPI2_DATPUSH5_DAT_SHFT 0
#define HWIO_SPI2_DATPUSH5_SPI2_DATPUSH5_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI2_DATPUSH6_ADDR  0xF40002A0  
#define HWIO_SPI2_DATPUSH6_SPI2_DATPUSH6_DAT_SHFT 0
#define HWIO_SPI2_DATPUSH6_SPI2_DATPUSH6_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI2_DATPUSH7_ADDR  0xF40002A4  
#define HWIO_SPI2_DATPUSH7_SPI2_DATPUSH7_DAT_SHFT 0
#define HWIO_SPI2_DATPUSH7_SPI2_DATPUSH7_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI2_RXPOP_ADDR  0xF40002A8  
#define HWIO_SPI2_RXPOP_SPI2_RXPOP_DAT_SHFT 0
#define HWIO_SPI2_RXPOP_SPI2_RXPOP_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI2_DBGRXPOP_ADDR  0xF40002AC  
#define HWIO_SPI2_DBGRXPOP_SPI2_DBGRXPOP_DAT_SHFT 0
#define HWIO_SPI2_DBGRXPOP_SPI2_DBGRXPOP_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI2_PORTSEL_ADDR  0xF40002B0  
#define HWIO_SPI2_PORTSEL_SPI2_PORTSEL_MRIS_SHFT 0
#define HWIO_SPI2_PORTSEL_SPI2_PORTSEL_MRIS_MASK 0x00000007
#define HWIO_SPI2_PORTSEL_SPI2_PORTSEL_SRIS_SHFT 4
#define HWIO_SPI2_PORTSEL_SPI2_PORTSEL_SRIS_MASK 0x00000070
#define HWIO_SPI2_PORTSEL_SPI2_PORTSEL_SCIS_SHFT 8
#define HWIO_SPI2_PORTSEL_SPI2_PORTSEL_SCIS_MASK 0x00000700
#define HWIO_SPI2_PORTSEL_SPI2_PORTSEL_SLSIS_SHFT 12
#define HWIO_SPI2_PORTSEL_SPI2_PORTSEL_SLSIS_MASK 0x00007000


//--------

#define HWIO_SPI3_CLKC_ADDR  0xF4000300  
#define HWIO_SPI3_CLKC_SPI3_CLKC_DISR_SHFT 0
#define HWIO_SPI3_CLKC_SPI3_CLKC_DISR_MASK 0x00000001
#define HWIO_SPI3_CLKC_SPI3_CLKC_DISS_SHFT 1
#define HWIO_SPI3_CLKC_SPI3_CLKC_DISS_MASK 0x00000002
#define HWIO_SPI3_CLKC_SPI3_CLKC_EDIS_SHFT 3
#define HWIO_SPI3_CLKC_SPI3_CLKC_EDIS_MASK 0x00000008


//--------

#define HWIO_SPI3_DBG_ADDR  0xF4000304  
#define HWIO_SPI3_DBG_SPI3_DBG_DBGCTL_SHFT 0
#define HWIO_SPI3_DBG_SPI3_DBG_DBGCTL_MASK 0x0000000f
#define HWIO_SPI3_DBG_SPI3_DBG_DBGP_SHFT 4
#define HWIO_SPI3_DBG_SPI3_DBG_DBGP_MASK 0x00000010
#define HWIO_SPI3_DBG_SPI3_DBG_DBGSTA_SHFT 5
#define HWIO_SPI3_DBG_SPI3_DBG_DBGSTA_MASK 0x00000020


//--------

#define HWIO_SPI3_RST0_ADDR  0xF4000308  
#define HWIO_SPI3_RST0_SPI3_RST0_RST_SHFT 0
#define HWIO_SPI3_RST0_SPI3_RST0_RST_MASK 0x00000001
#define HWIO_SPI3_RST0_SPI3_RST0_RSTSTA_SHFT 1
#define HWIO_SPI3_RST0_SPI3_RST0_RSTSTA_MASK 0x00000002


//--------

#define HWIO_SPI3_RST1_ADDR  0xF400030C  
#define HWIO_SPI3_RST1_SPI3_RST1_RST_SHFT 0
#define HWIO_SPI3_RST1_SPI3_RST1_RST_MASK 0x00000001


//--------

#define HWIO_SPI3_RSTCLR_ADDR  0xF4000310  
#define HWIO_SPI3_RSTCLR_SPI3_RSTCLR_CLR_SHFT 0
#define HWIO_SPI3_RSTCLR_SPI3_RSTCLR_CLR_MASK 0x00000001


//--------

#define HWIO_SPI3_ACES0_ADDR  0xF4000314  
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN0_SHFT 0
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN0_MASK 0x00000001
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN1_SHFT 1
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN1_MASK 0x00000002
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN2_SHFT 2
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN2_MASK 0x00000004
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN3_SHFT 3
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN3_MASK 0x00000008
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN4_SHFT 4
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN4_MASK 0x00000010
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN5_SHFT 5
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN5_MASK 0x00000020
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN6_SHFT 6
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN6_MASK 0x00000040
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN7_SHFT 7
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN7_MASK 0x00000080
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN8_SHFT 8
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN8_MASK 0x00000100
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN9_SHFT 9
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN9_MASK 0x00000200
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN10_SHFT 10
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN10_MASK 0x00000400
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN11_SHFT 11
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN11_MASK 0x00000800
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN12_SHFT 12
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN12_MASK 0x00001000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN13_SHFT 13
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN13_MASK 0x00002000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN14_SHFT 14
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN14_MASK 0x00004000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN15_SHFT 15
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN15_MASK 0x00008000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN16_SHFT 16
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN16_MASK 0x00010000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN17_SHFT 17
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN17_MASK 0x00020000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN18_SHFT 18
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN18_MASK 0x00040000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN19_SHFT 19
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN19_MASK 0x00080000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN20_SHFT 20
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN20_MASK 0x00100000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN21_SHFT 21
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN21_MASK 0x00200000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN22_SHFT 22
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN22_MASK 0x00400000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN23_SHFT 23
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN23_MASK 0x00800000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN24_SHFT 24
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN24_MASK 0x01000000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN25_SHFT 25
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN25_MASK 0x02000000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN26_SHFT 26
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN26_MASK 0x04000000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN27_SHFT 27
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN27_MASK 0x08000000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN28_SHFT 28
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN28_MASK 0x10000000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN29_SHFT 29
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN29_MASK 0x20000000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN30_SHFT 30
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN30_MASK 0x40000000
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN31_SHFT 31
#define HWIO_SPI3_ACES0_SPI3_ACES0_EN31_MASK 0x80000000


//--------

#define HWIO_SPI3_ACES1_ADDR  0xF4000318  


//--------

#define HWIO_SPI3_INFO_ADDR  0xF400031C  
#define HWIO_SPI3_INFO_SPI3_INFO_MODREV_SHFT 0
#define HWIO_SPI3_INFO_SPI3_INFO_MODREV_MASK 0x000000ff
#define HWIO_SPI3_INFO_SPI3_INFO_MODTYPE_SHFT 8
#define HWIO_SPI3_INFO_SPI3_INFO_MODTYPE_MASK 0x0000ff00
#define HWIO_SPI3_INFO_SPI3_INFO_MODNUM_SHFT 16
#define HWIO_SPI3_INFO_SPI3_INFO_MODNUM_MASK 0xffff0000


//--------

#define HWIO_SPI3_RESV0_ADDR  0xF4000320  


//--------

#define HWIO_SPI3_RESV1_ADDR  0xF4000324  


//--------

#define HWIO_SPI3_RESV2_ADDR  0xF4000328  


//--------

#define HWIO_SPI3_RESV3_ADDR  0xF400032C  


//--------

#define HWIO_SPI3_CTL0_ADDR  0xF4000330  
#define HWIO_SPI3_CTL0_SPI3_CTL0_PDIV_SHFT 0
#define HWIO_SPI3_CTL0_SPI3_CTL0_PDIV_MASK 0x000000ff
#define HWIO_SPI3_CTL0_SPI3_CTL0_STAINJ_SHFT 9
#define HWIO_SPI3_CTL0_SPI3_CTL0_STAINJ_MASK 0x00000200
#define HWIO_SPI3_CTL0_SPI3_CTL0_EXPECT_SHFT 10
#define HWIO_SPI3_CTL0_SPI3_CTL0_EXPECT_MASK 0x00003c00
#define HWIO_SPI3_CTL0_SPI3_CTL0_LOOPBACK_SHFT 14
#define HWIO_SPI3_CTL0_SPI3_CTL0_LOOPBACK_MASK 0x00004000
#define HWIO_SPI3_CTL0_SPI3_CTL0_DLY_SHFT 15
#define HWIO_SPI3_CTL0_SPI3_CTL0_DLY_MASK 0x00008000
#define HWIO_SPI3_CTL0_SPI3_CTL0_STROBE_SHFT 16
#define HWIO_SPI3_CTL0_SPI3_CTL0_STROBE_MASK 0x001f0000
#define HWIO_SPI3_CTL0_SPI3_CTL0_SRXFULL_SHFT 21
#define HWIO_SPI3_CTL0_SPI3_CTL0_SRXFULL_MASK 0x00200000
#define HWIO_SPI3_CTL0_SPI3_CTL0_SDOPOL_SHFT 22
#define HWIO_SPI3_CTL0_SPI3_CTL0_SDOPOL_MASK 0x00400000
#define HWIO_SPI3_CTL0_SPI3_CTL0_EN_SHFT 24
#define HWIO_SPI3_CTL0_SPI3_CTL0_EN_MASK 0x01000000
#define HWIO_SPI3_CTL0_SPI3_CTL0_MOD_SHFT 25
#define HWIO_SPI3_CTL0_SPI3_CTL0_MOD_MASK 0x06000000
#define HWIO_SPI3_CTL0_SPI3_CTL0_AUTORST_SHFT 27
#define HWIO_SPI3_CTL0_SPI3_CTL0_AUTORST_MASK 0x08000000
#define HWIO_SPI3_CTL0_SPI3_CTL0_CLKSEL_SHFT 29
#define HWIO_SPI3_CTL0_SPI3_CTL0_CLKSEL_MASK 0x20000000
#define HWIO_SPI3_CTL0_SPI3_CTL0_CLR_SHFT 30
#define HWIO_SPI3_CTL0_SPI3_CTL0_CLR_MASK 0xc0000000


//--------

#define HWIO_SPI3_CTL1_ADDR  0xF4000334  
#define HWIO_SPI3_CTL1_SPI3_CTL1_TXTHRES_SHFT 0
#define HWIO_SPI3_CTL1_SPI3_CTL1_TXTHRES_MASK 0x00000003
#define HWIO_SPI3_CTL1_SPI3_CTL1_RXTHRES_SHFT 2
#define HWIO_SPI3_CTL1_SPI3_CTL1_RXTHRES_MASK 0x0000000c
#define HWIO_SPI3_CTL1_SPI3_CTL1_PT1SEL_SHFT 4
#define HWIO_SPI3_CTL1_SPI3_CTL1_PT1SEL_MASK 0x00000070
#define HWIO_SPI3_CTL1_SPI3_CTL1_PT2SEL_SHFT 7
#define HWIO_SPI3_CTL1_SPI3_CTL1_PT2SEL_MASK 0x00000380
#define HWIO_SPI3_CTL1_SPI3_CTL1_TXMOD_SHFT 10
#define HWIO_SPI3_CTL1_SPI3_CTL1_TXMOD_MASK 0x00000c00
#define HWIO_SPI3_CTL1_SPI3_CTL1_RXMOD_SHFT 12
#define HWIO_SPI3_CTL1_SPI3_CTL1_RXMOD_MASK 0x00003000


//--------

#define HWIO_SPI3_IF_ADDR  0xF4000338  
#define HWIO_SPI3_IF_SPI3_IF_ERRIF_SHFT 0
#define HWIO_SPI3_IF_SPI3_IF_ERRIF_MASK 0x000001ff
#define HWIO_SPI3_IF_SPI3_IF_TXIF_SHFT 9
#define HWIO_SPI3_IF_SPI3_IF_TXIF_MASK 0x00000200
#define HWIO_SPI3_IF_SPI3_IF_RXIF_SHFT 10
#define HWIO_SPI3_IF_SPI3_IF_RXIF_MASK 0x00000400
#define HWIO_SPI3_IF_SPI3_IF_PT1IF_SHFT 11
#define HWIO_SPI3_IF_SPI3_IF_PT1IF_MASK 0x00000800
#define HWIO_SPI3_IF_SPI3_IF_PT2IF_SHFT 12
#define HWIO_SPI3_IF_SPI3_IF_PT2IF_MASK 0x00001000
#define HWIO_SPI3_IF_SPI3_IF_USRIF_SHFT 13
#define HWIO_SPI3_IF_SPI3_IF_USRIF_MASK 0x00002000


//--------

#define HWIO_SPI3_IE_ADDR  0xF400033C  
#define HWIO_SPI3_IE_SPI3_IE_ERRIE_SHFT 0
#define HWIO_SPI3_IE_SPI3_IE_ERRIE_MASK 0x000001ff
#define HWIO_SPI3_IE_SPI3_IE_TXIE_SHFT 9
#define HWIO_SPI3_IE_SPI3_IE_TXIE_MASK 0x00000200
#define HWIO_SPI3_IE_SPI3_IE_RXIE_SHFT 10
#define HWIO_SPI3_IE_SPI3_IE_RXIE_MASK 0x00000400
#define HWIO_SPI3_IE_SPI3_IE_PT1IE_SHFT 11
#define HWIO_SPI3_IE_SPI3_IE_PT1IE_MASK 0x00000800
#define HWIO_SPI3_IE_SPI3_IE_PT2IE_SHFT 12
#define HWIO_SPI3_IE_SPI3_IE_PT2IE_MASK 0x00001000
#define HWIO_SPI3_IE_SPI3_IE_USRIE_SHFT 13
#define HWIO_SPI3_IE_SPI3_IE_USRIE_MASK 0x00002000


//--------

#define HWIO_SPI3_IC_ADDR  0xF4000340  
#define HWIO_SPI3_IC_SPI3_IC_ERRIC_SHFT 0
#define HWIO_SPI3_IC_SPI3_IC_ERRIC_MASK 0x000001ff
#define HWIO_SPI3_IC_SPI3_IC_TXIC_SHFT 9
#define HWIO_SPI3_IC_SPI3_IC_TXIC_MASK 0x00000200
#define HWIO_SPI3_IC_SPI3_IC_RXIC_SHFT 10
#define HWIO_SPI3_IC_SPI3_IC_RXIC_MASK 0x00000400
#define HWIO_SPI3_IC_SPI3_IC_PT1IC_SHFT 11
#define HWIO_SPI3_IC_SPI3_IC_PT1IC_MASK 0x00000800
#define HWIO_SPI3_IC_SPI3_IC_PT2IC_SHFT 12
#define HWIO_SPI3_IC_SPI3_IC_PT2IC_MASK 0x00001000
#define HWIO_SPI3_IC_SPI3_IC_USRIC_SHFT 13
#define HWIO_SPI3_IC_SPI3_IC_USRIC_MASK 0x00002000


//--------

#define HWIO_SPI3_SCONF_ADDR  0xF4000344  
#define HWIO_SPI3_SCONF_SPI3_SCONF_LAST_SHFT 0
#define HWIO_SPI3_SCONF_SPI3_SCONF_LAST_MASK 0x00000001
#define HWIO_SPI3_SCONF_SPI3_SCONF_IPREDIV_SHFT 1
#define HWIO_SPI3_SCONF_SPI3_SCONF_IPREDIV_MASK 0x0000000e
#define HWIO_SPI3_SCONF_SPI3_SCONF_ICNT_SHFT 4
#define HWIO_SPI3_SCONF_SPI3_SCONF_ICNT_MASK 0x00000070
#define HWIO_SPI3_SCONF_SPI3_SCONF_LPREDIV_SHFT 7
#define HWIO_SPI3_SCONF_SPI3_SCONF_LPREDIV_MASK 0x00000380
#define HWIO_SPI3_SCONF_SPI3_SCONF_LCNT_SHFT 10
#define HWIO_SPI3_SCONF_SPI3_SCONF_LCNT_MASK 0x00001c00
#define HWIO_SPI3_SCONF_SPI3_SCONF_TPREDIV_SHFT 13
#define HWIO_SPI3_SCONF_SPI3_SCONF_TPREDIV_MASK 0x0000e000
#define HWIO_SPI3_SCONF_SPI3_SCONF_TCNT_SHFT 16
#define HWIO_SPI3_SCONF_SPI3_SCONF_TCNT_MASK 0x00070000
#define HWIO_SPI3_SCONF_SPI3_SCONF_PARSEL_SHFT 19
#define HWIO_SPI3_SCONF_SPI3_SCONF_PARSEL_MASK 0x00080000
#define HWIO_SPI3_SCONF_SPI3_SCONF_USRIE_SHFT 20
#define HWIO_SPI3_SCONF_SPI3_SCONF_USRIE_MASK 0x00100000
#define HWIO_SPI3_SCONF_SPI3_SCONF_MSB_SHFT 21
#define HWIO_SPI3_SCONF_SPI3_SCONF_MSB_MASK 0x00200000
#define HWIO_SPI3_SCONF_SPI3_SCONF_BYTE_SHFT 22
#define HWIO_SPI3_SCONF_SPI3_SCONF_BYTE_MASK 0x00400000
#define HWIO_SPI3_SCONF_SPI3_SCONF_DATCNT_SHFT 23
#define HWIO_SPI3_SCONF_SPI3_SCONF_DATCNT_MASK 0x0f800000
#define HWIO_SPI3_SCONF_SPI3_SCONF_SS_SHFT 28
#define HWIO_SPI3_SCONF_SPI3_SCONF_SS_MASK 0xf0000000


//--------

#define HWIO_SPI3_CHCTL0_ADDR  0xF4000348  
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_BAUDPREDIV_SHFT 0
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_ACNT_SHFT 6
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_ACNT_MASK 0x000000c0
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_BCNT_SHFT 8
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_BCNT_MASK 0x00000300
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_CCNT_SHFT 10
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_CCNT_MASK 0x00000c00
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_SCKPHASE_SHFT 12
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_SCKPHASE_MASK 0x00001000
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_SCKPOL_SHFT 13
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_SCKPOL_MASK 0x00002000
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_PARCHECK_SHFT 14
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_PARCHECK_MASK 0x00004000
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_BIGEND_SHFT 30
#define HWIO_SPI3_CHCTL0_SPI3_CHCTL0_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI3_CHCTL1_ADDR  0xF400034C  
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_BAUDPREDIV_SHFT 0
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_ACNT_SHFT 6
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_ACNT_MASK 0x000000c0
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_BCNT_SHFT 8
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_BCNT_MASK 0x00000300
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_CCNT_SHFT 10
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_CCNT_MASK 0x00000c00
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_SCKPHASE_SHFT 12
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_SCKPHASE_MASK 0x00001000
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_SCKPOL_SHFT 13
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_SCKPOL_MASK 0x00002000
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_PARCHECK_SHFT 14
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_PARCHECK_MASK 0x00004000
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_BIGEND_SHFT 30
#define HWIO_SPI3_CHCTL1_SPI3_CHCTL1_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI3_CHCTL2_ADDR  0xF4000350  
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_BAUDPREDIV_SHFT 0
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_ACNT_SHFT 6
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_ACNT_MASK 0x000000c0
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_BCNT_SHFT 8
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_BCNT_MASK 0x00000300
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_CCNT_SHFT 10
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_CCNT_MASK 0x00000c00
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_SCKPHASE_SHFT 12
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_SCKPHASE_MASK 0x00001000
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_SCKPOL_SHFT 13
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_SCKPOL_MASK 0x00002000
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_PARCHECK_SHFT 14
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_PARCHECK_MASK 0x00004000
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_BIGEND_SHFT 30
#define HWIO_SPI3_CHCTL2_SPI3_CHCTL2_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI3_CHCTL3_ADDR  0xF4000354  
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_BAUDPREDIV_SHFT 0
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_ACNT_SHFT 6
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_ACNT_MASK 0x000000c0
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_BCNT_SHFT 8
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_BCNT_MASK 0x00000300
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_CCNT_SHFT 10
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_CCNT_MASK 0x00000c00
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_SCKPHASE_SHFT 12
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_SCKPHASE_MASK 0x00001000
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_SCKPOL_SHFT 13
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_SCKPOL_MASK 0x00002000
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_PARCHECK_SHFT 14
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_PARCHECK_MASK 0x00004000
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_BIGEND_SHFT 30
#define HWIO_SPI3_CHCTL3_SPI3_CHCTL3_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI3_CHCTL4_ADDR  0xF4000358  
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_BAUDPREDIV_SHFT 0
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_ACNT_SHFT 6
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_ACNT_MASK 0x000000c0
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_BCNT_SHFT 8
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_BCNT_MASK 0x00000300
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_CCNT_SHFT 10
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_CCNT_MASK 0x00000c00
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_SCKPHASE_SHFT 12
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_SCKPHASE_MASK 0x00001000
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_SCKPOL_SHFT 13
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_SCKPOL_MASK 0x00002000
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_PARCHECK_SHFT 14
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_PARCHECK_MASK 0x00004000
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_BIGEND_SHFT 30
#define HWIO_SPI3_CHCTL4_SPI3_CHCTL4_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI3_CHCTL5_ADDR  0xF400035C  
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_BAUDPREDIV_SHFT 0
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_ACNT_SHFT 6
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_ACNT_MASK 0x000000c0
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_BCNT_SHFT 8
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_BCNT_MASK 0x00000300
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_CCNT_SHFT 10
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_CCNT_MASK 0x00000c00
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_SCKPHASE_SHFT 12
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_SCKPHASE_MASK 0x00001000
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_SCKPOL_SHFT 13
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_SCKPOL_MASK 0x00002000
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_PARCHECK_SHFT 14
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_PARCHECK_MASK 0x00004000
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_BIGEND_SHFT 30
#define HWIO_SPI3_CHCTL5_SPI3_CHCTL5_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI3_CHCTL6_ADDR  0xF4000360  
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_BAUDPREDIV_SHFT 0
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_ACNT_SHFT 6
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_ACNT_MASK 0x000000c0
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_BCNT_SHFT 8
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_BCNT_MASK 0x00000300
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_CCNT_SHFT 10
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_CCNT_MASK 0x00000c00
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_SCKPHASE_SHFT 12
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_SCKPHASE_MASK 0x00001000
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_SCKPOL_SHFT 13
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_SCKPOL_MASK 0x00002000
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_PARCHECK_SHFT 14
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_PARCHECK_MASK 0x00004000
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_BIGEND_SHFT 30
#define HWIO_SPI3_CHCTL6_SPI3_CHCTL6_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI3_CHCTL7_ADDR  0xF4000364  
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_BAUDPREDIV_SHFT 0
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_BAUDPREDIV_MASK 0x0000003f
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_ACNT_SHFT 6
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_ACNT_MASK 0x000000c0
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_BCNT_SHFT 8
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_BCNT_MASK 0x00000300
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_CCNT_SHFT 10
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_CCNT_MASK 0x00000c00
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_SCKPHASE_SHFT 12
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_SCKPHASE_MASK 0x00001000
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_SCKPOL_SHFT 13
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_SCKPOL_MASK 0x00002000
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_PARCHECK_SHFT 14
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_PARCHECK_MASK 0x00004000
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_BIGEND_SHFT 30
#define HWIO_SPI3_CHCTL7_SPI3_CHCTL7_BIGEND_MASK 0xc0000000


//--------

#define HWIO_SPI3_STA0_ADDR  0xF4000368  
#define HWIO_SPI3_STA0_SPI3_STA0_BITCNT_SHFT 0
#define HWIO_SPI3_STA0_SPI3_STA0_BITCNT_MASK 0x000000ff
#define HWIO_SPI3_STA0_SPI3_STA0_TXLEVEL_SHFT 8
#define HWIO_SPI3_STA0_SPI3_STA0_TXLEVEL_MASK 0x00000700
#define HWIO_SPI3_STA0_SPI3_STA0_RXLEVEL_SHFT 11
#define HWIO_SPI3_STA0_SPI3_STA0_RXLEVEL_MASK 0x00003800
#define HWIO_SPI3_STA0_SPI3_STA0_SS_SHFT 22
#define HWIO_SPI3_STA0_SPI3_STA0_SS_MASK 0x03c00000
#define HWIO_SPI3_STA0_SPI3_STA0_RPAR_SHFT 26
#define HWIO_SPI3_STA0_SPI3_STA0_RPAR_MASK 0x04000000
#define HWIO_SPI3_STA0_SPI3_STA0_TPAR_SHFT 27
#define HWIO_SPI3_STA0_SPI3_STA0_TPAR_MASK 0x08000000
#define HWIO_SPI3_STA0_SPI3_STA0_TRANSPHA_SHFT 28
#define HWIO_SPI3_STA0_SPI3_STA0_TRANSPHA_MASK 0xf0000000


//--------

#define HWIO_SPI3_STA1_ADDR  0xF400036C  
#define HWIO_SPI3_STA1_SPI3_STA1_BDDETECTEN_SHFT 0
#define HWIO_SPI3_STA1_SPI3_STA1_BDDETECTEN_MASK 0x00000001
#define HWIO_SPI3_STA1_SPI3_STA1_BDDETECT_SHFT 1
#define HWIO_SPI3_STA1_SPI3_STA1_BDDETECT_MASK 0x00000002
#define HWIO_SPI3_STA1_SPI3_STA1_SPDETECTEN_SHFT 2
#define HWIO_SPI3_STA1_SPI3_STA1_SPDETECTEN_MASK 0x00000004
#define HWIO_SPI3_STA1_SPI3_STA1_SPDETECT_SHFT 3
#define HWIO_SPI3_STA1_SPI3_STA1_SPDETECT_MASK 0x00000008


//--------

#define HWIO_SPI3_SSCFG_ADDR  0xF4000370  
#define HWIO_SPI3_SSCFG_SPI3_SSCFG_SSLEVEL_SHFT 0
#define HWIO_SPI3_SSCFG_SPI3_SSCFG_SSLEVEL_MASK 0x0000ffff
#define HWIO_SPI3_SSCFG_SPI3_SSCFG_SSEN_SHFT 16
#define HWIO_SPI3_SSCFG_SPI3_SSCFG_SSEN_MASK 0xffff0000


//--------

#define HWIO_SPI3_EXLCNT_ADDR  0xF4000374  
#define HWIO_SPI3_EXLCNT_SPI3_EXLCNT_DATCNT_SHFT 0
#define HWIO_SPI3_EXLCNT_SPI3_EXLCNT_DATCNT_MASK 0x0000ffff
#define HWIO_SPI3_EXLCNT_SPI3_EXLCNT_CURRCNT_SHFT 16
#define HWIO_SPI3_EXLCNT_SPI3_EXLCNT_CURRCNT_MASK 0xffff0000


//--------

#define HWIO_SPI3_MCNT_ADDR  0xF4000378  
#define HWIO_SPI3_MCNT_SPI3_MCNT_MOVECNT_SHFT 0
#define HWIO_SPI3_MCNT_SPI3_MCNT_MOVECNT_MASK 0x00001fff
#define HWIO_SPI3_MCNT_SPI3_MCNT_CURRCNT_SHFT 16
#define HWIO_SPI3_MCNT_SPI3_MCNT_CURRCNT_MASK 0x1fff0000


//--------

#define HWIO_SPI3_MCTL_ADDR  0xF400037C  
#define HWIO_SPI3_MCTL_SPI3_MCTL_TPREDIV2_SHFT 0
#define HWIO_SPI3_MCTL_SPI3_MCTL_TPREDIV2_MASK 0x00000007
#define HWIO_SPI3_MCTL_SPI3_MCTL_TCNT2_SHFT 3
#define HWIO_SPI3_MCTL_SPI3_MCTL_TCNT2_MASK 0x00000038
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTBLIE_SHFT 16
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTBLIE_MASK 0x00010000
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTBLIF_SHFT 17
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTBLIF_MASK 0x00020000
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTBLIC_SHFT 18
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTBLIC_MASK 0x00040000
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTBLIS_SHFT 19
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTBLIS_MASK 0x00080000
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTALIE_SHFT 20
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTALIE_MASK 0x00100000
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTALIF_SHFT 21
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTALIF_MASK 0x00200000
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTALIC_SHFT 22
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTALIC_MASK 0x00400000
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTALIS_SHFT 23
#define HWIO_SPI3_MCTL_SPI3_MCTL_INTALIS_MASK 0x00800000
#define HWIO_SPI3_MCTL_SPI3_MCTL_TRAIL2EN_SHFT 30
#define HWIO_SPI3_MCTL_SPI3_MCTL_TRAIL2EN_MASK 0x40000000
#define HWIO_SPI3_MCTL_SPI3_MCTL_MOVEN_SHFT 31
#define HWIO_SPI3_MCTL_SPI3_MCTL_MOVEN_MASK 0x80000000


//--------

#define HWIO_SPI3_MIXPUSH_ADDR  0xF4000380  
#define HWIO_SPI3_MIXPUSH_SPI3_MIXPUSH_DAT_SHFT 0
#define HWIO_SPI3_MIXPUSH_SPI3_MIXPUSH_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI3_SCTLPUSH_ADDR  0xF4000384  
#define HWIO_SPI3_SCTLPUSH_SPI3_SCTLPUSH_DAT_SHFT 0
#define HWIO_SPI3_SCTLPUSH_SPI3_SCTLPUSH_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI3_DATPUSH0_ADDR  0xF4000388  
#define HWIO_SPI3_DATPUSH0_SPI3_DATPUSH0_DAT_SHFT 0
#define HWIO_SPI3_DATPUSH0_SPI3_DATPUSH0_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI3_DATPUSH1_ADDR  0xF400038C  
#define HWIO_SPI3_DATPUSH1_SPI3_DATPUSH1_DAT_SHFT 0
#define HWIO_SPI3_DATPUSH1_SPI3_DATPUSH1_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI3_DATPUSH2_ADDR  0xF4000390  
#define HWIO_SPI3_DATPUSH2_SPI3_DATPUSH2_DAT_SHFT 0
#define HWIO_SPI3_DATPUSH2_SPI3_DATPUSH2_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI3_DATPUSH3_ADDR  0xF4000394  
#define HWIO_SPI3_DATPUSH3_SPI3_DATPUSH3_DAT_SHFT 0
#define HWIO_SPI3_DATPUSH3_SPI3_DATPUSH3_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI3_DATPUSH4_ADDR  0xF4000398  
#define HWIO_SPI3_DATPUSH4_SPI3_DATPUSH4_DAT_SHFT 0
#define HWIO_SPI3_DATPUSH4_SPI3_DATPUSH4_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI3_DATPUSH5_ADDR  0xF400039C  
#define HWIO_SPI3_DATPUSH5_SPI3_DATPUSH5_DAT_SHFT 0
#define HWIO_SPI3_DATPUSH5_SPI3_DATPUSH5_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI3_DATPUSH6_ADDR  0xF40003A0  
#define HWIO_SPI3_DATPUSH6_SPI3_DATPUSH6_DAT_SHFT 0
#define HWIO_SPI3_DATPUSH6_SPI3_DATPUSH6_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI3_DATPUSH7_ADDR  0xF40003A4  
#define HWIO_SPI3_DATPUSH7_SPI3_DATPUSH7_DAT_SHFT 0
#define HWIO_SPI3_DATPUSH7_SPI3_DATPUSH7_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI3_RXPOP_ADDR  0xF40003A8  
#define HWIO_SPI3_RXPOP_SPI3_RXPOP_DAT_SHFT 0
#define HWIO_SPI3_RXPOP_SPI3_RXPOP_DAT_MASK 0xffffffff


//--------

#define HWIO_SPI3_DBGRXPOP_ADDR  0xF40003AC  
#define HWIO_SPI3_DBGRXPOP_SPI3_DBGRXPOP_DAT_SHFT 0
#define HWIO_SPI3_DBGRXPOP_SPI3_DBGRXPOP_DAT_MASK 0xffffffff

#define HWIO_SPI3_PORTSEL_ADDR  0xF40003B0  
#define HWIO_SPI3_PORTSEL_SPI3_PORTSEL_MRIS_SHFT 0
#define HWIO_SPI3_PORTSEL_SPI3_PORTSEL_MRIS_MASK 0x00000007
#define HWIO_SPI3_PORTSEL_SPI3_PORTSEL_SRIS_SHFT 4
#define HWIO_SPI3_PORTSEL_SPI3_PORTSEL_SRIS_MASK 0x00000070
#define HWIO_SPI3_PORTSEL_SPI3_PORTSEL_SCIS_SHFT 8
#define HWIO_SPI3_PORTSEL_SPI3_PORTSEL_SCIS_MASK 0x00000700
#define HWIO_SPI3_PORTSEL_SPI3_PORTSEL_SLSIS_SHFT 12
#define HWIO_SPI3_PORTSEL_SPI3_PORTSEL_SLSIS_MASK 0x00007000


#ifdef __cplusplus
}
#endif
#endif
#endif
