{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681183435376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681183435376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 10 20:23:55 2023 " "Processing started: Mon Apr 10 20:23:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681183435376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681183435376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labproject -c labproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off labproject -c labproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681183435376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681183437266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681183437267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kpdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file kpdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kpdecode " "Found entity 1: kpdecode" {  } { { "kpdecode.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/kpdecode.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681183459117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681183459117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colseq.sv 1 1 " "Found 1 design units, including 1 entities, in source file colseq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colseq " "Found entity 1: colseq" {  } { { "colseq.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/colseq.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681183459121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681183459121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labproject.sv 2 2 " "Found 2 design units, including 2 entities, in source file labproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labproject " "Found entity 1: labproject" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681183459124 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll " "Found entity 2: pll" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681183459124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681183459124 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "motortest.sv(23) " "Verilog HDL information at motortest.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "motortest.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/motortest.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681183459136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motortest.sv 1 1 " "Found 1 design units, including 1 entities, in source file motortest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motortest " "Found entity 1: motortest" {  } { { "motortest.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/motortest.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681183459136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681183459136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2length.sv 1 1 " "Found 1 design units, including 1 entities, in source file key2length.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key2length " "Found entity 1: key2length" {  } { { "key2length.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/key2length.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681183459144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681183459144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "labproject " "Elaborating entity \"labproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681183459304 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[35..2\] labproject.sv(1) " "Output port \"GPIO_1\[35..2\]\" at labproject.sv(1) has no driver" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681183459305 "|labproject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[0\] labproject.sv(1) " "Output port \"GPIO_1\[0\]\" at labproject.sv(1) has no driver" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681183459305 "|labproject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "labproject.sv" "pll0" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681183459323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "labproject.sv" "altpll_component" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681183459538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681183459552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000 " "Parameter \"clk0_divide_by\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lab1clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lab1clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681183459553 ""}  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681183459553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lab1clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/lab1clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1clk_altpll " "Found entity 1: lab1clk_altpll" {  } { { "db/lab1clk_altpll.v" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/db/lab1clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681183459652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681183459652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1clk_altpll pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated " "Elaborating entity \"lab1clk_altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus22.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681183459652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colseq colseq:colseq_0 " "Elaborating entity \"colseq\" for hierarchy \"colseq:colseq_0\"" {  } { { "labproject.sv" "colseq_0" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681183459670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colseq.sv(35) " "Verilog HDL assignment warning at colseq.sv(35): truncated value with size 32 to match size of target (2)" {  } { { "colseq.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/colseq.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681183459675 "|labproject|colseq:colseq_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kpdecode kpdecode:kpdecode_0 " "Elaborating entity \"kpdecode\" for hierarchy \"kpdecode:kpdecode_0\"" {  } { { "labproject.sv" "kpdecode_0" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681183459676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2length key2length:key2length_0 " "Elaborating entity \"key2length\" for hierarchy \"key2length:key2length_0\"" {  } { { "labproject.sv" "key2length_0" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681183459681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motortest motortest:motortest_0 " "Elaborating entity \"motortest\" for hierarchy \"motortest:motortest_0\"" {  } { { "labproject.sv" "motortest_0" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681183459690 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count motortest.sv(23) " "Verilog HDL Always Construct warning at motortest.sv(23): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "motortest.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/motortest.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681183459704 "|labproject|motortest:motortest_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] motortest.sv(23) " "Inferred latch for \"count\[0\]\" at motortest.sv(23)" {  } { { "motortest.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/motortest.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681183459704 "|labproject|motortest:motortest_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] motortest.sv(23) " "Inferred latch for \"count\[1\]\" at motortest.sv(23)" {  } { { "motortest.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/motortest.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681183459704 "|labproject|motortest:motortest_0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[0\] GND " "Pin \"GPIO_1\[0\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[2\] GND " "Pin \"GPIO_1\[2\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[3\] GND " "Pin \"GPIO_1\[3\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[4\] GND " "Pin \"GPIO_1\[4\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[5\] GND " "Pin \"GPIO_1\[5\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[6\] GND " "Pin \"GPIO_1\[6\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[7\] GND " "Pin \"GPIO_1\[7\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[8\] GND " "Pin \"GPIO_1\[8\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[9\] GND " "Pin \"GPIO_1\[9\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[10\] GND " "Pin \"GPIO_1\[10\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[11\] GND " "Pin \"GPIO_1\[11\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[12\] GND " "Pin \"GPIO_1\[12\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[13\] GND " "Pin \"GPIO_1\[13\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[14\] GND " "Pin \"GPIO_1\[14\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[15\] GND " "Pin \"GPIO_1\[15\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Pin \"GPIO_1\[16\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[17\] GND " "Pin \"GPIO_1\[17\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Pin \"GPIO_1\[18\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[19\] GND " "Pin \"GPIO_1\[19\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Pin \"GPIO_1\[20\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[21\] GND " "Pin \"GPIO_1\[21\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[22\] GND " "Pin \"GPIO_1\[22\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[23\] GND " "Pin \"GPIO_1\[23\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[24\] GND " "Pin \"GPIO_1\[24\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[25\] GND " "Pin \"GPIO_1\[25\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[26\] GND " "Pin \"GPIO_1\[26\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[27\] GND " "Pin \"GPIO_1\[27\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[28\] GND " "Pin \"GPIO_1\[28\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[29\] GND " "Pin \"GPIO_1\[29\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[30\] GND " "Pin \"GPIO_1\[30\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[31\] GND " "Pin \"GPIO_1\[31\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[32\] GND " "Pin \"GPIO_1\[32\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[33\] GND " "Pin \"GPIO_1\[33\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[34\] GND " "Pin \"GPIO_1\[34\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[35\] GND " "Pin \"GPIO_1\[35\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681183460674 "|labproject|GPIO_1[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681183460674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681183460758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/output_files/labproject.map.smsg " "Generated suppressed messages file D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/output_files/labproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681183461316 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681183461600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681183461600 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1681183461873 ""}  } { { "db/lab1clk_altpll.v" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/db/lab1clk_altpll.v" 61 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1681183461873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681183461941 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681183461941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681183461941 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1681183461941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681183461941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681183461987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 10 20:24:21 2023 " "Processing ended: Mon Apr 10 20:24:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681183461987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681183461987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681183461987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681183461987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1681183464269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681183464269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 10 20:24:23 2023 " "Processing started: Mon Apr 10 20:24:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681183464269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681183464269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off labproject -c labproject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off labproject -c labproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681183464269 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681183465293 ""}
{ "Info" "0" "" "Project  = labproject" {  } {  } 0 0 "Project  = labproject" 0 0 "Fitter" 0 0 1681183465293 ""}
{ "Info" "0" "" "Revision = labproject" {  } {  } 0 0 "Revision = labproject" 0 0 "Fitter" 0 0 1681183465294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1681183465550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1681183465551 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "labproject 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"labproject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681183465571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681183465633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681183465633 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1681183465756 ""}  } { { "db/lab1clk_altpll.v" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/db/lab1clk_altpll.v" 61 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1681183465756 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1681183465775 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681183466212 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1681183466264 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681183466977 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 47 " "No exact pin location assignment(s) for 1 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1681183467275 ""}
{ "Error" "EFPP_CONSTRAINT_PROPAGATION_FAILURE" "36 (36 I/O pad(s)) " "The Fitter cannot place 36 periphery component(s) due to conflicts with existing constraints (36 I/O pad(s)). Fix the errors described in the submessages, and then rerun the Fitter. The Intel FPGA Knowledge Database may also contain articles with information on how to resolve this periphery placement failure. Review the errors and then visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AF21 " "Illegal constraint of I/O pad to the location PIN_AF21" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[8\] " "The I/O pad name(s): GPIO_1\[8\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[8\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[8\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AF21 " "PIN_AF21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AG26 " "Illegal constraint of I/O pad to the location PIN_AG26" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[4\] " "The I/O pad name(s): GPIO_1\[4\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[4\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[4\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AG26 " "PIN_AG26" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AD23 " "Illegal constraint of I/O pad to the location PIN_AD23" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[32\] " "The I/O pad name(s): GPIO_1\[32\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[32\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[32\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AD23 " "PIN_AD23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_Y15 " "Illegal constraint of I/O pad to the location PIN_Y15" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[0\] " "The I/O pad name(s): GPIO_1\[0\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[0\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[0\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_Y15 " "PIN_Y15" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AH24 " "Illegal constraint of I/O pad to the location PIN_AH24" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[5\] " "The I/O pad name(s): GPIO_1\[5\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[5\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[5\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AH24 " "PIN_AH24" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AE23 " "Illegal constraint of I/O pad to the location PIN_AE23" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[33\] " "The I/O pad name(s): GPIO_1\[33\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[33\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[33\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AE23 " "PIN_AE23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AG28 " "Illegal constraint of I/O pad to the location PIN_AG28" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[1\] " "The I/O pad name(s): GPIO_1\[1\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[1\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[1\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AG28 " "PIN_AG28" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AF23 " "Illegal constraint of I/O pad to the location PIN_AF23" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[6\] " "The I/O pad name(s): GPIO_1\[6\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[6\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[6\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AF23 " "PIN_AF23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AA18 " "Illegal constraint of I/O pad to the location PIN_AA18" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[34\] " "The I/O pad name(s): GPIO_1\[34\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[34\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[34\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AA18 " "PIN_AA18" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AA15 " "Illegal constraint of I/O pad to the location PIN_AA15" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[2\] " "The I/O pad name(s): GPIO_1\[2\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[2\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[2\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AA15 " "PIN_AA15" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AE22 " "Illegal constraint of I/O pad to the location PIN_AE22" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[7\] " "The I/O pad name(s): GPIO_1\[7\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[7\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[7\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AE22 " "PIN_AE22" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AC22 " "Illegal constraint of I/O pad to the location PIN_AC22" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[35\] " "The I/O pad name(s): GPIO_1\[35\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[35\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[35\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AC22 " "PIN_AC22" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AH27 " "Illegal constraint of I/O pad to the location PIN_AH27" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[3\] " "The I/O pad name(s): GPIO_1\[3\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[3\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[3\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AH27 " "PIN_AH27" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AG20 " "Illegal constraint of I/O pad to the location PIN_AG20" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[9\] " "The I/O pad name(s): GPIO_1\[9\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[9\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[9\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AG20 " "PIN_AG20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AG19 " "Illegal constraint of I/O pad to the location PIN_AG19" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[10\] " "The I/O pad name(s): GPIO_1\[10\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[10\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[10\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AG19 " "PIN_AG19" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AF20 " "Illegal constraint of I/O pad to the location PIN_AF20" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[11\] " "The I/O pad name(s): GPIO_1\[11\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[11\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[11\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AF20 " "PIN_AF20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AC23 " "Illegal constraint of I/O pad to the location PIN_AC23" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[12\] " "The I/O pad name(s): GPIO_1\[12\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[12\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[12\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AC23 " "PIN_AC23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AG18 " "Illegal constraint of I/O pad to the location PIN_AG18" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[13\] " "The I/O pad name(s): GPIO_1\[13\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[13\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[13\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AG18 " "PIN_AG18" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AH26 " "Illegal constraint of I/O pad to the location PIN_AH26" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[14\] " "The I/O pad name(s): GPIO_1\[14\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[14\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[14\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AH26 " "PIN_AH26" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AA19 " "Illegal constraint of I/O pad to the location PIN_AA19" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[15\] " "The I/O pad name(s): GPIO_1\[15\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[15\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[15\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AA19 " "PIN_AA19" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AG24 " "Illegal constraint of I/O pad to the location PIN_AG24" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[16\] " "The I/O pad name(s): GPIO_1\[16\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[16\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[16\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AG24 " "PIN_AG24" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AF25 " "Illegal constraint of I/O pad to the location PIN_AF25" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[17\] " "The I/O pad name(s): GPIO_1\[17\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[17\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[17\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AF25 " "PIN_AF25" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AH23 " "Illegal constraint of I/O pad to the location PIN_AH23" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[18\] " "The I/O pad name(s): GPIO_1\[18\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[18\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[18\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AH23 " "PIN_AH23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AG23 " "Illegal constraint of I/O pad to the location PIN_AG23" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[19\] " "The I/O pad name(s): GPIO_1\[19\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[19\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[19\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AG23 " "PIN_AG23" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AE19 " "Illegal constraint of I/O pad to the location PIN_AE19" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[20\] " "The I/O pad name(s): GPIO_1\[20\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[20\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[20\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AE19 " "PIN_AE19" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AF18 " "Illegal constraint of I/O pad to the location PIN_AF18" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[21\] " "The I/O pad name(s): GPIO_1\[21\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[21\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[21\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AF18 " "PIN_AF18" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AD19 " "Illegal constraint of I/O pad to the location PIN_AD19" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[22\] " "The I/O pad name(s): GPIO_1\[22\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[22\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[22\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AD19 " "PIN_AD19" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AE20 " "Illegal constraint of I/O pad to the location PIN_AE20" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[23\] " "The I/O pad name(s): GPIO_1\[23\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[23\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[23\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AE20 " "PIN_AE20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AE24 " "Illegal constraint of I/O pad to the location PIN_AE24" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[24\] " "The I/O pad name(s): GPIO_1\[24\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[24\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[24\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AE24 " "PIN_AE24" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AD20 " "Illegal constraint of I/O pad to the location PIN_AD20" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[25\] " "The I/O pad name(s): GPIO_1\[25\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[25\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[25\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AD20 " "PIN_AD20" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AF22 " "Illegal constraint of I/O pad to the location PIN_AF22" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[26\] " "The I/O pad name(s): GPIO_1\[26\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[26\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[26\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AF22 " "PIN_AF22" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AH22 " "Illegal constraint of I/O pad to the location PIN_AH22" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[27\] " "The I/O pad name(s): GPIO_1\[27\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[27\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[27\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AH22 " "PIN_AH22" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AH19 " "Illegal constraint of I/O pad to the location PIN_AH19" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[28\] " "The I/O pad name(s): GPIO_1\[28\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[28\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[28\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AH19 " "PIN_AH19" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AH21 " "Illegal constraint of I/O pad to the location PIN_AH21" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[29\] " "The I/O pad name(s): GPIO_1\[29\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[29\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[29\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AH21 " "PIN_AH21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AG21 " "Illegal constraint of I/O pad to the location PIN_AG21" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[30\] " "The I/O pad name(s): GPIO_1\[30\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[30\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[30\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AG21 " "PIN_AG21" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_ILLEGAL_LOCATION_ASSIGNMENT" "I/O pad PIN_AH18 " "Illegal constraint of I/O pad to the location PIN_AH18" { { "Info" "IFPP_FAILING_COMPONENT_HEADER" "" "Information about the failing component(s):" { { "Info" "IFPP_CELL_FULL_NAME" "I/O pad GPIO_1\[31\] " "The I/O pad name(s): GPIO_1\[31\]" {  } {  } 0 175028 "The %1!s! name(s): %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14596 "Information about the failing component(s):" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Error" "EFPP_AFFECTED_LOCATION_HEADER" "1 " "No legal location could be found out of 1 considered location(s).  Reasons why each location could not be used are summarized below:" { { "Error" "EFIOMGR_PRE_DRIVER_VOLTAGE_INCOMPATIBLE" "GPIO_1\[31\] VCCPD3B4A 3.3-V LVTTL 3.3V 2.5V " "Pin GPIO_1\[31\] is incompatible with power supply VCCPD3B4A. The pin uses I/O standard 3.3-V LVTTL, which has pre-driver voltage requirement of 3.3V. That requirement is incompatible with other pins using the same power supply with voltage requirement 2.5V." { { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[3\] 2.5V VCCPD3B4A " "Pin kpc\[3\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[0\] 2.5V VCCPD3B4A " "Pin kpc\[0\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[1\] 2.5V VCCPD3B4A " "Pin kpc\[1\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[1] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[1\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFIOMGR_PIN_USES_POWER_SUPPLY" "kpc\[2\] 2.5V VCCPD3B4A " "Pin kpc\[2\] uses 2.5V on power supply VCCPD3B4A" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { kpc[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "kpc\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169322 "Pin %1!s! uses %2!s! on power supply %3!s!" 0 0 "Design Software" 0 -1 1681183474670 ""} { "Info" "IFPP_NAME" "1 location affected " "1 location affected" { { "Info" "IFPP_NAME" "PIN_AH18 " "PIN_AH18" {  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175029 "%1!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169321 "Pin %1!s! is incompatible with power supply %2!s!. The pin uses I/O standard %3!s!, which has pre-driver voltage requirement of %4!s!. That requirement is incompatible with other pins using the same power supply with voltage requirement %5!s!." 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 16234 "No legal location could be found out of %1!d! considered location(s).  Reasons why each location could not be used are summarized below:" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 175019 "Illegal constraint of %1!s! to the location %2!s!" 0 0 "Design Software" 0 -1 1681183474670 ""}  } {  } 0 14566 "The Fitter cannot place %1!d! periphery component(s) due to conflicts with existing constraints %2!s!. Fix the errors described in the submessages, and then rerun the Fitter. The Intel FPGA Knowledge Database may also contain articles with information on how to resolve this periphery placement failure. Review the errors and then visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1681183474670 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1681183474688 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681183474689 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1681183474919 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "35 " "Following 35 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] GND " "Pin GPIO_1\[0\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] GND " "Pin GPIO_1\[2\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] GND " "Pin GPIO_1\[3\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] GND " "Pin GPIO_1\[4\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] GND " "Pin GPIO_1\[5\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] GND " "Pin GPIO_1\[6\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] GND " "Pin GPIO_1\[7\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] GND " "Pin GPIO_1\[8\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] GND " "Pin GPIO_1\[9\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] GND " "Pin GPIO_1\[10\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] GND " "Pin GPIO_1\[11\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] GND " "Pin GPIO_1\[12\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] GND " "Pin GPIO_1\[13\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] GND " "Pin GPIO_1\[14\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] GND " "Pin GPIO_1\[15\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] GND " "Pin GPIO_1\[16\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] GND " "Pin GPIO_1\[17\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] GND " "Pin GPIO_1\[18\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] GND " "Pin GPIO_1\[19\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] GND " "Pin GPIO_1\[20\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] GND " "Pin GPIO_1\[21\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] GND " "Pin GPIO_1\[22\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] GND " "Pin GPIO_1\[23\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] GND " "Pin GPIO_1\[24\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] GND " "Pin GPIO_1\[25\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] GND " "Pin GPIO_1\[26\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] GND " "Pin GPIO_1\[27\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] GND " "Pin GPIO_1\[28\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] GND " "Pin GPIO_1\[29\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] GND " "Pin GPIO_1\[30\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] GND " "Pin GPIO_1\[31\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] GND " "Pin GPIO_1\[32\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] GND " "Pin GPIO_1\[33\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] GND " "Pin GPIO_1\[34\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] GND " "Pin GPIO_1\[35\] has GND driving its datain port" {  } { { "d:/quartus22.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus22.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus22.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1681183474925 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1681183474925 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1681183474929 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 111 s 8 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 111 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5250 " "Peak virtual memory: 5250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681183475260 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 10 20:24:35 2023 " "Processing ended: Mon Apr 10 20:24:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681183475260 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681183475260 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681183475260 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681183475260 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 113 s 50 s " "Quartus Prime Full Compilation was unsuccessful. 113 errors, 50 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681183476058 ""}
