#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  1 15:38:13 2024
# Process ID: 98368
# Current directory: E:/User/Desktop/pipeline_cpu_dev_branch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent111520 E:\User\Desktop\pipeline_cpu_dev_branch\pipeline_cpu.xpr
# Log file: E:/User/Desktop/pipeline_cpu_dev_branch/vivado.log
# Journal file: E:/User/Desktop/pipeline_cpu_dev_branch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/User/Desktop/pipeline_cpu_dev_branch/pipeline_cpu.xpr
update_compile_order -fileset sources_1
launch_simulation
source test_bench.tcl
current_wave_config {Untitled 1}
add_wave {{/test_bench/min_sopc0/top0/regfile1/regs}} 
current_wave_config {Untitled 1}
add_wave {{/test_bench/min_sopc0/top0/regfile1/we}} 
current_wave_config {Untitled 1}
add_wave {{/test_bench/min_sopc0/top0/mem_wb0/wb_wreg}} 
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
launch_simulation
source test_bench.tcl
current_wave_config {Untitled 2}
add_wave {{/test_bench/min_sopc0/top0/regfile1/we}} 
current_wave_config {Untitled 2}
add_wave {{/test_bench/min_sopc0/top0/regfile1/regs}} 
current_wave_config {Untitled 2}
add_wave {{/test_bench/min_sopc0/top0/mem_wb0/wb_wreg}} 
current_wave_config {Untitled 2}
add_wave {{/test_bench/min_sopc0/top0/mem0/wreg_o}} 
current_wave_config {Untitled 2}
add_wave {{/test_bench/min_sopc0/top0/mem_wb0/wb_wreg}} 
remove_forces { {/test_bench/min_sopc0/top0/mem_wb0/wb_wreg} }
close_sim
launch_simulation
source test_bench.tcl
current_wave_config {Untitled 3}
add_wave {{/test_bench/min_sopc0/top0/regfile1/we}} 
set_property source_mgmt_mode All [current_project]
close_sim
launch_simulation
source test_bench.tcl
current_wave_config {Untitled 4}
add_wave {{/test_bench/min_sopc0/top0/mem0/wreg_o}} 
current_wave_config {Untitled 4}
add_wave {{/test_bench/min_sopc0/top0/mem0/wreg_i}} 
current_wave_config {Untitled 4}
add_wave {{/test_bench/min_sopc0/top0/mem_wb0/mem_wreg}} 
current_wave_config {Untitled 4}
add_wave {{/test_bench/min_sopc0/top0/mem_wb0/wb_wreg}} 
current_wave_config {Untitled 4}
add_wave {{/test_bench/min_sopc0/top0/mem_wb0/RST}} 
close_sim
launch_simulation
source test_bench.tcl
current_wave_config {Untitled 5}
add_wave {{/test_bench/min_sopc0/top0/regfile1/regs}} 
current_wave_config {Untitled 5}
add_wave {{/test_bench/min_sopc0/top0/mem_wb0}} 
current_wave_config {Untitled 5}
add_wave {{/test_bench/min_sopc0/top0/regfile1/wdata}} 
close_sim
launch_simulation
source test_bench.tcl
current_wave_config {Untitled 6}
add_wave {{/test_bench/min_sopc0/top0/ex0/wdata_o}} 
current_wave_config {Untitled 6}
add_wave {{/test_bench/min_sopc0/top0/ex0/reg1_i}} 
current_wave_config {Untitled 6}
add_wave {{/test_bench/min_sopc0/top0/ex0/reg2_i}} 
current_wave_config {Untitled 6}
add_wave {{/test_bench/min_sopc0/top0/ex0/aluop_i}} 
current_wave_config {Untitled 6}
add_wave {{/test_bench/min_sopc0/top0/ex0/alusel_i}} 
current_wave_config {Untitled 6}
add_wave {{/test_bench/min_sopc0/top0/id_ex0/ex_aluop}} 
current_wave_config {Untitled 6}
add_wave {{/test_bench/min_sopc0/top0/id_ex0/ex_alusel}} 
current_wave_config {Untitled 6}
add_wave {{/test_bench/min_sopc0/top0/id0}} 
current_wave_config {Untitled 6}
add_wave {{/test_bench/min_sopc0/top0/ex0/logicout}} 
current_wave_config {Untitled 6}
add_wave {{/test_bench/min_sopc0/top0/ex0/aluop_i}} 
current_wave_config {Untitled 6}
add_wave {{/test_bench/min_sopc0/top0/ex0/alusel_i}} 
close_sim
launch_simulation
source test_bench.tcl
current_wave_config {Untitled 7}
add_wave {{/test_bench/min_sopc0/top0/id_ex0/id_aluop}} 
current_wave_config {Untitled 7}
add_wave {{/test_bench/min_sopc0/top0/id_ex0/id_alusel}} 
current_wave_config {Untitled 7}
add_wave {{/test_bench/min_sopc0/top0/id0/aluop_o}} 
current_wave_config {Untitled 7}
add_wave {{/test_bench/min_sopc0/top0/id0/alusel_o}} 
close_sim
launch_simulation
source test_bench.tcl
current_wave_config {Untitled 8}
add_wave {{/test_bench/min_sopc0/top0/regfile1/regs}} 
close_sim
