module wideexpr_00801(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (3'b011)>>(+(~(s6)));
  assign y1 = (ctrl[4]?{$signed(s4)}:{6'sb100001,6'sb011000,u5});
  assign y2 = -((ctrl[4]?s5:$signed({-({4{-(2'sb00)}})})));
  assign y3 = -({$signed($unsigned(s4))});
  assign y4 = (((3'b001)^~({4{(s2)==($signed(((4'sb0010)>>(u5))+($signed(s1))))}}))>>>(+(2'sb00)))!=({(ctrl[1]?-(~|((6'sb010101)^(6'sb100101))):1'sb0)});
  assign y5 = ((((~^((s6)-(3'sb010)))^~({5'sb10001}))-((!($signed(3'sb001)))<=(-((u6)>(4'sb0011)))))^~(s3))+({$signed({(6'b001111)<<($signed(s0)),{1{(s7)^~(5'b11011)}},6'sb100101}),+($unsigned(((s3)^~(2'sb00))>>>({u2})))});
  assign y6 = ((6'b101110)>>((s4)<<<((!((-((s1)-(2'sb10)))<<((ctrl[2]?(s3)>>>(4'sb0100):6'sb111110))))-(5'sb00010))))>>(5'b01101);
  assign y7 = ((+((ctrl[7]?+((s2)>>>(6'b101010)):s2)))-(($signed((s2)^({3'sb111,s4})))^~(2'sb00)))>>>((u4)-($signed(($signed({3{u2}}))^~(s2))));
endmodule
