

================================================================
== Vivado HLS Report for 'convolution2D'
================================================================
* Date:           Sun Jun 11 23:48:24 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        IP_1
* Solution:       0_axi4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  133|  133|  133|  133|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  132|  132|        44|          -|          -|     3|    no    |
        | + Loop 1.1  |   42|   42|        14|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: res (6)  [1/1] 0.00ns
:0  %res = alloca i32

ST_1: StgValue_18 (7)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %input_r, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [13 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: input1_read (8)  [1/1] 0.00ns
:2  %input1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input1)

ST_1: posx_read (9)  [1/1] 0.00ns
:3  %posx_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %posx)

ST_1: posy_read (10)  [1/1] 0.00ns
:4  %posy_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %posy)

ST_1: StgValue_22 (11)  [1/1] 1.77ns
:5  store i32 0, i32* %res

ST_1: StgValue_23 (12)  [1/1] 1.77ns  loc: IP_1st_restructure.c:50
:6  br label %.loopexit


 <State 2>: 2.53ns
ST_2: j (14)  [1/1] 0.00ns
.loopexit:0  %j = phi i3 [ -1, %0 ], [ %j_2, %.loopexit.loopexit ]

ST_2: exitcond1 (15)  [1/1] 2.07ns  loc: IP_1st_restructure.c:50
.loopexit:1  %exitcond1 = icmp eq i3 %j, 2

ST_2: empty (16)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_2: StgValue_27 (17)  [1/1] 0.00ns  loc: IP_1st_restructure.c:50
.loopexit:3  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: j_2 (19)  [1/1] 2.53ns  loc: IP_1st_restructure.c:52
.preheader.preheader:0  %j_2 = add i3 %j, 1

ST_2: j_2_cast (20)  [1/1] 0.00ns  loc: IP_1st_restructure.c:52
.preheader.preheader:1  %j_2_cast = zext i3 %j_2 to i5

ST_2: StgValue_30 (21)  [1/1] 1.77ns  loc: IP_1st_restructure.c:51
.preheader.preheader:2  br label %.preheader

ST_2: res_load (56)  [1/1] 0.00ns  loc: IP_1st_restructure.c:55
:0  %res_load = load i32* %res

ST_2: StgValue_32 (57)  [1/1] 0.00ns  loc: IP_1st_restructure.c:55
:1  ret i32 %res_load


 <State 3>: 5.94ns
ST_3: i (23)  [1/1] 0.00ns
.preheader:0  %i = phi i3 [ %i_2, %1 ], [ -1, %.preheader.preheader ]

ST_3: exitcond (24)  [1/1] 2.07ns  loc: IP_1st_restructure.c:51
.preheader:1  %exitcond = icmp eq i3 %i, 2

ST_3: empty_10 (25)  [1/1] 0.00ns
.preheader:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: StgValue_36 (26)  [1/1] 0.00ns  loc: IP_1st_restructure.c:51
.preheader:3  br i1 %exitcond, label %.loopexit.loopexit, label %1

ST_3: tmp_2_cast (29)  [1/1] 0.00ns  loc: IP_1st_restructure.c:52
:1  %tmp_2_cast = sext i3 %i to i10

ST_3: tmp5 (30)  [1/1] 2.84ns  loc: IP_1st_restructure.c:52
:2  %tmp5 = add i10 %posy_read, %tmp_2_cast

ST_3: tmp1 (31)  [1/1] 0.00ns  loc: IP_1st_restructure.c:52
:3  %tmp1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp5, i10 %posx_read)

ST_3: tmp1_cast (32)  [1/1] 0.00ns  loc: IP_1st_restructure.c:52
:4  %tmp1_cast = zext i20 %tmp1 to i22

ST_3: j_cast7 (33)  [1/1] 0.00ns  loc: IP_1st_restructure.c:50
:5  %j_cast7 = sext i3 %j to i22

ST_3: sum (34)  [1/1] 3.08ns  loc: IP_1st_restructure.c:50
:6  %sum = add i22 %j_cast7, %tmp1_cast

ST_3: i_2 (41)  [1/1] 2.53ns  loc: IP_1st_restructure.c:52
:13  %i_2 = add i3 %i, 1

ST_3: i_2_cast_cast (42)  [1/1] 0.00ns  loc: IP_1st_restructure.c:52
:14  %i_2_cast_cast = zext i3 %i_2 to i5

ST_3: tmp (43)  [1/1] 0.00ns  loc: IP_1st_restructure.c:52
:15  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_2, i2 0)

ST_3: tmp_s (44)  [1/1] 1.70ns  loc: IP_1st_restructure.c:52
:16  %tmp_s = sub i5 %tmp, %i_2_cast_cast

ST_3: tmp_1 (45)  [1/1] 1.70ns  loc: IP_1st_restructure.c:52
:17  %tmp_1 = add i5 %tmp_s, %j_2_cast

ST_3: StgValue_48 (54)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.44ns
ST_4: sum_cast (35)  [1/1] 0.00ns  loc: IP_1st_restructure.c:50
:7  %sum_cast = zext i22 %sum to i32

ST_4: sum1 (36)  [1/1] 3.44ns  loc: IP_1st_restructure.c:50
:8  %sum1 = add i32 %input1_read, %sum_cast

ST_4: input_addr (37)  [1/1] 0.00ns  loc: IP_1st_restructure.c:50
:9  %input_addr = getelementptr i8* %input_r, i32 %sum1


 <State 5>: 8.75ns
ST_5: input_load_req (38)  [7/7] 8.75ns  loc: IP_1st_restructure.c:52
:10  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)


 <State 6>: 8.75ns
ST_6: input_load_req (38)  [6/7] 8.75ns  loc: IP_1st_restructure.c:52
:10  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)


 <State 7>: 8.75ns
ST_7: input_load_req (38)  [5/7] 8.75ns  loc: IP_1st_restructure.c:52
:10  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)


 <State 8>: 8.75ns
ST_8: input_load_req (38)  [4/7] 8.75ns  loc: IP_1st_restructure.c:52
:10  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)


 <State 9>: 8.75ns
ST_9: input_load_req (38)  [3/7] 8.75ns  loc: IP_1st_restructure.c:52
:10  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)


 <State 10>: 8.75ns
ST_10: input_load_req (38)  [2/7] 8.75ns  loc: IP_1st_restructure.c:52
:10  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)


 <State 11>: 8.75ns
ST_11: input_load_req (38)  [1/7] 8.75ns  loc: IP_1st_restructure.c:52
:10  %input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)


 <State 12>: 8.75ns
ST_12: input_addr_read (39)  [1/1] 8.75ns  loc: IP_1st_restructure.c:52
:11  %input_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_addr)

ST_12: tmp_11_cast (46)  [1/1] 0.00ns  loc: IP_1st_restructure.c:52
:18  %tmp_11_cast = zext i5 %tmp_1 to i32

ST_12: operator_addr (47)  [1/1] 0.00ns  loc: IP_1st_restructure.c:52
:19  %operator_addr = getelementptr [9 x i32]* %operator, i32 0, i32 %tmp_11_cast

ST_12: operator_load (48)  [2/2] 2.32ns  loc: IP_1st_restructure.c:52
:20  %operator_load = load i32* %operator_addr, align 4


 <State 13>: 8.07ns
ST_13: tmp_3 (40)  [1/1] 0.00ns  loc: IP_1st_restructure.c:52
:12  %tmp_3 = zext i8 %input_addr_read to i32

ST_13: operator_load (48)  [1/2] 2.32ns  loc: IP_1st_restructure.c:52
:20  %operator_load = load i32* %operator_addr, align 4

ST_13: tmp_4 (49)  [3/3] 5.75ns  loc: IP_1st_restructure.c:52
:21  %tmp_4 = mul nsw i32 %tmp_3, %operator_load


 <State 14>: 5.75ns
ST_14: tmp_4 (49)  [2/3] 5.75ns  loc: IP_1st_restructure.c:52
:21  %tmp_4 = mul nsw i32 %tmp_3, %operator_load


 <State 15>: 5.75ns
ST_15: tmp_4 (49)  [1/3] 5.75ns  loc: IP_1st_restructure.c:52
:21  %tmp_4 = mul nsw i32 %tmp_3, %operator_load


 <State 16>: 5.21ns
ST_16: res_load_1 (28)  [1/1] 0.00ns  loc: IP_1st_restructure.c:52
:0  %res_load_1 = load i32* %res

ST_16: res_1 (50)  [1/1] 3.44ns  loc: IP_1st_restructure.c:52
:22  %res_1 = add nsw i32 %res_load_1, %tmp_4

ST_16: StgValue_70 (51)  [1/1] 1.77ns  loc: IP_1st_restructure.c:52
:23  store i32 %res_1, i32* %res

ST_16: StgValue_71 (52)  [1/1] 0.00ns  loc: IP_1st_restructure.c:51
:24  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ posy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ posx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ operator]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
res             (alloca           ) [ 01111111111111111]
StgValue_18     (specinterface    ) [ 00000000000000000]
input1_read     (read             ) [ 00111111111111111]
posx_read       (read             ) [ 00111111111111111]
posy_read       (read             ) [ 00111111111111111]
StgValue_22     (store            ) [ 00000000000000000]
StgValue_23     (br               ) [ 01111111111111111]
j               (phi              ) [ 00111111111111111]
exitcond1       (icmp             ) [ 00111111111111111]
empty           (speclooptripcount) [ 00000000000000000]
StgValue_27     (br               ) [ 00000000000000000]
j_2             (add              ) [ 01111111111111111]
j_2_cast        (zext             ) [ 00011111111111111]
StgValue_30     (br               ) [ 00111111111111111]
res_load        (load             ) [ 00000000000000000]
StgValue_32     (ret              ) [ 00000000000000000]
i               (phi              ) [ 00010000000000000]
exitcond        (icmp             ) [ 00111111111111111]
empty_10        (speclooptripcount) [ 00000000000000000]
StgValue_36     (br               ) [ 00000000000000000]
tmp_2_cast      (sext             ) [ 00000000000000000]
tmp5            (add              ) [ 00000000000000000]
tmp1            (bitconcatenate   ) [ 00000000000000000]
tmp1_cast       (zext             ) [ 00000000000000000]
j_cast7         (sext             ) [ 00000000000000000]
sum             (add              ) [ 00001000000000000]
i_2             (add              ) [ 00111111111111111]
i_2_cast_cast   (zext             ) [ 00000000000000000]
tmp             (bitconcatenate   ) [ 00000000000000000]
tmp_s           (sub              ) [ 00000000000000000]
tmp_1           (add              ) [ 00001111111110000]
StgValue_48     (br               ) [ 01111111111111111]
sum_cast        (zext             ) [ 00000000000000000]
sum1            (add              ) [ 00000000000000000]
input_addr      (getelementptr    ) [ 00000111111110000]
input_load_req  (readreq          ) [ 00000000000000000]
input_addr_read (read             ) [ 00000000000001000]
tmp_11_cast     (zext             ) [ 00000000000000000]
operator_addr   (getelementptr    ) [ 00000000000001000]
tmp_3           (zext             ) [ 00000000000000110]
operator_load   (load             ) [ 00000000000000110]
tmp_4           (mul              ) [ 00000000000000001]
res_load_1      (load             ) [ 00000000000000000]
res_1           (add              ) [ 00000000000000000]
StgValue_70     (store            ) [ 00000000000000000]
StgValue_71     (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="posy">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="posy"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="posx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="posx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="operator">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="res_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="input1_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="posx_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="10" slack="0"/>
<pin id="65" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="posx_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="posy_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="0"/>
<pin id="71" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="posy_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_readreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="1"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="input_load_req/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="input_addr_read_read_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="8"/>
<pin id="84" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_addr_read/12 "/>
</bind>
</comp>

<comp id="86" class="1004" name="operator_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="operator_addr/12 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="operator_load/12 "/>
</bind>
</comp>

<comp id="98" class="1005" name="j_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="1"/>
<pin id="100" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="1"/>
<pin id="112" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_load/2 res_load_1/16 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_22_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="exitcond1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="j_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_2_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="exitcond_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="3" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_2_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp5_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="2"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="20" slack="0"/>
<pin id="162" dir="0" index="1" bw="10" slack="0"/>
<pin id="163" dir="0" index="2" bw="10" slack="2"/>
<pin id="164" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp1_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="20" slack="0"/>
<pin id="169" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_cast7_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="1"/>
<pin id="173" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="j_cast7/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sum_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="20" slack="0"/>
<pin id="178" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_2_cast_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast_cast/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_s_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="1"/>
<pin id="208" dir="1" index="2" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sum_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="22" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sum1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="3"/>
<pin id="215" dir="0" index="1" bw="22" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="input_addr_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_11_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="9"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="237" class="1004" name="res_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_1/16 "/>
</bind>
</comp>

<comp id="242" class="1004" name="StgValue_70_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="15"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/16 "/>
</bind>
</comp>

<comp id="247" class="1005" name="res_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="254" class="1005" name="input1_read_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="3"/>
<pin id="256" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input1_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="posx_read_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="2"/>
<pin id="261" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="posx_read "/>
</bind>
</comp>

<comp id="264" class="1005" name="posy_read_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="2"/>
<pin id="266" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="posy_read "/>
</bind>
</comp>

<comp id="272" class="1005" name="j_2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="j_2_cast_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="1"/>
<pin id="279" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_2_cast "/>
</bind>
</comp>

<comp id="285" class="1005" name="sum_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="22" slack="1"/>
<pin id="287" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="9"/>
<pin id="297" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="input_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="input_addr_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="operator_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="operator_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_3_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="321" class="1005" name="operator_load_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="operator_load "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_4_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="48" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="50" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="102" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="102" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="114" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="114" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="98" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="167" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="114" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="181" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="187" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="93" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="121" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="52" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="257"><net_src comp="56" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="262"><net_src comp="62" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="267"><net_src comp="68" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="275"><net_src comp="135" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="280"><net_src comp="141" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="288"><net_src comp="175" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="293"><net_src comp="181" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="298"><net_src comp="205" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="303"><net_src comp="218" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="309"><net_src comp="81" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="314"><net_src comp="86" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="319"><net_src comp="228" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="324"><net_src comp="93" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="329"><net_src comp="231" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="237" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: convolution2D : posy | {1 }
	Port: convolution2D : posx | {1 }
	Port: convolution2D : input_r | {5 6 7 8 9 10 11 12 }
	Port: convolution2D : input1 | {1 }
	Port: convolution2D : operator | {12 13 }
  - Chain level:
	State 1
		StgValue_22 : 1
	State 2
		exitcond1 : 1
		StgValue_27 : 2
		j_2 : 1
		j_2_cast : 2
		StgValue_32 : 1
	State 3
		exitcond : 1
		StgValue_36 : 2
		tmp_2_cast : 1
		tmp5 : 2
		tmp1 : 3
		tmp1_cast : 4
		sum : 5
		i_2 : 1
		i_2_cast_cast : 2
		tmp : 2
		tmp_s : 3
		tmp_1 : 4
	State 4
		sum1 : 1
		input_addr : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		operator_addr : 1
		operator_load : 2
	State 13
		tmp_4 : 1
	State 14
	State 15
	State 16
		res_1 : 1
		StgValue_70 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_231         |    4    |   166   |    49   |
|----------|----------------------------|---------|---------|---------|
|          |         j_2_fu_135         |    0    |    0    |    12   |
|          |         tmp5_fu_155        |    0    |    0    |    17   |
|          |         sum_fu_175         |    0    |    0    |    27   |
|    add   |         i_2_fu_181         |    0    |    0    |    12   |
|          |        tmp_1_fu_205        |    0    |    0    |    8    |
|          |         sum1_fu_213        |    0    |    0    |    39   |
|          |        res_1_fu_237        |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|    sub   |        tmp_s_fu_199        |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      exitcond1_fu_129      |    0    |    0    |    1    |
|          |       exitcond_fu_145      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|          |   input1_read_read_fu_56   |    0    |    0    |    0    |
|   read   |    posx_read_read_fu_62    |    0    |    0    |    0    |
|          |    posy_read_read_fu_68    |    0    |    0    |    0    |
|          | input_addr_read_read_fu_81 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_74     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       j_2_cast_fu_141      |    0    |    0    |    0    |
|          |      tmp1_cast_fu_167      |    0    |    0    |    0    |
|   zext   |    i_2_cast_cast_fu_187    |    0    |    0    |    0    |
|          |       sum_cast_fu_210      |    0    |    0    |    0    |
|          |     tmp_11_cast_fu_224     |    0    |    0    |    0    |
|          |        tmp_3_fu_228        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      tmp_2_cast_fu_151     |    0    |    0    |    0    |
|          |       j_cast7_fu_171       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp1_fu_160        |    0    |    0    |    0    |
|          |         tmp_fu_191         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |   166   |   213   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_2_reg_290      |    3   |
|       i_reg_110       |    3   |
|  input1_read_reg_254  |   32   |
|input_addr_read_reg_306|    8   |
|   input_addr_reg_300  |    8   |
|    j_2_cast_reg_277   |    5   |
|      j_2_reg_272      |    3   |
|        j_reg_98       |    3   |
| operator_addr_reg_311 |    4   |
| operator_load_reg_321 |   32   |
|   posx_read_reg_259   |   10   |
|   posy_read_reg_264   |   10   |
|      res_reg_247      |   32   |
|      sum_reg_285      |   22   |
|     tmp_1_reg_295     |    5   |
|     tmp_3_reg_316     |   32   |
|     tmp_4_reg_326     |   32   |
+-----------------------+--------+
|         Total         |   244  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |   2  |   4  |    8   ||    9    |
|     j_reg_98     |  p0  |   2  |   3  |    6   ||    9    |
|    grp_fu_231    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_231    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   94   ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   166  |   213  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   244  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    7   |   410  |   249  |
+-----------+--------+--------+--------+--------+
