{"Source Block": ["oh/elink/hdl/emaxi.v@122:132@HdlIdDef", "   \n   //wires\n   wire [31:0] \t\taxi_araddr;\n   wire [7:0] \t\taxi_arlen;\n   wire [2:0] \t\taxi_arsize;\n   wire \t\taxi_arvalid;\n   wire \t\taxi_rready;\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@127:137", "   wire \t\taxi_arvalid;\n   wire \t\taxi_rready;\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [40:0] \t\treadinfo_out;\n   wire [40:0] \t\treadinfo_in;\n\n   //i/o connections. write address (aw)\n"], ["oh/elink/hdl/emaxi.v@121:131", "   reg [31:0] \t\temrr_srcaddr;\n   \n   //wires\n   wire [31:0] \t\taxi_araddr;\n   wire [7:0] \t\taxi_arlen;\n   wire [2:0] \t\taxi_arsize;\n   wire \t\taxi_arvalid;\n   wire \t\taxi_rready;\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n"], ["oh/elink/hdl/emaxi.v@124:134", "   wire [31:0] \t\taxi_araddr;\n   wire [7:0] \t\taxi_arlen;\n   wire [2:0] \t\taxi_arsize;\n   wire \t\taxi_arvalid;\n   wire \t\taxi_rready;\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [40:0] \t\treadinfo_out;\n"], ["oh/elink/hdl/emaxi.v@120:130", "   reg [31:0] \t\temrr_data;\n   reg [31:0] \t\temrr_srcaddr;\n   \n   //wires\n   wire [31:0] \t\taxi_araddr;\n   wire [7:0] \t\taxi_arlen;\n   wire [2:0] \t\taxi_arsize;\n   wire \t\taxi_arvalid;\n   wire \t\taxi_rready;\n   wire \t\taw_go;\n   wire \t\tw_go;\n"], ["oh/elink/hdl/emaxi.v@123:133", "   //wires\n   wire [31:0] \t\taxi_araddr;\n   wire [7:0] \t\taxi_arlen;\n   wire [2:0] \t\taxi_arsize;\n   wire \t\taxi_arvalid;\n   wire \t\taxi_rready;\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n"], ["oh/elink/hdl/emaxi.v@126:136", "   wire [2:0] \t\taxi_arsize;\n   wire \t\taxi_arvalid;\n   wire \t\taxi_rready;\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [40:0] \t\treadinfo_out;\n   wire [40:0] \t\treadinfo_in;\n\n"], ["oh/elink/hdl/emaxi.v@128:138", "   wire \t\taxi_rready;\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [40:0] \t\treadinfo_out;\n   wire [40:0] \t\treadinfo_in;\n\n   //i/o connections. write address (aw)\n   assign m_axi_awburst[1:0]\t= 2'b01;\n"], ["oh/elink/hdl/emaxi.v@119:129", "   reg [31:0] \t\temrr_dstaddr;\n   reg [31:0] \t\temrr_data;\n   reg [31:0] \t\temrr_srcaddr;\n   \n   //wires\n   wire [31:0] \t\taxi_araddr;\n   wire [7:0] \t\taxi_arlen;\n   wire [2:0] \t\taxi_arsize;\n   wire \t\taxi_arvalid;\n   wire \t\taxi_rready;\n   wire \t\taw_go;\n"], ["oh/elink/hdl/emaxi.v@125:135", "   wire [7:0] \t\taxi_arlen;\n   wire [2:0] \t\taxi_arsize;\n   wire \t\taxi_arvalid;\n   wire \t\taxi_rready;\n   wire \t\taw_go;\n   wire \t\tw_go;\n   wire \t\treadinfo_wren;\n   wire \t\treadinfo_rden;\n   wire \t\treadinfo_full;\n   wire [40:0] \t\treadinfo_out;\n   wire [40:0] \t\treadinfo_in;\n"]], "Diff Content": {"Delete": [[127, "   wire \t\taxi_arvalid;\n"]], "Add": []}}