INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/The-World-Fastest-CNN-Using-FPGA/PE/PE.srcs/sources_1/imports/new/conv_agu_cw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_agu_cw
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/The-World-Fastest-CNN-Using-FPGA/PE/PE.srcs/sources_1/imports/PE/pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/The-World-Fastest-CNN-Using-FPGA/PE/PE.srcs/sources_1/imports/new/pe_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/The-World-Fastest-CNN-Using-FPGA/PE/PE.srcs/sources_1/imports/new/pe_drainer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_drainer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/The-World-Fastest-CNN-Using-FPGA/PE/PE.srcs/sources_1/imports/new/tb_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_sim
WARNING: [VRFC 10-756] identifier rst is used before its declaration [D:/FPGA/The-World-Fastest-CNN-Using-FPGA/PE/PE.srcs/sources_1/imports/new/tb_top_sim.v:36]
