
*** Running vivado
    with args -log SoC_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SoC_fpga.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SoC_fpga.tcl -notrace
Command: synth_design -top SoC_fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 335.758 ; gain = 100.816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SoC_fpga' [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/SoC_FPGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'SoC' [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/SoC.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/dreg.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (3#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/dreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (5#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/signext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'signext' (7#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/signext.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/multiplier.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (9#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'wedreg' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/wedreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wedreg' (10#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/wedreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (11#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/maindec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (12#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/maindec.v:1]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (13#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (14#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/controlunit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips' (15#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Hun/140L8/memfile.dat' is read successfully [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/imem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imem' (16#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (17#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/dmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'SoC_ad' [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/SoC_ad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SoC_ad' (18#1) [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/SoC_ad.v:23]
INFO: [Synth 8-6157] synthesizing module 'fact_top' [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/fact_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'fact_ad' [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/fact_ad.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/fact_ad.v:33]
INFO: [Synth 8-6155] done synthesizing module 'fact_ad' (19#1) [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/fact_ad.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register q_reg in module REG is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:12]
INFO: [Synth 8-6155] done synthesizing module 'REG' (20#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG__parameterized0' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-5788] Register q_reg in module REG__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:12]
INFO: [Synth 8-6155] done synthesizing module 'REG__parameterized0' (20#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG__parameterized1' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-5788] Register q_reg in module REG__parameterized1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:12]
INFO: [Synth 8-6155] done synthesizing module 'REG__parameterized1' (20#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:1]
INFO: [Synth 8-6157] synthesizing module 'factorial' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/factorial.v:23]
INFO: [Synth 8-6157] synthesizing module 'dp' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/dp.v:23]
INFO: [Synth 8-6157] synthesizing module 'FMUX2' [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/FMUX2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FMUX2' (21#1) [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/FMUX2.v:1]
INFO: [Synth 8-6157] synthesizing module 'CNT' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/CNT.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-5788] Register Q_reg in module CNT is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/CNT.v:7]
INFO: [Synth 8-6155] done synthesizing module 'CNT' (22#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/CNT.v:1]
INFO: [Synth 8-6157] synthesizing module 'CMP' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/CMP.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CMP' (23#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/CMP.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUL' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/MUL.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUL' (24#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/MUL.v:1]
INFO: [Synth 8-6157] synthesizing module 'BUFFER' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/BUF.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BUFFER' (25#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/BUF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dp' (26#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/dp.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/cu.v:23]
	Parameter S0 bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/cu.v:48]
INFO: [Synth 8-4471] merging register 'state_reg[3:0]' into 'CS_reg[3:0]' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/cu.v:44]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/cu.v:44]
INFO: [Synth 8-6155] done synthesizing module 'cu' (27#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'factorial' (28#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/factorial.v:23]
INFO: [Synth 8-6157] synthesizing module 'SR_FF' [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/SR_FF.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SR_FF' (29#1) [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/SR_FF.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/mux4.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (30#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/mux4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fact_top' (31#1) [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/fact_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/gpio_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'gpio_ad' [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/gpio_ad.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/gpio_ad.v:33]
INFO: [Synth 8-6155] done synthesizing module 'gpio_ad' (32#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/gpio_ad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (33#1) [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/gpio_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SoC' (34#1) [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/SoC.v:1]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/bcd_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/bcd_to_7seg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (35#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/bcd_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/led_mux.v:8]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (36#1) [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/led_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SoC_fpga' (37#1) [C:/Users/Hun/140L8/140L8.srcs/sources_1/new/SoC_FPGA.v:23]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[31]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[30]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[29]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[28]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[27]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[26]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[25]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[24]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[23]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[22]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[21]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[20]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[19]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[18]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[17]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[16]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[15]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[14]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[13]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[12]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[7]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[6]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[5]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[4]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[3]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[2]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[1]
WARNING: [Synth 8-3331] design SoC_ad has unconnected port A[0]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 391.027 ; gain = 156.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 391.027 ; gain = 156.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 391.027 ; gain = 156.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hun/140L8/140L8.srcs/constrs_1/new/SoC_FPGA.xdc]
Finished Parsing XDC File [C:/Users/Hun/140L8/140L8.srcs/constrs_1/new/SoC_FPGA.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hun/140L8/140L8.srcs/constrs_1/new/SoC_FPGA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 750.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 750.547 ; gain = 515.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 750.547 ; gain = 515.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 750.547 ; gain = 515.605
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_4sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/alu.v:9]
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RdSel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'cu'
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ld_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/cu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/cu.v:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              001 |                             0000
                      S1 |                              010 |                             0001
                      S2 |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'cu'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/cu.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 750.547 ; gain = 515.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 28    
	   8 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module wedreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      9 Bit        Muxes := 1     
Module auxdec 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     10 Bit        Muxes := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
Module SoC_ad 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module fact_ad 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module REG__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module REG__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FMUX2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module CNT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module MUL 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cu 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
Module SR_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module gpio_ad 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/alu.v:16]
DSP Report: Generating DSP y0, operation Mode is: A*B.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: Generating DSP y0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: Generating DSP y0, operation Mode is: A*B.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: Generating DSP y0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y0 is absorbed into DSP y0.
DSP Report: operator y0 is absorbed into DSP y0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hun/L5MIPS/L5MIPS.srcs/sources_1/new/multiplier.v:7]
DSP Report: Generating DSP mult/y, operation Mode is: A*B.
DSP Report: operator mult/y is absorbed into DSP mult/y.
DSP Report: operator mult/y is absorbed into DSP mult/y.
DSP Report: Generating DSP mult/y, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult/y is absorbed into DSP mult/y.
DSP Report: operator mult/y is absorbed into DSP mult/y.
DSP Report: Generating DSP mult/y, operation Mode is: A*B.
DSP Report: operator mult/y is absorbed into DSP mult/y.
DSP Report: operator mult/y is absorbed into DSP mult/y.
DSP Report: Generating DSP mult/y, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult/y is absorbed into DSP mult/y.
DSP Report: operator mult/y is absorbed into DSP mult/y.
WARNING: [Synth 8-6014] Unused sequential element clk_gen/count1_reg was removed.  [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/clk_gen.v:7]
WARNING: [Synth 8-6014] Unused sequential element clk_gen/clk_4sec_reg was removed.  [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/clk_gen.v:7]
INFO: [Synth 8-5545] ROM "clk_gen/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_gen/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "bd/debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/MUL.v:5]
DSP Report: Generating DSP SoC/fact_top/FA/DUT/U5/z, operation Mode is: A*B.
DSP Report: operator SoC/fact_top/FA/DUT/U5/z is absorbed into DSP SoC/fact_top/FA/DUT/U5/z.
DSP Report: operator SoC/fact_top/FA/DUT/U5/z is absorbed into DSP SoC/fact_top/FA/DUT/U5/z.
DSP Report: Generating DSP SoC/fact_top/FA/DUT/U5/z, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator SoC/fact_top/FA/DUT/U5/z is absorbed into DSP SoC/fact_top/FA/DUT/U5/z.
DSP Report: operator SoC/fact_top/FA/DUT/U5/z is absorbed into DSP SoC/fact_top/FA/DUT/U5/z.
DSP Report: Generating DSP SoC/fact_top/FA/DUT/U5/z, operation Mode is: A*B.
DSP Report: operator SoC/fact_top/FA/DUT/U5/z is absorbed into DSP SoC/fact_top/FA/DUT/U5/z.
DSP Report: operator SoC/fact_top/FA/DUT/U5/z is absorbed into DSP SoC/fact_top/FA/DUT/U5/z.
DSP Report: Generating DSP SoC/fact_top/FA/DUT/U5/z, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator SoC/fact_top/FA/DUT/U5/z is absorbed into DSP SoC/fact_top/FA/DUT/U5/z.
DSP Report: operator SoC/fact_top/FA/DUT/U5/z is absorbed into DSP SoC/fact_top/FA/DUT/U5/z.
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 750.547 ; gain = 515.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------------+-----------+----------------------+-----------------+
|SoC_fpga    | SoC/mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 18     | 
|SoC_fpga    | SoC/dmem/ram_reg      | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+-----------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|datapath    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|datapath    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|datapath    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|datapath    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SoC_fpga    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SoC_fpga    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SoC_fpga    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|SoC_fpga    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:12]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:12]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/CNT.v:7]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:12]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 780.945 ; gain = 546.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 801.504 ; gain = 566.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------------+-----------+----------------------+-----------------+
|SoC_fpga    | SoC/mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 18     | 
|SoC_fpga    | SoC/dmem/ram_reg      | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+-----------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/pc_reg/q_reg[1]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/pc_reg/q_reg[0]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[31]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[30]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[29]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[28]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[27]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[26]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[25]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[24]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[23]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[22]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[21]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[20]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[19]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[18]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[17]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[16]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[15]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[14]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[13]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[12]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[11]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[10]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[9]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[8]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[7]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[6]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[5]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[4]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[3]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[2]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[1]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfloreg/rf_reg[0]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[31]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[30]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[29]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[28]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[27]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[26]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[25]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[24]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[23]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[22]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[21]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[20]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[19]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[18]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[17]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[16]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[15]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[14]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[13]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[12]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[11]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[10]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[9]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[8]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[7]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[6]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[5]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[4]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[3]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[2]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[1]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/mips/dp/mfhireg/rf_reg[0]) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/fact_top/FA/DUT/U3/Q_reg[3]_P) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/fact_top/FA/DUT/U3/Q_reg[2]_P) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/fact_top/FA/DUT/U3/Q_reg[1]_P) is unused and will be removed from module SoC_fpga.
WARNING: [Synth 8-3332] Sequential element (SoC/fact_top/FA/DUT/U3/Q_reg[0]_P) is unused and will be removed from module SoC_fpga.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:12]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:12]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/CNT.v:7]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v:12]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 879.520 ; gain = 644.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 879.520 ; gain = 644.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 879.520 ; gain = 644.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 879.520 ; gain = 644.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 879.520 ; gain = 644.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 879.520 ; gain = 644.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 879.520 ; gain = 644.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    52|
|3     |DSP48E1  |     6|
|4     |LUT1     |    37|
|5     |LUT2     |   147|
|6     |LUT3     |    57|
|7     |LUT4     |    72|
|8     |LUT5     |   163|
|9     |LUT6     |   586|
|10    |MUXF7    |    10|
|11    |RAM32M   |    12|
|12    |RAM64X1S |    32|
|13    |FDCE     |   202|
|14    |FDPE     |     1|
|15    |FDRE     |    53|
|16    |LD       |     3|
|17    |IBUF     |     8|
|18    |OBUF     |    18|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+----------------------+------+
|      |Instance           |Module                |Cells |
+------+-------------------+----------------------+------+
|1     |top                |                      |  1461|
|2     |  SoC              |SoC                   |  1343|
|3     |    dmem           |dmem                  |    32|
|4     |    fact_top       |fact_top              |   290|
|5     |      FA           |factorial             |   242|
|6     |        DDT        |cu                    |    59|
|7     |        DUT        |dp                    |   183|
|8     |          U2       |REG__parameterized1_5 |    64|
|9     |          U3       |CNT                   |    82|
|10    |          U5       |MUL                   |    37|
|11    |      GoPulse_R    |REG__parameterized0   |     1|
|12    |      Go_REG       |REG__parameterized0_2 |     1|
|13    |      SR_Done      |SR_FF                 |     1|
|14    |      SR_Err       |SR_FF_3               |     1|
|15    |      n_REG        |REG                   |     8|
|16    |      result_R     |REG__parameterized1_4 |    36|
|17    |    gpio_top       |gpio_top              |   133|
|18    |      gpo1_reg     |REG__parameterized1   |    32|
|19    |      gpo2_reg     |REG__parameterized1_1 |   101|
|20    |    mips           |mips                  |   888|
|21    |      dp           |datapath              |   888|
|22    |        alu        |alu                   |    34|
|23    |        pc_plus_4  |adder                 |     8|
|24    |        pc_plus_br |adder_0               |     8|
|25    |        pc_reg     |dreg                  |   784|
|26    |        rf         |regfile               |    54|
|27    |  bd               |button_debouncer      |    20|
|28    |  clk_gen          |clk_gen               |    56|
|29    |  led_mux          |led_mux               |    14|
+------+-------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 879.520 ; gain = 644.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 879.520 ; gain = 285.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 879.520 ; gain = 644.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  LD => LDCE: 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 879.520 ; gain = 657.445
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hun/140L8/140L8.runs/synth_1/SoC_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SoC_fpga_utilization_synth.rpt -pb SoC_fpga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 879.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 26 18:18:12 2018...
