Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (32bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (32bit) 03/04/2010 09:23:40 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (32bit) Apr  8 2010 03:34:50 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Tue Dec  8 03:41:28 2015 (mem=46.5M) ---
--- Running on ee215lnx04.ecn.purdue.edu (x86_64 w/Linux 2.6.32-573.8.1.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:13 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Dec  8 03:46:00 2015
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Tue Dec  8 03:46:00 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/sd_interface.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 256.938M, initial mem = 46.480M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=256.9M) ***
Set top cell to sd_interface.
Reading common timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
 read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.40min, fe_mem=257.3M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sd_interface ...
*** Netlist is unique.
** info: there are 59 modules.
** info: there are 1473 stdCell insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 258.293M, initial mem = 46.480M) ***
*info - Done with setDoAssign with 50 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'encounter.pt' ...
**WARN: (TCLCMD-513):	No matching object found for 'transmit' (File encounter.pt, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'transmit' (File encounter.pt, Line 20).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 20).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 20).

**WARN: (TCLCMD-513):	No matching object found for 'write_enable' (File encounter.pt, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_enable' (File encounter.pt, Line 22).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 22).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 22).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[7]' (File encounter.pt, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[7]' (File encounter.pt, Line 24).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 24).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 24).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[6]' (File encounter.pt, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[6]' (File encounter.pt, Line 26).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 26).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 26).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[5]' (File encounter.pt, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[5]' (File encounter.pt, Line 28).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 28).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 28).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[4]' (File encounter.pt, Line 30).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[4]' (File encounter.pt, Line 30).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 30).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 30).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[3]' (File encounter.pt, Line 32).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[3]' (File encounter.pt, Line 32).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 32).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 32).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[2]' (File encounter.pt, Line 34).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[2]' (File encounter.pt, Line 34).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 34).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 34).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[1]' (File encounter.pt, Line 36).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[1]' (File encounter.pt, Line 36).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 36).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 36).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[0]' (File encounter.pt, Line 38).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[0]' (File encounter.pt, Line 38).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 38).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 38).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'fifo_full' (File encounter.pt, Line 44).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 44).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'fifo_empty' (File encounter.pt, Line 46).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 46).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'd_plus' (File encounter.pt, Line 48).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 48).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'd_minus' (File encounter.pt, Line 50).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 50).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'transmit' (File encounter.pt, Line 60).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 60).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_enable' (File encounter.pt, Line 62).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 62).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[7]' (File encounter.pt, Line 64).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 64).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[6]' (File encounter.pt, Line 66).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 66).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[5]' (File encounter.pt, Line 68).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 68).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[4]' (File encounter.pt, Line 70).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 70).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 72).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 74).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 76).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 78).

INFO (CTE): read_dc_script finished with  20 WARNING and 44 ERROR
*** Read timing constraints (cpu=0:00:00.0 mem=263.0M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
**Warn: ignored IO file "encounter.io" line 9: Pad: U3 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 10: Pad: U4 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 11: Pad: U5 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 12: Pad: U6 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 13: Pad: U8 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 14: Pad: U9 E
  Reason: unable to determine object from name.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U10' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U11' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U12' has LEF CLASS other than PAD or sub class AreaIo.
**Warn: ignored IO file "encounter.io" line 19: Pad: U1 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 20: Pad: U2 N
  Reason: unable to determine object from name.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U13' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U14' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U15' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U16' has LEF CLASS other than PAD or sub class AreaIo.
**WARN: (ENCFP-788):	Cell 'AOI22X1' for IO 'U17' has LEF CLASS other than PAD or sub class AreaIo.
**Warn: ignored IO file "encounter.io" line 27: Pad: U18 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 29: Pad: U7 S
  Reason: unable to determine object from name.
**WARN: (ENCDB-2513):	Given orientation not legal, U13 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U14 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U15 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U16 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U17 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U10 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U11 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U12 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
Adjusting Core to Left to: 1.2000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
**WARN: (ENCDB-2513):	Given orientation not legal, U13 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U14 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U15 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U16 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U17 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U10 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U11 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
**WARN: (ENCDB-2513):	Given orientation not legal, U12 remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell AOI22X1.
Adjusting Core to Left to: 51.6000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance U11 to match row orient.
Flip instance U13 to match row orient.
Flip instance U15 to match row orient.
Flip instance U16 to match row orient.
Flip instance U10 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 273.9M)
Number of Loop : 12
Start delay calculation (mem=273.945M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=277.953M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 278.0M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 99 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=278.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=278.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=278.1M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=1374 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1413 #term=4171 #term/net=2.95, #fixedIo=8, #floatIo=0, #fixedPin=0, #floatPin=59
stdCell: 1374 single + 0 double + 0 multi
Total standard cell length = 16.2000 (mm), area = 0.4860 (mm^2)
Average module density = 0.576.
Density for the design = 0.576.
       = stdcell_area 6710 (483120 um^2) / alloc_area 11657 (839304 um^2).
Pin Density = 0.618.
            = total # of pins 4171 / total Instance area 6750.
Iteration  1: Total net bbox = 2.911e+04 (1.81e+04 1.10e+04)
              Est.  stn bbox = 2.911e+04 (1.81e+04 1.10e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.7M
Iteration  2: Total net bbox = 2.911e+04 (1.81e+04 1.10e+04)
              Est.  stn bbox = 2.911e+04 (1.81e+04 1.10e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.7M
Iteration  3: Total net bbox = 2.452e+04 (1.51e+04 9.46e+03)
              Est.  stn bbox = 2.452e+04 (1.51e+04 9.46e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 278.8M
Iteration  4: Total net bbox = 7.424e+04 (3.28e+04 4.14e+04)
              Est.  stn bbox = 7.424e+04 (3.28e+04 4.14e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 278.8M
Iteration  5: Total net bbox = 1.035e+05 (5.19e+04 5.15e+04)
              Est.  stn bbox = 1.035e+05 (5.19e+04 5.15e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 278.8M
Iteration  6: Total net bbox = 1.179e+05 (5.74e+04 6.05e+04)
              Est.  stn bbox = 1.179e+05 (5.74e+04 6.05e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 278.9M
Iteration  7: Total net bbox = 1.290e+05 (6.32e+04 6.58e+04)
              Est.  stn bbox = 1.474e+05 (7.26e+04 7.49e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 278.8M
Iteration  8: Total net bbox = 1.290e+05 (6.32e+04 6.58e+04)
              Est.  stn bbox = 1.474e+05 (7.26e+04 7.49e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 278.8M
Iteration  9: Total net bbox = 1.379e+05 (6.62e+04 7.17e+04)
              Est.  stn bbox = 1.564e+05 (7.56e+04 8.07e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 279.1M
Iteration 10: Total net bbox = 1.430e+05 (7.04e+04 7.26e+04)
              Est.  stn bbox = 1.616e+05 (7.98e+04 8.17e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 279.1M
*** cost = 1.430e+05 (7.04e+04 7.26e+04) (cpu for global=0:00:01.3) real=0:00:02.0***
Core Placement runtime cpu: 0:00:01.1 real: 0:00:02.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.1, real=0:00:00.0)
move report: preRPlace moves 319 insts, mean move: 7.54 um, max move: 46.80 um
	max move on inst (ShiftRegister/shift_in/parallel_out_reg[1]): (108.00, 711.00) --> (124.80, 681.00)
Placement tweakage begins.
wire length = 1.435e+05 = 7.067e+04 H + 7.287e+04 V
wire length = 1.369e+05 = 6.450e+04 H + 7.244e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 360 insts, mean move: 20.07 um, max move: 78.00 um
	max move on inst (ShiftRegister/shift_in/U7): (134.40, 531.00) --> (182.40, 501.00)
move report: rPlace moves 580 insts, mean move: 15.45 um, max move: 75.60 um
	max move on inst (ShiftRegister/shift_in/U7): (136.80, 531.00) --> (182.40, 501.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        75.60 um
  inst (ShiftRegister/shift_in/U7) with max move: (136.8, 531) -> (182.4, 501)
  mean    (X+Y) =        15.45 um
Total instances flipped for WireLenOpt: 25
Total instances flipped, including legalization: 532
Total instances moved : 580
*** cpu=0:00:00.1   mem=279.6M  mem(used)=0.5M***
Total net length = 1.367e+05 (6.448e+04 7.219e+04) (ext = 1.957e+04)
*** End of Placement (cpu=0:00:01.4, real=0:00:02.0, mem=279.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 12 )
*** Free Virtual Timing Model ...(mem=273.1M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 273.1M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=273.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1095600 1000950)
coreBox:    (81600 51000) (1017750 951000)

Phase 1a route (0:00:00.0 274.3M):
Est net length = 1.555e+05um = 7.440e+04H + 8.112e+04V
Usage: (27.8%H 47.0%V) = (9.204e+04um 1.863e+05um) = (7619 6214)
Obstruct: 40 = 0 (0.0%H) + 40 (1.4%V)
Overflow: 215 = 3 (0.11% H) + 212 (7.72% V)

Phase 1b route (0:00:00.0 275.6M):
Usage: (27.8%H 47.0%V) = (9.184e+04um 1.863e+05um) = (7602 6214)
Overflow: 196 = 2 (0.07% H) + 194 (7.06% V)

Phase 1c route (0:00:00.0 275.6M):
Usage: (27.7%H 47.0%V) = (9.167e+04um 1.863e+05um) = (7588 6214)
Overflow: 183 = 0 (0.00% H) + 183 (6.67% V)

Phase 1d route (0:00:00.0 275.6M):
Usage: (27.8%H 47.1%V) = (9.190e+04um 1.870e+05um) = (7607 6238)
Overflow: 155 = 0 (0.00% H) + 155 (5.65% V)

Phase 1e route (0:00:00.0 276.1M):
Usage: (28.0%H 47.4%V) = (9.274e+04um 1.881e+05um) = (7655 6274)
Overflow: 115 = 0 (0.00% H) + 115 (4.19% V)

Phase 1f route (0:00:00.0 276.1M):
Usage: (28.4%H 47.8%V) = (9.435e+04um 1.897e+05um) = (7785 6327)
Overflow: 60 = 0 (0.00% H) + 60 (2.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	60	 2.18%
--------------------------------------
  0:	4	 0.14%	628	22.85%
  1:	6	 0.22%	487	17.72%
  2:	17	 0.61%	391	14.23%
  3:	71	 2.55%	359	13.06%
  4:	184	 6.60%	257	 9.35%
  5:	327	11.73%	434	15.79%
  6:	446	16.00%	1	 0.04%
  7:	469	16.82%	4	 0.15%
  8:	592	21.23%	11	 0.40%
  9:	436	15.64%	3	 0.11%
 10:	236	 8.46%	43	 1.56%
 11:	0	 0.00%	8	 0.29%
 12:	0	 0.00%	58	 2.11%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%


Global route (cpu=0.0s real=0.0s 274.8M)


*** After '-updateRemainTrks' operation: 

Usage: (28.4%H 47.8%V) = (9.435e+04um 1.897e+05um) = (7785 6327)
Overflow: 60 = 0 (0.00% H) + 60 (2.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	60	 2.18%
--------------------------------------
  0:	4	 0.14%	628	22.85%
  1:	6	 0.22%	487	17.72%
  2:	17	 0.61%	391	14.23%
  3:	71	 2.55%	359	13.06%
  4:	184	 6.60%	257	 9.35%
  5:	327	11.73%	434	15.79%
  6:	446	16.00%	1	 0.04%
  7:	469	16.82%	4	 0.15%
  8:	592	21.23%	11	 0.40%
  9:	436	15.64%	3	 0.11%
 10:	236	 8.46%	43	 1.56%
 11:	0	 0.00%	8	 0.29%
 12:	0	 0.00%	58	 2.11%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%



*** Completed Phase 1 route (0:00:00.0 273.1M) ***


Total length: 1.648e+05um, number of vias: 7789
M1(H) length: 0.000e+00um, number of vias: 4112
M2(V) length: 9.031e+04um, number of vias: 3677
M3(H) length: 7.453e+04um
*** Completed Phase 2 route (0:00:00.0 273.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=273.7M) ***
Peak Memory Usage was 273.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=273.7M) ***

Extraction called for design 'sd_interface' of instances=1374 and nets=1472 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 273.719M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 280.2M)
Number of Loop : 12
Start delay calculation (mem=280.234M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=280.234M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 280.2M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 84 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:26.0 mem=280.8M) ***
*** Finished delays update (0:00:26.1 mem=280.8M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 280.8M **
*info: Start fixing DRV (Mem = 280.77M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (280.8M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 83 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=280.8M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.532847
Start fixing design rules ... (0:00:00.0 280.8M)
Done fixing design rule (0:00:00.1 281.1M)

Summary:
15 buffers added on 14 nets (with 4 drivers resized)

Density after buffering = 0.536878
*** Completed dpFixDRCViolation (0:00:00.1 281.1M)

Re-routed 32 nets
Extraction called for design 'sd_interface' of instances=1305 and nets=1418 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 281.059M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 281.1M)
Number of Loop : 10
Start delay calculation (mem=281.059M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=281.059M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 281.1M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    10
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 281.06M).
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 281.1M **
*** Starting optFanout (281.1M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 83 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=281.1M) ***
Start fixing timing ... (0:00:00.0 281.1M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 281.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.536878
*** Completed optFanout (0:00:00.0 281.1M)

**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 281.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 53.688% **

*** starting 1-st reclaim pass: 1166 instances 
*** starting 2-nd reclaim pass: 1108 instances 
*** starting 3-rd reclaim pass: 182 instances 


** Area Reclaim Summary: Buffer Deletion = 2 Declone = 56 Downsize = 28 **
** Density Change = 1.715% **
** Density after area reclaim = 51.973% **
*** Finished Area Reclaim (0:00:00.2) ***
density before resizing = 51.973%
* summary of transition time violation fixes:
*summary:      2 instances changed cell type
density after resizing = 51.990%
*** Starting trialRoute (mem=281.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1095600 1000950)
coreBox:    (81600 51000) (1017750 951000)

Phase 1a route (0:00:00.0 282.7M):
Est net length = 1.498e+05um = 7.072e+04H + 7.911e+04V
Usage: (26.3%H 43.7%V) = (8.696e+04um 1.756e+05um) = (7196 5858)
Obstruct: 31 = 0 (0.0%H) + 31 (1.1%V)
Overflow: 192 = 0 (0.00% H) + 192 (6.97% V)

Phase 1b route (0:00:00.0 284.0M):
Usage: (26.2%H 43.7%V) = (8.681e+04um 1.756e+05um) = (7183 5858)
Overflow: 176 = 0 (0.00% H) + 176 (6.38% V)

Phase 1c route (0:00:00.0 284.0M):
Usage: (26.2%H 43.7%V) = (8.670e+04um 1.758e+05um) = (7174 5863)
Overflow: 168 = 0 (0.00% H) + 168 (6.11% V)

Phase 1d route (0:00:00.0 284.0M):
Usage: (26.3%H 43.8%V) = (8.689e+04um 1.764e+05um) = (7190 5883)
Overflow: 144 = 0 (0.00% H) + 144 (5.24% V)

Phase 1e route (0:00:00.0 284.5M):
Usage: (26.4%H 44.1%V) = (8.759e+04um 1.772e+05um) = (7226 5911)
Overflow: 100 = 0 (0.00% H) + 100 (3.63% V)

Phase 1f route (0:00:00.0 284.5M):
Usage: (26.8%H 44.5%V) = (8.898e+04um 1.790e+05um) = (7335 5970)
Overflow: 48 = 0 (0.00% H) + 48 (1.74% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	48	 1.74%
--------------------------------------
  0:	0	 0.00%	550	19.95%
  1:	11	 0.39%	464	16.83%
  2:	22	 0.79%	395	14.33%
  3:	60	 2.15%	373	13.53%
  4:	164	 5.88%	287	10.41%
  5:	285	10.22%	508	18.43%
  6:	408	14.63%	1	 0.04%
  7:	477	17.11%	3	 0.11%
  8:	594	21.31%	12	 0.44%
  9:	472	16.93%	3	 0.11%
 10:	295	10.58%	43	 1.56%
 12:	0	 0.00%	66	 2.39%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%


Global route (cpu=0.0s real=0.0s 283.2M)


*** After '-updateRemainTrks' operation: 

Usage: (26.8%H 44.5%V) = (8.898e+04um 1.790e+05um) = (7335 5970)
Overflow: 48 = 0 (0.00% H) + 48 (1.74% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	48	 1.74%
--------------------------------------
  0:	0	 0.00%	550	19.95%
  1:	11	 0.39%	464	16.83%
  2:	22	 0.79%	395	14.33%
  3:	60	 2.15%	373	13.53%
  4:	164	 5.88%	287	10.41%
  5:	285	10.22%	508	18.43%
  6:	408	14.63%	1	 0.04%
  7:	477	17.11%	3	 0.11%
  8:	594	21.31%	12	 0.44%
  9:	472	16.93%	3	 0.11%
 10:	295	10.58%	43	 1.56%
 12:	0	 0.00%	66	 2.39%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%



*** Completed Phase 1 route (0:00:00.0 281.4M) ***


Total length: 1.583e+05um, number of vias: 7156
M1(H) length: 0.000e+00um, number of vias: 3756
M2(V) length: 8.760e+04um, number of vias: 3400
M3(H) length: 7.068e+04um
*** Completed Phase 2 route (0:00:00.0 281.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=281.4M) ***
Peak Memory Usage was 281.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=281.4M) ***

Extraction called for design 'sd_interface' of instances=1247 and nets=1360 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 274.922M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 281.4M)
Number of Loop : 10
Start delay calculation (mem=281.438M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=281.438M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 281.4M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 281.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 281.4M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=281.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=274.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=274.9M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=1247 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=1277 #term=3816 #term/net=2.99, #fixedIo=8, #floatIo=0, #fixedPin=0, #floatPin=59
stdCell: 1247 single + 0 double + 0 multi
Total standard cell length = 14.6448 (mm), area = 0.4393 (mm^2)
Average module density = 0.520.
Density for the design = 0.520.
       = stdcell_area 6062 (436464 um^2) / alloc_area 11657 (839304 um^2).
Pin Density = 0.625.
            = total # of pins 3816 / total Instance area 6102.
Iteration 10: Total net bbox = 1.340e+05 (6.60e+04 6.80e+04)
              Est.  stn bbox = 1.530e+05 (7.60e+04 7.70e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 281.4M
Iteration 11: Total net bbox = 1.379e+05 (6.88e+04 6.91e+04)
              Est.  stn bbox = 1.571e+05 (7.90e+04 7.81e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 281.4M
*** cost = 1.379e+05 (6.88e+04 6.91e+04) (cpu for global=0:00:00.3) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.2 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 313 insts, mean move: 7.69 um, max move: 32.40 um
	max move on inst (SDController/LoadFIFO/rollover_flag_reg): (580.80, 351.00) --> (583.20, 381.00)
Placement tweakage begins.
wire length = 1.383e+05 = 6.894e+04 H + 6.935e+04 V
wire length = 1.324e+05 = 6.337e+04 H + 6.907e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 267 insts, mean move: 20.48 um, max move: 52.80 um
	max move on inst (SDController/LoadFIFO/count_out_reg[14]): (676.80, 321.00) --> (624.00, 321.00)
move report: rPlace moves 510 insts, mean move: 14.50 um, max move: 49.20 um
	max move on inst (ShiftRegister/shift_out/U35): (163.20, 771.00) --> (182.40, 741.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        49.20 um
  inst (ShiftRegister/shift_out/U35) with max move: (163.2, 771) -> (182.4, 741)
  mean    (X+Y) =        14.50 um
Total instances flipped for WireLenOpt: 29
Total instances flipped, including legalization: 509
Total instances moved : 510
*** cpu=0:00:00.1   mem=281.4M  mem(used)=0.0M***
Total net length = 1.319e+05 (6.337e+04 6.855e+04) (ext = 1.965e+04)
*** End of Placement (cpu=0:00:00.5, real=0:00:00.0, mem=281.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 12 )
*** Free Virtual Timing Model ...(mem=274.9M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 274.9M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 1247
*info: Unplaced = 0
Placement Density:51.99%(436464/839520)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Dec  8 03:46:05 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg43/ece337/Project/Cameron-SD
SPECIAL ROUTE ran on machine: ee215lnx04.ecn.purdue.edu (Linux 2.6.32-573.8.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_696.conf) srouteConnectPowerBump set to false
(from .sroute_696.conf) routeSpecial set to true
(from .sroute_696.conf) srouteConnectBlockPin set to false
(from .sroute_696.conf) srouteFollowCorePinEnd set to 3
(from .sroute_696.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_696.conf) sroutePadPinAllPorts set to true
(from .sroute_696.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 490.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 23 used
Read in 1247 components
  1247 core components: 0 unplaced, 1239 placed, 8 fixed
Read in 59 physical pins
  59 physical pins: 0 unplaced, 59 placed, 0 fixed
Read in 51 nets
Read in 2 special nets, 2 routed
Read in 2553 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-469):	instance U10 is not placed within row, followpin rail mayCPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 60  open: 2
  Number of Followpin connections: 31
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 495.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 59 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Tue Dec  8 03:46:06 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Dec  8 03:46:06 2015

sroute post-processing starts at Tue Dec  8 03:46:06 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Dec  8 03:46:06 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.02 megs
sroute: Total Peak Memory used = 274.95 megs
<CMD> trialRoute
*** Starting trialRoute (mem=274.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1095600 1000950)
coreBox:    (81600 51000) (1017750 951000)

Phase 1a route (0:00:00.0 276.2M):
Est net length = 1.492e+05um = 7.308e+04H + 7.608e+04V
Usage: (27.0%H 42.9%V) = (8.920e+04um 1.725e+05um) = (7382 5752)
Obstruct: 26 = 0 (0.0%H) + 26 (0.9%V)
Overflow: 143 = 0 (0.00% H) + 143 (5.19% V)

Phase 1b route (0:00:00.0 277.5M):
Usage: (26.9%H 42.9%V) = (8.904e+04um 1.725e+05um) = (7369 5752)
Overflow: 141 = 0 (0.00% H) + 141 (5.10% V)

Phase 1c route (0:00:00.0 277.5M):
Usage: (26.8%H 42.9%V) = (8.870e+04um 1.728e+05um) = (7340 5763)
Overflow: 134 = 0 (0.00% H) + 134 (4.84% V)

Phase 1d route (0:00:00.0 277.5M):
Usage: (26.8%H 43.0%V) = (8.884e+04um 1.731e+05um) = (7352 5775)
Overflow: 113 = 0 (0.00% H) + 113 (4.08% V)

Phase 1e route (0:00:00.0 278.1M):
Usage: (26.9%H 43.4%V) = (8.956e+04um 1.744e+05um) = (7379 5818)
Overflow: 73 = 0 (0.00% H) + 73 (2.64% V)

Phase 1f route (0:00:00.0 278.1M):
Usage: (27.2%H 43.6%V) = (9.049e+04um 1.753e+05um) = (7439 5847)
Overflow: 34 = 0 (0.00% H) + 34 (1.23% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	34	 1.23%
--------------------------------------
  0:	1	 0.04%	464	16.80%
  1:	14	 0.50%	478	17.31%
  2:	35	 1.26%	460	16.65%
  3:	73	 2.62%	431	15.60%
  4:	143	 5.13%	298	10.79%
  5:	234	 8.39%	474	17.16%
  6:	399	14.31%	1	 0.04%
  7:	538	19.30%	6	 0.22%
  8:	623	22.35%	0	 0.00%
  9:	520	18.65%	9	 0.33%
 10:	208	 7.46%	37	 1.34%
 12:	0	 0.00%	66	 2.39%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%


Global route (cpu=0.0s real=0.0s 276.9M)


*** After '-updateRemainTrks' operation: 

Usage: (27.2%H 43.6%V) = (9.049e+04um 1.753e+05um) = (7439 5847)
Overflow: 34 = 0 (0.00% H) + 34 (1.23% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	34	 1.23%
--------------------------------------
  0:	1	 0.04%	464	16.80%
  1:	14	 0.50%	478	17.31%
  2:	35	 1.26%	460	16.65%
  3:	73	 2.62%	431	15.60%
  4:	143	 5.13%	298	10.79%
  5:	234	 8.39%	474	17.16%
  6:	399	14.31%	1	 0.04%
  7:	538	19.30%	6	 0.22%
  8:	623	22.35%	0	 0.00%
  9:	520	18.65%	9	 0.33%
 10:	208	 7.46%	37	 1.34%
 12:	0	 0.00%	66	 2.39%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%



*** Completed Phase 1 route (0:00:00.0 274.9M) ***


Total length: 1.565e+05um, number of vias: 7116
M1(H) length: 0.000e+00um, number of vias: 3757
M2(V) length: 8.436e+04um, number of vias: 3359
M3(H) length: 7.216e+04um
*** Completed Phase 2 route (0:00:00.0 275.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=275.3M) ***
Peak Memory Usage was 274.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=275.3M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=275.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 0) (1095600 1000950)
coreBox:    (81600 51000) (1017750 951000)

Phase 1a route (0:00:00.0 276.6M):
Est net length = 1.492e+05um = 7.308e+04H + 7.608e+04V
Usage: (27.0%H 42.9%V) = (8.920e+04um 1.725e+05um) = (7382 5752)
Obstruct: 26 = 0 (0.0%H) + 26 (0.9%V)
Overflow: 143 = 0 (0.00% H) + 143 (5.19% V)

Phase 1b route (0:00:00.0 277.9M):
Usage: (26.9%H 42.9%V) = (8.904e+04um 1.725e+05um) = (7369 5752)
Overflow: 141 = 0 (0.00% H) + 141 (5.10% V)

Phase 1c route (0:00:00.0 277.9M):
Usage: (26.8%H 42.9%V) = (8.870e+04um 1.728e+05um) = (7340 5763)
Overflow: 134 = 0 (0.00% H) + 134 (4.84% V)

Phase 1d route (0:00:00.0 277.9M):
Usage: (26.8%H 43.0%V) = (8.884e+04um 1.731e+05um) = (7352 5775)
Overflow: 113 = 0 (0.00% H) + 113 (4.08% V)

Phase 1e route (0:00:00.0 278.5M):
Usage: (26.9%H 43.4%V) = (8.956e+04um 1.744e+05um) = (7379 5818)
Overflow: 73 = 0 (0.00% H) + 73 (2.64% V)

Phase 1f route (0:00:00.0 278.5M):
Usage: (27.2%H 43.6%V) = (9.049e+04um 1.753e+05um) = (7439 5847)
Overflow: 34 = 0 (0.00% H) + 34 (1.23% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	34	 1.23%
--------------------------------------
  0:	1	 0.04%	464	16.80%
  1:	14	 0.50%	478	17.31%
  2:	35	 1.26%	460	16.65%
  3:	73	 2.62%	431	15.60%
  4:	143	 5.13%	298	10.79%
  5:	234	 8.39%	474	17.16%
  6:	399	14.31%	1	 0.04%
  7:	538	19.30%	6	 0.22%
  8:	623	22.35%	0	 0.00%
  9:	520	18.65%	9	 0.33%
 10:	208	 7.46%	37	 1.34%
 12:	0	 0.00%	66	 2.39%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%


Global route (cpu=0.0s real=0.0s 277.3M)


*** After '-updateRemainTrks' operation: 

Usage: (27.2%H 43.6%V) = (9.049e+04um 1.753e+05um) = (7439 5847)
Overflow: 34 = 0 (0.00% H) + 34 (1.23% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	34	 1.23%
--------------------------------------
  0:	1	 0.04%	464	16.80%
  1:	14	 0.50%	478	17.31%
  2:	35	 1.26%	460	16.65%
  3:	73	 2.62%	431	15.60%
  4:	143	 5.13%	298	10.79%
  5:	234	 8.39%	474	17.16%
  6:	399	14.31%	1	 0.04%
  7:	538	19.30%	6	 0.22%
  8:	623	22.35%	0	 0.00%
  9:	520	18.65%	9	 0.33%
 10:	208	 7.46%	37	 1.34%
 12:	0	 0.00%	66	 2.39%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%



*** Completed Phase 1 route (0:00:00.0 275.3M) ***


Total length: 1.565e+05um, number of vias: 7116
M1(H) length: 0.000e+00um, number of vias: 3757
M2(V) length: 8.436e+04um, number of vias: 3359
M3(H) length: 7.216e+04um
*** Completed Phase 2 route (0:00:00.0 275.4M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=275.4M) ***
Peak Memory Usage was 275.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=275.4M) ***

Extraction called for design 'sd_interface' of instances=1247 and nets=1360 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 275.426M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.100  | 95.100  | 97.378  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.990%
Routing Overflow: 0.00% H and 1.23% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.34 sec
Total Real time: 1.0 sec
Total Memory Usage: 282.613281 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 282.6M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=283.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=283.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.100  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   146   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.990%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 283.1M **
*info: Start fixing DRV (Mem = 283.05M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 283.05M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=283.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.100  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   146   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.990%
Routing Overflow: 0.00% H and 1.23% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 283.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 283.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.100  | 95.100  | 97.378  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.990%
Routing Overflow: 0.00% H and 1.23% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 283.1M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=283.1M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=288.1M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 288.312M)

Start to trace clock trees ...
*** Begin Tracer (mem=288.3M) ***
Tracing Clock clk ...
*** End Tracer (mem=289.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 288.312M)

****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 73
Nr.          Rising  Sync Pins  : 73
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (73-leaf) (mem=288.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=20[476,495] N73 B3 G1 A8(7.5) L[3,3] score=2227 cpu=0:00:00.0 mem=288M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.6, real=0:00:00.0, mem=288.3M)



**** CK_START: Update Database (mem=288.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=288.3M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 42 insts, mean move: 2.46 um, max move: 4.80 um
	max move on inst (clk__L1_I0): (568.80, 51.00) --> (564.00, 51.00)
move report: rPlace moves 42 insts, mean move: 2.46 um, max move: 4.80 um
	max move on inst (clk__L1_I0): (568.80, 51.00) --> (564.00, 51.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.80 um
  inst (clk__L1_I0) with max move: (568.8, 51) -> (564, 51)
  mean    (X+Y) =         2.46 um
Total instances moved : 42
*** cpu=0:00:00.0   mem=282.8M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 282.797M)
checking logic of clock tree 'clk'...

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 73
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myTimer/bigCounter/count_out_reg[1]/CLK 493.9(ps)
Min trig. edge delay at sink(R): SDController/LoadFIFO/count_out_reg[5]/CLK 478.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 478.1~493.9(ps)        0~100000(ps)        
Fall Phase Delay               : 500.4~516.2(ps)        0~100000(ps)        
Trig. Edge Skew                : 15.8(ps)               300(ps)             
Rise Skew                      : 15.8(ps)               
Fall Skew                      : 15.8(ps)               
Max. Rise Buffer Tran.         : 145.1(ps)              400(ps)             
Max. Fall Buffer Tran.         : 146.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 397.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 396.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 144.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 146(ps)                0(ps)               
Min. Rise Sink Tran.           : 383.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 383(ps)                0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 73
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myTimer/bigCounter/count_out_reg[1]/CLK 493.9(ps)
Min trig. edge delay at sink(R): SDController/LoadFIFO/count_out_reg[5]/CLK 478.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 478.1~493.9(ps)        0~100000(ps)        
Fall Phase Delay               : 500.4~516.2(ps)        0~100000(ps)        
Trig. Edge Skew                : 15.8(ps)               300(ps)             
Rise Skew                      : 15.8(ps)               
Fall Skew                      : 15.8(ps)               
Max. Rise Buffer Tran.         : 145.1(ps)              400(ps)             
Max. Fall Buffer Tran.         : 146.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 397.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 396.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 144.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 146(ps)                0(ps)               
Min. Rise Sink Tran.           : 383.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 383(ps)                0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=282.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=282.8M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 73
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myTimer/bigCounter/count_out_reg[1]/CLK 493.9(ps)
Min trig. edge delay at sink(R): SDController/LoadFIFO/count_out_reg[5]/CLK 478.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 478.1~493.9(ps)        0~100000(ps)        
Fall Phase Delay               : 500.4~516.2(ps)        0~100000(ps)        
Trig. Edge Skew                : 15.8(ps)               300(ps)             
Rise Skew                      : 15.8(ps)               
Fall Skew                      : 15.8(ps)               
Max. Rise Buffer Tran.         : 145.1(ps)              400(ps)             
Max. Fall Buffer Tran.         : 146.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 397.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 396.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 144.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 146(ps)                0(ps)               
Min. Rise Sink Tran.           : 383.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 383(ps)                0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:00.7, real=0:00:01.0, mem=282.8M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=282.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 4 nets with 1 extra space.
routingBox: (1200 0) (1095600 1000950)
coreBox:    (81600 51000) (1017750 951000)

Phase 1a route (0:00:00.0 284.1M):
Est net length = 1.501e+05um = 7.318e+04H + 7.692e+04V
Usage: (28.0%H 44.3%V) = (9.269e+04um 1.797e+05um) = (7673 5993)
Obstruct: 25 = 0 (0.0%H) + 25 (0.9%V)
Overflow: 170 = 0 (0.00% H) + 170 (6.15% V)

Phase 1b route (0:00:00.0 285.1M):
Usage: (28.0%H 44.3%V) = (9.257e+04um 1.797e+05um) = (7663 5993)
Overflow: 165 = 0 (0.00% H) + 165 (5.97% V)

Phase 1c route (0:00:00.0 285.1M):
Usage: (27.9%H 44.4%V) = (9.221e+04um 1.800e+05um) = (7633 6004)
Overflow: 156 = 0 (0.00% H) + 156 (5.66% V)

Phase 1d route (0:00:00.0 285.1M):
Usage: (27.9%H 44.5%V) = (9.238e+04um 1.805e+05um) = (7647 6020)
Overflow: 135 = 0 (0.00% H) + 135 (4.87% V)

Phase 1e route (0:00:00.0 285.7M):
Usage: (28.1%H 44.8%V) = (9.330e+04um 1.816e+05um) = (7691 6056)
Overflow: 86 = 0 (0.00% H) + 86 (3.12% V)

Phase 1f route (0:00:00.0 285.7M):
Usage: (28.3%H 45.0%V) = (9.420e+04um 1.826e+05um) = (7750 6089)
Overflow: 47 = 0 (0.00% H) + 47 (1.72% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.22%
 -1:	0	 0.00%	39	 1.41%
--------------------------------------
  0:	3	 0.11%	477	17.26%
  1:	13	 0.47%	494	17.88%
  2:	37	 1.33%	452	16.36%
  3:	74	 2.65%	433	15.67%
  4:	171	 6.13%	262	 9.48%
  5:	281	10.08%	476	17.23%
  6:	416	14.92%	2	 0.07%
  7:	470	16.86%	6	 0.22%
  8:	655	23.49%	0	 0.00%
  9:	466	16.71%	9	 0.33%
 10:	202	 7.25%	37	 1.34%
 12:	0	 0.00%	66	 2.39%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%


Global route (cpu=0.0s real=1.0s 284.7M)


*** After '-updateRemainTrks' operation: 

Usage: (28.3%H 45.0%V) = (9.420e+04um 1.826e+05um) = (7750 6089)
Overflow: 47 = 0 (0.00% H) + 47 (1.72% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.22%
 -1:	0	 0.00%	39	 1.41%
--------------------------------------
  0:	3	 0.11%	477	17.26%
  1:	13	 0.47%	494	17.88%
  2:	37	 1.33%	452	16.36%
  3:	74	 2.65%	433	15.67%
  4:	171	 6.13%	262	 9.48%
  5:	281	10.08%	476	17.23%
  6:	416	14.92%	2	 0.07%
  7:	470	16.86%	6	 0.22%
  8:	655	23.49%	0	 0.00%
  9:	466	16.71%	9	 0.33%
 10:	202	 7.25%	37	 1.34%
 12:	0	 0.00%	66	 2.39%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%



*** Completed Phase 1 route (0:00:00.0 282.8M) ***


Total length: 1.575e+05um, number of vias: 7126
M1(H) length: 0.000e+00um, number of vias: 3763
M2(V) length: 8.501e+04um, number of vias: 3363
M3(H) length: 7.244e+04um
*** Completed Phase 2 route (0:00:00.0 282.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=282.9M) ***
Peak Memory Usage was 282.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=282.9M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=282.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 4 nets with 1 extra space.
routingBox: (1200 0) (1095600 1000950)
coreBox:    (81600 51000) (1017750 951000)

Phase 1a route (0:00:00.0 284.2M):
Est net length = 1.501e+05um = 7.318e+04H + 7.692e+04V
Usage: (28.0%H 44.3%V) = (9.269e+04um 1.797e+05um) = (7673 5993)
Obstruct: 25 = 0 (0.0%H) + 25 (0.9%V)
Overflow: 170 = 0 (0.00% H) + 170 (6.15% V)

Phase 1b route (0:00:00.0 285.4M):
Usage: (28.0%H 44.3%V) = (9.257e+04um 1.797e+05um) = (7663 5993)
Overflow: 165 = 0 (0.00% H) + 165 (5.97% V)

Phase 1c route (0:00:00.0 285.4M):
Usage: (27.9%H 44.4%V) = (9.221e+04um 1.800e+05um) = (7633 6004)
Overflow: 156 = 0 (0.00% H) + 156 (5.66% V)

Phase 1d route (0:00:00.0 285.4M):
Usage: (27.9%H 44.5%V) = (9.238e+04um 1.805e+05um) = (7647 6020)
Overflow: 135 = 0 (0.00% H) + 135 (4.87% V)

Phase 1e route (0:00:00.0 286.1M):
Usage: (28.1%H 44.8%V) = (9.330e+04um 1.816e+05um) = (7691 6056)
Overflow: 86 = 0 (0.00% H) + 86 (3.12% V)

Phase 1f route (0:00:00.0 286.1M):
Usage: (28.3%H 45.0%V) = (9.420e+04um 1.826e+05um) = (7750 6089)
Overflow: 47 = 0 (0.00% H) + 47 (1.72% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.22%
 -1:	0	 0.00%	39	 1.41%
--------------------------------------
  0:	3	 0.11%	477	17.26%
  1:	13	 0.47%	494	17.88%
  2:	37	 1.33%	452	16.36%
  3:	74	 2.65%	433	15.67%
  4:	171	 6.13%	262	 9.48%
  5:	281	10.08%	476	17.23%
  6:	416	14.92%	2	 0.07%
  7:	470	16.86%	6	 0.22%
  8:	655	23.49%	0	 0.00%
  9:	466	16.71%	9	 0.33%
 10:	202	 7.25%	37	 1.34%
 12:	0	 0.00%	66	 2.39%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%


Global route (cpu=0.0s real=0.0s 284.9M)


*** After '-updateRemainTrks' operation: 

Usage: (28.3%H 45.0%V) = (9.420e+04um 1.826e+05um) = (7750 6089)
Overflow: 47 = 0 (0.00% H) + 47 (1.72% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.22%
 -1:	0	 0.00%	39	 1.41%
--------------------------------------
  0:	3	 0.11%	477	17.26%
  1:	13	 0.47%	494	17.88%
  2:	37	 1.33%	452	16.36%
  3:	74	 2.65%	433	15.67%
  4:	171	 6.13%	262	 9.48%
  5:	281	10.08%	476	17.23%
  6:	416	14.92%	2	 0.07%
  7:	470	16.86%	6	 0.22%
  8:	655	23.49%	0	 0.00%
  9:	466	16.71%	9	 0.33%
 10:	202	 7.25%	37	 1.34%
 12:	0	 0.00%	66	 2.39%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%



*** Completed Phase 1 route (0:00:00.0 282.9M) ***


Total length: 1.575e+05um, number of vias: 7126
M1(H) length: 0.000e+00um, number of vias: 3763
M2(V) length: 8.501e+04um, number of vias: 3363
M3(H) length: 7.244e+04um
*** Completed Phase 2 route (0:00:00.0 283.0M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=283.0M) ***
Peak Memory Usage was 282.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=283.0M) ***

Extraction called for design 'sd_interface' of instances=1250 and nets=1363 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 283.000M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.057  | 95.057  | 97.874  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.118%
Routing Overflow: 0.00% H and 1.72% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.35 sec
Total Real time: 1.0 sec
Total Memory Usage: 289.515625 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'sd_interface' of instances=1250 and nets=1363 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 289.516M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 283.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=283.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=283.0M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:29.3, mem=283.0M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 289.5M)
Number of Loop : 10
Start delay calculation (mem=289.516M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=289.516M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 289.5M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.629 ns 
 TNS         : -1.161 ns 
 Viol paths  : 3 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:00:29.4, mem=289.6M)
Setting analysis mode to setup ...
Info: 4 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   94.643 ns     94.643 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 94.643 ns 
 reg2reg WS  : 94.643 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 94.643 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.3, REAL=0:00:00.0, totSessionCpu=0:00:29.6, mem=289.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.643  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   146   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.629  |
|           TNS (ns):| -1.161  |
|    Violating Paths:|    3    |
|          All Paths:|   146   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.118%
------------------------------------------------------------
Info: 4 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.3, REAL=0:00:00.0, totSessionCpu=0:00:29.6, mem=289.9M)
Density before buffering = 0.521 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: eDetect/d_reg/D net SDDI
Iter 0: Hold WNS: -0.629 Hold TNS: -1.161 #Viol Endpoints: 3 CPU: 0:00:03.2
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 17 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
Worst hold path end point: eDetect/d_reg/D net FE_PHN16_SDDI
Iter 1: Hold WNS: -0.394 Hold TNS: -0.573 #Viol Endpoints: 2 CPU: 0:00:03.2
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 9 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold path end point: eDetect/d_reg/D net FE_PHN16_SDDI
Iter 2: Hold WNS: -0.046 Hold TNS: -0.046 #Viol Endpoints: 1 CPU: 0:00:03.2
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 6 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.021 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: SDController/state_reg[4]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 94.643 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:myFIFO/WriteCnt/count_out_reg[6]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.021 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: SDController/state_reg[4]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 94.643 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:myFIFO/WriteCnt/count_out_reg[6]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.021 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: SDController/state_reg[4]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 94.643 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:myFIFO/WriteCnt/count_out_reg[6]/D 
--------------------------------------------------- 
Density after buffering = 0.523 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 4 nets for commit
*info: Added a total of 4 cells to fix/reduce hold violation
*info:
*info:            1 cell  of type 'CLKBUF2' used
*info:            3 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:00.4, REAL=0:00:00.0, totSessionCpu=0:00:29.6, mem=290.2M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=290.2M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 1.398e+05 (6.791e+04 7.190e+04) (ext = 1.783e+04)
default core: bins with density >  0.75 =    0 % ( 0 / 12 )
*** Starting trialRoute (mem=290.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 4 nets with 1 extra space.
routingBox: (1200 0) (1095600 1000950)
coreBox:    (81600 51000) (1017750 951000)

Phase 1a route (0:00:00.0 291.5M):
Est net length = 1.506e+05um = 7.308e+04H + 7.755e+04V
Usage: (28.0%H 44.6%V) = (9.256e+04um 1.807e+05um) = (7662 6028)
Obstruct: 25 = 0 (0.0%H) + 25 (0.9%V)
Overflow: 177 = 0 (0.00% H) + 177 (6.42% V)

Phase 1b route (0:00:00.0 292.7M):
Usage: (27.9%H 44.6%V) = (9.244e+04um 1.807e+05um) = (7652 6028)
Overflow: 172 = 0 (0.00% H) + 172 (6.24% V)

Phase 1c route (0:00:00.0 292.7M):
Usage: (27.8%H 44.7%V) = (9.208e+04um 1.811e+05um) = (7622 6040)
Overflow: 164 = 0 (0.00% H) + 164 (5.93% V)

Phase 1d route (0:00:00.0 292.7M):
Usage: (27.9%H 44.8%V) = (9.231e+04um 1.817e+05um) = (7639 6059)
Overflow: 136 = 0 (0.00% H) + 136 (4.92% V)

Phase 1e route (0:00:00.0 293.2M):
Usage: (28.0%H 45.1%V) = (9.316e+04um 1.828e+05um) = (7677 6097)
Overflow: 89 = 0 (0.00% H) + 89 (3.23% V)

Phase 1f route (0:00:00.0 293.2M):
Usage: (28.3%H 45.3%V) = (9.408e+04um 1.838e+05um) = (7738 6131)
Overflow: 48 = 0 (0.00% H) + 48 (1.75% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.22%
 -1:	0	 0.00%	40	 1.45%
--------------------------------------
  0:	3	 0.11%	481	17.41%
  1:	13	 0.47%	498	18.02%
  2:	37	 1.33%	448	16.21%
  3:	73	 2.62%	431	15.60%
  4:	173	 6.21%	267	 9.66%
  5:	271	 9.72%	471	17.05%
  6:	427	15.32%	1	 0.04%
  7:	495	17.75%	4	 0.14%
  8:	597	21.41%	6	 0.22%
  9:	496	17.79%	3	 0.11%
 10:	203	 7.28%	37	 1.34%
 12:	0	 0.00%	66	 2.39%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%


Global route (cpu=0.0s real=1.0s 292.0M)


*** After '-updateRemainTrks' operation: 

Usage: (28.3%H 45.3%V) = (9.408e+04um 1.838e+05um) = (7738 6131)
Overflow: 48 = 0 (0.00% H) + 48 (1.75% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	6	 0.22%
 -1:	0	 0.00%	40	 1.45%
--------------------------------------
  0:	3	 0.11%	481	17.41%
  1:	13	 0.47%	498	18.02%
  2:	37	 1.33%	448	16.21%
  3:	73	 2.62%	431	15.60%
  4:	173	 6.21%	267	 9.66%
  5:	271	 9.72%	471	17.05%
  6:	427	15.32%	1	 0.04%
  7:	495	17.75%	4	 0.14%
  8:	597	21.41%	6	 0.22%
  9:	496	17.79%	3	 0.11%
 10:	203	 7.28%	37	 1.34%
 12:	0	 0.00%	66	 2.39%
 16:	0	 0.00%	2	 0.07%
 17:	0	 0.00%	2	 0.07%



*** Completed Phase 1 route (0:00:00.0 290.2M) ***


Total length: 1.579e+05um, number of vias: 7150
M1(H) length: 0.000e+00um, number of vias: 3771
M2(V) length: 8.557e+04um, number of vias: 3379
M3(H) length: 7.231e+04um
*** Completed Phase 2 route (0:00:00.0 290.2M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=290.2M) ***
Peak Memory Usage was 290.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=290.2M) ***

Extraction called for design 'sd_interface' of instances=1254 and nets=1367 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 283.562M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 290.1M)
Number of Loop : 10
Start delay calculation (mem=290.078M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=290.078M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 290.1M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 290.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 290.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.643  | 94.643  | 97.806  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.027  |  0.567  |  0.027  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.307%
Routing Overflow: 0.00% H and 1.75% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 283.6M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 283.6M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=283.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=283.6M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.643  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   146   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.307%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 290.1M **
*** Starting optimizing excluded clock nets MEM= 290.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 290.1M) ***
*** Starting optimizing excluded clock nets MEM= 290.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 290.1M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 290.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.643  | 94.643  | 97.806  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.307%
Routing Overflow: 0.00% H and 1.75% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:02, mem = 290.1M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1087.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 73
Nr. of Buffer                  : 3
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): myFIFO/ReadCnt/count_out_reg[2]/CLK 524.7(ps)
Min trig. edge delay at sink(R): SDController/LoadFIFO/count_out_reg[15]/CLK 476.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 476.1~524.7(ps)        0~100000(ps)        
Fall Phase Delay               : 491.9~544.4(ps)        0~100000(ps)        
Trig. Edge Skew                : 48.6(ps)               300(ps)             
Rise Skew                      : 48.6(ps)               
Fall Skew                      : 52.5(ps)               
Max. Rise Buffer Tran.         : 174.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 176.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 466.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 467.2(ps)              400(ps)             
Min. Rise Buffer Tran.         : 174.5(ps)              0(ps)               
Min. Fall Buffer Tran.         : 175.8(ps)              0(ps)               
Min. Rise Sink Tran.           : 455.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 456.6(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1087                   

Max. Local Skew                : 45.5(ps)               
  SDController/LoadFIFO/count_out_reg[15]/CLK(R)->
  SDController/LoadFIFO/rollover_flag_reg/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=292.1M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 5561 filler insts (cell FILL / prefix FILLER).
*INFO: Total 5561 filler insts added - prefix FILLER (CPU: 0:00:00.0).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Dec  8 03:46:15 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg43/ece337/Project/Cameron-SD
SPECIAL ROUTE ran on machine: ee215lnx04.ecn.purdue.edu (Linux 2.6.32-573.8.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
(from .sroute_696.conf) srouteConnectPowerBump set to false
(from .sroute_696.conf) routeSpecial set to true
(from .sroute_696.conf) srouteFollowCorePinEnd set to 3
(from .sroute_696.conf) srouteFollowPadPin set to true
(from .sroute_696.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_696.conf) sroutePadPinAllPorts set to true
(from .sroute_696.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 508.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 25 used
Read in 6815 components
  6815 core components: 0 unplaced, 6731 placed, 84 fixed
Read in 59 physical pins
  59 physical pins: 0 unplaced, 59 placed, 0 fixed
Read in 51 nets
Read in 2 special nets, 2 routed
Read in 13689 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 2  open: 4
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 2
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 515.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 59 io pins ...
 Updating DB with 5 via definition ...

sroute post-processing starts at Tue Dec  8 03:46:16 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Dec  8 03:46:16 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.07 megs
sroute: Total Peak Memory used = 293.06 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Dec  8 03:46:16 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 293.00 (Mb)
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Dec  8 03:46:16 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Dec  8 03:46:16 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H         728      63.05%
#  Metal 2        V         728       0.00%
#  Metal 3        H         728       0.00%
#  ------------------------------------------
#  Total                   2184      21.02%
#
#  4 nets (0.29%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 308.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 309.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 309.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 309.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 309.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     10(1.37%)      5(0.69%)      4(0.55%)      1(0.14%)   (2.75%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     10(0.52%)      5(0.26%)      4(0.21%)      1(0.05%)   (1.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total wire length = 180707 um.
#Total half perimeter of net bounding box = 139574 um.
#Total wire length on LAYER metal1 = 156 um.
#Total wire length on LAYER metal2 = 97295 um.
#Total wire length on LAYER metal3 = 83257 um.
#Total number of vias = 5261
#Up-Via Summary (total 5261):
#           
#-----------------------
#  Metal 1         3044
#  Metal 2         2217
#-----------------------
#                  5261 
#
#Max overcon = 7 tracks.
#Total overcon = 1.03%.
#Worst layer Gcell overcon rate = 2.75%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 309.00 (Mb)
#Peak memory = 342.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 314.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 314.00 (Mb)
#Complete Detail Routing.
#Total wire length = 170796 um.
#Total half perimeter of net bounding box = 139574 um.
#Total wire length on LAYER metal1 = 16064 um.
#Total wire length on LAYER metal2 = 88900 um.
#Total wire length on LAYER metal3 = 65832 um.
#Total number of vias = 6934
#Up-Via Summary (total 6934):
#           
#-----------------------
#  Metal 1         3846
#  Metal 2         3088
#-----------------------
#                  6934 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.00 (Mb)
#Total memory = 310.00 (Mb)
#Peak memory = 342.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.00 (Mb)
#Total memory = 302.00 (Mb)
#Peak memory = 342.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Dec  8 03:46:17 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'sd_interface' of instances=6815 and nets=1367 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./sd_interface_4h07KM_696.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 302.6M)
Creating parasitic data file './sd_interface_4h07KM_696.rcdb.d/header.seq' for storing RC.
Extracted 10.0178% (CPU Time= 0:00:00.0  MEM= 303.6M)
Extracted 20.0228% (CPU Time= 0:00:00.0  MEM= 303.6M)
Extracted 30.0152% (CPU Time= 0:00:00.0  MEM= 303.6M)
Extracted 40.0203% (CPU Time= 0:00:00.0  MEM= 303.6M)
Extracted 50.0254% (CPU Time= 0:00:00.0  MEM= 303.6M)
Extracted 60.0178% (CPU Time= 0:00:00.0  MEM= 303.6M)
Extracted 70.0228% (CPU Time= 0:00:00.0  MEM= 303.6M)
Extracted 80.0152% (CPU Time= 0:00:00.0  MEM= 303.6M)
Extracted 90.0203% (CPU Time= 0:00:00.0  MEM= 303.6M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 303.6M)
Nr. Extracted Resistors     : 14807
Nr. Extracted Ground Cap.   : 16079
Nr. Extracted Coupling Cap. : 36608
Opening parasitic data file './sd_interface_4h07KM_696.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 302.6M)
Creating parasitic data file './sd_interface_4h07KM_696.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './sd_interface_4h07KM_696.rcdb.d/header.seq'. 1284 times net's RC data read were performed.
Opening parasitic data file './sd_interface_4h07KM_696.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:02.0  MEM: 302.562M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 302.6M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 1367 NETS and 0 SPECIALNETS signatures
#Created 6816 instance signatures
Begin checking placement ...
*info: Placed = 6731
*info: Unplaced = 0
Placement Density:100.00%(839520/839520)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'sd_interface' of instances=6815 and nets=1367 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design sd_interface.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./sd_interface_4h07KM_696.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 313.6M)
Creating parasitic data file './sd_interface_4h07KM_696.rcdb.d/header.seq' for storing RC.
Extracted 10.0178% (CPU Time= 0:00:00.0  MEM= 313.6M)
Extracted 20.0228% (CPU Time= 0:00:00.0  MEM= 313.6M)
Extracted 30.0152% (CPU Time= 0:00:00.0  MEM= 313.6M)
Extracted 40.0203% (CPU Time= 0:00:00.0  MEM= 313.6M)
Extracted 50.0254% (CPU Time= 0:00:00.0  MEM= 313.6M)
Extracted 60.0178% (CPU Time= 0:00:00.0  MEM= 313.6M)
Extracted 70.0228% (CPU Time= 0:00:00.0  MEM= 313.6M)
Extracted 80.0152% (CPU Time= 0:00:00.0  MEM= 313.6M)
Extracted 90.0203% (CPU Time= 0:00:00.0  MEM= 313.6M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 313.6M)
Nr. Extracted Resistors     : 14807
Nr. Extracted Ground Cap.   : 16079
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './sd_interface_4h07KM_696.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 312.566M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 316.3M)
Number of Loop : 10
Start delay calculation (mem=316.324M)...
delayCal using detail RC...
Opening parasitic data file './sd_interface_4h07KM_696.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 318.3M)
Closing parasitic data file './sd_interface_4h07KM_696.rcdb.d/header.seq'. 1284 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=316.324M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 316.3M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.731  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   146   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 316.3M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 316.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.731  | 94.731  | 97.788  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   146   |   72    |   91    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:03, mem = 316.3M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Dec  8 03:46:22 2015

Design Name: sd_interface
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1097.7000, 1000.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Dec  8 03:46:22 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 1.086M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 316.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.3  MEM: 17.1M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (ENCOGDS-2):	Cannot open 'gds2_encounter.map'
<CMD> fit

*** Memory Usage v0.159.2.6.2.1 (Current mem = 331.289M, initial mem = 46.480M) ***
--- Ending "Encounter" (totcpu=0:00:34.8, real=0:05:17, mem=331.3M) ---
