module top
#(parameter param165 = (((~&{((8'hb7) << (8'hbf)), (|(8'h9d))}) ^~ ((((8'hbe) & (8'hbc)) ? ((8'hb8) ? (7'h41) : (8'hb5)) : ((8'ha8) ^ (8'h9e))) >= (~^((8'h9d) ? (8'hb2) : (8'ha4))))) < {(&((~|(8'ha1)) ? ((8'haa) && (8'ha1)) : ((8'ha5) >= (8'hb8)))), (((~|(8'ha8)) != (^~(8'ha7))) ? (((8'h9d) ? (8'hae) : (8'hbc)) + {(8'ha8), (8'ha4)}) : {((8'hb3) ? (8'hb3) : (7'h41)), {(7'h43), (8'ha9)}})}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h26e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire3;
  input wire signed [(3'h6):(1'h0)] wire2;
  input wire signed [(5'h14):(1'h0)] wire1;
  input wire signed [(4'h9):(1'h0)] wire0;
  wire signed [(5'h15):(1'h0)] wire145;
  wire signed [(3'h6):(1'h0)] wire144;
  wire [(4'ha):(1'h0)] wire143;
  wire signed [(2'h3):(1'h0)] wire141;
  wire [(4'he):(1'h0)] wire17;
  wire signed [(4'hf):(1'h0)] wire16;
  wire [(3'h4):(1'h0)] wire15;
  reg [(4'hd):(1'h0)] reg164 = (1'h0);
  reg [(4'h8):(1'h0)] reg163 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg162 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg161 = (1'h0);
  reg [(4'hf):(1'h0)] reg160 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg159 = (1'h0);
  reg [(4'h8):(1'h0)] reg158 = (1'h0);
  reg [(3'h5):(1'h0)] reg157 = (1'h0);
  reg [(2'h3):(1'h0)] reg156 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg155 = (1'h0);
  reg [(5'h12):(1'h0)] reg154 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg153 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg152 = (1'h0);
  reg [(4'h9):(1'h0)] reg151 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg150 = (1'h0);
  reg [(3'h5):(1'h0)] reg149 = (1'h0);
  reg [(5'h10):(1'h0)] reg148 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg147 = (1'h0);
  reg [(4'hb):(1'h0)] reg146 = (1'h0);
  reg [(4'hc):(1'h0)] reg37 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg36 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg35 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg34 = (1'h0);
  reg [(3'h6):(1'h0)] reg33 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg32 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg31 = (1'h0);
  reg [(4'hc):(1'h0)] reg30 = (1'h0);
  reg [(5'h15):(1'h0)] reg29 = (1'h0);
  reg [(5'h12):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg27 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg26 = (1'h0);
  reg [(5'h13):(1'h0)] reg25 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg24 = (1'h0);
  reg [(4'h9):(1'h0)] reg23 = (1'h0);
  reg [(5'h13):(1'h0)] reg22 = (1'h0);
  reg [(5'h10):(1'h0)] reg21 = (1'h0);
  reg [(4'hd):(1'h0)] reg20 = (1'h0);
  reg [(4'hd):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg18 = (1'h0);
  reg [(4'ha):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg13 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg11 = (1'h0);
  reg [(3'h5):(1'h0)] reg10 = (1'h0);
  reg [(2'h3):(1'h0)] reg9 = (1'h0);
  reg [(3'h7):(1'h0)] reg8 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg7 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg6 = (1'h0);
  reg [(5'h15):(1'h0)] reg5 = (1'h0);
  reg [(4'he):(1'h0)] reg4 = (1'h0);
  assign y = {wire145,
                 wire144,
                 wire143,
                 wire141,
                 wire17,
                 wire16,
                 wire15,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg155,
                 reg154,
                 reg153,
                 reg152,
                 reg151,
                 reg150,
                 reg149,
                 reg148,
                 reg147,
                 reg146,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= $unsigned($unsigned({(7'h44)}));
      if (wire0[(4'h9):(3'h6)])
        begin
          reg5 <= $signed($unsigned(wire3[(4'h8):(2'h3)]));
          if (reg5)
            begin
              reg6 <= $signed(($unsigned($signed($unsigned(reg4))) ~^ wire2));
            end
          else
            begin
              reg6 <= $unsigned((wire2[(1'h1):(1'h0)] ^~ (~|reg6[(1'h0):(1'h0)])));
              reg7 <= reg4[(4'hd):(4'hc)];
              reg8 <= (~|(-$signed($unsigned(wire3))));
              reg9 <= $unsigned((&(((wire0 + wire0) ^~ reg6) ?
                  (((8'ha6) || wire2) ?
                      reg7 : (reg5 || wire3)) : ((wire3 << wire2) ^~ (wire0 + reg6)))));
              reg10 <= (~^((($signed(reg9) ^ $signed(reg8)) ?
                  wire1 : (~|(reg9 >>> wire1))) != $unsigned((^~{wire2}))));
            end
          reg11 <= wire3[(4'hb):(1'h0)];
          reg12 <= (reg11[(2'h2):(2'h2)] >= {reg11[(3'h6):(1'h0)]});
          reg13 <= {$signed((~(~{reg10, wire2}))), reg5};
        end
      else
        begin
          reg5 <= {$unsigned((^~($signed(wire3) > {wire2, reg5})))};
          if ($unsigned($signed($unsigned(((wire1 ? reg12 : (8'haf)) ?
              (reg7 << reg6) : (^reg9))))))
            begin
              reg6 <= reg10[(2'h2):(1'h0)];
              reg7 <= wire3;
              reg8 <= {(reg5 * reg6)};
              reg9 <= $signed(reg12);
              reg10 <= $signed({($signed((reg7 ? (8'hbd) : reg10)) ?
                      $signed((reg6 ?
                          (8'hb1) : (8'hb9))) : ($signed(wire0) <= (+reg9))),
                  $signed($signed((reg13 ? wire2 : wire1)))});
            end
          else
            begin
              reg6 <= (wire1[(2'h3):(1'h0)] - (8'ha1));
            end
        end
      reg14 <= $unsigned((reg6[(2'h2):(1'h1)] * reg10[(3'h5):(1'h0)]));
    end
  assign wire15 = (|reg8[(2'h2):(2'h2)]);
  assign wire16 = (-(^{reg7[(2'h3):(2'h3)], reg8}));
  assign wire17 = $unsigned(($unsigned($signed((reg11 ?
                      reg4 : (8'ha4)))) - $signed($unsigned($signed(reg8)))));
  always
    @(posedge clk) begin
      if ((8'h9e))
        begin
          if (($signed($unsigned(((reg6 ? wire1 : reg13) ?
                  (~^(7'h40)) : reg14))) ?
              $signed({$unsigned({reg4}),
                  (reg13[(2'h3):(1'h0)] && reg5[(1'h1):(1'h1)])}) : (((&(reg6 && reg10)) ?
                  reg5 : reg7[(1'h1):(1'h0)]) * reg4)))
            begin
              reg18 <= wire2;
              reg19 <= (wire2 << $unsigned(reg9));
              reg20 <= (^~(8'hb5));
              reg21 <= reg12[(2'h3):(2'h3)];
              reg22 <= $signed($signed((~&(-{reg5, (8'h9f)}))));
            end
          else
            begin
              reg18 <= (wire16 | ({reg5[(2'h2):(1'h1)], reg7} ?
                  (8'h9c) : ((reg22 ?
                      (reg14 ? wire16 : reg9) : (wire1 ?
                          wire3 : (8'hbf))) != $signed(reg13))));
              reg19 <= (((($unsigned(reg9) ?
                      (wire15 ~^ reg11) : $signed(reg5)) & {reg7[(1'h1):(1'h0)],
                      $unsigned((8'hbc))}) ?
                  ((8'hb2) - reg21) : ($signed($signed((8'had))) | {(reg7 ^~ reg4),
                      (~|wire1)})) * wire16);
              reg20 <= $unsigned((~^$unsigned($unsigned($signed(wire3)))));
              reg21 <= (reg12 & $signed((+((~&reg12) ?
                  (reg20 ? (8'h9d) : reg19) : $unsigned(wire3)))));
            end
          reg23 <= (($signed($unsigned($signed(reg7))) ?
              ($signed((^reg19)) ?
                  ((&(8'ha1)) ?
                      {(8'hba)} : $signed(reg10)) : (wire2[(2'h2):(1'h0)] ?
                      $signed(reg11) : {reg20})) : {{(8'h9f)},
                  $signed((reg9 ? wire2 : wire15))}) * (8'ha3));
          reg24 <= wire15;
          reg25 <= reg7[(2'h3):(1'h0)];
          if ({((&(reg8 >= reg5)) ? reg9[(2'h3):(2'h3)] : $signed(wire16)),
              wire0})
            begin
              reg26 <= ((($signed(reg23[(2'h2):(1'h1)]) ^ {(~^reg22)}) ?
                  reg21 : $unsigned(wire16[(4'hd):(2'h2)])) * $signed($signed(({wire3} ?
                  (+reg24) : (reg18 << wire1)))));
              reg27 <= $signed(((&reg26) >>> (($unsigned(reg22) ?
                      wire0[(3'h7):(2'h3)] : reg7) ?
                  $signed(reg8) : $unsigned((reg14 ? wire2 : reg20)))));
            end
          else
            begin
              reg26 <= reg14;
              reg27 <= (wire16[(2'h2):(1'h0)] || ((wire1[(3'h5):(2'h3)] <= ($unsigned(wire16) ?
                      (-(8'ha8)) : {(8'haa), wire15})) ?
                  (((reg22 ? reg20 : (8'h9d)) >> $unsigned((8'hb6))) ?
                      (-(reg11 ? wire15 : reg23)) : {{wire3, reg25},
                          {reg18}}) : reg22));
              reg28 <= reg20[(3'h6):(1'h0)];
              reg29 <= $signed($signed($unsigned({(~&wire17)})));
            end
        end
      else
        begin
          if (reg7[(1'h1):(1'h1)])
            begin
              reg18 <= wire1;
              reg19 <= ((|reg26) >>> reg19[(3'h4):(2'h2)]);
              reg20 <= reg19;
            end
          else
            begin
              reg18 <= reg10;
              reg19 <= (!$unsigned((8'hb1)));
              reg20 <= reg5;
              reg21 <= reg12;
            end
          if (reg18)
            begin
              reg22 <= {((^~(^reg19[(2'h2):(2'h2)])) ?
                      {wire1,
                          wire3[(3'h6):(1'h1)]} : $signed($unsigned((~reg19))))};
              reg23 <= wire16;
            end
          else
            begin
              reg22 <= (~|{$signed(reg29), (8'hb7)});
              reg23 <= ((reg21 ?
                  {$signed((^reg11))} : reg23[(3'h6):(3'h5)]) == reg9[(2'h2):(2'h2)]);
              reg24 <= $signed((8'hb0));
              reg25 <= reg24[(1'h0):(1'h0)];
              reg26 <= reg13;
            end
          reg27 <= $signed({(wire0[(4'h8):(4'h8)] ~^ (reg26 ?
                  $unsigned(reg21) : $unsigned(wire16)))});
          if (reg10)
            begin
              reg28 <= $unsigned((&$unsigned($unsigned((+(8'hb4))))));
            end
          else
            begin
              reg28 <= $unsigned({(+$signed((&reg12))), $unsigned(reg24)});
              reg29 <= (&(reg14[(1'h1):(1'h1)] ?
                  $signed($unsigned((|reg28))) : reg13));
              reg30 <= reg26[(3'h5):(1'h1)];
            end
          if ((~|((($unsigned(reg29) >>> {reg13,
              reg18}) >= (-{(7'h42)})) < (((reg21 <<< reg11) ?
                  $unsigned(reg23) : (8'hbe)) ?
              reg5 : (~&reg6)))))
            begin
              reg31 <= $signed(reg8[(1'h1):(1'h1)]);
            end
          else
            begin
              reg31 <= (reg12 ?
                  reg21[(4'hf):(2'h3)] : ($signed(((~^reg12) ?
                          $unsigned(reg6) : reg27)) ?
                      (((~&reg18) ? reg10 : $unsigned(reg22)) ?
                          ((~reg4) <<< (reg23 ? reg27 : wire15)) : {(reg26 ?
                                  reg14 : wire15)}) : (^~$unsigned(((8'hb7) ?
                          reg24 : wire1)))));
              reg32 <= reg31;
              reg33 <= $unsigned($signed(($unsigned((reg18 ? (8'ha5) : reg19)) ?
                  (!(reg24 >>> (8'hba))) : ({wire3} || (wire3 < wire1)))));
              reg34 <= reg7[(2'h2):(1'h1)];
            end
        end
      reg35 <= wire0[(4'h8):(3'h6)];
      if ($signed($signed($unsigned(reg9))))
        begin
          reg36 <= $signed(reg23);
        end
      else
        begin
          reg36 <= reg31[(3'h5):(2'h3)];
        end
      reg37 <= wire3[(4'h8):(1'h1)];
    end
  module38 #() modinst142 (wire141, clk, reg27, reg14, reg5, reg29);
  assign wire143 = (+({reg5, reg22} == (((-(8'ha9)) > (|reg7)) ?
                       reg31[(4'hb):(2'h2)] : reg21)));
  assign wire144 = ((~wire17[(4'hc):(4'h8)]) << (reg13[(4'h9):(3'h6)] ?
                       ($signed(reg7[(1'h0):(1'h0)]) >> $unsigned(reg18)) : reg11[(4'h8):(2'h3)]));
  assign wire145 = reg8;
  always
    @(posedge clk) begin
      reg146 <= ($unsigned((reg8 < $unsigned(reg27))) << reg11);
      reg147 <= ((reg6 ? wire1 : reg8) ?
          $signed((wire15 ?
              (&reg27) : (reg10 ^~ reg23[(1'h1):(1'h0)]))) : $unsigned(((+((8'h9d) << (8'hae))) ~^ $signed($signed(reg37)))));
      if ($unsigned(((~^($unsigned(reg29) ?
          $unsigned((8'hb4)) : ((8'hac) ?
              (8'hb1) : wire16))) != (+wire2[(3'h6):(3'h5)]))))
        begin
          reg148 <= reg6[(2'h2):(1'h0)];
          reg149 <= reg4[(4'hc):(4'h8)];
          reg150 <= ((-(!(reg29[(3'h4):(1'h0)] ?
                  $signed(wire16) : $signed(reg149)))) ?
              reg7 : $signed(reg147[(2'h2):(1'h1)]));
          if (reg34)
            begin
              reg151 <= (|(8'hbd));
              reg152 <= $signed($unsigned($signed({$signed(reg149),
                  $unsigned(reg20)})));
              reg153 <= (reg11 <<< reg30);
              reg154 <= $signed($unsigned(((^$unsigned(reg24)) > reg30)));
            end
          else
            begin
              reg151 <= reg5;
              reg152 <= $signed({$unsigned(wire16[(3'h4):(1'h0)])});
              reg153 <= ($signed(reg33[(3'h4):(1'h1)]) ?
                  (wire0[(4'h9):(2'h3)] > ((~&(reg151 & reg152)) || reg26)) : $unsigned($unsigned(wire143[(1'h0):(1'h0)])));
              reg154 <= $unsigned(reg22);
              reg155 <= (8'hb8);
            end
        end
      else
        begin
          reg148 <= reg37;
        end
      reg156 <= ($signed((|{$signed(reg29)})) ? reg28 : reg152[(4'hc):(2'h3)]);
      reg157 <= (~&(($signed(((8'h9f) > reg32)) ?
              wire145[(3'h4):(3'h4)] : {(wire16 ? reg4 : reg152),
                  $unsigned(reg154)}) ?
          ((|$unsigned(wire15)) & (!$unsigned(wire141))) : ((~|{reg5, reg20}) ?
              reg11[(2'h3):(1'h1)] : wire2)));
    end
  always
    @(posedge clk) begin
      reg158 <= $unsigned(reg37);
      reg159 <= (reg33[(3'h5):(3'h5)] ?
          $unsigned((~|($signed(reg27) ?
              (reg152 * reg157) : (~reg11)))) : (($signed(reg33[(1'h0):(1'h0)]) == $signed(wire145)) ~^ (+(~^$unsigned((8'ha7))))));
      if ({(wire141 ? reg14 : reg25)})
        begin
          reg160 <= {$unsigned(reg27)};
          reg161 <= $signed($signed($signed(reg30[(3'h5):(1'h0)])));
          if ((&(8'hb8)))
            begin
              reg162 <= reg148[(1'h1):(1'h1)];
              reg163 <= reg148;
              reg164 <= {reg154[(1'h0):(1'h0)]};
            end
          else
            begin
              reg162 <= (reg152 + wire17[(1'h0):(1'h0)]);
              reg163 <= ((wire17 ?
                      reg8[(3'h5):(3'h4)] : {$signed((|(7'h42)))}) ?
                  wire3[(4'h9):(3'h5)] : (&reg33[(2'h3):(1'h1)]));
              reg164 <= ((reg6[(1'h1):(1'h0)] ?
                      $unsigned($signed((reg28 || reg149))) : (((reg19 ?
                                  reg162 : wire3) ?
                              reg32[(1'h1):(1'h0)] : (reg22 ?
                                  reg29 : (8'hac))) ?
                          {$unsigned(reg36), (reg19 == (8'hbf))} : (-{(7'h43),
                              wire0}))) ?
                  $signed(($unsigned($signed(reg35)) ~^ {{reg158, (8'hbe)},
                      wire15[(1'h1):(1'h0)]})) : $unsigned((reg32 ?
                      reg34[(3'h4):(2'h3)] : $unsigned((reg4 ?
                          wire0 : (8'hb8))))));
            end
        end
      else
        begin
          reg160 <= (!$unsigned((~|wire1[(3'h6):(3'h4)])));
          reg161 <= (($signed($unsigned($unsigned(reg7))) ?
              (~&{$unsigned(reg161)}) : $unsigned($signed((reg36 && reg33)))) ^ ((!reg155[(2'h3):(2'h3)]) ?
              ($unsigned($signed(reg33)) ?
                  reg10 : (8'hbb)) : ($unsigned((reg34 << (8'ha3))) ^~ (^~reg8[(1'h1):(1'h1)]))));
          reg162 <= wire144;
        end
    end
endmodule

module module38
#(parameter param139 = (-(((+((8'hac) ^ (8'ha3))) >> (((8'h9d) != (8'hb6)) <= ((8'hb7) ? (8'ha8) : (8'hb9)))) == {((|(8'hbb)) >>> ((8'ha7) ? (8'haf) : (8'hb5))), ({(8'ha9)} || ((8'had) ? (8'ha2) : (8'ha2)))})), 
parameter param140 = (8'hab))
(y, clk, wire39, wire40, wire41, wire42);
  output wire [(32'h20e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hc):(1'h0)] wire39;
  input wire [(4'ha):(1'h0)] wire40;
  input wire signed [(5'h15):(1'h0)] wire41;
  input wire [(5'h11):(1'h0)] wire42;
  wire signed [(4'hf):(1'h0)] wire138;
  wire signed [(5'h10):(1'h0)] wire137;
  wire [(5'h13):(1'h0)] wire130;
  wire signed [(5'h15):(1'h0)] wire43;
  wire signed [(4'hf):(1'h0)] wire44;
  wire signed [(5'h15):(1'h0)] wire45;
  wire [(3'h7):(1'h0)] wire46;
  wire signed [(5'h11):(1'h0)] wire47;
  wire signed [(5'h11):(1'h0)] wire84;
  wire [(4'hf):(1'h0)] wire86;
  wire [(4'hf):(1'h0)] wire87;
  wire [(4'hf):(1'h0)] wire88;
  wire [(5'h10):(1'h0)] wire89;
  wire signed [(5'h13):(1'h0)] wire90;
  wire [(5'h10):(1'h0)] wire110;
  reg signed [(5'h13):(1'h0)] reg136 = (1'h0);
  reg [(3'h4):(1'h0)] reg135 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg134 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg133 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg132 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg131 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg129 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg128 = (1'h0);
  reg [(4'ha):(1'h0)] reg127 = (1'h0);
  reg [(4'hb):(1'h0)] reg126 = (1'h0);
  reg [(4'hb):(1'h0)] reg125 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg124 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg123 = (1'h0);
  reg [(5'h12):(1'h0)] reg122 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg121 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg120 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg119 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg118 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg117 = (1'h0);
  reg [(2'h2):(1'h0)] reg116 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg115 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg114 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg113 = (1'h0);
  reg [(4'hb):(1'h0)] reg112 = (1'h0);
  assign y = {wire138,
                 wire137,
                 wire130,
                 wire43,
                 wire44,
                 wire45,
                 wire46,
                 wire47,
                 wire84,
                 wire86,
                 wire87,
                 wire88,
                 wire89,
                 wire90,
                 wire110,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 (1'h0)};
  assign wire43 = wire42;
  assign wire44 = {((($signed(wire41) >> $signed(wire43)) ?
                          {$unsigned(wire41)} : $unsigned($signed(wire42))) * $signed($unsigned($unsigned((8'ha3)))))};
  assign wire45 = $unsigned((|{$unsigned(wire40[(2'h2):(1'h0)]),
                      ((~&wire42) ? wire43 : wire39[(4'h9):(1'h1)])}));
  assign wire46 = $unsigned({((((8'hb9) & wire41) & ((8'hbc) ?
                          wire40 : wire45)) == wire40[(3'h4):(1'h1)]),
                      $unsigned($unsigned(wire43[(2'h2):(2'h2)]))});
  assign wire47 = wire45[(5'h11):(4'h9)];
  module48 #() modinst85 (wire84, clk, wire39, wire45, wire40, wire41);
  assign wire86 = (+((((~|wire45) != (!wire46)) <= (~&$signed(wire47))) ?
                      wire41 : $unsigned((8'ha3))));
  assign wire87 = $unsigned(wire46[(1'h1):(1'h1)]);
  assign wire88 = $unsigned($signed($unsigned(wire42[(4'hf):(3'h7)])));
  assign wire89 = $unsigned(wire42);
  assign wire90 = (&wire47[(2'h2):(1'h1)]);
  module91 #() modinst111 (wire110, clk, wire88, wire39, wire40, wire45, wire47);
  always
    @(posedge clk) begin
      reg112 <= $signed(wire84);
      if ({$signed((wire43 << wire110[(3'h7):(3'h7)]))})
        begin
          if (wire47[(4'hd):(3'h5)])
            begin
              reg113 <= (wire110[(2'h2):(2'h2)] >= (~&$unsigned(wire46[(2'h2):(1'h0)])));
              reg114 <= reg112;
              reg115 <= wire86[(3'h7):(3'h4)];
              reg116 <= wire44[(2'h3):(2'h2)];
            end
          else
            begin
              reg113 <= ($signed($signed((wire40[(3'h6):(2'h2)] ?
                  (reg113 ? reg112 : wire86) : (^~(8'hb9))))) <= {(wire89 ?
                      wire41[(4'he):(4'he)] : wire90[(4'he):(3'h4)]),
                  (~^($unsigned(wire39) & (~^reg115)))});
              reg114 <= wire110[(3'h7):(2'h2)];
              reg115 <= (~&(8'ha2));
              reg116 <= wire90;
              reg117 <= wire84;
            end
          reg118 <= {wire39[(4'ha):(1'h0)],
              $unsigned(((8'hb9) < $unsigned($signed(wire88))))};
          reg119 <= wire40[(3'h5):(1'h0)];
        end
      else
        begin
          reg113 <= ((reg113 ?
                  $signed($unsigned((wire86 ?
                      wire45 : (8'hbf)))) : ((&(~^wire41)) ?
                      $unsigned((wire45 | (7'h44))) : $unsigned(reg117))) ?
              $signed($unsigned((((8'h9e) > wire84) ?
                  wire84 : (wire84 ?
                      wire84 : (7'h43))))) : $signed($unsigned($unsigned(reg117[(3'h7):(1'h1)]))));
          if ((7'h40))
            begin
              reg114 <= wire89;
              reg115 <= ($unsigned((({reg114, wire41} ?
                      (|(8'ha2)) : (|(8'h9f))) < $signed((wire41 ?
                      reg117 : wire84)))) ?
                  ($signed(((wire42 ? wire87 : reg116) ?
                          (|reg117) : (wire86 ? wire84 : reg115))) ?
                      $unsigned(wire87[(1'h1):(1'h1)]) : (&((wire41 || wire87) - $signed((8'hb5))))) : $signed({(~&(reg117 ?
                          wire46 : reg112))}));
            end
          else
            begin
              reg114 <= ($unsigned((wire87 | reg114)) >>> ((8'h9f) ?
                  ($signed($unsigned(wire45)) != (+wire41)) : {(reg114 ?
                          $signed(reg114) : wire46)}));
              reg115 <= wire45;
              reg116 <= $unsigned($unsigned((^reg112[(3'h5):(3'h4)])));
              reg117 <= ($unsigned((~^($signed(reg118) ?
                  wire88 : reg119[(2'h2):(2'h2)]))) > (^~(wire40[(2'h3):(2'h2)] ?
                  {reg115[(4'he):(4'he)],
                      $unsigned((7'h44))} : $unsigned($signed(wire88)))));
            end
          if (wire87)
            begin
              reg118 <= ($unsigned((~|{wire110[(4'h9):(3'h6)]})) >= (wire42 == $unsigned((~|wire87))));
              reg119 <= reg117[(2'h2):(1'h0)];
              reg120 <= wire88[(4'hc):(4'ha)];
              reg121 <= ((~|$unsigned((wire44[(3'h4):(1'h0)] ?
                  $unsigned(wire110) : $signed(wire110)))) ~^ $unsigned(wire110[(2'h3):(2'h3)]));
              reg122 <= reg112;
            end
          else
            begin
              reg118 <= $signed((8'ha9));
              reg119 <= ($signed(reg121) ?
                  ($unsigned(reg119) || reg112) : {wire39,
                      wire43[(4'hd):(2'h3)]});
              reg120 <= reg116;
            end
          reg123 <= {reg114};
        end
      if (reg118)
        begin
          reg124 <= wire39;
          reg125 <= wire41[(3'h7):(2'h2)];
          if ($signed((reg117 >>> reg125)))
            begin
              reg126 <= $unsigned(wire84[(4'hf):(4'h8)]);
              reg127 <= reg116;
            end
          else
            begin
              reg126 <= (~(-(wire84[(4'hc):(4'hc)] > (&$unsigned(wire45)))));
              reg127 <= reg127[(2'h3):(1'h0)];
            end
        end
      else
        begin
          reg124 <= $signed(($unsigned((reg121[(2'h2):(1'h1)] << $unsigned(reg113))) - ((~^(wire45 ?
                  (8'hbc) : reg116)) ?
              {(reg116 ? wire84 : (8'ha1))} : $signed((wire47 ?
                  reg124 : reg112)))));
          reg125 <= $signed(({({reg118} ? (wire44 & wire44) : {wire41}),
              ((wire84 & wire90) | $signed((8'hbb)))} * (~$unsigned($unsigned(wire84)))));
          reg126 <= wire44[(4'h8):(1'h0)];
          reg127 <= {$unsigned($signed($signed(wire110)))};
        end
      reg128 <= ((wire45[(3'h7):(2'h3)] < $signed(($unsigned(reg121) <= (wire84 ?
              wire44 : reg123)))) ?
          $signed($signed($signed($unsigned(wire43)))) : (8'hbf));
      reg129 <= reg116[(2'h2):(2'h2)];
    end
  assign wire130 = $signed($unsigned(reg124));
  always
    @(posedge clk) begin
      if ((|(&reg125)))
        begin
          if ($signed($signed($unsigned((~|reg118[(3'h6):(1'h1)])))))
            begin
              reg131 <= (^~reg124);
              reg132 <= {wire46[(2'h3):(2'h2)],
                  (($signed((reg114 ? wire44 : wire45)) ?
                      reg122[(1'h1):(1'h1)] : $unsigned($signed(reg122))) ~^ reg124[(4'hb):(3'h5)])};
            end
          else
            begin
              reg131 <= wire84[(3'h4):(2'h3)];
              reg132 <= (~^($signed($signed(wire86[(4'hb):(3'h7)])) ?
                  ($signed($unsigned(reg112)) && {$signed(reg125),
                      reg127}) : ((!$unsigned(reg126)) - ((reg119 ?
                          wire41 : wire40) ?
                      {reg113} : wire42))));
            end
          reg133 <= ({reg124,
              ((wire88[(3'h5):(1'h0)] <= (reg122 ?
                  wire39 : reg119)) != ($unsigned((8'hb7)) == wire43))} ^ (^~reg122));
          reg134 <= {(~&(8'hb4))};
        end
      else
        begin
          reg131 <= $unsigned((-((reg126 ?
              ((8'h9d) * wire42) : (reg123 ? reg121 : wire42)) * reg123)));
          reg132 <= (+$signed(reg123));
          reg133 <= (~|{wire45[(5'h15):(1'h1)]});
          reg134 <= reg113;
          reg135 <= (wire88[(3'h5):(1'h1)] ?
              reg113 : $unsigned((^~(wire84[(3'h4):(1'h0)] + $signed(wire45)))));
        end
      reg136 <= (-$unsigned(reg121));
    end
  assign wire137 = $unsigned(reg136);
  assign wire138 = $signed($signed((wire42[(2'h3):(2'h2)] ?
                       wire88[(2'h2):(1'h0)] : $signed((reg119 ?
                           wire88 : (8'hb2))))));
endmodule

module module91
#(parameter param109 = ({((~^((8'hac) ? (7'h42) : (8'hbe))) ? (((8'hb1) * (8'h9f)) ? {(8'h9d), (8'ha5)} : ((8'hb8) < (8'ha7))) : (&{(8'hb8), (8'ha1)}))} << ({((^(7'h44)) << ((8'h9f) & (8'ha7)))} >> (|(7'h43)))))
(y, clk, wire96, wire95, wire94, wire93, wire92);
  output wire [(32'h97):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hf):(1'h0)] wire96;
  input wire [(4'hc):(1'h0)] wire95;
  input wire signed [(4'ha):(1'h0)] wire94;
  input wire [(3'h5):(1'h0)] wire93;
  input wire signed [(5'h11):(1'h0)] wire92;
  wire [(5'h14):(1'h0)] wire108;
  wire [(5'h13):(1'h0)] wire100;
  wire [(3'h6):(1'h0)] wire99;
  wire [(4'ha):(1'h0)] wire98;
  wire [(3'h7):(1'h0)] wire97;
  reg signed [(4'ha):(1'h0)] reg107 = (1'h0);
  reg [(5'h10):(1'h0)] reg106 = (1'h0);
  reg [(4'hb):(1'h0)] reg105 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg104 = (1'h0);
  reg [(3'h6):(1'h0)] reg103 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg102 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg101 = (1'h0);
  assign y = {wire108,
                 wire100,
                 wire99,
                 wire98,
                 wire97,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 (1'h0)};
  assign wire97 = $unsigned((^~wire94));
  assign wire98 = wire93;
  assign wire99 = (wire95 ?
                      (wire98 == ((|{wire97, wire94}) != wire94)) : wire95);
  assign wire100 = wire95;
  always
    @(posedge clk) begin
      if (wire93)
        begin
          if ((&{(($unsigned(wire97) ?
                      (wire99 ? wire92 : wire95) : $signed(wire93)) ?
                  (~|(wire98 * wire98)) : (wire93 ?
                      (wire94 <= wire100) : (&wire100))),
              wire99[(1'h1):(1'h1)]}))
            begin
              reg101 <= ({$unsigned({wire95})} ?
                  wire99[(2'h3):(2'h2)] : (~^wire100[(4'ha):(1'h0)]));
              reg102 <= wire97[(3'h5):(3'h5)];
              reg103 <= wire95[(4'h9):(4'h9)];
              reg104 <= reg102;
            end
          else
            begin
              reg101 <= {reg101[(3'h4):(2'h2)],
                  $unsigned((~&{(reg102 <= reg101), reg102[(1'h1):(1'h1)]}))};
            end
          reg105 <= {$signed($unsigned($signed($unsigned(reg101)))),
              reg104[(3'h4):(3'h4)]};
          reg106 <= $signed({$unsigned(reg101[(2'h2):(2'h2)]),
              reg105[(4'h8):(1'h0)]});
        end
      else
        begin
          reg101 <= $signed($unsigned($unsigned(((~^reg102) ?
              reg106[(4'h9):(2'h2)] : $unsigned(wire96)))));
          reg102 <= (~((reg101[(4'h9):(2'h2)] ?
              (8'hb1) : ($unsigned(reg104) ?
                  wire92[(3'h4):(2'h2)] : (reg103 ?
                      reg102 : reg104))) << $signed($signed($signed(wire93)))));
          if ((wire94 << $unsigned($unsigned(reg105[(3'h5):(3'h5)]))))
            begin
              reg103 <= reg101;
              reg104 <= wire97;
              reg105 <= reg103[(1'h0):(1'h0)];
              reg106 <= {wire100[(1'h1):(1'h0)]};
              reg107 <= (~^({reg103[(2'h3):(2'h2)],
                  {wire93[(1'h1):(1'h0)],
                      reg104}} + ((reg101[(3'h5):(3'h5)] - $unsigned(reg106)) ?
                  ((|reg102) ?
                      (reg103 ?
                          reg104 : (8'hbb)) : reg106[(2'h2):(2'h2)]) : ($unsigned(wire97) * reg102))));
            end
          else
            begin
              reg103 <= $unsigned(reg102);
              reg104 <= reg103[(1'h0):(1'h0)];
              reg105 <= ((({wire96, reg102} >> ((reg104 ? wire93 : wire97) ?
                      (~^wire97) : {wire94,
                          reg102})) == $signed(wire98[(2'h2):(2'h2)])) ?
                  {{(wire98[(4'h8):(3'h4)] * $unsigned(wire93))}} : (|(!{$signed(reg104),
                      $signed(reg101)})));
              reg106 <= $unsigned($signed($unsigned(wire94[(1'h1):(1'h0)])));
              reg107 <= (($unsigned(wire95) ?
                      $signed(wire92) : $signed(wire99[(3'h6):(3'h6)])) ?
                  $unsigned(wire100) : wire93[(2'h3):(2'h2)]);
            end
        end
    end
  assign wire108 = $unsigned({wire94[(4'h8):(2'h3)]});
endmodule

module module48
#(parameter param82 = ((8'ha4) * ((((~&(8'hac)) >>> ((8'ha8) ? (8'hbe) : (8'hb4))) ? (((8'ha4) ? (8'ha0) : (8'hb4)) <<< ((8'hb1) ? (8'hbe) : (8'hbf))) : (^~(~|(8'ha5)))) ? ((((8'had) ? (8'h9c) : (8'hae)) >= ((8'h9d) * (8'hb2))) ? ({(8'hb4)} ? {(8'h9d), (8'ha3)} : (~&(8'hbb))) : (8'hbf)) : (((8'ha2) ? ((8'ha3) >= (8'hb7)) : ((8'hb6) ? (8'ha1) : (8'ha3))) ? {(~|(8'ha4)), (8'h9c)} : (^~{(8'hab), (8'ha3)})))), 
parameter param83 = ((({{(8'ha9), param82}} ? ((param82 ? (8'haa) : param82) ? {param82} : {param82, param82}) : {{param82}}) != (((!param82) <= (param82 ? param82 : (8'ha5))) ? (~^(param82 ? param82 : param82)) : (-(-(7'h44))))) >> (8'haa)))
(y, clk, wire52, wire51, wire50, wire49);
  output wire [(32'h118):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire52;
  input wire [(4'hb):(1'h0)] wire51;
  input wire signed [(3'h6):(1'h0)] wire50;
  input wire signed [(5'h15):(1'h0)] wire49;
  wire signed [(5'h11):(1'h0)] wire81;
  wire [(4'hb):(1'h0)] wire80;
  wire [(5'h14):(1'h0)] wire66;
  wire [(3'h5):(1'h0)] wire65;
  wire signed [(3'h4):(1'h0)] wire64;
  wire signed [(5'h13):(1'h0)] wire54;
  wire [(3'h6):(1'h0)] wire53;
  reg signed [(5'h13):(1'h0)] reg79 = (1'h0);
  reg [(3'h5):(1'h0)] reg78 = (1'h0);
  reg [(3'h4):(1'h0)] reg77 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg76 = (1'h0);
  reg [(4'ha):(1'h0)] reg75 = (1'h0);
  reg signed [(4'he):(1'h0)] reg74 = (1'h0);
  reg [(4'h9):(1'h0)] reg73 = (1'h0);
  reg [(3'h5):(1'h0)] reg72 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg71 = (1'h0);
  reg [(5'h12):(1'h0)] reg70 = (1'h0);
  reg [(3'h6):(1'h0)] reg69 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg68 = (1'h0);
  reg [(4'ha):(1'h0)] reg67 = (1'h0);
  reg [(3'h5):(1'h0)] reg63 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg62 = (1'h0);
  reg [(3'h4):(1'h0)] reg61 = (1'h0);
  reg [(4'hc):(1'h0)] reg60 = (1'h0);
  reg [(3'h7):(1'h0)] reg59 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg58 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg57 = (1'h0);
  reg [(4'ha):(1'h0)] reg56 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg55 = (1'h0);
  assign y = {wire81,
                 wire80,
                 wire66,
                 wire65,
                 wire64,
                 wire54,
                 wire53,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 (1'h0)};
  assign wire53 = wire51;
  assign wire54 = ($signed(($signed((wire53 + wire51)) <<< $unsigned((wire49 ?
                          wire50 : wire51)))) ?
                      (~^({wire51,
                          wire51} < (wire51 >> wire50[(1'h1):(1'h1)]))) : wire53[(2'h2):(2'h2)]);
  always
    @(posedge clk) begin
      reg55 <= (|(~|(((8'hb0) ? (&wire49) : wire50) >= wire54[(3'h5):(1'h0)])));
      if ($unsigned((wire54[(2'h2):(1'h0)] | ($unsigned((wire50 ?
          wire54 : wire50)) & $signed((wire54 ? wire53 : wire51))))))
        begin
          reg56 <= ((wire53[(3'h6):(3'h6)] ?
                  ($signed(reg55) ?
                      wire51 : $signed((wire49 > wire52))) : (reg55[(2'h3):(1'h1)] ~^ ($unsigned(wire53) ?
                      ((8'ha1) > wire51) : $signed(wire52)))) ?
              ((($unsigned(reg55) <= (8'ha6)) ?
                      (~^$unsigned(wire50)) : $unsigned((wire51 ^~ wire53))) ?
                  (^$signed(((8'h9c) >>> reg55))) : (^~reg55[(1'h1):(1'h1)])) : reg55[(1'h0):(1'h0)]);
          reg57 <= ($signed($signed(wire49)) ?
              (^~($signed(wire54) ?
                  (~&(+wire51)) : {(reg55 >= reg55),
                      $signed((8'hac))})) : (($unsigned((8'ha6)) ~^ wire52) || (+((-wire49) ~^ $unsigned(wire50)))));
          reg58 <= ($signed(wire52) < (^($signed($unsigned(wire52)) ?
              reg56 : ((reg57 - reg57) != ((8'hb1) - wire49)))));
          reg59 <= ((reg58[(3'h7):(3'h4)] * (^~$unsigned($signed(wire51)))) || $unsigned((reg57 >>> (reg58 ?
              {reg58, wire52} : ((8'haf) ? wire52 : wire53)))));
        end
      else
        begin
          if (wire53)
            begin
              reg56 <= (reg55[(2'h2):(1'h0)] ^~ ($signed((~reg55[(1'h1):(1'h0)])) != ((7'h41) < wire49[(4'ha):(2'h3)])));
              reg57 <= $unsigned((|wire53));
              reg58 <= {wire54};
              reg59 <= $signed($unsigned(wire54));
            end
          else
            begin
              reg56 <= (wire53[(2'h2):(1'h0)] ?
                  {reg59[(3'h7):(1'h1)]} : $unsigned($signed($unsigned((~&wire53)))));
              reg57 <= ($signed(((~&(8'hb9)) - ((&wire52) ?
                      reg55 : (^(8'ha1))))) ?
                  (wire49 >= $unsigned(((wire51 << (7'h42)) ?
                      (reg55 ? reg56 : reg55) : (-wire54)))) : wire53);
            end
          reg60 <= (((^~({reg55,
              reg59} && (|wire51))) <<< (~&$signed($unsigned(reg56)))) == reg56);
          reg61 <= $signed($unsigned(($signed(reg56) ?
              $unsigned((wire51 - (8'hb6))) : ((reg60 || reg59) != ((7'h42) ?
                  reg58 : reg59)))));
        end
      reg62 <= ($unsigned(($signed((reg56 ^ reg60)) != $signed($unsigned(reg55)))) ?
          (reg59[(1'h1):(1'h0)] ^~ $unsigned(reg57[(4'h9):(3'h6)])) : $signed(({(wire51 || reg61),
              (^~wire54)} ^ ($signed(reg58) <<< wire52[(3'h4):(2'h3)]))));
      reg63 <= $unsigned({$unsigned(reg61[(2'h2):(2'h2)]),
          (-($unsigned((8'h9d)) > reg61))});
    end
  assign wire64 = (&wire49[(4'hb):(2'h3)]);
  assign wire65 = {reg56[(3'h5):(1'h1)]};
  assign wire66 = $signed($signed((($unsigned(wire54) ?
                      wire53[(3'h5):(1'h1)] : $unsigned(wire64)) != $signed($signed(wire49)))));
  always
    @(posedge clk) begin
      reg67 <= ($signed(reg60[(1'h1):(1'h0)]) ?
          wire53 : ((~$signed($unsigned(reg58))) > $signed($unsigned((+wire50)))));
      reg68 <= $signed({$unsigned($signed(reg59[(3'h7):(1'h0)])),
          $unsigned($signed(wire49))});
      reg69 <= $unsigned(reg55);
      if (($signed(($signed((reg63 ? reg61 : wire65)) <<< (8'hab))) ?
          ((|wire49) | (-(reg55 ?
              (7'h40) : (~&(7'h43))))) : ($unsigned(($unsigned(reg68) ?
              $unsigned(reg62) : (wire51 + reg56))) ~^ (((reg67 ?
                      wire53 : reg62) ?
                  (reg58 ? wire64 : reg68) : $signed(wire66)) ?
              wire65[(1'h0):(1'h0)] : $signed($unsigned(wire54))))))
        begin
          reg70 <= reg55[(3'h4):(3'h4)];
          if (wire52)
            begin
              reg71 <= ((wire66 >> $unsigned($signed(reg68[(3'h4):(1'h0)]))) ?
                  wire52 : (+$unsigned({(~&wire50)})));
              reg72 <= (!{$signed((!wire49[(5'h14):(4'ha)]))});
              reg73 <= (reg60 ?
                  {reg72[(3'h4):(2'h2)],
                      ($signed({(8'haf)}) ?
                          {((7'h43) ? reg62 : wire54),
                              $unsigned(wire52)} : ({(8'hac)} ?
                              $signed(wire65) : (~&reg59)))} : $unsigned(((^~$signed(reg67)) + $unsigned((&(8'ha1))))));
            end
          else
            begin
              reg71 <= (wire66[(5'h13):(2'h2)] <= (~reg57));
              reg72 <= ((-(~|reg60)) >= (reg58[(3'h7):(3'h7)] ?
                  {$signed(((8'had) ? (8'hbb) : reg67)),
                      $signed(((8'hac) != wire65))} : reg73[(3'h4):(1'h1)]));
              reg73 <= reg62;
              reg74 <= (wire54 ? reg72 : (~|$unsigned((8'hbe))));
              reg75 <= (+(~|$unsigned(reg74[(3'h6):(1'h0)])));
            end
          if (reg58[(3'h5):(3'h4)])
            begin
              reg76 <= ((^reg67[(3'h7):(3'h7)]) <<< (reg55 ?
                  reg68[(2'h2):(1'h0)] : reg57));
              reg77 <= $signed((|(|((8'ha0) ?
                  (reg57 ? (8'ha5) : wire65) : (reg57 ? reg58 : (8'ha9))))));
              reg78 <= wire54[(4'hd):(4'hb)];
            end
          else
            begin
              reg76 <= reg62[(2'h3):(1'h0)];
            end
          reg79 <= reg69;
        end
      else
        begin
          reg70 <= {((({reg75} >> $signed(wire53)) & wire51) >>> (reg77[(3'h4):(3'h4)] && $signed($signed(reg75))))};
          if (reg71[(4'hc):(3'h4)])
            begin
              reg71 <= {{(reg75[(2'h3):(2'h3)] ?
                          $unsigned(wire49) : (|{reg60, reg74})),
                      ($signed((~reg58)) ? reg71 : {$unsigned(reg74)})},
                  (~|(^reg55[(1'h0):(1'h0)]))};
              reg72 <= $signed(reg60);
            end
          else
            begin
              reg71 <= $unsigned(reg59);
              reg72 <= ($unsigned((7'h44)) ?
                  (reg57[(1'h1):(1'h1)] ~^ $unsigned({(reg79 ~^ reg74)})) : ((-($unsigned(reg68) ~^ (-(8'hb8)))) + (($unsigned(reg62) <= $unsigned(reg68)) ~^ ((wire52 <<< reg76) ?
                      (8'hbf) : $signed(reg55)))));
            end
        end
    end
  assign wire80 = {reg77[(2'h2):(2'h2)]};
  assign wire81 = reg56;
endmodule
