
LabProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005864  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  08005974  08005974  00015974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e04  08005e04  00020204  2**0
                  CONTENTS
  4 .ARM          00000000  08005e04  08005e04  00020204  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e04  08005e04  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e04  08005e04  00015e04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e08  08005e08  00015e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  08005e0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a48  20000204  08006010  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c4c  08006010  00021c4c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   000180dc  00000000  00000000  0002022d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000300e  00000000  00000000  00038309  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001308  00000000  00000000  0003b318  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011a0  00000000  00000000  0003c620  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000193cb  00000000  00000000  0003d7c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000106ab  00000000  00000000  00056b8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00094129  00000000  00000000  00067236  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fb35f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005288  00000000  00000000  000fb3dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000204 	.word	0x20000204
 800012c:	00000000 	.word	0x00000000
 8000130:	0800595c 	.word	0x0800595c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000208 	.word	0x20000208
 800014c:	0800595c 	.word	0x0800595c

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <isCompleteLine>:
 */

#include "CLI.h"

bool isCompleteLine(char recBuffer[10])
{
 8000164:	b480      	push	{r7}
 8000166:	b083      	sub	sp, #12
 8000168:	af00      	add	r7, sp, #0
 800016a:	6078      	str	r0, [r7, #4]
	//if enter was hit, then it is a complete line, else it isnt
	if(recBuffer[0] == '\r')
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	781b      	ldrb	r3, [r3, #0]
 8000170:	2b0d      	cmp	r3, #13
 8000172:	d101      	bne.n	8000178 <isCompleteLine+0x14>
	{
		return true;
 8000174:	2301      	movs	r3, #1
 8000176:	e000      	b.n	800017a <isCompleteLine+0x16>
	}
	else
	{
		return false;
 8000178:	2300      	movs	r3, #0
	}
}
 800017a:	4618      	mov	r0, r3
 800017c:	370c      	adds	r7, #12
 800017e:	46bd      	mov	sp, r7
 8000180:	bc80      	pop	{r7}
 8000182:	4770      	bx	lr

08000184 <copyCharTo>:

void copyCharTo(char recBuffer[10], char s[40], int coun)
{
 8000184:	b580      	push	{r7, lr}
 8000186:	b084      	sub	sp, #16
 8000188:	af00      	add	r7, sp, #0
 800018a:	60f8      	str	r0, [r7, #12]
 800018c:	60b9      	str	r1, [r7, #8]
 800018e:	607a      	str	r2, [r7, #4]

		  if(recBuffer[0] == '\b')
 8000190:	68fb      	ldr	r3, [r7, #12]
 8000192:	781b      	ldrb	r3, [r3, #0]
 8000194:	2b08      	cmp	r3, #8
 8000196:	d103      	bne.n	80001a0 <copyCharTo+0x1c>
		  {
			  printString("\b \b");
 8000198:	4808      	ldr	r0, [pc, #32]	; (80001bc <copyCharTo+0x38>)
 800019a:	f000 f811 	bl	80001c0 <printString>
		  {
			  s[coun] = recBuffer[0];
			  printString(recBuffer);

		  }
}
 800019e:	e008      	b.n	80001b2 <copyCharTo+0x2e>
			  s[coun] = recBuffer[0];
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	68ba      	ldr	r2, [r7, #8]
 80001a4:	4413      	add	r3, r2
 80001a6:	68fa      	ldr	r2, [r7, #12]
 80001a8:	7812      	ldrb	r2, [r2, #0]
 80001aa:	701a      	strb	r2, [r3, #0]
			  printString(recBuffer);
 80001ac:	68f8      	ldr	r0, [r7, #12]
 80001ae:	f000 f807 	bl	80001c0 <printString>
}
 80001b2:	bf00      	nop
 80001b4:	3710      	adds	r7, #16
 80001b6:	46bd      	mov	sp, r7
 80001b8:	bd80      	pop	{r7, pc}
 80001ba:	bf00      	nop
 80001bc:	08005974 	.word	0x08005974

080001c0 <printString>:
//		  HAL_UART_Transmit(&huart3, (char *)recBuffer, strlen((char *)recBuffer), 1000);
//	  }
//}

void printString(const char* mess)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b09e      	sub	sp, #120	; 0x78
 80001c4:	af00      	add	r7, sp, #0
 80001c6:	6078      	str	r0, [r7, #4]
	int i = 0;
 80001c8:	2300      	movs	r3, #0
 80001ca:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_StatusTypeDef  st;
	uint8_t cliBufferTX[100];

	while(huart3.gState == HAL_UART_STATE_BUSY_TX){}
 80001cc:	bf00      	nop
 80001ce:	4b18      	ldr	r3, [pc, #96]	; (8000230 <printString+0x70>)
 80001d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80001d4:	b2db      	uxtb	r3, r3
 80001d6:	2b21      	cmp	r3, #33	; 0x21
 80001d8:	d0f9      	beq.n	80001ce <printString+0xe>

	for(const char* p = mess; *p; ++p)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	673b      	str	r3, [r7, #112]	; 0x70
 80001de:	e00d      	b.n	80001fc <printString+0x3c>
	{
		cliBufferTX[i] = *p;
 80001e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80001e2:	7819      	ldrb	r1, [r3, #0]
 80001e4:	f107 0208 	add.w	r2, r7, #8
 80001e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80001ea:	4413      	add	r3, r2
 80001ec:	460a      	mov	r2, r1
 80001ee:	701a      	strb	r2, [r3, #0]
		i++;
 80001f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80001f2:	3301      	adds	r3, #1
 80001f4:	677b      	str	r3, [r7, #116]	; 0x74
	for(const char* p = mess; *p; ++p)
 80001f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80001f8:	3301      	adds	r3, #1
 80001fa:	673b      	str	r3, [r7, #112]	; 0x70
 80001fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80001fe:	781b      	ldrb	r3, [r3, #0]
 8000200:	2b00      	cmp	r3, #0
 8000202:	d1ed      	bne.n	80001e0 <printString+0x20>
	}

	st = HAL_UART_Transmit(&huart3, cliBufferTX, i, 1000);
 8000204:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000206:	b29a      	uxth	r2, r3
 8000208:	f107 0108 	add.w	r1, r7, #8
 800020c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000210:	4807      	ldr	r0, [pc, #28]	; (8000230 <printString+0x70>)
 8000212:	f002 f918 	bl	8002446 <HAL_UART_Transmit>
 8000216:	4603      	mov	r3, r0
 8000218:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(st != HAL_OK)
 800021c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000220:	2b00      	cmp	r3, #0
 8000222:	d001      	beq.n	8000228 <printString+0x68>
	{
		Error_Handler();
 8000224:	f000 fdfa 	bl	8000e1c <Error_Handler>
	}

}
 8000228:	bf00      	nop
 800022a:	3778      	adds	r7, #120	; 0x78
 800022c:	46bd      	mov	sp, r7
 800022e:	bd80      	pop	{r7, pc}
 8000230:	20001b38 	.word	0x20001b38

08000234 <lightState>:

#include "TrafficLight.h"


char lightState(char st)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	4603      	mov	r3, r0
 800023c:	71fb      	strb	r3, [r7, #7]
	switch(st){
 800023e:	79fb      	ldrb	r3, [r7, #7]
 8000240:	3b61      	subs	r3, #97	; 0x61
 8000242:	2b18      	cmp	r3, #24
 8000244:	f200 81fc 	bhi.w	8000640 <lightState+0x40c>
 8000248:	a201      	add	r2, pc, #4	; (adr r2, 8000250 <lightState+0x1c>)
 800024a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800024e:	bf00      	nop
 8000250:	080002b5 	.word	0x080002b5
 8000254:	08000317 	.word	0x08000317
 8000258:	08000379 	.word	0x08000379
 800025c:	080003db 	.word	0x080003db
 8000260:	0800043d 	.word	0x0800043d
 8000264:	0800049f 	.word	0x0800049f
 8000268:	08000501 	.word	0x08000501
 800026c:	08000563 	.word	0x08000563
 8000270:	08000641 	.word	0x08000641
 8000274:	08000641 	.word	0x08000641
 8000278:	08000641 	.word	0x08000641
 800027c:	08000641 	.word	0x08000641
 8000280:	08000641 	.word	0x08000641
 8000284:	08000641 	.word	0x08000641
 8000288:	08000641 	.word	0x08000641
 800028c:	08000641 	.word	0x08000641
 8000290:	08000641 	.word	0x08000641
 8000294:	08000641 	.word	0x08000641
 8000298:	08000641 	.word	0x08000641
 800029c:	08000641 	.word	0x08000641
 80002a0:	08000641 	.word	0x08000641
 80002a4:	08000641 	.word	0x08000641
 80002a8:	08000641 	.word	0x08000641
 80002ac:	080005cd 	.word	0x080005cd
 80002b0:	0800062f 	.word	0x0800062f

	case 'a':
		HAL_GPIO_WritePin(GPIOA, R1_Pin, GPIO_PIN_RESET);
 80002b4:	2200      	movs	r2, #0
 80002b6:	2140      	movs	r1, #64	; 0x40
 80002b8:	48c2      	ldr	r0, [pc, #776]	; (80005c4 <lightState+0x390>)
 80002ba:	f001 f9af 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, Y1_Pin, GPIO_PIN_SET);
 80002be:	2201      	movs	r2, #1
 80002c0:	2180      	movs	r1, #128	; 0x80
 80002c2:	48c0      	ldr	r0, [pc, #768]	; (80005c4 <lightState+0x390>)
 80002c4:	f001 f9aa 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, G1_Pin, GPIO_PIN_SET);
 80002c8:	2201      	movs	r2, #1
 80002ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002ce:	48bd      	ldr	r0, [pc, #756]	; (80005c4 <lightState+0x390>)
 80002d0:	f001 f9a4 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, B1_Pin, GPIO_PIN_SET);
 80002d4:	2201      	movs	r2, #1
 80002d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002da:	48ba      	ldr	r0, [pc, #744]	; (80005c4 <lightState+0x390>)
 80002dc:	f001 f99e 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, R2_Pin, GPIO_PIN_RESET);
 80002e0:	2200      	movs	r2, #0
 80002e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002e6:	48b8      	ldr	r0, [pc, #736]	; (80005c8 <lightState+0x394>)
 80002e8:	f001 f998 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, Y2_Pin, GPIO_PIN_SET);
 80002ec:	2201      	movs	r2, #1
 80002ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002f2:	48b5      	ldr	r0, [pc, #724]	; (80005c8 <lightState+0x394>)
 80002f4:	f001 f992 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_SET);
 80002f8:	2201      	movs	r2, #1
 80002fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002fe:	48b2      	ldr	r0, [pc, #712]	; (80005c8 <lightState+0x394>)
 8000300:	f001 f98c 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, B2_Pin, GPIO_PIN_SET);
 8000304:	2201      	movs	r2, #1
 8000306:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800030a:	48af      	ldr	r0, [pc, #700]	; (80005c8 <lightState+0x394>)
 800030c:	f001 f986 	bl	800161c <HAL_GPIO_WritePin>
		st = 'b';
 8000310:	2362      	movs	r3, #98	; 0x62
 8000312:	71fb      	strb	r3, [r7, #7]
		break;
 8000314:	e197      	b.n	8000646 <lightState+0x412>

	case 'b':
		HAL_GPIO_WritePin(GPIOA, R1_Pin, GPIO_PIN_SET);
 8000316:	2201      	movs	r2, #1
 8000318:	2140      	movs	r1, #64	; 0x40
 800031a:	48aa      	ldr	r0, [pc, #680]	; (80005c4 <lightState+0x390>)
 800031c:	f001 f97e 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, Y1_Pin, GPIO_PIN_SET);
 8000320:	2201      	movs	r2, #1
 8000322:	2180      	movs	r1, #128	; 0x80
 8000324:	48a7      	ldr	r0, [pc, #668]	; (80005c4 <lightState+0x390>)
 8000326:	f001 f979 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, G1_Pin, GPIO_PIN_RESET);
 800032a:	2200      	movs	r2, #0
 800032c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000330:	48a4      	ldr	r0, [pc, #656]	; (80005c4 <lightState+0x390>)
 8000332:	f001 f973 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, B1_Pin, GPIO_PIN_RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	f44f 7100 	mov.w	r1, #512	; 0x200
 800033c:	48a1      	ldr	r0, [pc, #644]	; (80005c4 <lightState+0x390>)
 800033e:	f001 f96d 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, R2_Pin, GPIO_PIN_RESET);
 8000342:	2200      	movs	r2, #0
 8000344:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000348:	489f      	ldr	r0, [pc, #636]	; (80005c8 <lightState+0x394>)
 800034a:	f001 f967 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, Y2_Pin, GPIO_PIN_SET);
 800034e:	2201      	movs	r2, #1
 8000350:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000354:	489c      	ldr	r0, [pc, #624]	; (80005c8 <lightState+0x394>)
 8000356:	f001 f961 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_SET);
 800035a:	2201      	movs	r2, #1
 800035c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000360:	4899      	ldr	r0, [pc, #612]	; (80005c8 <lightState+0x394>)
 8000362:	f001 f95b 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, B2_Pin, GPIO_PIN_SET);
 8000366:	2201      	movs	r2, #1
 8000368:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800036c:	4896      	ldr	r0, [pc, #600]	; (80005c8 <lightState+0x394>)
 800036e:	f001 f955 	bl	800161c <HAL_GPIO_WritePin>
		st = 'c';
 8000372:	2363      	movs	r3, #99	; 0x63
 8000374:	71fb      	strb	r3, [r7, #7]
		break;
 8000376:	e166      	b.n	8000646 <lightState+0x412>

	case 'c':
		HAL_GPIO_WritePin(GPIOA, R1_Pin, GPIO_PIN_SET);
 8000378:	2201      	movs	r2, #1
 800037a:	2140      	movs	r1, #64	; 0x40
 800037c:	4891      	ldr	r0, [pc, #580]	; (80005c4 <lightState+0x390>)
 800037e:	f001 f94d 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, Y1_Pin, GPIO_PIN_SET);
 8000382:	2201      	movs	r2, #1
 8000384:	2180      	movs	r1, #128	; 0x80
 8000386:	488f      	ldr	r0, [pc, #572]	; (80005c4 <lightState+0x390>)
 8000388:	f001 f948 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, G1_Pin, GPIO_PIN_RESET);
 800038c:	2200      	movs	r2, #0
 800038e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000392:	488c      	ldr	r0, [pc, #560]	; (80005c4 <lightState+0x390>)
 8000394:	f001 f942 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, B1_Pin, GPIO_PIN_SET);
 8000398:	2201      	movs	r2, #1
 800039a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800039e:	4889      	ldr	r0, [pc, #548]	; (80005c4 <lightState+0x390>)
 80003a0:	f001 f93c 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, R2_Pin, GPIO_PIN_RESET);
 80003a4:	2200      	movs	r2, #0
 80003a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003aa:	4887      	ldr	r0, [pc, #540]	; (80005c8 <lightState+0x394>)
 80003ac:	f001 f936 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, Y2_Pin, GPIO_PIN_SET);
 80003b0:	2201      	movs	r2, #1
 80003b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003b6:	4884      	ldr	r0, [pc, #528]	; (80005c8 <lightState+0x394>)
 80003b8:	f001 f930 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_SET);
 80003bc:	2201      	movs	r2, #1
 80003be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003c2:	4881      	ldr	r0, [pc, #516]	; (80005c8 <lightState+0x394>)
 80003c4:	f001 f92a 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, B2_Pin, GPIO_PIN_SET);
 80003c8:	2201      	movs	r2, #1
 80003ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003ce:	487e      	ldr	r0, [pc, #504]	; (80005c8 <lightState+0x394>)
 80003d0:	f001 f924 	bl	800161c <HAL_GPIO_WritePin>
		st = 'd';
 80003d4:	2364      	movs	r3, #100	; 0x64
 80003d6:	71fb      	strb	r3, [r7, #7]
		break;
 80003d8:	e135      	b.n	8000646 <lightState+0x412>

	case 'd':
		HAL_GPIO_WritePin(GPIOA, R1_Pin, GPIO_PIN_SET);
 80003da:	2201      	movs	r2, #1
 80003dc:	2140      	movs	r1, #64	; 0x40
 80003de:	4879      	ldr	r0, [pc, #484]	; (80005c4 <lightState+0x390>)
 80003e0:	f001 f91c 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, Y1_Pin, GPIO_PIN_RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2180      	movs	r1, #128	; 0x80
 80003e8:	4876      	ldr	r0, [pc, #472]	; (80005c4 <lightState+0x390>)
 80003ea:	f001 f917 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, G1_Pin, GPIO_PIN_SET);
 80003ee:	2201      	movs	r2, #1
 80003f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003f4:	4873      	ldr	r0, [pc, #460]	; (80005c4 <lightState+0x390>)
 80003f6:	f001 f911 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, B1_Pin, GPIO_PIN_SET);
 80003fa:	2201      	movs	r2, #1
 80003fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000400:	4870      	ldr	r0, [pc, #448]	; (80005c4 <lightState+0x390>)
 8000402:	f001 f90b 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, R2_Pin, GPIO_PIN_RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800040c:	486e      	ldr	r0, [pc, #440]	; (80005c8 <lightState+0x394>)
 800040e:	f001 f905 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, Y2_Pin, GPIO_PIN_SET);
 8000412:	2201      	movs	r2, #1
 8000414:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000418:	486b      	ldr	r0, [pc, #428]	; (80005c8 <lightState+0x394>)
 800041a:	f001 f8ff 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_SET);
 800041e:	2201      	movs	r2, #1
 8000420:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000424:	4868      	ldr	r0, [pc, #416]	; (80005c8 <lightState+0x394>)
 8000426:	f001 f8f9 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, B2_Pin, GPIO_PIN_SET);
 800042a:	2201      	movs	r2, #1
 800042c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000430:	4865      	ldr	r0, [pc, #404]	; (80005c8 <lightState+0x394>)
 8000432:	f001 f8f3 	bl	800161c <HAL_GPIO_WritePin>
		st = 'e';
 8000436:	2365      	movs	r3, #101	; 0x65
 8000438:	71fb      	strb	r3, [r7, #7]
		break;
 800043a:	e104      	b.n	8000646 <lightState+0x412>

	case 'e':
		HAL_GPIO_WritePin(GPIOA, R1_Pin, GPIO_PIN_RESET);
 800043c:	2200      	movs	r2, #0
 800043e:	2140      	movs	r1, #64	; 0x40
 8000440:	4860      	ldr	r0, [pc, #384]	; (80005c4 <lightState+0x390>)
 8000442:	f001 f8eb 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, Y1_Pin, GPIO_PIN_SET);
 8000446:	2201      	movs	r2, #1
 8000448:	2180      	movs	r1, #128	; 0x80
 800044a:	485e      	ldr	r0, [pc, #376]	; (80005c4 <lightState+0x390>)
 800044c:	f001 f8e6 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, G1_Pin, GPIO_PIN_SET);
 8000450:	2201      	movs	r2, #1
 8000452:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000456:	485b      	ldr	r0, [pc, #364]	; (80005c4 <lightState+0x390>)
 8000458:	f001 f8e0 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, B1_Pin, GPIO_PIN_SET);
 800045c:	2201      	movs	r2, #1
 800045e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000462:	4858      	ldr	r0, [pc, #352]	; (80005c4 <lightState+0x390>)
 8000464:	f001 f8da 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, R2_Pin, GPIO_PIN_RESET);
 8000468:	2200      	movs	r2, #0
 800046a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800046e:	4856      	ldr	r0, [pc, #344]	; (80005c8 <lightState+0x394>)
 8000470:	f001 f8d4 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, Y2_Pin, GPIO_PIN_SET);
 8000474:	2201      	movs	r2, #1
 8000476:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800047a:	4853      	ldr	r0, [pc, #332]	; (80005c8 <lightState+0x394>)
 800047c:	f001 f8ce 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_SET);
 8000480:	2201      	movs	r2, #1
 8000482:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000486:	4850      	ldr	r0, [pc, #320]	; (80005c8 <lightState+0x394>)
 8000488:	f001 f8c8 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, B2_Pin, GPIO_PIN_SET);
 800048c:	2201      	movs	r2, #1
 800048e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000492:	484d      	ldr	r0, [pc, #308]	; (80005c8 <lightState+0x394>)
 8000494:	f001 f8c2 	bl	800161c <HAL_GPIO_WritePin>
		st = 'f';
 8000498:	2366      	movs	r3, #102	; 0x66
 800049a:	71fb      	strb	r3, [r7, #7]
		break;
 800049c:	e0d3      	b.n	8000646 <lightState+0x412>

	case 'f':
		HAL_GPIO_WritePin(GPIOA, R1_Pin, GPIO_PIN_RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	2140      	movs	r1, #64	; 0x40
 80004a2:	4848      	ldr	r0, [pc, #288]	; (80005c4 <lightState+0x390>)
 80004a4:	f001 f8ba 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, Y1_Pin, GPIO_PIN_SET);
 80004a8:	2201      	movs	r2, #1
 80004aa:	2180      	movs	r1, #128	; 0x80
 80004ac:	4845      	ldr	r0, [pc, #276]	; (80005c4 <lightState+0x390>)
 80004ae:	f001 f8b5 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, G1_Pin, GPIO_PIN_SET);
 80004b2:	2201      	movs	r2, #1
 80004b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004b8:	4842      	ldr	r0, [pc, #264]	; (80005c4 <lightState+0x390>)
 80004ba:	f001 f8af 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, B1_Pin, GPIO_PIN_SET);
 80004be:	2201      	movs	r2, #1
 80004c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004c4:	483f      	ldr	r0, [pc, #252]	; (80005c4 <lightState+0x390>)
 80004c6:	f001 f8a9 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, R2_Pin, GPIO_PIN_SET);
 80004ca:	2201      	movs	r2, #1
 80004cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004d0:	483d      	ldr	r0, [pc, #244]	; (80005c8 <lightState+0x394>)
 80004d2:	f001 f8a3 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, Y2_Pin, GPIO_PIN_SET);
 80004d6:	2201      	movs	r2, #1
 80004d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004dc:	483a      	ldr	r0, [pc, #232]	; (80005c8 <lightState+0x394>)
 80004de:	f001 f89d 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_RESET);
 80004e2:	2200      	movs	r2, #0
 80004e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80004e8:	4837      	ldr	r0, [pc, #220]	; (80005c8 <lightState+0x394>)
 80004ea:	f001 f897 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, B2_Pin, GPIO_PIN_RESET);
 80004ee:	2200      	movs	r2, #0
 80004f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004f4:	4834      	ldr	r0, [pc, #208]	; (80005c8 <lightState+0x394>)
 80004f6:	f001 f891 	bl	800161c <HAL_GPIO_WritePin>
		st = 'g';
 80004fa:	2367      	movs	r3, #103	; 0x67
 80004fc:	71fb      	strb	r3, [r7, #7]
		break;
 80004fe:	e0a2      	b.n	8000646 <lightState+0x412>

	case 'g':
		HAL_GPIO_WritePin(GPIOA, R1_Pin, GPIO_PIN_RESET);
 8000500:	2200      	movs	r2, #0
 8000502:	2140      	movs	r1, #64	; 0x40
 8000504:	482f      	ldr	r0, [pc, #188]	; (80005c4 <lightState+0x390>)
 8000506:	f001 f889 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, Y1_Pin, GPIO_PIN_SET);
 800050a:	2201      	movs	r2, #1
 800050c:	2180      	movs	r1, #128	; 0x80
 800050e:	482d      	ldr	r0, [pc, #180]	; (80005c4 <lightState+0x390>)
 8000510:	f001 f884 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, G1_Pin, GPIO_PIN_SET);
 8000514:	2201      	movs	r2, #1
 8000516:	f44f 7180 	mov.w	r1, #256	; 0x100
 800051a:	482a      	ldr	r0, [pc, #168]	; (80005c4 <lightState+0x390>)
 800051c:	f001 f87e 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, B1_Pin, GPIO_PIN_SET);
 8000520:	2201      	movs	r2, #1
 8000522:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000526:	4827      	ldr	r0, [pc, #156]	; (80005c4 <lightState+0x390>)
 8000528:	f001 f878 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, R2_Pin, GPIO_PIN_SET);
 800052c:	2201      	movs	r2, #1
 800052e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000532:	4825      	ldr	r0, [pc, #148]	; (80005c8 <lightState+0x394>)
 8000534:	f001 f872 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, Y2_Pin, GPIO_PIN_SET);
 8000538:	2201      	movs	r2, #1
 800053a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800053e:	4822      	ldr	r0, [pc, #136]	; (80005c8 <lightState+0x394>)
 8000540:	f001 f86c 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_RESET);
 8000544:	2200      	movs	r2, #0
 8000546:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800054a:	481f      	ldr	r0, [pc, #124]	; (80005c8 <lightState+0x394>)
 800054c:	f001 f866 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, B2_Pin, GPIO_PIN_SET);
 8000550:	2201      	movs	r2, #1
 8000552:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000556:	481c      	ldr	r0, [pc, #112]	; (80005c8 <lightState+0x394>)
 8000558:	f001 f860 	bl	800161c <HAL_GPIO_WritePin>
		st = 'h';
 800055c:	2368      	movs	r3, #104	; 0x68
 800055e:	71fb      	strb	r3, [r7, #7]
		break;
 8000560:	e071      	b.n	8000646 <lightState+0x412>

	case 'h':
		HAL_GPIO_WritePin(GPIOA, R1_Pin, GPIO_PIN_RESET);
 8000562:	2200      	movs	r2, #0
 8000564:	2140      	movs	r1, #64	; 0x40
 8000566:	4817      	ldr	r0, [pc, #92]	; (80005c4 <lightState+0x390>)
 8000568:	f001 f858 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, Y1_Pin, GPIO_PIN_SET);
 800056c:	2201      	movs	r2, #1
 800056e:	2180      	movs	r1, #128	; 0x80
 8000570:	4814      	ldr	r0, [pc, #80]	; (80005c4 <lightState+0x390>)
 8000572:	f001 f853 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, G1_Pin, GPIO_PIN_SET);
 8000576:	2201      	movs	r2, #1
 8000578:	f44f 7180 	mov.w	r1, #256	; 0x100
 800057c:	4811      	ldr	r0, [pc, #68]	; (80005c4 <lightState+0x390>)
 800057e:	f001 f84d 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, B1_Pin, GPIO_PIN_SET);
 8000582:	2201      	movs	r2, #1
 8000584:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000588:	480e      	ldr	r0, [pc, #56]	; (80005c4 <lightState+0x390>)
 800058a:	f001 f847 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, R2_Pin, GPIO_PIN_SET);
 800058e:	2201      	movs	r2, #1
 8000590:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000594:	480c      	ldr	r0, [pc, #48]	; (80005c8 <lightState+0x394>)
 8000596:	f001 f841 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, Y2_Pin, GPIO_PIN_RESET);
 800059a:	2200      	movs	r2, #0
 800059c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005a0:	4809      	ldr	r0, [pc, #36]	; (80005c8 <lightState+0x394>)
 80005a2:	f001 f83b 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_SET);
 80005a6:	2201      	movs	r2, #1
 80005a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005ac:	4806      	ldr	r0, [pc, #24]	; (80005c8 <lightState+0x394>)
 80005ae:	f001 f835 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, B2_Pin, GPIO_PIN_SET);
 80005b2:	2201      	movs	r2, #1
 80005b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005b8:	4803      	ldr	r0, [pc, #12]	; (80005c8 <lightState+0x394>)
 80005ba:	f001 f82f 	bl	800161c <HAL_GPIO_WritePin>
		st = 'a';
 80005be:	2361      	movs	r3, #97	; 0x61
 80005c0:	71fb      	strb	r3, [r7, #7]
		break;
 80005c2:	e040      	b.n	8000646 <lightState+0x412>
 80005c4:	40010800 	.word	0x40010800
 80005c8:	40010c00 	.word	0x40010c00

	case 'x':
		HAL_GPIO_WritePin(GPIOA, R1_Pin, GPIO_PIN_RESET);
 80005cc:	2200      	movs	r2, #0
 80005ce:	2140      	movs	r1, #64	; 0x40
 80005d0:	481f      	ldr	r0, [pc, #124]	; (8000650 <lightState+0x41c>)
 80005d2:	f001 f823 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, Y1_Pin, GPIO_PIN_SET);
 80005d6:	2201      	movs	r2, #1
 80005d8:	2180      	movs	r1, #128	; 0x80
 80005da:	481d      	ldr	r0, [pc, #116]	; (8000650 <lightState+0x41c>)
 80005dc:	f001 f81e 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, G1_Pin, GPIO_PIN_SET);
 80005e0:	2201      	movs	r2, #1
 80005e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005e6:	481a      	ldr	r0, [pc, #104]	; (8000650 <lightState+0x41c>)
 80005e8:	f001 f818 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, B1_Pin, GPIO_PIN_SET);
 80005ec:	2201      	movs	r2, #1
 80005ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005f2:	4817      	ldr	r0, [pc, #92]	; (8000650 <lightState+0x41c>)
 80005f4:	f001 f812 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, R2_Pin, GPIO_PIN_RESET);
 80005f8:	2200      	movs	r2, #0
 80005fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005fe:	4815      	ldr	r0, [pc, #84]	; (8000654 <lightState+0x420>)
 8000600:	f001 f80c 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, Y2_Pin, GPIO_PIN_SET);
 8000604:	2201      	movs	r2, #1
 8000606:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800060a:	4812      	ldr	r0, [pc, #72]	; (8000654 <lightState+0x420>)
 800060c:	f001 f806 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_SET);
 8000610:	2201      	movs	r2, #1
 8000612:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000616:	480f      	ldr	r0, [pc, #60]	; (8000654 <lightState+0x420>)
 8000618:	f001 f800 	bl	800161c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, B2_Pin, GPIO_PIN_SET);
 800061c:	2201      	movs	r2, #1
 800061e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000622:	480c      	ldr	r0, [pc, #48]	; (8000654 <lightState+0x420>)
 8000624:	f000 fffa 	bl	800161c <HAL_GPIO_WritePin>
		st = 'y';
 8000628:	2379      	movs	r3, #121	; 0x79
 800062a:	71fb      	strb	r3, [r7, #7]
		break;
 800062c:	e00b      	b.n	8000646 <lightState+0x412>

	case 'y':
		HAL_GPIO_TogglePin(GPIOA, R1_Pin);
 800062e:	2140      	movs	r1, #64	; 0x40
 8000630:	4807      	ldr	r0, [pc, #28]	; (8000650 <lightState+0x41c>)
 8000632:	f001 f80b 	bl	800164c <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOB, R2_Pin);
 8000636:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800063a:	4806      	ldr	r0, [pc, #24]	; (8000654 <lightState+0x420>)
 800063c:	f001 f806 	bl	800164c <HAL_GPIO_TogglePin>

	default:
		st = 'x';
 8000640:	2378      	movs	r3, #120	; 0x78
 8000642:	71fb      	strb	r3, [r7, #7]
		break;
 8000644:	bf00      	nop
	}

	return st;
 8000646:	79fb      	ldrb	r3, [r7, #7]
}
 8000648:	4618      	mov	r0, r3
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	40010800 	.word	0x40010800
 8000654:	40010c00 	.word	0x40010c00

08000658 <periodState>:

int periodState(char st, int x)
{
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	6039      	str	r1, [r7, #0]
 8000662:	71fb      	strb	r3, [r7, #7]
	int pd;

	switch(st){
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	3b61      	subs	r3, #97	; 0x61
 8000668:	2b18      	cmp	r3, #24
 800066a:	d85b      	bhi.n	8000724 <periodState+0xcc>
 800066c:	a201      	add	r2, pc, #4	; (adr r2, 8000674 <periodState+0x1c>)
 800066e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000672:	bf00      	nop
 8000674:	080006d9 	.word	0x080006d9
 8000678:	080006e1 	.word	0x080006e1
 800067c:	080006e7 	.word	0x080006e7
 8000680:	080006ef 	.word	0x080006ef
 8000684:	080006f7 	.word	0x080006f7
 8000688:	080006ff 	.word	0x080006ff
 800068c:	08000707 	.word	0x08000707
 8000690:	0800070f 	.word	0x0800070f
 8000694:	08000725 	.word	0x08000725
 8000698:	08000725 	.word	0x08000725
 800069c:	08000725 	.word	0x08000725
 80006a0:	08000725 	.word	0x08000725
 80006a4:	08000725 	.word	0x08000725
 80006a8:	08000725 	.word	0x08000725
 80006ac:	08000725 	.word	0x08000725
 80006b0:	08000725 	.word	0x08000725
 80006b4:	08000725 	.word	0x08000725
 80006b8:	08000725 	.word	0x08000725
 80006bc:	08000725 	.word	0x08000725
 80006c0:	08000725 	.word	0x08000725
 80006c4:	08000725 	.word	0x08000725
 80006c8:	08000725 	.word	0x08000725
 80006cc:	08000725 	.word	0x08000725
 80006d0:	08000717 	.word	0x08000717
 80006d4:	0800071f 	.word	0x0800071f

	case 'a':
		pd = 6000;
 80006d8:	f241 7370 	movw	r3, #6000	; 0x1770
 80006dc:	60fb      	str	r3, [r7, #12]
		break;
 80006de:	e022      	b.n	8000726 <periodState+0xce>

	case 'b':
		pd = 70500;
 80006e0:	4b15      	ldr	r3, [pc, #84]	; (8000738 <periodState+0xe0>)
 80006e2:	60fb      	str	r3, [r7, #12]
		break;
 80006e4:	e01f      	b.n	8000726 <periodState+0xce>

	case 'c':
		pd = 13500;
 80006e6:	f243 43bc 	movw	r3, #13500	; 0x34bc
 80006ea:	60fb      	str	r3, [r7, #12]
		break;
 80006ec:	e01b      	b.n	8000726 <periodState+0xce>

	case 'd':
		pd = 3500;
 80006ee:	f640 53ac 	movw	r3, #3500	; 0xdac
 80006f2:	60fb      	str	r3, [r7, #12]
		break;
 80006f4:	e017      	b.n	8000726 <periodState+0xce>

	case 'e':
		pd = 6000;
 80006f6:	f241 7370 	movw	r3, #6000	; 0x1770
 80006fa:	60fb      	str	r3, [r7, #12]
		break;
 80006fc:	e013      	b.n	8000726 <periodState+0xce>

	case 'f':
		pd = 20000;
 80006fe:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000702:	60fb      	str	r3, [r7, #12]
		break;
 8000704:	e00f      	b.n	8000726 <periodState+0xce>

	case 'g':
		pd = 8000;
 8000706:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800070a:	60fb      	str	r3, [r7, #12]
		break;
 800070c:	e00b      	b.n	8000726 <periodState+0xce>

	case 'h':
		pd = 3500;
 800070e:	f640 53ac 	movw	r3, #3500	; 0xdac
 8000712:	60fb      	str	r3, [r7, #12]
		break;
 8000714:	e007      	b.n	8000726 <periodState+0xce>

	case 'x':
		pd = 1500;
 8000716:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800071a:	60fb      	str	r3, [r7, #12]
		break;
 800071c:	e003      	b.n	8000726 <periodState+0xce>

	case 'y':
		pd = 500;
 800071e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000722:	60fb      	str	r3, [r7, #12]

	default:

		break;
 8000724:	bf00      	nop
	}

	return pd / x;
 8000726:	68fa      	ldr	r2, [r7, #12]
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	fb92 f3f3 	sdiv	r3, r2, r3
}
 800072e:	4618      	mov	r0, r3
 8000730:	3714      	adds	r7, #20
 8000732:	46bd      	mov	sp, r7
 8000734:	bc80      	pop	{r7}
 8000736:	4770      	bx	lr
 8000738:	00011364 	.word	0x00011364

0800073c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000740:	f000 fcde 	bl	8001100 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000744:	f000 f89a 	bl	800087c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000748:	f000 f8fe 	bl	8000948 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800074c:	f000 f8d2 	bl	80008f4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  printString(CLEAR_SCREEN);
 8000750:	4b32      	ldr	r3, [pc, #200]	; (800081c <main+0xe0>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4618      	mov	r0, r3
 8000756:	f7ff fd33 	bl	80001c0 <printString>
  printString(GO_TO_TOP);
 800075a:	4b31      	ldr	r3, [pc, #196]	; (8000820 <main+0xe4>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff fd2e 	bl	80001c0 <printString>
  printString("Welcome to the CLI!\r\n");
 8000764:	482f      	ldr	r0, [pc, #188]	; (8000824 <main+0xe8>)
 8000766:	f7ff fd2b 	bl	80001c0 <printString>
  HAL_Delay(2000);
 800076a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800076e:	f000 fcf9 	bl	8001164 <HAL_Delay>

  //Formats the screen to show counter and create a scroll window
  printString(CLEAR_SCREEN);
 8000772:	4b2a      	ldr	r3, [pc, #168]	; (800081c <main+0xe0>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4618      	mov	r0, r3
 8000778:	f7ff fd22 	bl	80001c0 <printString>
  printString(GO_TO_TOP);
 800077c:	4b28      	ldr	r3, [pc, #160]	; (8000820 <main+0xe4>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff fd1d 	bl	80001c0 <printString>
  printString("Mode: ");
 8000786:	4828      	ldr	r0, [pc, #160]	; (8000828 <main+0xec>)
 8000788:	f7ff fd1a 	bl	80001c0 <printString>
  printString("Failsafe");
 800078c:	4827      	ldr	r0, [pc, #156]	; (800082c <main+0xf0>)
 800078e:	f7ff fd17 	bl	80001c0 <printString>
  printString("\x1b[9;0H");
 8000792:	4827      	ldr	r0, [pc, #156]	; (8000830 <main+0xf4>)
 8000794:	f7ff fd14 	bl	80001c0 <printString>
  printString("Enter \"help\" for a list of commands");
 8000798:	4826      	ldr	r0, [pc, #152]	; (8000834 <main+0xf8>)
 800079a:	f7ff fd11 	bl	80001c0 <printString>
  printString(SCROLL_WINDOW);
 800079e:	4b26      	ldr	r3, [pc, #152]	; (8000838 <main+0xfc>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4618      	mov	r0, r3
 80007a4:	f7ff fd0c 	bl	80001c0 <printString>
  printString(GO_TO_SCROLL);
 80007a8:	4b24      	ldr	r3, [pc, #144]	; (800083c <main+0x100>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4618      	mov	r0, r3
 80007ae:	f7ff fd07 	bl	80001c0 <printString>

  printString("\n~>$ ");
 80007b2:	4823      	ldr	r0, [pc, #140]	; (8000840 <main+0x104>)
 80007b4:	f7ff fd04 	bl	80001c0 <printString>
  printString(SAVE_CURS);
 80007b8:	4b22      	ldr	r3, [pc, #136]	; (8000844 <main+0x108>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff fcff 	bl	80001c0 <printString>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007c2:	f002 f849 	bl	8002858 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Command_Queue */
  Command_QueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &Command_Queue_attributes);
 80007c6:	4a20      	ldr	r2, [pc, #128]	; (8000848 <main+0x10c>)
 80007c8:	2102      	movs	r1, #2
 80007ca:	2001      	movs	r0, #1
 80007cc:	f002 f982 	bl	8002ad4 <osMessageQueueNew>
 80007d0:	4602      	mov	r2, r0
 80007d2:	4b1e      	ldr	r3, [pc, #120]	; (800084c <main+0x110>)
 80007d4:	601a      	str	r2, [r3, #0]

  /* creation of Message_Queue */
  Message_QueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &Message_Queue_attributes);
 80007d6:	4a1e      	ldr	r2, [pc, #120]	; (8000850 <main+0x114>)
 80007d8:	2102      	movs	r1, #2
 80007da:	2001      	movs	r0, #1
 80007dc:	f002 f97a 	bl	8002ad4 <osMessageQueueNew>
 80007e0:	4602      	mov	r2, r0
 80007e2:	4b1c      	ldr	r3, [pc, #112]	; (8000854 <main+0x118>)
 80007e4:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of StateController */
  StateControllerHandle = osThreadNew(StartStateController, NULL, &StateController_attributes);
 80007e6:	4a1c      	ldr	r2, [pc, #112]	; (8000858 <main+0x11c>)
 80007e8:	2100      	movs	r1, #0
 80007ea:	481c      	ldr	r0, [pc, #112]	; (800085c <main+0x120>)
 80007ec:	f002 f89a 	bl	8002924 <osThreadNew>
 80007f0:	4602      	mov	r2, r0
 80007f2:	4b1b      	ldr	r3, [pc, #108]	; (8000860 <main+0x124>)
 80007f4:	601a      	str	r2, [r3, #0]

  /* creation of RX_CLI */
  RX_CLIHandle = osThreadNew(StartRX_CLI, NULL, &RX_CLI_attributes);
 80007f6:	4a1b      	ldr	r2, [pc, #108]	; (8000864 <main+0x128>)
 80007f8:	2100      	movs	r1, #0
 80007fa:	481b      	ldr	r0, [pc, #108]	; (8000868 <main+0x12c>)
 80007fc:	f002 f892 	bl	8002924 <osThreadNew>
 8000800:	4602      	mov	r2, r0
 8000802:	4b1a      	ldr	r3, [pc, #104]	; (800086c <main+0x130>)
 8000804:	601a      	str	r2, [r3, #0]

  /* creation of StatusUpdate */
  StatusUpdateHandle = osThreadNew(StartStatusUpdate, NULL, &StatusUpdate_attributes);
 8000806:	4a1a      	ldr	r2, [pc, #104]	; (8000870 <main+0x134>)
 8000808:	2100      	movs	r1, #0
 800080a:	481a      	ldr	r0, [pc, #104]	; (8000874 <main+0x138>)
 800080c:	f002 f88a 	bl	8002924 <osThreadNew>
 8000810:	4602      	mov	r2, r0
 8000812:	4b19      	ldr	r3, [pc, #100]	; (8000878 <main+0x13c>)
 8000814:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000816:	f002 f851 	bl	80028bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800081a:	e7fe      	b.n	800081a <main+0xde>
 800081c:	20000000 	.word	0x20000000
 8000820:	2000000c 	.word	0x2000000c
 8000824:	08005a00 	.word	0x08005a00
 8000828:	08005a18 	.word	0x08005a18
 800082c:	08005a20 	.word	0x08005a20
 8000830:	08005a2c 	.word	0x08005a2c
 8000834:	08005a34 	.word	0x08005a34
 8000838:	20000004 	.word	0x20000004
 800083c:	20000008 	.word	0x20000008
 8000840:	08005a58 	.word	0x08005a58
 8000844:	2000001c 	.word	0x2000001c
 8000848:	08005cb0 	.word	0x08005cb0
 800084c:	20001b78 	.word	0x20001b78
 8000850:	08005cc8 	.word	0x08005cc8
 8000854:	20001b34 	.word	0x20001b34
 8000858:	08005c44 	.word	0x08005c44
 800085c:	08000a0d 	.word	0x08000a0d
 8000860:	20001bb8 	.word	0x20001bb8
 8000864:	08005c68 	.word	0x08005c68
 8000868:	08000ac1 	.word	0x08000ac1
 800086c:	20001b7c 	.word	0x20001b7c
 8000870:	08005c8c 	.word	0x08005c8c
 8000874:	08000d6d 	.word	0x08000d6d
 8000878:	20001b80 	.word	0x20001b80

0800087c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b090      	sub	sp, #64	; 0x40
 8000880:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000882:	f107 0318 	add.w	r3, r7, #24
 8000886:	2228      	movs	r2, #40	; 0x28
 8000888:	2100      	movs	r1, #0
 800088a:	4618      	mov	r0, r3
 800088c:	f004 fed7 	bl	800563e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000890:	1d3b      	adds	r3, r7, #4
 8000892:	2200      	movs	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	605a      	str	r2, [r3, #4]
 8000898:	609a      	str	r2, [r3, #8]
 800089a:	60da      	str	r2, [r3, #12]
 800089c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800089e:	2302      	movs	r3, #2
 80008a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008a2:	2301      	movs	r3, #1
 80008a4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008a6:	2310      	movs	r3, #16
 80008a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008aa:	2300      	movs	r3, #0
 80008ac:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ae:	f107 0318 	add.w	r3, r7, #24
 80008b2:	4618      	mov	r0, r3
 80008b4:	f000 fee4 	bl	8001680 <HAL_RCC_OscConfig>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80008be:	f000 faad 	bl	8000e1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008c2:	230f      	movs	r3, #15
 80008c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008c6:	2300      	movs	r3, #0
 80008c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ce:	2300      	movs	r3, #0
 80008d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008d2:	2300      	movs	r3, #0
 80008d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008d6:	1d3b      	adds	r3, r7, #4
 80008d8:	2100      	movs	r1, #0
 80008da:	4618      	mov	r0, r3
 80008dc:	f001 f950 	bl	8001b80 <HAL_RCC_ClockConfig>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80008e6:	f000 fa99 	bl	8000e1c <Error_Handler>
  }
}
 80008ea:	bf00      	nop
 80008ec:	3740      	adds	r7, #64	; 0x40
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
	...

080008f4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008f8:	4b11      	ldr	r3, [pc, #68]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 80008fa:	4a12      	ldr	r2, [pc, #72]	; (8000944 <MX_USART3_UART_Init+0x50>)
 80008fc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008fe:	4b10      	ldr	r3, [pc, #64]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000900:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000904:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000906:	4b0e      	ldr	r3, [pc, #56]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800090c:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000912:	4b0b      	ldr	r3, [pc, #44]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000918:	4b09      	ldr	r3, [pc, #36]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 800091a:	220c      	movs	r2, #12
 800091c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091e:	4b08      	ldr	r3, [pc, #32]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000924:	4b06      	ldr	r3, [pc, #24]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000926:	2200      	movs	r2, #0
 8000928:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800092a:	4805      	ldr	r0, [pc, #20]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 800092c:	f001 fd3e 	bl	80023ac <HAL_UART_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000936:	f000 fa71 	bl	8000e1c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20001b38 	.word	0x20001b38
 8000944:	40004800 	.word	0x40004800

08000948 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b088      	sub	sp, #32
 800094c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094e:	f107 0310 	add.w	r3, r7, #16
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	609a      	str	r2, [r3, #8]
 800095a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800095c:	4b28      	ldr	r3, [pc, #160]	; (8000a00 <MX_GPIO_Init+0xb8>)
 800095e:	699b      	ldr	r3, [r3, #24]
 8000960:	4a27      	ldr	r2, [pc, #156]	; (8000a00 <MX_GPIO_Init+0xb8>)
 8000962:	f043 0304 	orr.w	r3, r3, #4
 8000966:	6193      	str	r3, [r2, #24]
 8000968:	4b25      	ldr	r3, [pc, #148]	; (8000a00 <MX_GPIO_Init+0xb8>)
 800096a:	699b      	ldr	r3, [r3, #24]
 800096c:	f003 0304 	and.w	r3, r3, #4
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000974:	4b22      	ldr	r3, [pc, #136]	; (8000a00 <MX_GPIO_Init+0xb8>)
 8000976:	699b      	ldr	r3, [r3, #24]
 8000978:	4a21      	ldr	r2, [pc, #132]	; (8000a00 <MX_GPIO_Init+0xb8>)
 800097a:	f043 0308 	orr.w	r3, r3, #8
 800097e:	6193      	str	r3, [r2, #24]
 8000980:	4b1f      	ldr	r3, [pc, #124]	; (8000a00 <MX_GPIO_Init+0xb8>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	f003 0308 	and.w	r3, r3, #8
 8000988:	60bb      	str	r3, [r7, #8]
 800098a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800098c:	4b1c      	ldr	r3, [pc, #112]	; (8000a00 <MX_GPIO_Init+0xb8>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	4a1b      	ldr	r2, [pc, #108]	; (8000a00 <MX_GPIO_Init+0xb8>)
 8000992:	f043 0310 	orr.w	r3, r3, #16
 8000996:	6193      	str	r3, [r2, #24]
 8000998:	4b19      	ldr	r3, [pc, #100]	; (8000a00 <MX_GPIO_Init+0xb8>)
 800099a:	699b      	ldr	r3, [r3, #24]
 800099c:	f003 0310 	and.w	r3, r3, #16
 80009a0:	607b      	str	r3, [r7, #4]
 80009a2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R1_Pin|Y1_Pin|G1_Pin|B1_Pin, GPIO_PIN_SET);
 80009a4:	2201      	movs	r2, #1
 80009a6:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80009aa:	4816      	ldr	r0, [pc, #88]	; (8000a04 <MX_GPIO_Init+0xbc>)
 80009ac:	f000 fe36 	bl	800161c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R2_Pin|Y2_Pin|G2_Pin|B2_Pin, GPIO_PIN_SET);
 80009b0:	2201      	movs	r2, #1
 80009b2:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80009b6:	4814      	ldr	r0, [pc, #80]	; (8000a08 <MX_GPIO_Init+0xc0>)
 80009b8:	f000 fe30 	bl	800161c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : R1_Pin Y1_Pin G1_Pin B1_Pin */
  GPIO_InitStruct.Pin = R1_Pin|Y1_Pin|G1_Pin|B1_Pin;
 80009bc:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80009c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c2:	2301      	movs	r3, #1
 80009c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c6:	2300      	movs	r3, #0
 80009c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ca:	2302      	movs	r3, #2
 80009cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ce:	f107 0310 	add.w	r3, r7, #16
 80009d2:	4619      	mov	r1, r3
 80009d4:	480b      	ldr	r0, [pc, #44]	; (8000a04 <MX_GPIO_Init+0xbc>)
 80009d6:	f000 fcc7 	bl	8001368 <HAL_GPIO_Init>

  /*Configure GPIO pins : R2_Pin Y2_Pin G2_Pin B2_Pin */
  GPIO_InitStruct.Pin = R2_Pin|Y2_Pin|G2_Pin|B2_Pin;
 80009da:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80009de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e0:	2301      	movs	r3, #1
 80009e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e8:	2302      	movs	r3, #2
 80009ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ec:	f107 0310 	add.w	r3, r7, #16
 80009f0:	4619      	mov	r1, r3
 80009f2:	4805      	ldr	r0, [pc, #20]	; (8000a08 <MX_GPIO_Init+0xc0>)
 80009f4:	f000 fcb8 	bl	8001368 <HAL_GPIO_Init>

}
 80009f8:	bf00      	nop
 80009fa:	3720      	adds	r7, #32
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	40021000 	.word	0x40021000
 8000a04:	40010800 	.word	0x40010800
 8000a08:	40010c00 	.word	0x40010c00

08000a0c <StartStateController>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartStateController */
void StartStateController(void *argument)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	char state = 'x';
 8000a14:	2378      	movs	r3, #120	; 0x78
 8000a16:	75fb      	strb	r3, [r7, #23]
	uint16_t cmd = 101;
 8000a18:	2365      	movs	r3, #101	; 0x65
 8000a1a:	817b      	strh	r3, [r7, #10]
	uint16_t msg = cmd;
 8000a1c:	897b      	ldrh	r3, [r7, #10]
 8000a1e:	813b      	strh	r3, [r7, #8]
	int period = 400;
 8000a20:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000a24:	60fb      	str	r3, [r7, #12]
	int speedFactor = 1;
 8000a26:	2301      	movs	r3, #1
 8000a28:	613b      	str	r3, [r7, #16]
	/* Infinite loop */
	for(;;)
	{

		if(osMessageQueueGet(Command_QueueHandle, &cmd, NULL, 0U) == osOK)
 8000a2a:	4b23      	ldr	r3, [pc, #140]	; (8000ab8 <StartStateController+0xac>)
 8000a2c:	6818      	ldr	r0, [r3, #0]
 8000a2e:	f107 010a 	add.w	r1, r7, #10
 8000a32:	2300      	movs	r3, #0
 8000a34:	2200      	movs	r2, #0
 8000a36:	f002 f947 	bl	8002cc8 <osMessageQueueGet>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d11d      	bne.n	8000a7c <StartStateController+0x70>
		{
			if(cmd != msg && cmd > 100)
 8000a40:	897a      	ldrh	r2, [r7, #10]
 8000a42:	893b      	ldrh	r3, [r7, #8]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d010      	beq.n	8000a6a <StartStateController+0x5e>
 8000a48:	897b      	ldrh	r3, [r7, #10]
 8000a4a:	2b64      	cmp	r3, #100	; 0x64
 8000a4c:	d90d      	bls.n	8000a6a <StartStateController+0x5e>
			{
				if(cmd == 101)
 8000a4e:	897b      	ldrh	r3, [r7, #10]
 8000a50:	2b65      	cmp	r3, #101	; 0x65
 8000a52:	d102      	bne.n	8000a5a <StartStateController+0x4e>
				{
					state = 'x';
 8000a54:	2378      	movs	r3, #120	; 0x78
 8000a56:	75fb      	strb	r3, [r7, #23]
 8000a58:	e004      	b.n	8000a64 <StartStateController+0x58>
				}
				else if(cmd == 102)
 8000a5a:	897b      	ldrh	r3, [r7, #10]
 8000a5c:	2b66      	cmp	r3, #102	; 0x66
 8000a5e:	d101      	bne.n	8000a64 <StartStateController+0x58>
				{
					state = 'a';
 8000a60:	2361      	movs	r3, #97	; 0x61
 8000a62:	75fb      	strb	r3, [r7, #23]
				}
				msg = cmd;
 8000a64:	897b      	ldrh	r3, [r7, #10]
 8000a66:	813b      	strh	r3, [r7, #8]
 8000a68:	e008      	b.n	8000a7c <StartStateController+0x70>
			}
			else if(cmd != msg && cmd > 0)
 8000a6a:	897a      	ldrh	r2, [r7, #10]
 8000a6c:	893b      	ldrh	r3, [r7, #8]
 8000a6e:	429a      	cmp	r2, r3
 8000a70:	d004      	beq.n	8000a7c <StartStateController+0x70>
 8000a72:	897b      	ldrh	r3, [r7, #10]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <StartStateController+0x70>
			{
				speedFactor = cmd;
 8000a78:	897b      	ldrh	r3, [r7, #10]
 8000a7a:	613b      	str	r3, [r7, #16]
			}
		}

		if(osMessageQueuePut(Message_QueueHandle, &msg, 1U, 0U)!= osOK)
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	; (8000abc <StartStateController+0xb0>)
 8000a7e:	6818      	ldr	r0, [r3, #0]
 8000a80:	f107 0108 	add.w	r1, r7, #8
 8000a84:	2300      	movs	r3, #0
 8000a86:	2201      	movs	r2, #1
 8000a88:	f002 f8aa 	bl	8002be0 <osMessageQueuePut>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <StartStateController+0x8a>
		{
			Error_Handler();
 8000a92:	f000 f9c3 	bl	8000e1c <Error_Handler>
		}
		period = periodState(state, speedFactor);
 8000a96:	7dfb      	ldrb	r3, [r7, #23]
 8000a98:	6939      	ldr	r1, [r7, #16]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f7ff fddc 	bl	8000658 <periodState>
 8000aa0:	60f8      	str	r0, [r7, #12]
		state = lightState(state);
 8000aa2:	7dfb      	ldrb	r3, [r7, #23]
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fbc5 	bl	8000234 <lightState>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	75fb      	strb	r3, [r7, #23]



		osDelay(period);
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f001 ffe1 	bl	8002a78 <osDelay>
		if(osMessageQueueGet(Command_QueueHandle, &cmd, NULL, 0U) == osOK)
 8000ab6:	e7b8      	b.n	8000a2a <StartStateController+0x1e>
 8000ab8:	20001b78 	.word	0x20001b78
 8000abc:	20001b34 	.word	0x20001b34

08000ac0 <StartRX_CLI>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRX_CLI */
void StartRX_CLI(void *argument)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b092      	sub	sp, #72	; 0x48
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRX_CLI */
	int j = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	647b      	str	r3, [r7, #68]	; 0x44
	uint16_t cmd = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	86fb      	strh	r3, [r7, #54]	; 0x36
	char* arg;
	uint8_t temp[40];
  /* Infinite loop */
	for(;;)
	{
		if(HAL_UART_Receive(&huart3, cliBufferRX, 1, 300) == HAL_OK)
 8000ad0:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	498f      	ldr	r1, [pc, #572]	; (8000d14 <StartRX_CLI+0x254>)
 8000ad8:	488f      	ldr	r0, [pc, #572]	; (8000d18 <StartRX_CLI+0x258>)
 8000ada:	f001 fd46 	bl	800256a <HAL_UART_Receive>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d1f5      	bne.n	8000ad0 <StartRX_CLI+0x10>
		{
			printString(RETURN_CURS);
 8000ae4:	4b8d      	ldr	r3, [pc, #564]	; (8000d1c <StartRX_CLI+0x25c>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff fb69 	bl	80001c0 <printString>
			printString(SHOW_CURS);
 8000aee:	4b8c      	ldr	r3, [pc, #560]	; (8000d20 <StartRX_CLI+0x260>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4618      	mov	r0, r3
 8000af4:	f7ff fb64 	bl	80001c0 <printString>

			copyCharTo((char *)cliBufferRX, (char *)save, j);
 8000af8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000afa:	498a      	ldr	r1, [pc, #552]	; (8000d24 <StartRX_CLI+0x264>)
 8000afc:	4885      	ldr	r0, [pc, #532]	; (8000d14 <StartRX_CLI+0x254>)
 8000afe:	f7ff fb41 	bl	8000184 <copyCharTo>
			printString(SAVE_CURS);
 8000b02:	4b89      	ldr	r3, [pc, #548]	; (8000d28 <StartRX_CLI+0x268>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff fb5a 	bl	80001c0 <printString>
			//backspace incidence
			if(cliBufferRX[0] == '\b')
 8000b0c:	4b81      	ldr	r3, [pc, #516]	; (8000d14 <StartRX_CLI+0x254>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	2b08      	cmp	r3, #8
 8000b12:	d103      	bne.n	8000b1c <StartRX_CLI+0x5c>
			{
				j--;
 8000b14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b16:	3b01      	subs	r3, #1
 8000b18:	647b      	str	r3, [r7, #68]	; 0x44
 8000b1a:	e002      	b.n	8000b22 <StartRX_CLI+0x62>
			}
			else
			{
				j++;
 8000b1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b1e:	3301      	adds	r3, #1
 8000b20:	647b      	str	r3, [r7, #68]	; 0x44
			}

			//when enter is hit execute the command
			if(isCompleteLine((char *)cliBufferRX))
 8000b22:	487c      	ldr	r0, [pc, #496]	; (8000d14 <StartRX_CLI+0x254>)
 8000b24:	f7ff fb1e 	bl	8000164 <isCompleteLine>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d0d0      	beq.n	8000ad0 <StartRX_CLI+0x10>
			{
				printString("\r\n");
 8000b2e:	487f      	ldr	r0, [pc, #508]	; (8000d2c <StartRX_CLI+0x26c>)
 8000b30:	f7ff fb46 	bl	80001c0 <printString>
				save[j-1] = '\0';
 8000b34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b36:	3b01      	subs	r3, #1
 8000b38:	4a7a      	ldr	r2, [pc, #488]	; (8000d24 <StartRX_CLI+0x264>)
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	54d1      	strb	r1, [r2, r3]
				while(j < 20 && save[j] != '\0')
 8000b3e:	e007      	b.n	8000b50 <StartRX_CLI+0x90>
				{
					save[j] = '\0';
 8000b40:	4a78      	ldr	r2, [pc, #480]	; (8000d24 <StartRX_CLI+0x264>)
 8000b42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b44:	4413      	add	r3, r2
 8000b46:	2200      	movs	r2, #0
 8000b48:	701a      	strb	r2, [r3, #0]
					j++;
 8000b4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	647b      	str	r3, [r7, #68]	; 0x44
				while(j < 20 && save[j] != '\0')
 8000b50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b52:	2b13      	cmp	r3, #19
 8000b54:	dc05      	bgt.n	8000b62 <StartRX_CLI+0xa2>
 8000b56:	4a73      	ldr	r2, [pc, #460]	; (8000d24 <StartRX_CLI+0x264>)
 8000b58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b5a:	4413      	add	r3, r2
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d1ee      	bne.n	8000b40 <StartRX_CLI+0x80>
				}

				strcpy((char *)temp, (const char *)save);
 8000b62:	f107 030c 	add.w	r3, r7, #12
 8000b66:	496f      	ldr	r1, [pc, #444]	; (8000d24 <StartRX_CLI+0x264>)
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f004 fd70 	bl	800564e <strcpy>
				arg = strtok((char *)save, " ");
 8000b6e:	4970      	ldr	r1, [pc, #448]	; (8000d30 <StartRX_CLI+0x270>)
 8000b70:	486c      	ldr	r0, [pc, #432]	; (8000d24 <StartRX_CLI+0x264>)
 8000b72:	f004 fd75 	bl	8005660 <strtok>
 8000b76:	63f8      	str	r0, [r7, #60]	; 0x3c
				cmdStr = arg;
 8000b78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000b7a:	63bb      	str	r3, [r7, #56]	; 0x38
				arg = strtok(NULL, " ");
 8000b7c:	496c      	ldr	r1, [pc, #432]	; (8000d30 <StartRX_CLI+0x270>)
 8000b7e:	2000      	movs	r0, #0
 8000b80:	f004 fd6e 	bl	8005660 <strtok>
 8000b84:	63f8      	str	r0, [r7, #60]	; 0x3c

				if(arg == NULL && strcmp((char *)cmdStr, "help") == 0)
 8000b86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d112      	bne.n	8000bb2 <StartRX_CLI+0xf2>
 8000b8c:	4969      	ldr	r1, [pc, #420]	; (8000d34 <StartRX_CLI+0x274>)
 8000b8e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000b90:	f7ff fade 	bl	8000150 <strcmp>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d10b      	bne.n	8000bb2 <StartRX_CLI+0xf2>
				{
					cmd = 102;
 8000b9a:	2366      	movs	r3, #102	; 0x66
 8000b9c:	86fb      	strh	r3, [r7, #54]	; 0x36
					printString("1. \"mode fsm\" switches controller to Failsafe mode\r\n");
 8000b9e:	4866      	ldr	r0, [pc, #408]	; (8000d38 <StartRX_CLI+0x278>)
 8000ba0:	f7ff fb0e 	bl	80001c0 <printString>
					printString("\n2. \"mode scm\" switches controller to Static Cycle mode\r\n");
 8000ba4:	4865      	ldr	r0, [pc, #404]	; (8000d3c <StartRX_CLI+0x27c>)
 8000ba6:	f7ff fb0b 	bl	80001c0 <printString>
					printString("\n3. \"atm x\" enters accelerated test mode with multiplication factor x, when 0 < x < 101\r\n");
 8000baa:	4865      	ldr	r0, [pc, #404]	; (8000d40 <StartRX_CLI+0x280>)
 8000bac:	f7ff fb08 	bl	80001c0 <printString>
 8000bb0:	e093      	b.n	8000cda <StartRX_CLI+0x21a>
				}
				else if(cmdStr == NULL)
 8000bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d102      	bne.n	8000bbe <StartRX_CLI+0xfe>
				{
					cmd = 103;
 8000bb8:	2367      	movs	r3, #103	; 0x67
 8000bba:	86fb      	strh	r3, [r7, #54]	; 0x36
 8000bbc:	e08d      	b.n	8000cda <StartRX_CLI+0x21a>
				}
				else if(strtok(NULL, " ") == NULL)
 8000bbe:	495c      	ldr	r1, [pc, #368]	; (8000d30 <StartRX_CLI+0x270>)
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f004 fd4d 	bl	8005660 <strtok>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d179      	bne.n	8000cc0 <StartRX_CLI+0x200>
				{
					if(atoi(arg) >= 1 && atoi(arg) <= 100 && strcmp((char *)cmdStr, "atm") == 0)
 8000bcc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8000bce:	f004 fcfd 	bl	80055cc <atoi>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	dd23      	ble.n	8000c20 <StartRX_CLI+0x160>
 8000bd8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8000bda:	f004 fcf7 	bl	80055cc <atoi>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b64      	cmp	r3, #100	; 0x64
 8000be2:	dc1d      	bgt.n	8000c20 <StartRX_CLI+0x160>
 8000be4:	4957      	ldr	r1, [pc, #348]	; (8000d44 <StartRX_CLI+0x284>)
 8000be6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000be8:	f7ff fab2 	bl	8000150 <strcmp>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d116      	bne.n	8000c20 <StartRX_CLI+0x160>
					{
						cmd = (uint16_t)atoi(arg);
 8000bf2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8000bf4:	f004 fcea 	bl	80055cc <atoi>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	b29b      	uxth	r3, r3
 8000bfc:	86fb      	strh	r3, [r7, #54]	; 0x36
						printString("Entering accelerated test mode.\r\n");
 8000bfe:	4852      	ldr	r0, [pc, #328]	; (8000d48 <StartRX_CLI+0x288>)
 8000c00:	f7ff fade 	bl	80001c0 <printString>
						if(osMessageQueuePut(Command_QueueHandle, &cmd, 1U, 0U)!= osOK)
 8000c04:	4b51      	ldr	r3, [pc, #324]	; (8000d4c <StartRX_CLI+0x28c>)
 8000c06:	6818      	ldr	r0, [r3, #0]
 8000c08:	f107 0136 	add.w	r1, r7, #54	; 0x36
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	2201      	movs	r2, #1
 8000c10:	f001 ffe6 	bl	8002be0 <osMessageQueuePut>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d05f      	beq.n	8000cda <StartRX_CLI+0x21a>
						{
							Error_Handler();
 8000c1a:	f000 f8ff 	bl	8000e1c <Error_Handler>
						if(osMessageQueuePut(Command_QueueHandle, &cmd, 1U, 0U)!= osOK)
 8000c1e:	e05c      	b.n	8000cda <StartRX_CLI+0x21a>
						}
					}
					else if(strcmp((char *)cmdStr, "mode") == 0 && strcmp((char *)arg, "fsm") == 0)
 8000c20:	494b      	ldr	r1, [pc, #300]	; (8000d50 <StartRX_CLI+0x290>)
 8000c22:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000c24:	f7ff fa94 	bl	8000150 <strcmp>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d119      	bne.n	8000c62 <StartRX_CLI+0x1a2>
 8000c2e:	4949      	ldr	r1, [pc, #292]	; (8000d54 <StartRX_CLI+0x294>)
 8000c30:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8000c32:	f7ff fa8d 	bl	8000150 <strcmp>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d112      	bne.n	8000c62 <StartRX_CLI+0x1a2>
					{
						cmd = 101;
 8000c3c:	2365      	movs	r3, #101	; 0x65
 8000c3e:	86fb      	strh	r3, [r7, #54]	; 0x36
						printString("Switching to Failsafe mode.\r\n");
 8000c40:	4845      	ldr	r0, [pc, #276]	; (8000d58 <StartRX_CLI+0x298>)
 8000c42:	f7ff fabd 	bl	80001c0 <printString>
						if(osMessageQueuePut(Command_QueueHandle, &cmd, 1U, 0U)!= osOK)
 8000c46:	4b41      	ldr	r3, [pc, #260]	; (8000d4c <StartRX_CLI+0x28c>)
 8000c48:	6818      	ldr	r0, [r3, #0]
 8000c4a:	f107 0136 	add.w	r1, r7, #54	; 0x36
 8000c4e:	2300      	movs	r3, #0
 8000c50:	2201      	movs	r2, #1
 8000c52:	f001 ffc5 	bl	8002be0 <osMessageQueuePut>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d03e      	beq.n	8000cda <StartRX_CLI+0x21a>
						{
							Error_Handler();
 8000c5c:	f000 f8de 	bl	8000e1c <Error_Handler>
						if(osMessageQueuePut(Command_QueueHandle, &cmd, 1U, 0U)!= osOK)
 8000c60:	e03b      	b.n	8000cda <StartRX_CLI+0x21a>
						}
					}
					else if(strcmp((char *)cmdStr, "mode") == 0 && strcmp((char *)arg, "scm") == 0)
 8000c62:	493b      	ldr	r1, [pc, #236]	; (8000d50 <StartRX_CLI+0x290>)
 8000c64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000c66:	f7ff fa73 	bl	8000150 <strcmp>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d119      	bne.n	8000ca4 <StartRX_CLI+0x1e4>
 8000c70:	493a      	ldr	r1, [pc, #232]	; (8000d5c <StartRX_CLI+0x29c>)
 8000c72:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8000c74:	f7ff fa6c 	bl	8000150 <strcmp>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d112      	bne.n	8000ca4 <StartRX_CLI+0x1e4>
					{
						cmd = 102;
 8000c7e:	2366      	movs	r3, #102	; 0x66
 8000c80:	86fb      	strh	r3, [r7, #54]	; 0x36
						printString("Switching to Static Cycle mode.\r\n");
 8000c82:	4837      	ldr	r0, [pc, #220]	; (8000d60 <StartRX_CLI+0x2a0>)
 8000c84:	f7ff fa9c 	bl	80001c0 <printString>
						if(osMessageQueuePut(Command_QueueHandle, &cmd, 1U, 0U)!= osOK)
 8000c88:	4b30      	ldr	r3, [pc, #192]	; (8000d4c <StartRX_CLI+0x28c>)
 8000c8a:	6818      	ldr	r0, [r3, #0]
 8000c8c:	f107 0136 	add.w	r1, r7, #54	; 0x36
 8000c90:	2300      	movs	r3, #0
 8000c92:	2201      	movs	r2, #1
 8000c94:	f001 ffa4 	bl	8002be0 <osMessageQueuePut>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d01d      	beq.n	8000cda <StartRX_CLI+0x21a>
						{
							Error_Handler();
 8000c9e:	f000 f8bd 	bl	8000e1c <Error_Handler>
						if(osMessageQueuePut(Command_QueueHandle, &cmd, 1U, 0U)!= osOK)
 8000ca2:	e01a      	b.n	8000cda <StartRX_CLI+0x21a>
						}
					}
					else
					{
						cmd = 103;
 8000ca4:	2367      	movs	r3, #103	; 0x67
 8000ca6:	86fb      	strh	r3, [r7, #54]	; 0x36
						printString("Invalid command: ");
 8000ca8:	482e      	ldr	r0, [pc, #184]	; (8000d64 <StartRX_CLI+0x2a4>)
 8000caa:	f7ff fa89 	bl	80001c0 <printString>
						printString((char *)temp);
 8000cae:	f107 030c 	add.w	r3, r7, #12
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff fa84 	bl	80001c0 <printString>
						printString("\r\n");
 8000cb8:	481c      	ldr	r0, [pc, #112]	; (8000d2c <StartRX_CLI+0x26c>)
 8000cba:	f7ff fa81 	bl	80001c0 <printString>
 8000cbe:	e00c      	b.n	8000cda <StartRX_CLI+0x21a>
					}
				}
				else
				{
					cmd = 103;
 8000cc0:	2367      	movs	r3, #103	; 0x67
 8000cc2:	86fb      	strh	r3, [r7, #54]	; 0x36
					printString("Invalid command: ");
 8000cc4:	4827      	ldr	r0, [pc, #156]	; (8000d64 <StartRX_CLI+0x2a4>)
 8000cc6:	f7ff fa7b 	bl	80001c0 <printString>
					printString((char *)temp);
 8000cca:	f107 030c 	add.w	r3, r7, #12
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fa76 	bl	80001c0 <printString>
					printString("\r\n");
 8000cd4:	4815      	ldr	r0, [pc, #84]	; (8000d2c <StartRX_CLI+0x26c>)
 8000cd6:	f7ff fa73 	bl	80001c0 <printString>
				}

				j = 0;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	647b      	str	r3, [r7, #68]	; 0x44
				for(int i = 0; i < 20; i++)
 8000cde:	2300      	movs	r3, #0
 8000ce0:	643b      	str	r3, [r7, #64]	; 0x40
 8000ce2:	e007      	b.n	8000cf4 <StartRX_CLI+0x234>
				{
					save[i] = '\0';
 8000ce4:	4a0f      	ldr	r2, [pc, #60]	; (8000d24 <StartRX_CLI+0x264>)
 8000ce6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000ce8:	4413      	add	r3, r2
 8000cea:	2200      	movs	r2, #0
 8000cec:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < 20; i++)
 8000cee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	643b      	str	r3, [r7, #64]	; 0x40
 8000cf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000cf6:	2b13      	cmp	r3, #19
 8000cf8:	ddf4      	ble.n	8000ce4 <StartRX_CLI+0x224>
				}
				printString("\r\n~>$ ");
 8000cfa:	481b      	ldr	r0, [pc, #108]	; (8000d68 <StartRX_CLI+0x2a8>)
 8000cfc:	f7ff fa60 	bl	80001c0 <printString>

				printString(SAVE_CURS);
 8000d00:	4b09      	ldr	r3, [pc, #36]	; (8000d28 <StartRX_CLI+0x268>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4618      	mov	r0, r3
 8000d06:	f7ff fa5b 	bl	80001c0 <printString>
				osDelay(10);
 8000d0a:	200a      	movs	r0, #10
 8000d0c:	f001 feb4 	bl	8002a78 <osDelay>
		if(HAL_UART_Receive(&huart3, cliBufferRX, 1, 300) == HAL_OK)
 8000d10:	e6de      	b.n	8000ad0 <StartRX_CLI+0x10>
 8000d12:	bf00      	nop
 8000d14:	20001bac 	.word	0x20001bac
 8000d18:	20001b38 	.word	0x20001b38
 8000d1c:	20000020 	.word	0x20000020
 8000d20:	20000018 	.word	0x20000018
 8000d24:	20001b84 	.word	0x20001b84
 8000d28:	2000001c 	.word	0x2000001c
 8000d2c:	08005a60 	.word	0x08005a60
 8000d30:	08005a64 	.word	0x08005a64
 8000d34:	08005a68 	.word	0x08005a68
 8000d38:	08005a70 	.word	0x08005a70
 8000d3c:	08005aa8 	.word	0x08005aa8
 8000d40:	08005ae4 	.word	0x08005ae4
 8000d44:	08005b40 	.word	0x08005b40
 8000d48:	08005b44 	.word	0x08005b44
 8000d4c:	20001b78 	.word	0x20001b78
 8000d50:	08005b68 	.word	0x08005b68
 8000d54:	08005b70 	.word	0x08005b70
 8000d58:	08005b74 	.word	0x08005b74
 8000d5c:	08005b94 	.word	0x08005b94
 8000d60:	08005b98 	.word	0x08005b98
 8000d64:	08005bbc 	.word	0x08005bbc
 8000d68:	08005bd0 	.word	0x08005bd0

08000d6c <StartStatusUpdate>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartStatusUpdate */
void StartStatusUpdate(void *argument)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartStatusUpdate */
	uint16_t msg = 101;
 8000d74:	2365      	movs	r3, #101	; 0x65
 8000d76:	81bb      	strh	r3, [r7, #12]
	uint16_t mode = msg;
 8000d78:	89bb      	ldrh	r3, [r7, #12]
 8000d7a:	81fb      	strh	r3, [r7, #14]
  /* Infinite loop */
	for(;;)
	{
		if(osMessageQueueGet(Message_QueueHandle, &msg, NULL, 0U) == osOK)
 8000d7c:	4b18      	ldr	r3, [pc, #96]	; (8000de0 <StartStatusUpdate+0x74>)
 8000d7e:	6818      	ldr	r0, [r3, #0]
 8000d80:	f107 010c 	add.w	r1, r7, #12
 8000d84:	2300      	movs	r3, #0
 8000d86:	2200      	movs	r2, #0
 8000d88:	f001 ff9e 	bl	8002cc8 <osMessageQueueGet>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d121      	bne.n	8000dd6 <StartStatusUpdate+0x6a>
		{
			if(msg != mode)
 8000d92:	89bb      	ldrh	r3, [r7, #12]
 8000d94:	89fa      	ldrh	r2, [r7, #14]
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d01d      	beq.n	8000dd6 <StartStatusUpdate+0x6a>
			{
				printString(HIDE_CURS);
 8000d9a:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <StartStatusUpdate+0x78>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff fa0e 	bl	80001c0 <printString>
				printString(GO_TO_COUNT);
 8000da4:	4b10      	ldr	r3, [pc, #64]	; (8000de8 <StartStatusUpdate+0x7c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff fa09 	bl	80001c0 <printString>
				printString("                           ");
 8000dae:	480f      	ldr	r0, [pc, #60]	; (8000dec <StartStatusUpdate+0x80>)
 8000db0:	f7ff fa06 	bl	80001c0 <printString>
				printString(GO_TO_COUNT);
 8000db4:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <StartStatusUpdate+0x7c>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4618      	mov	r0, r3
 8000dba:	f7ff fa01 	bl	80001c0 <printString>
				if(msg == 102)
 8000dbe:	89bb      	ldrh	r3, [r7, #12]
 8000dc0:	2b66      	cmp	r3, #102	; 0x66
 8000dc2:	d103      	bne.n	8000dcc <StartStatusUpdate+0x60>
				{
					printString("Static cycle mode");
 8000dc4:	480a      	ldr	r0, [pc, #40]	; (8000df0 <StartStatusUpdate+0x84>)
 8000dc6:	f7ff f9fb 	bl	80001c0 <printString>
 8000dca:	e002      	b.n	8000dd2 <StartStatusUpdate+0x66>
				}
				else
				{
					printString("Failsafe mode");
 8000dcc:	4809      	ldr	r0, [pc, #36]	; (8000df4 <StartStatusUpdate+0x88>)
 8000dce:	f7ff f9f7 	bl	80001c0 <printString>
				}
				mode = msg;
 8000dd2:	89bb      	ldrh	r3, [r7, #12]
 8000dd4:	81fb      	strh	r3, [r7, #14]
			}

		}

		osDelay(10);
 8000dd6:	200a      	movs	r0, #10
 8000dd8:	f001 fe4e 	bl	8002a78 <osDelay>
		if(osMessageQueueGet(Message_QueueHandle, &msg, NULL, 0U) == osOK)
 8000ddc:	e7ce      	b.n	8000d7c <StartStatusUpdate+0x10>
 8000dde:	bf00      	nop
 8000de0:	20001b34 	.word	0x20001b34
 8000de4:	20000014 	.word	0x20000014
 8000de8:	20000010 	.word	0x20000010
 8000dec:	08005bd8 	.word	0x08005bd8
 8000df0:	08005bf4 	.word	0x08005bf4
 8000df4:	08005c08 	.word	0x08005c08

08000df8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a04      	ldr	r2, [pc, #16]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d101      	bne.n	8000e0e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e0a:	f000 f98f 	bl	800112c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40000800 	.word	0x40000800

08000e1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bc80      	pop	{r7}
 8000e26:	4770      	bx	lr

08000e28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b085      	sub	sp, #20
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e2e:	4b15      	ldr	r3, [pc, #84]	; (8000e84 <HAL_MspInit+0x5c>)
 8000e30:	699b      	ldr	r3, [r3, #24]
 8000e32:	4a14      	ldr	r2, [pc, #80]	; (8000e84 <HAL_MspInit+0x5c>)
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	6193      	str	r3, [r2, #24]
 8000e3a:	4b12      	ldr	r3, [pc, #72]	; (8000e84 <HAL_MspInit+0x5c>)
 8000e3c:	699b      	ldr	r3, [r3, #24]
 8000e3e:	f003 0301 	and.w	r3, r3, #1
 8000e42:	60bb      	str	r3, [r7, #8]
 8000e44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e46:	4b0f      	ldr	r3, [pc, #60]	; (8000e84 <HAL_MspInit+0x5c>)
 8000e48:	69db      	ldr	r3, [r3, #28]
 8000e4a:	4a0e      	ldr	r2, [pc, #56]	; (8000e84 <HAL_MspInit+0x5c>)
 8000e4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e50:	61d3      	str	r3, [r2, #28]
 8000e52:	4b0c      	ldr	r3, [pc, #48]	; (8000e84 <HAL_MspInit+0x5c>)
 8000e54:	69db      	ldr	r3, [r3, #28]
 8000e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e5a:	607b      	str	r3, [r7, #4]
 8000e5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e5e:	4b0a      	ldr	r3, [pc, #40]	; (8000e88 <HAL_MspInit+0x60>)
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	60fb      	str	r3, [r7, #12]
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e72:	60fb      	str	r3, [r7, #12]
 8000e74:	4a04      	ldr	r2, [pc, #16]	; (8000e88 <HAL_MspInit+0x60>)
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e7a:	bf00      	nop
 8000e7c:	3714      	adds	r7, #20
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bc80      	pop	{r7}
 8000e82:	4770      	bx	lr
 8000e84:	40021000 	.word	0x40021000
 8000e88:	40010000 	.word	0x40010000

08000e8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08a      	sub	sp, #40	; 0x28
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	f107 0314 	add.w	r3, r7, #20
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a25      	ldr	r2, [pc, #148]	; (8000f3c <HAL_UART_MspInit+0xb0>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d143      	bne.n	8000f34 <HAL_UART_MspInit+0xa8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000eac:	4b24      	ldr	r3, [pc, #144]	; (8000f40 <HAL_UART_MspInit+0xb4>)
 8000eae:	69db      	ldr	r3, [r3, #28]
 8000eb0:	4a23      	ldr	r2, [pc, #140]	; (8000f40 <HAL_UART_MspInit+0xb4>)
 8000eb2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eb6:	61d3      	str	r3, [r2, #28]
 8000eb8:	4b21      	ldr	r3, [pc, #132]	; (8000f40 <HAL_UART_MspInit+0xb4>)
 8000eba:	69db      	ldr	r3, [r3, #28]
 8000ebc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ec0:	613b      	str	r3, [r7, #16]
 8000ec2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec4:	4b1e      	ldr	r3, [pc, #120]	; (8000f40 <HAL_UART_MspInit+0xb4>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	4a1d      	ldr	r2, [pc, #116]	; (8000f40 <HAL_UART_MspInit+0xb4>)
 8000eca:	f043 0310 	orr.w	r3, r3, #16
 8000ece:	6193      	str	r3, [r2, #24]
 8000ed0:	4b1b      	ldr	r3, [pc, #108]	; (8000f40 <HAL_UART_MspInit+0xb4>)
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	f003 0310 	and.w	r3, r3, #16
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000edc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ee0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4814      	ldr	r0, [pc, #80]	; (8000f44 <HAL_UART_MspInit+0xb8>)
 8000ef2:	f000 fa39 	bl	8001368 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000ef6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000efa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efc:	2300      	movs	r3, #0
 8000efe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	4619      	mov	r1, r3
 8000f0a:	480e      	ldr	r0, [pc, #56]	; (8000f44 <HAL_UART_MspInit+0xb8>)
 8000f0c:	f000 fa2c 	bl	8001368 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8000f10:	4b0d      	ldr	r3, [pc, #52]	; (8000f48 <HAL_UART_MspInit+0xbc>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	627b      	str	r3, [r7, #36]	; 0x24
 8000f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f18:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000f1c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f20:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000f24:	627b      	str	r3, [r7, #36]	; 0x24
 8000f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f28:	f043 0310 	orr.w	r3, r3, #16
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f2e:	4a06      	ldr	r2, [pc, #24]	; (8000f48 <HAL_UART_MspInit+0xbc>)
 8000f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f32:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f34:	bf00      	nop
 8000f36:	3728      	adds	r7, #40	; 0x28
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40004800 	.word	0x40004800
 8000f40:	40021000 	.word	0x40021000
 8000f44:	40011000 	.word	0x40011000
 8000f48:	40010000 	.word	0x40010000

08000f4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08c      	sub	sp, #48	; 0x30
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	6879      	ldr	r1, [r7, #4]
 8000f60:	201e      	movs	r0, #30
 8000f62:	f000 f9d6 	bl	8001312 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000f66:	201e      	movs	r0, #30
 8000f68:	f000 f9ef 	bl	800134a <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000f6c:	4b1e      	ldr	r3, [pc, #120]	; (8000fe8 <HAL_InitTick+0x9c>)
 8000f6e:	69db      	ldr	r3, [r3, #28]
 8000f70:	4a1d      	ldr	r2, [pc, #116]	; (8000fe8 <HAL_InitTick+0x9c>)
 8000f72:	f043 0304 	orr.w	r3, r3, #4
 8000f76:	61d3      	str	r3, [r2, #28]
 8000f78:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <HAL_InitTick+0x9c>)
 8000f7a:	69db      	ldr	r3, [r3, #28]
 8000f7c:	f003 0304 	and.w	r3, r3, #4
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f84:	f107 0210 	add.w	r2, r7, #16
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	4611      	mov	r1, r2
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 ff74 	bl	8001e7c <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000f94:	f000 ff4a 	bl	8001e2c <HAL_RCC_GetPCLK1Freq>
 8000f98:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f9c:	4a13      	ldr	r2, [pc, #76]	; (8000fec <HAL_InitTick+0xa0>)
 8000f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa2:	0c9b      	lsrs	r3, r3, #18
 8000fa4:	3b01      	subs	r3, #1
 8000fa6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000fa8:	4b11      	ldr	r3, [pc, #68]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000faa:	4a12      	ldr	r2, [pc, #72]	; (8000ff4 <HAL_InitTick+0xa8>)
 8000fac:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 8000fae:	4b10      	ldr	r3, [pc, #64]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000fb0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fb4:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000fb6:	4a0e      	ldr	r2, [pc, #56]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fba:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000fbc:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8000fc8:	4809      	ldr	r0, [pc, #36]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000fca:	f000 ffa5 	bl	8001f18 <HAL_TIM_Base_Init>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d104      	bne.n	8000fde <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8000fd4:	4806      	ldr	r0, [pc, #24]	; (8000ff0 <HAL_InitTick+0xa4>)
 8000fd6:	f000 fff7 	bl	8001fc8 <HAL_TIM_Base_Start_IT>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	e000      	b.n	8000fe0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3730      	adds	r7, #48	; 0x30
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40021000 	.word	0x40021000
 8000fec:	431bde83 	.word	0x431bde83
 8000ff0:	20001bbc 	.word	0x20001bbc
 8000ff4:	40000800 	.word	0x40000800

08000ff8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr

08001004 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001008:	e7fe      	b.n	8001008 <HardFault_Handler+0x4>

0800100a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800100a:	b480      	push	{r7}
 800100c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800100e:	e7fe      	b.n	800100e <MemManage_Handler+0x4>

08001010 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001014:	e7fe      	b.n	8001014 <BusFault_Handler+0x4>

08001016 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001016:	b480      	push	{r7}
 8001018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800101a:	e7fe      	b.n	800101a <UsageFault_Handler+0x4>

0800101c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	bc80      	pop	{r7}
 8001026:	4770      	bx	lr

08001028 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800102c:	4802      	ldr	r0, [pc, #8]	; (8001038 <TIM4_IRQHandler+0x10>)
 800102e:	f001 f81d 	bl	800206c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001032:	bf00      	nop
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20001bbc 	.word	0x20001bbc

0800103c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001044:	4a14      	ldr	r2, [pc, #80]	; (8001098 <_sbrk+0x5c>)
 8001046:	4b15      	ldr	r3, [pc, #84]	; (800109c <_sbrk+0x60>)
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001050:	4b13      	ldr	r3, [pc, #76]	; (80010a0 <_sbrk+0x64>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d102      	bne.n	800105e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001058:	4b11      	ldr	r3, [pc, #68]	; (80010a0 <_sbrk+0x64>)
 800105a:	4a12      	ldr	r2, [pc, #72]	; (80010a4 <_sbrk+0x68>)
 800105c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800105e:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <_sbrk+0x64>)
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4413      	add	r3, r2
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	429a      	cmp	r2, r3
 800106a:	d207      	bcs.n	800107c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800106c:	f004 fab2 	bl	80055d4 <__errno>
 8001070:	4602      	mov	r2, r0
 8001072:	230c      	movs	r3, #12
 8001074:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001076:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800107a:	e009      	b.n	8001090 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800107c:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <_sbrk+0x64>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001082:	4b07      	ldr	r3, [pc, #28]	; (80010a0 <_sbrk+0x64>)
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4413      	add	r3, r2
 800108a:	4a05      	ldr	r2, [pc, #20]	; (80010a0 <_sbrk+0x64>)
 800108c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800108e:	68fb      	ldr	r3, [r7, #12]
}
 8001090:	4618      	mov	r0, r3
 8001092:	3718      	adds	r7, #24
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20005000 	.word	0x20005000
 800109c:	00000400 	.word	0x00000400
 80010a0:	20000220 	.word	0x20000220
 80010a4:	20001c50 	.word	0x20001c50

080010a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr

080010b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80010b4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80010b6:	e003      	b.n	80010c0 <LoopCopyDataInit>

080010b8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80010b8:	4b0b      	ldr	r3, [pc, #44]	; (80010e8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80010ba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80010bc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80010be:	3104      	adds	r1, #4

080010c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80010c0:	480a      	ldr	r0, [pc, #40]	; (80010ec <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80010c2:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80010c4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80010c6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80010c8:	d3f6      	bcc.n	80010b8 <CopyDataInit>
  ldr r2, =_sbss
 80010ca:	4a0a      	ldr	r2, [pc, #40]	; (80010f4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80010cc:	e002      	b.n	80010d4 <LoopFillZerobss>

080010ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80010ce:	2300      	movs	r3, #0
  str r3, [r2], #4
 80010d0:	f842 3b04 	str.w	r3, [r2], #4

080010d4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80010d4:	4b08      	ldr	r3, [pc, #32]	; (80010f8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80010d6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80010d8:	d3f9      	bcc.n	80010ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80010da:	f7ff ffe5 	bl	80010a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010de:	f004 fa7f 	bl	80055e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010e2:	f7ff fb2b 	bl	800073c <main>
  bx lr
 80010e6:	4770      	bx	lr
  ldr r3, =_sidata
 80010e8:	08005e0c 	.word	0x08005e0c
  ldr r0, =_sdata
 80010ec:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80010f0:	20000204 	.word	0x20000204
  ldr r2, =_sbss
 80010f4:	20000204 	.word	0x20000204
  ldr r3, = _ebss
 80010f8:	20001c4c 	.word	0x20001c4c

080010fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010fc:	e7fe      	b.n	80010fc <ADC1_2_IRQHandler>
	...

08001100 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001104:	4b08      	ldr	r3, [pc, #32]	; (8001128 <HAL_Init+0x28>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a07      	ldr	r2, [pc, #28]	; (8001128 <HAL_Init+0x28>)
 800110a:	f043 0310 	orr.w	r3, r3, #16
 800110e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001110:	2003      	movs	r0, #3
 8001112:	f000 f8f3 	bl	80012fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001116:	2000      	movs	r0, #0
 8001118:	f7ff ff18 	bl	8000f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800111c:	f7ff fe84 	bl	8000e28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001120:	2300      	movs	r3, #0
}
 8001122:	4618      	mov	r0, r3
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40022000 	.word	0x40022000

0800112c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001130:	4b05      	ldr	r3, [pc, #20]	; (8001148 <HAL_IncTick+0x1c>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	461a      	mov	r2, r3
 8001136:	4b05      	ldr	r3, [pc, #20]	; (800114c <HAL_IncTick+0x20>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4413      	add	r3, r2
 800113c:	4a03      	ldr	r2, [pc, #12]	; (800114c <HAL_IncTick+0x20>)
 800113e:	6013      	str	r3, [r2, #0]
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	bc80      	pop	{r7}
 8001146:	4770      	bx	lr
 8001148:	2000002c 	.word	0x2000002c
 800114c:	20001c04 	.word	0x20001c04

08001150 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  return uwTick;
 8001154:	4b02      	ldr	r3, [pc, #8]	; (8001160 <HAL_GetTick+0x10>)
 8001156:	681b      	ldr	r3, [r3, #0]
}
 8001158:	4618      	mov	r0, r3
 800115a:	46bd      	mov	sp, r7
 800115c:	bc80      	pop	{r7}
 800115e:	4770      	bx	lr
 8001160:	20001c04 	.word	0x20001c04

08001164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800116c:	f7ff fff0 	bl	8001150 <HAL_GetTick>
 8001170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800117c:	d005      	beq.n	800118a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800117e:	4b09      	ldr	r3, [pc, #36]	; (80011a4 <HAL_Delay+0x40>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	461a      	mov	r2, r3
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	4413      	add	r3, r2
 8001188:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800118a:	bf00      	nop
 800118c:	f7ff ffe0 	bl	8001150 <HAL_GetTick>
 8001190:	4602      	mov	r2, r0
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	68fa      	ldr	r2, [r7, #12]
 8001198:	429a      	cmp	r2, r3
 800119a:	d8f7      	bhi.n	800118c <HAL_Delay+0x28>
  {
  }
}
 800119c:	bf00      	nop
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	2000002c 	.word	0x2000002c

080011a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f003 0307 	and.w	r3, r3, #7
 80011b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011b8:	4b0c      	ldr	r3, [pc, #48]	; (80011ec <__NVIC_SetPriorityGrouping+0x44>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011be:	68ba      	ldr	r2, [r7, #8]
 80011c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011c4:	4013      	ands	r3, r2
 80011c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011da:	4a04      	ldr	r2, [pc, #16]	; (80011ec <__NVIC_SetPriorityGrouping+0x44>)
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	60d3      	str	r3, [r2, #12]
}
 80011e0:	bf00      	nop
 80011e2:	3714      	adds	r7, #20
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011f4:	4b04      	ldr	r3, [pc, #16]	; (8001208 <__NVIC_GetPriorityGrouping+0x18>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	0a1b      	lsrs	r3, r3, #8
 80011fa:	f003 0307 	and.w	r3, r3, #7
}
 80011fe:	4618      	mov	r0, r3
 8001200:	46bd      	mov	sp, r7
 8001202:	bc80      	pop	{r7}
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	e000ed00 	.word	0xe000ed00

0800120c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121a:	2b00      	cmp	r3, #0
 800121c:	db0b      	blt.n	8001236 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	f003 021f 	and.w	r2, r3, #31
 8001224:	4906      	ldr	r1, [pc, #24]	; (8001240 <__NVIC_EnableIRQ+0x34>)
 8001226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122a:	095b      	lsrs	r3, r3, #5
 800122c:	2001      	movs	r0, #1
 800122e:	fa00 f202 	lsl.w	r2, r0, r2
 8001232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr
 8001240:	e000e100 	.word	0xe000e100

08001244 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	6039      	str	r1, [r7, #0]
 800124e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001254:	2b00      	cmp	r3, #0
 8001256:	db0a      	blt.n	800126e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	b2da      	uxtb	r2, r3
 800125c:	490c      	ldr	r1, [pc, #48]	; (8001290 <__NVIC_SetPriority+0x4c>)
 800125e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001262:	0112      	lsls	r2, r2, #4
 8001264:	b2d2      	uxtb	r2, r2
 8001266:	440b      	add	r3, r1
 8001268:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800126c:	e00a      	b.n	8001284 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	b2da      	uxtb	r2, r3
 8001272:	4908      	ldr	r1, [pc, #32]	; (8001294 <__NVIC_SetPriority+0x50>)
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	f003 030f 	and.w	r3, r3, #15
 800127a:	3b04      	subs	r3, #4
 800127c:	0112      	lsls	r2, r2, #4
 800127e:	b2d2      	uxtb	r2, r2
 8001280:	440b      	add	r3, r1
 8001282:	761a      	strb	r2, [r3, #24]
}
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	bc80      	pop	{r7}
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000e100 	.word	0xe000e100
 8001294:	e000ed00 	.word	0xe000ed00

08001298 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001298:	b480      	push	{r7}
 800129a:	b089      	sub	sp, #36	; 0x24
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	f1c3 0307 	rsb	r3, r3, #7
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	bf28      	it	cs
 80012b6:	2304      	movcs	r3, #4
 80012b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	3304      	adds	r3, #4
 80012be:	2b06      	cmp	r3, #6
 80012c0:	d902      	bls.n	80012c8 <NVIC_EncodePriority+0x30>
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	3b03      	subs	r3, #3
 80012c6:	e000      	b.n	80012ca <NVIC_EncodePriority+0x32>
 80012c8:	2300      	movs	r3, #0
 80012ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	43da      	mvns	r2, r3
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	401a      	ands	r2, r3
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ea:	43d9      	mvns	r1, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f0:	4313      	orrs	r3, r2
         );
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3724      	adds	r7, #36	; 0x24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bc80      	pop	{r7}
 80012fa:	4770      	bx	lr

080012fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff ff4f 	bl	80011a8 <__NVIC_SetPriorityGrouping>
}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}

08001312 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001312:	b580      	push	{r7, lr}
 8001314:	b086      	sub	sp, #24
 8001316:	af00      	add	r7, sp, #0
 8001318:	4603      	mov	r3, r0
 800131a:	60b9      	str	r1, [r7, #8]
 800131c:	607a      	str	r2, [r7, #4]
 800131e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001324:	f7ff ff64 	bl	80011f0 <__NVIC_GetPriorityGrouping>
 8001328:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800132a:	687a      	ldr	r2, [r7, #4]
 800132c:	68b9      	ldr	r1, [r7, #8]
 800132e:	6978      	ldr	r0, [r7, #20]
 8001330:	f7ff ffb2 	bl	8001298 <NVIC_EncodePriority>
 8001334:	4602      	mov	r2, r0
 8001336:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800133a:	4611      	mov	r1, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff ff81 	bl	8001244 <__NVIC_SetPriority>
}
 8001342:	bf00      	nop
 8001344:	3718      	adds	r7, #24
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	4603      	mov	r3, r0
 8001352:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff57 	bl	800120c <__NVIC_EnableIRQ>
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
	...

08001368 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001368:	b480      	push	{r7}
 800136a:	b08b      	sub	sp, #44	; 0x2c
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001372:	2300      	movs	r3, #0
 8001374:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001376:	2300      	movs	r3, #0
 8001378:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800137a:	e127      	b.n	80015cc <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800137c:	2201      	movs	r2, #1
 800137e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	69fa      	ldr	r2, [r7, #28]
 800138c:	4013      	ands	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	429a      	cmp	r2, r3
 8001396:	f040 8116 	bne.w	80015c6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	2b12      	cmp	r3, #18
 80013a0:	d034      	beq.n	800140c <HAL_GPIO_Init+0xa4>
 80013a2:	2b12      	cmp	r3, #18
 80013a4:	d80d      	bhi.n	80013c2 <HAL_GPIO_Init+0x5a>
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d02b      	beq.n	8001402 <HAL_GPIO_Init+0x9a>
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d804      	bhi.n	80013b8 <HAL_GPIO_Init+0x50>
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d031      	beq.n	8001416 <HAL_GPIO_Init+0xae>
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d01c      	beq.n	80013f0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013b6:	e048      	b.n	800144a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013b8:	2b03      	cmp	r3, #3
 80013ba:	d043      	beq.n	8001444 <HAL_GPIO_Init+0xdc>
 80013bc:	2b11      	cmp	r3, #17
 80013be:	d01b      	beq.n	80013f8 <HAL_GPIO_Init+0x90>
          break;
 80013c0:	e043      	b.n	800144a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013c2:	4a89      	ldr	r2, [pc, #548]	; (80015e8 <HAL_GPIO_Init+0x280>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d026      	beq.n	8001416 <HAL_GPIO_Init+0xae>
 80013c8:	4a87      	ldr	r2, [pc, #540]	; (80015e8 <HAL_GPIO_Init+0x280>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d806      	bhi.n	80013dc <HAL_GPIO_Init+0x74>
 80013ce:	4a87      	ldr	r2, [pc, #540]	; (80015ec <HAL_GPIO_Init+0x284>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d020      	beq.n	8001416 <HAL_GPIO_Init+0xae>
 80013d4:	4a86      	ldr	r2, [pc, #536]	; (80015f0 <HAL_GPIO_Init+0x288>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d01d      	beq.n	8001416 <HAL_GPIO_Init+0xae>
          break;
 80013da:	e036      	b.n	800144a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013dc:	4a85      	ldr	r2, [pc, #532]	; (80015f4 <HAL_GPIO_Init+0x28c>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d019      	beq.n	8001416 <HAL_GPIO_Init+0xae>
 80013e2:	4a85      	ldr	r2, [pc, #532]	; (80015f8 <HAL_GPIO_Init+0x290>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d016      	beq.n	8001416 <HAL_GPIO_Init+0xae>
 80013e8:	4a84      	ldr	r2, [pc, #528]	; (80015fc <HAL_GPIO_Init+0x294>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d013      	beq.n	8001416 <HAL_GPIO_Init+0xae>
          break;
 80013ee:	e02c      	b.n	800144a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	623b      	str	r3, [r7, #32]
          break;
 80013f6:	e028      	b.n	800144a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	3304      	adds	r3, #4
 80013fe:	623b      	str	r3, [r7, #32]
          break;
 8001400:	e023      	b.n	800144a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	68db      	ldr	r3, [r3, #12]
 8001406:	3308      	adds	r3, #8
 8001408:	623b      	str	r3, [r7, #32]
          break;
 800140a:	e01e      	b.n	800144a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	330c      	adds	r3, #12
 8001412:	623b      	str	r3, [r7, #32]
          break;
 8001414:	e019      	b.n	800144a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d102      	bne.n	8001424 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800141e:	2304      	movs	r3, #4
 8001420:	623b      	str	r3, [r7, #32]
          break;
 8001422:	e012      	b.n	800144a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d105      	bne.n	8001438 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800142c:	2308      	movs	r3, #8
 800142e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	69fa      	ldr	r2, [r7, #28]
 8001434:	611a      	str	r2, [r3, #16]
          break;
 8001436:	e008      	b.n	800144a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001438:	2308      	movs	r3, #8
 800143a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	69fa      	ldr	r2, [r7, #28]
 8001440:	615a      	str	r2, [r3, #20]
          break;
 8001442:	e002      	b.n	800144a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001444:	2300      	movs	r3, #0
 8001446:	623b      	str	r3, [r7, #32]
          break;
 8001448:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800144a:	69bb      	ldr	r3, [r7, #24]
 800144c:	2bff      	cmp	r3, #255	; 0xff
 800144e:	d801      	bhi.n	8001454 <HAL_GPIO_Init+0xec>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	e001      	b.n	8001458 <HAL_GPIO_Init+0xf0>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3304      	adds	r3, #4
 8001458:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	2bff      	cmp	r3, #255	; 0xff
 800145e:	d802      	bhi.n	8001466 <HAL_GPIO_Init+0xfe>
 8001460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	e002      	b.n	800146c <HAL_GPIO_Init+0x104>
 8001466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001468:	3b08      	subs	r3, #8
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	210f      	movs	r1, #15
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	fa01 f303 	lsl.w	r3, r1, r3
 800147a:	43db      	mvns	r3, r3
 800147c:	401a      	ands	r2, r3
 800147e:	6a39      	ldr	r1, [r7, #32]
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	fa01 f303 	lsl.w	r3, r1, r3
 8001486:	431a      	orrs	r2, r3
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001494:	2b00      	cmp	r3, #0
 8001496:	f000 8096 	beq.w	80015c6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800149a:	4b59      	ldr	r3, [pc, #356]	; (8001600 <HAL_GPIO_Init+0x298>)
 800149c:	699b      	ldr	r3, [r3, #24]
 800149e:	4a58      	ldr	r2, [pc, #352]	; (8001600 <HAL_GPIO_Init+0x298>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	6193      	str	r3, [r2, #24]
 80014a6:	4b56      	ldr	r3, [pc, #344]	; (8001600 <HAL_GPIO_Init+0x298>)
 80014a8:	699b      	ldr	r3, [r3, #24]
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014b2:	4a54      	ldr	r2, [pc, #336]	; (8001604 <HAL_GPIO_Init+0x29c>)
 80014b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b6:	089b      	lsrs	r3, r3, #2
 80014b8:	3302      	adds	r3, #2
 80014ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014be:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c2:	f003 0303 	and.w	r3, r3, #3
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	220f      	movs	r2, #15
 80014ca:	fa02 f303 	lsl.w	r3, r2, r3
 80014ce:	43db      	mvns	r3, r3
 80014d0:	68fa      	ldr	r2, [r7, #12]
 80014d2:	4013      	ands	r3, r2
 80014d4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a4b      	ldr	r2, [pc, #300]	; (8001608 <HAL_GPIO_Init+0x2a0>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d013      	beq.n	8001506 <HAL_GPIO_Init+0x19e>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4a4a      	ldr	r2, [pc, #296]	; (800160c <HAL_GPIO_Init+0x2a4>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d00d      	beq.n	8001502 <HAL_GPIO_Init+0x19a>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a49      	ldr	r2, [pc, #292]	; (8001610 <HAL_GPIO_Init+0x2a8>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d007      	beq.n	80014fe <HAL_GPIO_Init+0x196>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a48      	ldr	r2, [pc, #288]	; (8001614 <HAL_GPIO_Init+0x2ac>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d101      	bne.n	80014fa <HAL_GPIO_Init+0x192>
 80014f6:	2303      	movs	r3, #3
 80014f8:	e006      	b.n	8001508 <HAL_GPIO_Init+0x1a0>
 80014fa:	2304      	movs	r3, #4
 80014fc:	e004      	b.n	8001508 <HAL_GPIO_Init+0x1a0>
 80014fe:	2302      	movs	r3, #2
 8001500:	e002      	b.n	8001508 <HAL_GPIO_Init+0x1a0>
 8001502:	2301      	movs	r3, #1
 8001504:	e000      	b.n	8001508 <HAL_GPIO_Init+0x1a0>
 8001506:	2300      	movs	r3, #0
 8001508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800150a:	f002 0203 	and.w	r2, r2, #3
 800150e:	0092      	lsls	r2, r2, #2
 8001510:	4093      	lsls	r3, r2
 8001512:	68fa      	ldr	r2, [r7, #12]
 8001514:	4313      	orrs	r3, r2
 8001516:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001518:	493a      	ldr	r1, [pc, #232]	; (8001604 <HAL_GPIO_Init+0x29c>)
 800151a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151c:	089b      	lsrs	r3, r3, #2
 800151e:	3302      	adds	r3, #2
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d006      	beq.n	8001540 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001532:	4b39      	ldr	r3, [pc, #228]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	4938      	ldr	r1, [pc, #224]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	4313      	orrs	r3, r2
 800153c:	600b      	str	r3, [r1, #0]
 800153e:	e006      	b.n	800154e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001540:	4b35      	ldr	r3, [pc, #212]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	43db      	mvns	r3, r3
 8001548:	4933      	ldr	r1, [pc, #204]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 800154a:	4013      	ands	r3, r2
 800154c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d006      	beq.n	8001568 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800155a:	4b2f      	ldr	r3, [pc, #188]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 800155c:	685a      	ldr	r2, [r3, #4]
 800155e:	492e      	ldr	r1, [pc, #184]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	4313      	orrs	r3, r2
 8001564:	604b      	str	r3, [r1, #4]
 8001566:	e006      	b.n	8001576 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001568:	4b2b      	ldr	r3, [pc, #172]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 800156a:	685a      	ldr	r2, [r3, #4]
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	43db      	mvns	r3, r3
 8001570:	4929      	ldr	r1, [pc, #164]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 8001572:	4013      	ands	r3, r2
 8001574:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d006      	beq.n	8001590 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001582:	4b25      	ldr	r3, [pc, #148]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 8001584:	689a      	ldr	r2, [r3, #8]
 8001586:	4924      	ldr	r1, [pc, #144]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 8001588:	69bb      	ldr	r3, [r7, #24]
 800158a:	4313      	orrs	r3, r2
 800158c:	608b      	str	r3, [r1, #8]
 800158e:	e006      	b.n	800159e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001590:	4b21      	ldr	r3, [pc, #132]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 8001592:	689a      	ldr	r2, [r3, #8]
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	43db      	mvns	r3, r3
 8001598:	491f      	ldr	r1, [pc, #124]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 800159a:	4013      	ands	r3, r2
 800159c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d006      	beq.n	80015b8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015aa:	4b1b      	ldr	r3, [pc, #108]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 80015ac:	68da      	ldr	r2, [r3, #12]
 80015ae:	491a      	ldr	r1, [pc, #104]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	60cb      	str	r3, [r1, #12]
 80015b6:	e006      	b.n	80015c6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015b8:	4b17      	ldr	r3, [pc, #92]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 80015ba:	68da      	ldr	r2, [r3, #12]
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	43db      	mvns	r3, r3
 80015c0:	4915      	ldr	r1, [pc, #84]	; (8001618 <HAL_GPIO_Init+0x2b0>)
 80015c2:	4013      	ands	r3, r2
 80015c4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80015c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c8:	3301      	adds	r3, #1
 80015ca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d2:	fa22 f303 	lsr.w	r3, r2, r3
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f47f aed0 	bne.w	800137c <HAL_GPIO_Init+0x14>
  }
}
 80015dc:	bf00      	nop
 80015de:	372c      	adds	r7, #44	; 0x2c
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bc80      	pop	{r7}
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	10210000 	.word	0x10210000
 80015ec:	10110000 	.word	0x10110000
 80015f0:	10120000 	.word	0x10120000
 80015f4:	10310000 	.word	0x10310000
 80015f8:	10320000 	.word	0x10320000
 80015fc:	10220000 	.word	0x10220000
 8001600:	40021000 	.word	0x40021000
 8001604:	40010000 	.word	0x40010000
 8001608:	40010800 	.word	0x40010800
 800160c:	40010c00 	.word	0x40010c00
 8001610:	40011000 	.word	0x40011000
 8001614:	40011400 	.word	0x40011400
 8001618:	40010400 	.word	0x40010400

0800161c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	460b      	mov	r3, r1
 8001626:	807b      	strh	r3, [r7, #2]
 8001628:	4613      	mov	r3, r2
 800162a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800162c:	787b      	ldrb	r3, [r7, #1]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d003      	beq.n	800163a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001632:	887a      	ldrh	r2, [r7, #2]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001638:	e003      	b.n	8001642 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800163a:	887b      	ldrh	r3, [r7, #2]
 800163c:	041a      	lsls	r2, r3, #16
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	611a      	str	r2, [r3, #16]
}
 8001642:	bf00      	nop
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr

0800164c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800164c:	b480      	push	{r7}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	460b      	mov	r3, r1
 8001656:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800165e:	887a      	ldrh	r2, [r7, #2]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	4013      	ands	r3, r2
 8001664:	041a      	lsls	r2, r3, #16
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	43d9      	mvns	r1, r3
 800166a:	887b      	ldrh	r3, [r7, #2]
 800166c:	400b      	ands	r3, r1
 800166e:	431a      	orrs	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	611a      	str	r2, [r3, #16]
}
 8001674:	bf00      	nop
 8001676:	3714      	adds	r7, #20
 8001678:	46bd      	mov	sp, r7
 800167a:	bc80      	pop	{r7}
 800167c:	4770      	bx	lr
	...

08001680 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d101      	bne.n	8001692 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e26c      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	2b00      	cmp	r3, #0
 800169c:	f000 8087 	beq.w	80017ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016a0:	4b92      	ldr	r3, [pc, #584]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f003 030c 	and.w	r3, r3, #12
 80016a8:	2b04      	cmp	r3, #4
 80016aa:	d00c      	beq.n	80016c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016ac:	4b8f      	ldr	r3, [pc, #572]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f003 030c 	and.w	r3, r3, #12
 80016b4:	2b08      	cmp	r3, #8
 80016b6:	d112      	bne.n	80016de <HAL_RCC_OscConfig+0x5e>
 80016b8:	4b8c      	ldr	r3, [pc, #560]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016c4:	d10b      	bne.n	80016de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016c6:	4b89      	ldr	r3, [pc, #548]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d06c      	beq.n	80017ac <HAL_RCC_OscConfig+0x12c>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d168      	bne.n	80017ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e246      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016e6:	d106      	bne.n	80016f6 <HAL_RCC_OscConfig+0x76>
 80016e8:	4b80      	ldr	r3, [pc, #512]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a7f      	ldr	r2, [pc, #508]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80016ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016f2:	6013      	str	r3, [r2, #0]
 80016f4:	e02e      	b.n	8001754 <HAL_RCC_OscConfig+0xd4>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d10c      	bne.n	8001718 <HAL_RCC_OscConfig+0x98>
 80016fe:	4b7b      	ldr	r3, [pc, #492]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a7a      	ldr	r2, [pc, #488]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001704:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001708:	6013      	str	r3, [r2, #0]
 800170a:	4b78      	ldr	r3, [pc, #480]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a77      	ldr	r2, [pc, #476]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001710:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001714:	6013      	str	r3, [r2, #0]
 8001716:	e01d      	b.n	8001754 <HAL_RCC_OscConfig+0xd4>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001720:	d10c      	bne.n	800173c <HAL_RCC_OscConfig+0xbc>
 8001722:	4b72      	ldr	r3, [pc, #456]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a71      	ldr	r2, [pc, #452]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001728:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800172c:	6013      	str	r3, [r2, #0]
 800172e:	4b6f      	ldr	r3, [pc, #444]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a6e      	ldr	r2, [pc, #440]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001734:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001738:	6013      	str	r3, [r2, #0]
 800173a:	e00b      	b.n	8001754 <HAL_RCC_OscConfig+0xd4>
 800173c:	4b6b      	ldr	r3, [pc, #428]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a6a      	ldr	r2, [pc, #424]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001742:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001746:	6013      	str	r3, [r2, #0]
 8001748:	4b68      	ldr	r3, [pc, #416]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a67      	ldr	r2, [pc, #412]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 800174e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001752:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d013      	beq.n	8001784 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800175c:	f7ff fcf8 	bl	8001150 <HAL_GetTick>
 8001760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001764:	f7ff fcf4 	bl	8001150 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b64      	cmp	r3, #100	; 0x64
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e1fa      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001776:	4b5d      	ldr	r3, [pc, #372]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0f0      	beq.n	8001764 <HAL_RCC_OscConfig+0xe4>
 8001782:	e014      	b.n	80017ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001784:	f7ff fce4 	bl	8001150 <HAL_GetTick>
 8001788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800178c:	f7ff fce0 	bl	8001150 <HAL_GetTick>
 8001790:	4602      	mov	r2, r0
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b64      	cmp	r3, #100	; 0x64
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e1e6      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800179e:	4b53      	ldr	r3, [pc, #332]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1f0      	bne.n	800178c <HAL_RCC_OscConfig+0x10c>
 80017aa:	e000      	b.n	80017ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d063      	beq.n	8001882 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017ba:	4b4c      	ldr	r3, [pc, #304]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f003 030c 	and.w	r3, r3, #12
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d00b      	beq.n	80017de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80017c6:	4b49      	ldr	r3, [pc, #292]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	f003 030c 	and.w	r3, r3, #12
 80017ce:	2b08      	cmp	r3, #8
 80017d0:	d11c      	bne.n	800180c <HAL_RCC_OscConfig+0x18c>
 80017d2:	4b46      	ldr	r3, [pc, #280]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d116      	bne.n	800180c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017de:	4b43      	ldr	r3, [pc, #268]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d005      	beq.n	80017f6 <HAL_RCC_OscConfig+0x176>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	691b      	ldr	r3, [r3, #16]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d001      	beq.n	80017f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e1ba      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f6:	4b3d      	ldr	r3, [pc, #244]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	695b      	ldr	r3, [r3, #20]
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	4939      	ldr	r1, [pc, #228]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001806:	4313      	orrs	r3, r2
 8001808:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800180a:	e03a      	b.n	8001882 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	691b      	ldr	r3, [r3, #16]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d020      	beq.n	8001856 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001814:	4b36      	ldr	r3, [pc, #216]	; (80018f0 <HAL_RCC_OscConfig+0x270>)
 8001816:	2201      	movs	r2, #1
 8001818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181a:	f7ff fc99 	bl	8001150 <HAL_GetTick>
 800181e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001820:	e008      	b.n	8001834 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001822:	f7ff fc95 	bl	8001150 <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e19b      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001834:	4b2d      	ldr	r3, [pc, #180]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d0f0      	beq.n	8001822 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001840:	4b2a      	ldr	r3, [pc, #168]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	695b      	ldr	r3, [r3, #20]
 800184c:	00db      	lsls	r3, r3, #3
 800184e:	4927      	ldr	r1, [pc, #156]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001850:	4313      	orrs	r3, r2
 8001852:	600b      	str	r3, [r1, #0]
 8001854:	e015      	b.n	8001882 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001856:	4b26      	ldr	r3, [pc, #152]	; (80018f0 <HAL_RCC_OscConfig+0x270>)
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185c:	f7ff fc78 	bl	8001150 <HAL_GetTick>
 8001860:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001862:	e008      	b.n	8001876 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001864:	f7ff fc74 	bl	8001150 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b02      	cmp	r3, #2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e17a      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001876:	4b1d      	ldr	r3, [pc, #116]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0302 	and.w	r3, r3, #2
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1f0      	bne.n	8001864 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0308 	and.w	r3, r3, #8
 800188a:	2b00      	cmp	r3, #0
 800188c:	d03a      	beq.n	8001904 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d019      	beq.n	80018ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001896:	4b17      	ldr	r3, [pc, #92]	; (80018f4 <HAL_RCC_OscConfig+0x274>)
 8001898:	2201      	movs	r2, #1
 800189a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800189c:	f7ff fc58 	bl	8001150 <HAL_GetTick>
 80018a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018a2:	e008      	b.n	80018b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018a4:	f7ff fc54 	bl	8001150 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e15a      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018b6:	4b0d      	ldr	r3, [pc, #52]	; (80018ec <HAL_RCC_OscConfig+0x26c>)
 80018b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d0f0      	beq.n	80018a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80018c2:	2001      	movs	r0, #1
 80018c4:	f000 fb0a 	bl	8001edc <RCC_Delay>
 80018c8:	e01c      	b.n	8001904 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018ca:	4b0a      	ldr	r3, [pc, #40]	; (80018f4 <HAL_RCC_OscConfig+0x274>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018d0:	f7ff fc3e 	bl	8001150 <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018d6:	e00f      	b.n	80018f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018d8:	f7ff fc3a 	bl	8001150 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d908      	bls.n	80018f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e140      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
 80018ea:	bf00      	nop
 80018ec:	40021000 	.word	0x40021000
 80018f0:	42420000 	.word	0x42420000
 80018f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018f8:	4b9e      	ldr	r3, [pc, #632]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 80018fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	2b00      	cmp	r3, #0
 8001902:	d1e9      	bne.n	80018d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f003 0304 	and.w	r3, r3, #4
 800190c:	2b00      	cmp	r3, #0
 800190e:	f000 80a6 	beq.w	8001a5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001912:	2300      	movs	r3, #0
 8001914:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001916:	4b97      	ldr	r3, [pc, #604]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001918:	69db      	ldr	r3, [r3, #28]
 800191a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d10d      	bne.n	800193e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001922:	4b94      	ldr	r3, [pc, #592]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001924:	69db      	ldr	r3, [r3, #28]
 8001926:	4a93      	ldr	r2, [pc, #588]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001928:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800192c:	61d3      	str	r3, [r2, #28]
 800192e:	4b91      	ldr	r3, [pc, #580]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001930:	69db      	ldr	r3, [r3, #28]
 8001932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001936:	60bb      	str	r3, [r7, #8]
 8001938:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800193a:	2301      	movs	r3, #1
 800193c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800193e:	4b8e      	ldr	r3, [pc, #568]	; (8001b78 <HAL_RCC_OscConfig+0x4f8>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001946:	2b00      	cmp	r3, #0
 8001948:	d118      	bne.n	800197c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800194a:	4b8b      	ldr	r3, [pc, #556]	; (8001b78 <HAL_RCC_OscConfig+0x4f8>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a8a      	ldr	r2, [pc, #552]	; (8001b78 <HAL_RCC_OscConfig+0x4f8>)
 8001950:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001954:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001956:	f7ff fbfb 	bl	8001150 <HAL_GetTick>
 800195a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800195c:	e008      	b.n	8001970 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800195e:	f7ff fbf7 	bl	8001150 <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b64      	cmp	r3, #100	; 0x64
 800196a:	d901      	bls.n	8001970 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e0fd      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001970:	4b81      	ldr	r3, [pc, #516]	; (8001b78 <HAL_RCC_OscConfig+0x4f8>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001978:	2b00      	cmp	r3, #0
 800197a:	d0f0      	beq.n	800195e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d106      	bne.n	8001992 <HAL_RCC_OscConfig+0x312>
 8001984:	4b7b      	ldr	r3, [pc, #492]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001986:	6a1b      	ldr	r3, [r3, #32]
 8001988:	4a7a      	ldr	r2, [pc, #488]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 800198a:	f043 0301 	orr.w	r3, r3, #1
 800198e:	6213      	str	r3, [r2, #32]
 8001990:	e02d      	b.n	80019ee <HAL_RCC_OscConfig+0x36e>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d10c      	bne.n	80019b4 <HAL_RCC_OscConfig+0x334>
 800199a:	4b76      	ldr	r3, [pc, #472]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 800199c:	6a1b      	ldr	r3, [r3, #32]
 800199e:	4a75      	ldr	r2, [pc, #468]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 80019a0:	f023 0301 	bic.w	r3, r3, #1
 80019a4:	6213      	str	r3, [r2, #32]
 80019a6:	4b73      	ldr	r3, [pc, #460]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 80019a8:	6a1b      	ldr	r3, [r3, #32]
 80019aa:	4a72      	ldr	r2, [pc, #456]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 80019ac:	f023 0304 	bic.w	r3, r3, #4
 80019b0:	6213      	str	r3, [r2, #32]
 80019b2:	e01c      	b.n	80019ee <HAL_RCC_OscConfig+0x36e>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	2b05      	cmp	r3, #5
 80019ba:	d10c      	bne.n	80019d6 <HAL_RCC_OscConfig+0x356>
 80019bc:	4b6d      	ldr	r3, [pc, #436]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 80019be:	6a1b      	ldr	r3, [r3, #32]
 80019c0:	4a6c      	ldr	r2, [pc, #432]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 80019c2:	f043 0304 	orr.w	r3, r3, #4
 80019c6:	6213      	str	r3, [r2, #32]
 80019c8:	4b6a      	ldr	r3, [pc, #424]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 80019ca:	6a1b      	ldr	r3, [r3, #32]
 80019cc:	4a69      	ldr	r2, [pc, #420]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 80019ce:	f043 0301 	orr.w	r3, r3, #1
 80019d2:	6213      	str	r3, [r2, #32]
 80019d4:	e00b      	b.n	80019ee <HAL_RCC_OscConfig+0x36e>
 80019d6:	4b67      	ldr	r3, [pc, #412]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 80019d8:	6a1b      	ldr	r3, [r3, #32]
 80019da:	4a66      	ldr	r2, [pc, #408]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 80019dc:	f023 0301 	bic.w	r3, r3, #1
 80019e0:	6213      	str	r3, [r2, #32]
 80019e2:	4b64      	ldr	r3, [pc, #400]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 80019e4:	6a1b      	ldr	r3, [r3, #32]
 80019e6:	4a63      	ldr	r2, [pc, #396]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 80019e8:	f023 0304 	bic.w	r3, r3, #4
 80019ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	68db      	ldr	r3, [r3, #12]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d015      	beq.n	8001a22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f6:	f7ff fbab 	bl	8001150 <HAL_GetTick>
 80019fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019fc:	e00a      	b.n	8001a14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019fe:	f7ff fba7 	bl	8001150 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e0ab      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a14:	4b57      	ldr	r3, [pc, #348]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001a16:	6a1b      	ldr	r3, [r3, #32]
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d0ee      	beq.n	80019fe <HAL_RCC_OscConfig+0x37e>
 8001a20:	e014      	b.n	8001a4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a22:	f7ff fb95 	bl	8001150 <HAL_GetTick>
 8001a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a28:	e00a      	b.n	8001a40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a2a:	f7ff fb91 	bl	8001150 <HAL_GetTick>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d901      	bls.n	8001a40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e095      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a40:	4b4c      	ldr	r3, [pc, #304]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001a42:	6a1b      	ldr	r3, [r3, #32]
 8001a44:	f003 0302 	and.w	r3, r3, #2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d1ee      	bne.n	8001a2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a4c:	7dfb      	ldrb	r3, [r7, #23]
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d105      	bne.n	8001a5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a52:	4b48      	ldr	r3, [pc, #288]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001a54:	69db      	ldr	r3, [r3, #28]
 8001a56:	4a47      	ldr	r2, [pc, #284]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001a58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	f000 8081 	beq.w	8001b6a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a68:	4b42      	ldr	r3, [pc, #264]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f003 030c 	and.w	r3, r3, #12
 8001a70:	2b08      	cmp	r3, #8
 8001a72:	d061      	beq.n	8001b38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69db      	ldr	r3, [r3, #28]
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d146      	bne.n	8001b0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a7c:	4b3f      	ldr	r3, [pc, #252]	; (8001b7c <HAL_RCC_OscConfig+0x4fc>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a82:	f7ff fb65 	bl	8001150 <HAL_GetTick>
 8001a86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a88:	e008      	b.n	8001a9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a8a:	f7ff fb61 	bl	8001150 <HAL_GetTick>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d901      	bls.n	8001a9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	e067      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a9c:	4b35      	ldr	r3, [pc, #212]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d1f0      	bne.n	8001a8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ab0:	d108      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ab2:	4b30      	ldr	r3, [pc, #192]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	492d      	ldr	r1, [pc, #180]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ac4:	4b2b      	ldr	r3, [pc, #172]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a19      	ldr	r1, [r3, #32]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad4:	430b      	orrs	r3, r1
 8001ad6:	4927      	ldr	r1, [pc, #156]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001adc:	4b27      	ldr	r3, [pc, #156]	; (8001b7c <HAL_RCC_OscConfig+0x4fc>)
 8001ade:	2201      	movs	r2, #1
 8001ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae2:	f7ff fb35 	bl	8001150 <HAL_GetTick>
 8001ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ae8:	e008      	b.n	8001afc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aea:	f7ff fb31 	bl	8001150 <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e037      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001afc:	4b1d      	ldr	r3, [pc, #116]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d0f0      	beq.n	8001aea <HAL_RCC_OscConfig+0x46a>
 8001b08:	e02f      	b.n	8001b6a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b0a:	4b1c      	ldr	r3, [pc, #112]	; (8001b7c <HAL_RCC_OscConfig+0x4fc>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b10:	f7ff fb1e 	bl	8001150 <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b16:	e008      	b.n	8001b2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b18:	f7ff fb1a 	bl	8001150 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e020      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b2a:	4b12      	ldr	r3, [pc, #72]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d1f0      	bne.n	8001b18 <HAL_RCC_OscConfig+0x498>
 8001b36:	e018      	b.n	8001b6a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	69db      	ldr	r3, [r3, #28]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d101      	bne.n	8001b44 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e013      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b44:	4b0b      	ldr	r3, [pc, #44]	; (8001b74 <HAL_RCC_OscConfig+0x4f4>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6a1b      	ldr	r3, [r3, #32]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d106      	bne.n	8001b66 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d001      	beq.n	8001b6a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e000      	b.n	8001b6c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001b6a:	2300      	movs	r3, #0
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3718      	adds	r7, #24
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40021000 	.word	0x40021000
 8001b78:	40007000 	.word	0x40007000
 8001b7c:	42420060 	.word	0x42420060

08001b80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d101      	bne.n	8001b94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e0d0      	b.n	8001d36 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b94:	4b6a      	ldr	r3, [pc, #424]	; (8001d40 <HAL_RCC_ClockConfig+0x1c0>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0307 	and.w	r3, r3, #7
 8001b9c:	683a      	ldr	r2, [r7, #0]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d910      	bls.n	8001bc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ba2:	4b67      	ldr	r3, [pc, #412]	; (8001d40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f023 0207 	bic.w	r2, r3, #7
 8001baa:	4965      	ldr	r1, [pc, #404]	; (8001d40 <HAL_RCC_ClockConfig+0x1c0>)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bb2:	4b63      	ldr	r3, [pc, #396]	; (8001d40 <HAL_RCC_ClockConfig+0x1c0>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	683a      	ldr	r2, [r7, #0]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d001      	beq.n	8001bc4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e0b8      	b.n	8001d36 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d020      	beq.n	8001c12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0304 	and.w	r3, r3, #4
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d005      	beq.n	8001be8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bdc:	4b59      	ldr	r3, [pc, #356]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	4a58      	ldr	r2, [pc, #352]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001be2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001be6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0308 	and.w	r3, r3, #8
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d005      	beq.n	8001c00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bf4:	4b53      	ldr	r3, [pc, #332]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	4a52      	ldr	r2, [pc, #328]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001bfa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001bfe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c00:	4b50      	ldr	r3, [pc, #320]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	494d      	ldr	r1, [pc, #308]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d040      	beq.n	8001ca0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d107      	bne.n	8001c36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c26:	4b47      	ldr	r3, [pc, #284]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d115      	bne.n	8001c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e07f      	b.n	8001d36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d107      	bne.n	8001c4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c3e:	4b41      	ldr	r3, [pc, #260]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d109      	bne.n	8001c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e073      	b.n	8001d36 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c4e:	4b3d      	ldr	r3, [pc, #244]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d101      	bne.n	8001c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e06b      	b.n	8001d36 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c5e:	4b39      	ldr	r3, [pc, #228]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f023 0203 	bic.w	r2, r3, #3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	4936      	ldr	r1, [pc, #216]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c70:	f7ff fa6e 	bl	8001150 <HAL_GetTick>
 8001c74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c76:	e00a      	b.n	8001c8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c78:	f7ff fa6a 	bl	8001150 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e053      	b.n	8001d36 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c8e:	4b2d      	ldr	r3, [pc, #180]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f003 020c 	and.w	r2, r3, #12
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d1eb      	bne.n	8001c78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ca0:	4b27      	ldr	r3, [pc, #156]	; (8001d40 <HAL_RCC_ClockConfig+0x1c0>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0307 	and.w	r3, r3, #7
 8001ca8:	683a      	ldr	r2, [r7, #0]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d210      	bcs.n	8001cd0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cae:	4b24      	ldr	r3, [pc, #144]	; (8001d40 <HAL_RCC_ClockConfig+0x1c0>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f023 0207 	bic.w	r2, r3, #7
 8001cb6:	4922      	ldr	r1, [pc, #136]	; (8001d40 <HAL_RCC_ClockConfig+0x1c0>)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cbe:	4b20      	ldr	r3, [pc, #128]	; (8001d40 <HAL_RCC_ClockConfig+0x1c0>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	683a      	ldr	r2, [r7, #0]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d001      	beq.n	8001cd0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e032      	b.n	8001d36 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0304 	and.w	r3, r3, #4
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d008      	beq.n	8001cee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cdc:	4b19      	ldr	r3, [pc, #100]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	4916      	ldr	r1, [pc, #88]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cea:	4313      	orrs	r3, r2
 8001cec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0308 	and.w	r3, r3, #8
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d009      	beq.n	8001d0e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cfa:	4b12      	ldr	r3, [pc, #72]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	691b      	ldr	r3, [r3, #16]
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	490e      	ldr	r1, [pc, #56]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d0e:	f000 f821 	bl	8001d54 <HAL_RCC_GetSysClockFreq>
 8001d12:	4601      	mov	r1, r0
 8001d14:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <HAL_RCC_ClockConfig+0x1c4>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	091b      	lsrs	r3, r3, #4
 8001d1a:	f003 030f 	and.w	r3, r3, #15
 8001d1e:	4a0a      	ldr	r2, [pc, #40]	; (8001d48 <HAL_RCC_ClockConfig+0x1c8>)
 8001d20:	5cd3      	ldrb	r3, [r2, r3]
 8001d22:	fa21 f303 	lsr.w	r3, r1, r3
 8001d26:	4a09      	ldr	r2, [pc, #36]	; (8001d4c <HAL_RCC_ClockConfig+0x1cc>)
 8001d28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d2a:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <HAL_RCC_ClockConfig+0x1d0>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff f90c 	bl	8000f4c <HAL_InitTick>

  return HAL_OK;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40022000 	.word	0x40022000
 8001d44:	40021000 	.word	0x40021000
 8001d48:	08005ce0 	.word	0x08005ce0
 8001d4c:	20000024 	.word	0x20000024
 8001d50:	20000028 	.word	0x20000028

08001d54 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d54:	b490      	push	{r4, r7}
 8001d56:	b08a      	sub	sp, #40	; 0x28
 8001d58:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001d5a:	4b2a      	ldr	r3, [pc, #168]	; (8001e04 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001d5c:	1d3c      	adds	r4, r7, #4
 8001d5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001d64:	4b28      	ldr	r3, [pc, #160]	; (8001e08 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d66:	881b      	ldrh	r3, [r3, #0]
 8001d68:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	61fb      	str	r3, [r7, #28]
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61bb      	str	r3, [r7, #24]
 8001d72:	2300      	movs	r3, #0
 8001d74:	627b      	str	r3, [r7, #36]	; 0x24
 8001d76:	2300      	movs	r3, #0
 8001d78:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d7e:	4b23      	ldr	r3, [pc, #140]	; (8001e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d84:	69fb      	ldr	r3, [r7, #28]
 8001d86:	f003 030c 	and.w	r3, r3, #12
 8001d8a:	2b04      	cmp	r3, #4
 8001d8c:	d002      	beq.n	8001d94 <HAL_RCC_GetSysClockFreq+0x40>
 8001d8e:	2b08      	cmp	r3, #8
 8001d90:	d003      	beq.n	8001d9a <HAL_RCC_GetSysClockFreq+0x46>
 8001d92:	e02d      	b.n	8001df0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d94:	4b1e      	ldr	r3, [pc, #120]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d96:	623b      	str	r3, [r7, #32]
      break;
 8001d98:	e02d      	b.n	8001df6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	0c9b      	lsrs	r3, r3, #18
 8001d9e:	f003 030f 	and.w	r3, r3, #15
 8001da2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001da6:	4413      	add	r3, r2
 8001da8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001dac:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d013      	beq.n	8001de0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001db8:	4b14      	ldr	r3, [pc, #80]	; (8001e0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	0c5b      	lsrs	r3, r3, #17
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001dc6:	4413      	add	r3, r2
 8001dc8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001dcc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	4a0f      	ldr	r2, [pc, #60]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001dd2:	fb02 f203 	mul.w	r2, r2, r3
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
 8001dde:	e004      	b.n	8001dea <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	4a0c      	ldr	r2, [pc, #48]	; (8001e14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001de4:	fb02 f303 	mul.w	r3, r2, r3
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dec:	623b      	str	r3, [r7, #32]
      break;
 8001dee:	e002      	b.n	8001df6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001df0:	4b07      	ldr	r3, [pc, #28]	; (8001e10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001df2:	623b      	str	r3, [r7, #32]
      break;
 8001df4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001df6:	6a3b      	ldr	r3, [r7, #32]
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3728      	adds	r7, #40	; 0x28
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc90      	pop	{r4, r7}
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	08005c18 	.word	0x08005c18
 8001e08:	08005c28 	.word	0x08005c28
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	007a1200 	.word	0x007a1200
 8001e14:	003d0900 	.word	0x003d0900

08001e18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e1c:	4b02      	ldr	r3, [pc, #8]	; (8001e28 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bc80      	pop	{r7}
 8001e26:	4770      	bx	lr
 8001e28:	20000024 	.word	0x20000024

08001e2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e30:	f7ff fff2 	bl	8001e18 <HAL_RCC_GetHCLKFreq>
 8001e34:	4601      	mov	r1, r0
 8001e36:	4b05      	ldr	r3, [pc, #20]	; (8001e4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	0a1b      	lsrs	r3, r3, #8
 8001e3c:	f003 0307 	and.w	r3, r3, #7
 8001e40:	4a03      	ldr	r2, [pc, #12]	; (8001e50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e42:	5cd3      	ldrb	r3, [r2, r3]
 8001e44:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	08005cf0 	.word	0x08005cf0

08001e54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e58:	f7ff ffde 	bl	8001e18 <HAL_RCC_GetHCLKFreq>
 8001e5c:	4601      	mov	r1, r0
 8001e5e:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	0adb      	lsrs	r3, r3, #11
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	4a03      	ldr	r2, [pc, #12]	; (8001e78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e6a:	5cd3      	ldrb	r3, [r2, r3]
 8001e6c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40021000 	.word	0x40021000
 8001e78:	08005cf0 	.word	0x08005cf0

08001e7c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	220f      	movs	r2, #15
 8001e8a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001e8c:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <HAL_RCC_GetClockConfig+0x58>)
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f003 0203 	and.w	r2, r3, #3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e98:	4b0e      	ldr	r3, [pc, #56]	; (8001ed4 <HAL_RCC_GetClockConfig+0x58>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001ea4:	4b0b      	ldr	r3, [pc, #44]	; (8001ed4 <HAL_RCC_GetClockConfig+0x58>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001eb0:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <HAL_RCC_GetClockConfig+0x58>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	08db      	lsrs	r3, r3, #3
 8001eb6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001ebe:	4b06      	ldr	r3, [pc, #24]	; (8001ed8 <HAL_RCC_GetClockConfig+0x5c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0207 	and.w	r2, r3, #7
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	40022000 	.word	0x40022000

08001edc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ee4:	4b0a      	ldr	r3, [pc, #40]	; (8001f10 <RCC_Delay+0x34>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a0a      	ldr	r2, [pc, #40]	; (8001f14 <RCC_Delay+0x38>)
 8001eea:	fba2 2303 	umull	r2, r3, r2, r3
 8001eee:	0a5b      	lsrs	r3, r3, #9
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	fb02 f303 	mul.w	r3, r2, r3
 8001ef6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ef8:	bf00      	nop
  }
  while (Delay --);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	1e5a      	subs	r2, r3, #1
 8001efe:	60fa      	str	r2, [r7, #12]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1f9      	bne.n	8001ef8 <RCC_Delay+0x1c>
}
 8001f04:	bf00      	nop
 8001f06:	3714      	adds	r7, #20
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	20000024 	.word	0x20000024
 8001f14:	10624dd3 	.word	0x10624dd3

08001f18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d101      	bne.n	8001f2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e041      	b.n	8001fae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d106      	bne.n	8001f44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 f839 	bl	8001fb6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2202      	movs	r2, #2
 8001f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3304      	adds	r3, #4
 8001f54:	4619      	mov	r1, r3
 8001f56:	4610      	mov	r0, r2
 8001f58:	f000 f9b4 	bl	80022c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	b083      	sub	sp, #12
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d001      	beq.n	8001fe0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e03a      	b.n	8002056 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2202      	movs	r2, #2
 8001fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	68da      	ldr	r2, [r3, #12]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f042 0201 	orr.w	r2, r2, #1
 8001ff6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a18      	ldr	r2, [pc, #96]	; (8002060 <HAL_TIM_Base_Start_IT+0x98>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d00e      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x58>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800200a:	d009      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x58>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a14      	ldr	r2, [pc, #80]	; (8002064 <HAL_TIM_Base_Start_IT+0x9c>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d004      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x58>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a13      	ldr	r2, [pc, #76]	; (8002068 <HAL_TIM_Base_Start_IT+0xa0>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d111      	bne.n	8002044 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2b06      	cmp	r3, #6
 8002030:	d010      	beq.n	8002054 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f042 0201 	orr.w	r2, r2, #1
 8002040:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002042:	e007      	b.n	8002054 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f042 0201 	orr.w	r2, r2, #1
 8002052:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3714      	adds	r7, #20
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr
 8002060:	40012c00 	.word	0x40012c00
 8002064:	40000400 	.word	0x40000400
 8002068:	40000800 	.word	0x40000800

0800206c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	2b02      	cmp	r3, #2
 8002080:	d122      	bne.n	80020c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	f003 0302 	and.w	r3, r3, #2
 800208c:	2b02      	cmp	r3, #2
 800208e:	d11b      	bne.n	80020c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f06f 0202 	mvn.w	r2, #2
 8002098:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2201      	movs	r2, #1
 800209e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	699b      	ldr	r3, [r3, #24]
 80020a6:	f003 0303 	and.w	r3, r3, #3
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d003      	beq.n	80020b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 f8ed 	bl	800228e <HAL_TIM_IC_CaptureCallback>
 80020b4:	e005      	b.n	80020c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f000 f8e0 	bl	800227c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f000 f8ef 	bl	80022a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	691b      	ldr	r3, [r3, #16]
 80020ce:	f003 0304 	and.w	r3, r3, #4
 80020d2:	2b04      	cmp	r3, #4
 80020d4:	d122      	bne.n	800211c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	f003 0304 	and.w	r3, r3, #4
 80020e0:	2b04      	cmp	r3, #4
 80020e2:	d11b      	bne.n	800211c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f06f 0204 	mvn.w	r2, #4
 80020ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2202      	movs	r2, #2
 80020f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f8c3 	bl	800228e <HAL_TIM_IC_CaptureCallback>
 8002108:	e005      	b.n	8002116 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 f8b6 	bl	800227c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f000 f8c5 	bl	80022a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	f003 0308 	and.w	r3, r3, #8
 8002126:	2b08      	cmp	r3, #8
 8002128:	d122      	bne.n	8002170 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	f003 0308 	and.w	r3, r3, #8
 8002134:	2b08      	cmp	r3, #8
 8002136:	d11b      	bne.n	8002170 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f06f 0208 	mvn.w	r2, #8
 8002140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2204      	movs	r2, #4
 8002146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	69db      	ldr	r3, [r3, #28]
 800214e:	f003 0303 	and.w	r3, r3, #3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d003      	beq.n	800215e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 f899 	bl	800228e <HAL_TIM_IC_CaptureCallback>
 800215c:	e005      	b.n	800216a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f88c 	bl	800227c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f000 f89b 	bl	80022a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	691b      	ldr	r3, [r3, #16]
 8002176:	f003 0310 	and.w	r3, r3, #16
 800217a:	2b10      	cmp	r3, #16
 800217c:	d122      	bne.n	80021c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	f003 0310 	and.w	r3, r3, #16
 8002188:	2b10      	cmp	r3, #16
 800218a:	d11b      	bne.n	80021c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f06f 0210 	mvn.w	r2, #16
 8002194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2208      	movs	r2, #8
 800219a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d003      	beq.n	80021b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f000 f86f 	bl	800228e <HAL_TIM_IC_CaptureCallback>
 80021b0:	e005      	b.n	80021be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f862 	bl	800227c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f000 f871 	bl	80022a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d10e      	bne.n	80021f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d107      	bne.n	80021f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f06f 0201 	mvn.w	r2, #1
 80021e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7fe fe04 	bl	8000df8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021fa:	2b80      	cmp	r3, #128	; 0x80
 80021fc:	d10e      	bne.n	800221c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002208:	2b80      	cmp	r3, #128	; 0x80
 800220a:	d107      	bne.n	800221c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f8bf 	bl	800239a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002226:	2b40      	cmp	r3, #64	; 0x40
 8002228:	d10e      	bne.n	8002248 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002234:	2b40      	cmp	r3, #64	; 0x40
 8002236:	d107      	bne.n	8002248 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002240:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 f835 	bl	80022b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	691b      	ldr	r3, [r3, #16]
 800224e:	f003 0320 	and.w	r3, r3, #32
 8002252:	2b20      	cmp	r3, #32
 8002254:	d10e      	bne.n	8002274 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	f003 0320 	and.w	r3, r3, #32
 8002260:	2b20      	cmp	r3, #32
 8002262:	d107      	bne.n	8002274 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f06f 0220 	mvn.w	r2, #32
 800226c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 f88a 	bl	8002388 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002274:	bf00      	nop
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr

0800228e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800228e:	b480      	push	{r7}
 8002290:	b083      	sub	sp, #12
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002296:	bf00      	nop
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr

080022a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bc80      	pop	{r7}
 80022b0:	4770      	bx	lr

080022b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr

080022c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a29      	ldr	r2, [pc, #164]	; (800237c <TIM_Base_SetConfig+0xb8>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d00b      	beq.n	80022f4 <TIM_Base_SetConfig+0x30>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022e2:	d007      	beq.n	80022f4 <TIM_Base_SetConfig+0x30>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4a26      	ldr	r2, [pc, #152]	; (8002380 <TIM_Base_SetConfig+0xbc>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d003      	beq.n	80022f4 <TIM_Base_SetConfig+0x30>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a25      	ldr	r2, [pc, #148]	; (8002384 <TIM_Base_SetConfig+0xc0>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d108      	bne.n	8002306 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	68fa      	ldr	r2, [r7, #12]
 8002302:	4313      	orrs	r3, r2
 8002304:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a1c      	ldr	r2, [pc, #112]	; (800237c <TIM_Base_SetConfig+0xb8>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d00b      	beq.n	8002326 <TIM_Base_SetConfig+0x62>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002314:	d007      	beq.n	8002326 <TIM_Base_SetConfig+0x62>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a19      	ldr	r2, [pc, #100]	; (8002380 <TIM_Base_SetConfig+0xbc>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d003      	beq.n	8002326 <TIM_Base_SetConfig+0x62>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a18      	ldr	r2, [pc, #96]	; (8002384 <TIM_Base_SetConfig+0xc0>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d108      	bne.n	8002338 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800232c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	4313      	orrs	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	4313      	orrs	r3, r2
 8002344:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	68fa      	ldr	r2, [r7, #12]
 800234a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	4a07      	ldr	r2, [pc, #28]	; (800237c <TIM_Base_SetConfig+0xb8>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d103      	bne.n	800236c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	691a      	ldr	r2, [r3, #16]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	615a      	str	r2, [r3, #20]
}
 8002372:	bf00      	nop
 8002374:	3714      	adds	r7, #20
 8002376:	46bd      	mov	sp, r7
 8002378:	bc80      	pop	{r7}
 800237a:	4770      	bx	lr
 800237c:	40012c00 	.word	0x40012c00
 8002380:	40000400 	.word	0x40000400
 8002384:	40000800 	.word	0x40000800

08002388 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	bc80      	pop	{r7}
 8002398:	4770      	bx	lr

0800239a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr

080023ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e03f      	b.n	800243e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d106      	bne.n	80023d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7fe fd5a 	bl	8000e8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2224      	movs	r2, #36	; 0x24
 80023dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68da      	ldr	r2, [r3, #12]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f000 f9a3 	bl	800273c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	691a      	ldr	r2, [r3, #16]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002404:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	695a      	ldr	r2, [r3, #20]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002414:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68da      	ldr	r2, [r3, #12]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002424:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2220      	movs	r2, #32
 8002430:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2220      	movs	r2, #32
 8002438:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b08a      	sub	sp, #40	; 0x28
 800244a:	af02      	add	r7, sp, #8
 800244c:	60f8      	str	r0, [r7, #12]
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	603b      	str	r3, [r7, #0]
 8002452:	4613      	mov	r3, r2
 8002454:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002456:	2300      	movs	r3, #0
 8002458:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002460:	b2db      	uxtb	r3, r3
 8002462:	2b20      	cmp	r3, #32
 8002464:	d17c      	bne.n	8002560 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d002      	beq.n	8002472 <HAL_UART_Transmit+0x2c>
 800246c:	88fb      	ldrh	r3, [r7, #6]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e075      	b.n	8002562 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800247c:	2b01      	cmp	r3, #1
 800247e:	d101      	bne.n	8002484 <HAL_UART_Transmit+0x3e>
 8002480:	2302      	movs	r3, #2
 8002482:	e06e      	b.n	8002562 <HAL_UART_Transmit+0x11c>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2201      	movs	r2, #1
 8002488:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2200      	movs	r2, #0
 8002490:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2221      	movs	r2, #33	; 0x21
 8002496:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800249a:	f7fe fe59 	bl	8001150 <HAL_GetTick>
 800249e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	88fa      	ldrh	r2, [r7, #6]
 80024a4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	88fa      	ldrh	r2, [r7, #6]
 80024aa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024b4:	d108      	bne.n	80024c8 <HAL_UART_Transmit+0x82>
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d104      	bne.n	80024c8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80024be:	2300      	movs	r3, #0
 80024c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	61bb      	str	r3, [r7, #24]
 80024c6:	e003      	b.n	80024d0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024cc:	2300      	movs	r3, #0
 80024ce:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80024d8:	e02a      	b.n	8002530 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	9300      	str	r3, [sp, #0]
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	2200      	movs	r2, #0
 80024e2:	2180      	movs	r1, #128	; 0x80
 80024e4:	68f8      	ldr	r0, [r7, #12]
 80024e6:	f000 f8df 	bl	80026a8 <UART_WaitOnFlagUntilTimeout>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e036      	b.n	8002562 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10b      	bne.n	8002512 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	881b      	ldrh	r3, [r3, #0]
 80024fe:	461a      	mov	r2, r3
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002508:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	3302      	adds	r3, #2
 800250e:	61bb      	str	r3, [r7, #24]
 8002510:	e007      	b.n	8002522 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	781a      	ldrb	r2, [r3, #0]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	3301      	adds	r3, #1
 8002520:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002526:	b29b      	uxth	r3, r3
 8002528:	3b01      	subs	r3, #1
 800252a:	b29a      	uxth	r2, r3
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002534:	b29b      	uxth	r3, r3
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1cf      	bne.n	80024da <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	9300      	str	r3, [sp, #0]
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	2200      	movs	r2, #0
 8002542:	2140      	movs	r1, #64	; 0x40
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f000 f8af 	bl	80026a8 <UART_WaitOnFlagUntilTimeout>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e006      	b.n	8002562 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2220      	movs	r2, #32
 8002558:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800255c:	2300      	movs	r3, #0
 800255e:	e000      	b.n	8002562 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002560:	2302      	movs	r3, #2
  }
}
 8002562:	4618      	mov	r0, r3
 8002564:	3720      	adds	r7, #32
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}

0800256a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800256a:	b580      	push	{r7, lr}
 800256c:	b08a      	sub	sp, #40	; 0x28
 800256e:	af02      	add	r7, sp, #8
 8002570:	60f8      	str	r0, [r7, #12]
 8002572:	60b9      	str	r1, [r7, #8]
 8002574:	603b      	str	r3, [r7, #0]
 8002576:	4613      	mov	r3, r2
 8002578:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800257a:	2300      	movs	r3, #0
 800257c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2b20      	cmp	r3, #32
 8002588:	f040 8089 	bne.w	800269e <HAL_UART_Receive+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d002      	beq.n	8002598 <HAL_UART_Receive+0x2e>
 8002592:	88fb      	ldrh	r3, [r7, #6]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d101      	bne.n	800259c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e081      	b.n	80026a0 <HAL_UART_Receive+0x136>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d101      	bne.n	80025aa <HAL_UART_Receive+0x40>
 80025a6:	2302      	movs	r3, #2
 80025a8:	e07a      	b.n	80026a0 <HAL_UART_Receive+0x136>
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2201      	movs	r2, #1
 80025ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2200      	movs	r2, #0
 80025b6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2222      	movs	r2, #34	; 0x22
 80025bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80025c0:	f7fe fdc6 	bl	8001150 <HAL_GetTick>
 80025c4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	88fa      	ldrh	r2, [r7, #6]
 80025ca:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	88fa      	ldrh	r2, [r7, #6]
 80025d0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025da:	d108      	bne.n	80025ee <HAL_UART_Receive+0x84>
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d104      	bne.n	80025ee <HAL_UART_Receive+0x84>
    {
      pdata8bits  = NULL;
 80025e4:	2300      	movs	r3, #0
 80025e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	61bb      	str	r3, [r7, #24]
 80025ec:	e003      	b.n	80025f6 <HAL_UART_Receive+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80025fe:	e043      	b.n	8002688 <HAL_UART_Receive+0x11e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	9300      	str	r3, [sp, #0]
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	2200      	movs	r2, #0
 8002608:	2120      	movs	r1, #32
 800260a:	68f8      	ldr	r0, [r7, #12]
 800260c:	f000 f84c 	bl	80026a8 <UART_WaitOnFlagUntilTimeout>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <HAL_UART_Receive+0xb0>
      {
        return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e042      	b.n	80026a0 <HAL_UART_Receive+0x136>
      }
      if (pdata8bits == NULL)
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d10c      	bne.n	800263a <HAL_UART_Receive+0xd0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	b29b      	uxth	r3, r3
 8002628:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800262c:	b29a      	uxth	r2, r3
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	3302      	adds	r3, #2
 8002636:	61bb      	str	r3, [r7, #24]
 8002638:	e01f      	b.n	800267a <HAL_UART_Receive+0x110>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002642:	d007      	beq.n	8002654 <HAL_UART_Receive+0xea>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d10a      	bne.n	8002662 <HAL_UART_Receive+0xf8>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d106      	bne.n	8002662 <HAL_UART_Receive+0xf8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	b2da      	uxtb	r2, r3
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	701a      	strb	r2, [r3, #0]
 8002660:	e008      	b.n	8002674 <HAL_UART_Receive+0x10a>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	b2db      	uxtb	r3, r3
 800266a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800266e:	b2da      	uxtb	r2, r3
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	3301      	adds	r3, #1
 8002678:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800267e:	b29b      	uxth	r3, r3
 8002680:	3b01      	subs	r3, #1
 8002682:	b29a      	uxth	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800268c:	b29b      	uxth	r3, r3
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1b6      	bne.n	8002600 <HAL_UART_Receive+0x96>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2220      	movs	r2, #32
 8002696:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 800269a:	2300      	movs	r3, #0
 800269c:	e000      	b.n	80026a0 <HAL_UART_Receive+0x136>
  }
  else
  {
    return HAL_BUSY;
 800269e:	2302      	movs	r3, #2
  }
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3720      	adds	r7, #32
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	603b      	str	r3, [r7, #0]
 80026b4:	4613      	mov	r3, r2
 80026b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026b8:	e02c      	b.n	8002714 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026c0:	d028      	beq.n	8002714 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d007      	beq.n	80026d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80026c8:	f7fe fd42 	bl	8001150 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d21d      	bcs.n	8002714 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68da      	ldr	r2, [r3, #12]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80026e6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	695a      	ldr	r2, [r3, #20]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f022 0201 	bic.w	r2, r2, #1
 80026f6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2220      	movs	r2, #32
 80026fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2220      	movs	r2, #32
 8002704:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e00f      	b.n	8002734 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	4013      	ands	r3, r2
 800271e:	68ba      	ldr	r2, [r7, #8]
 8002720:	429a      	cmp	r2, r3
 8002722:	bf0c      	ite	eq
 8002724:	2301      	moveq	r3, #1
 8002726:	2300      	movne	r3, #0
 8002728:	b2db      	uxtb	r3, r3
 800272a:	461a      	mov	r2, r3
 800272c:	79fb      	ldrb	r3, [r7, #7]
 800272e:	429a      	cmp	r2, r3
 8002730:	d0c3      	beq.n	80026ba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68da      	ldr	r2, [r3, #12]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	430a      	orrs	r2, r1
 8002758:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689a      	ldr	r2, [r3, #8]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	431a      	orrs	r2, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	695b      	ldr	r3, [r3, #20]
 8002768:	4313      	orrs	r3, r2
 800276a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002776:	f023 030c 	bic.w	r3, r3, #12
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	6812      	ldr	r2, [r2, #0]
 800277e:	68b9      	ldr	r1, [r7, #8]
 8002780:	430b      	orrs	r3, r1
 8002782:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	699a      	ldr	r2, [r3, #24]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	430a      	orrs	r2, r1
 8002798:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a2c      	ldr	r2, [pc, #176]	; (8002850 <UART_SetConfig+0x114>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d103      	bne.n	80027ac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80027a4:	f7ff fb56 	bl	8001e54 <HAL_RCC_GetPCLK2Freq>
 80027a8:	60f8      	str	r0, [r7, #12]
 80027aa:	e002      	b.n	80027b2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80027ac:	f7ff fb3e 	bl	8001e2c <HAL_RCC_GetPCLK1Freq>
 80027b0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	4613      	mov	r3, r2
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	4413      	add	r3, r2
 80027ba:	009a      	lsls	r2, r3, #2
 80027bc:	441a      	add	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c8:	4a22      	ldr	r2, [pc, #136]	; (8002854 <UART_SetConfig+0x118>)
 80027ca:	fba2 2303 	umull	r2, r3, r2, r3
 80027ce:	095b      	lsrs	r3, r3, #5
 80027d0:	0119      	lsls	r1, r3, #4
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	4613      	mov	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	4413      	add	r3, r2
 80027da:	009a      	lsls	r2, r3, #2
 80027dc:	441a      	add	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80027e8:	4b1a      	ldr	r3, [pc, #104]	; (8002854 <UART_SetConfig+0x118>)
 80027ea:	fba3 0302 	umull	r0, r3, r3, r2
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	2064      	movs	r0, #100	; 0x64
 80027f2:	fb00 f303 	mul.w	r3, r0, r3
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	011b      	lsls	r3, r3, #4
 80027fa:	3332      	adds	r3, #50	; 0x32
 80027fc:	4a15      	ldr	r2, [pc, #84]	; (8002854 <UART_SetConfig+0x118>)
 80027fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002802:	095b      	lsrs	r3, r3, #5
 8002804:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002808:	4419      	add	r1, r3
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	4613      	mov	r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	4413      	add	r3, r2
 8002812:	009a      	lsls	r2, r3, #2
 8002814:	441a      	add	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002820:	4b0c      	ldr	r3, [pc, #48]	; (8002854 <UART_SetConfig+0x118>)
 8002822:	fba3 0302 	umull	r0, r3, r3, r2
 8002826:	095b      	lsrs	r3, r3, #5
 8002828:	2064      	movs	r0, #100	; 0x64
 800282a:	fb00 f303 	mul.w	r3, r0, r3
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	011b      	lsls	r3, r3, #4
 8002832:	3332      	adds	r3, #50	; 0x32
 8002834:	4a07      	ldr	r2, [pc, #28]	; (8002854 <UART_SetConfig+0x118>)
 8002836:	fba2 2303 	umull	r2, r3, r2, r3
 800283a:	095b      	lsrs	r3, r3, #5
 800283c:	f003 020f 	and.w	r2, r3, #15
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	440a      	add	r2, r1
 8002846:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002848:	bf00      	nop
 800284a:	3710      	adds	r7, #16
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40013800 	.word	0x40013800
 8002854:	51eb851f 	.word	0x51eb851f

08002858 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800285e:	f3ef 8305 	mrs	r3, IPSR
 8002862:	60bb      	str	r3, [r7, #8]
  return(result);
 8002864:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10f      	bne.n	800288a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800286a:	f3ef 8310 	mrs	r3, PRIMASK
 800286e:	607b      	str	r3, [r7, #4]
  return(result);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d109      	bne.n	800288a <osKernelInitialize+0x32>
 8002876:	4b10      	ldr	r3, [pc, #64]	; (80028b8 <osKernelInitialize+0x60>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2b02      	cmp	r3, #2
 800287c:	d109      	bne.n	8002892 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800287e:	f3ef 8311 	mrs	r3, BASEPRI
 8002882:	603b      	str	r3, [r7, #0]
  return(result);
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800288a:	f06f 0305 	mvn.w	r3, #5
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	e00c      	b.n	80028ac <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002892:	4b09      	ldr	r3, [pc, #36]	; (80028b8 <osKernelInitialize+0x60>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d105      	bne.n	80028a6 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800289a:	4b07      	ldr	r3, [pc, #28]	; (80028b8 <osKernelInitialize+0x60>)
 800289c:	2201      	movs	r2, #1
 800289e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80028a0:	2300      	movs	r3, #0
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	e002      	b.n	80028ac <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80028a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028aa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80028ac:	68fb      	ldr	r3, [r7, #12]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3714      	adds	r7, #20
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr
 80028b8:	20000224 	.word	0x20000224

080028bc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80028c2:	f3ef 8305 	mrs	r3, IPSR
 80028c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80028c8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d10f      	bne.n	80028ee <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028ce:	f3ef 8310 	mrs	r3, PRIMASK
 80028d2:	607b      	str	r3, [r7, #4]
  return(result);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d109      	bne.n	80028ee <osKernelStart+0x32>
 80028da:	4b11      	ldr	r3, [pc, #68]	; (8002920 <osKernelStart+0x64>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d109      	bne.n	80028f6 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80028e2:	f3ef 8311 	mrs	r3, BASEPRI
 80028e6:	603b      	str	r3, [r7, #0]
  return(result);
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80028ee:	f06f 0305 	mvn.w	r3, #5
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	e00e      	b.n	8002914 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80028f6:	4b0a      	ldr	r3, [pc, #40]	; (8002920 <osKernelStart+0x64>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d107      	bne.n	800290e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80028fe:	4b08      	ldr	r3, [pc, #32]	; (8002920 <osKernelStart+0x64>)
 8002900:	2202      	movs	r2, #2
 8002902:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8002904:	f001 fa8a 	bl	8003e1c <vTaskStartScheduler>
      stat = osOK;
 8002908:	2300      	movs	r3, #0
 800290a:	60fb      	str	r3, [r7, #12]
 800290c:	e002      	b.n	8002914 <osKernelStart+0x58>
    } else {
      stat = osError;
 800290e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002912:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8002914:	68fb      	ldr	r3, [r7, #12]
}
 8002916:	4618      	mov	r0, r3
 8002918:	3710      	adds	r7, #16
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	20000224 	.word	0x20000224

08002924 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002924:	b580      	push	{r7, lr}
 8002926:	b092      	sub	sp, #72	; 0x48
 8002928:	af04      	add	r7, sp, #16
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002930:	2300      	movs	r3, #0
 8002932:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002934:	f3ef 8305 	mrs	r3, IPSR
 8002938:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800293a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 800293c:	2b00      	cmp	r3, #0
 800293e:	f040 8094 	bne.w	8002a6a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002942:	f3ef 8310 	mrs	r3, PRIMASK
 8002946:	623b      	str	r3, [r7, #32]
  return(result);
 8002948:	6a3b      	ldr	r3, [r7, #32]
 800294a:	2b00      	cmp	r3, #0
 800294c:	f040 808d 	bne.w	8002a6a <osThreadNew+0x146>
 8002950:	4b48      	ldr	r3, [pc, #288]	; (8002a74 <osThreadNew+0x150>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2b02      	cmp	r3, #2
 8002956:	d106      	bne.n	8002966 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002958:	f3ef 8311 	mrs	r3, BASEPRI
 800295c:	61fb      	str	r3, [r7, #28]
  return(result);
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	2b00      	cmp	r3, #0
 8002962:	f040 8082 	bne.w	8002a6a <osThreadNew+0x146>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d07e      	beq.n	8002a6a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 800296c:	2380      	movs	r3, #128	; 0x80
 800296e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8002970:	2318      	movs	r3, #24
 8002972:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8002974:	2300      	movs	r3, #0
 8002976:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8002978:	f107 031b 	add.w	r3, r7, #27
 800297c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800297e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002982:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d045      	beq.n	8002a16 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d002      	beq.n	8002998 <osThreadNew+0x74>
        name = attr->name;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	699b      	ldr	r3, [r3, #24]
 80029a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80029a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d008      	beq.n	80029be <osThreadNew+0x9a>
 80029ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ae:	2b38      	cmp	r3, #56	; 0x38
 80029b0:	d805      	bhi.n	80029be <osThreadNew+0x9a>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <osThreadNew+0x9e>
        return (NULL);
 80029be:	2300      	movs	r3, #0
 80029c0:	e054      	b.n	8002a6c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	695b      	ldr	r3, [r3, #20]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	089b      	lsrs	r3, r3, #2
 80029d0:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d00e      	beq.n	80029f8 <osThreadNew+0xd4>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	2b5b      	cmp	r3, #91	; 0x5b
 80029e0:	d90a      	bls.n	80029f8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d006      	beq.n	80029f8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d002      	beq.n	80029f8 <osThreadNew+0xd4>
        mem = 1;
 80029f2:	2301      	movs	r3, #1
 80029f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80029f6:	e010      	b.n	8002a1a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d10c      	bne.n	8002a1a <osThreadNew+0xf6>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d108      	bne.n	8002a1a <osThreadNew+0xf6>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	691b      	ldr	r3, [r3, #16]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d104      	bne.n	8002a1a <osThreadNew+0xf6>
          mem = 0;
 8002a10:	2300      	movs	r3, #0
 8002a12:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a14:	e001      	b.n	8002a1a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8002a16:	2300      	movs	r3, #0
 8002a18:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8002a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d110      	bne.n	8002a42 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002a28:	9202      	str	r2, [sp, #8]
 8002a2a:	9301      	str	r3, [sp, #4]
 8002a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a34:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a36:	68f8      	ldr	r0, [r7, #12]
 8002a38:	f001 f828 	bl	8003a8c <xTaskCreateStatic>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	617b      	str	r3, [r7, #20]
 8002a40:	e013      	b.n	8002a6a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8002a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d110      	bne.n	8002a6a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	f107 0314 	add.w	r3, r7, #20
 8002a50:	9301      	str	r3, [sp, #4]
 8002a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a5a:	68f8      	ldr	r0, [r7, #12]
 8002a5c:	f001 f86f 	bl	8003b3e <xTaskCreate>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d001      	beq.n	8002a6a <osThreadNew+0x146>
          hTask = NULL;
 8002a66:	2300      	movs	r3, #0
 8002a68:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002a6a:	697b      	ldr	r3, [r7, #20]
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3738      	adds	r7, #56	; 0x38
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	20000224 	.word	0x20000224

08002a78 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b086      	sub	sp, #24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a80:	f3ef 8305 	mrs	r3, IPSR
 8002a84:	613b      	str	r3, [r7, #16]
  return(result);
 8002a86:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d10f      	bne.n	8002aac <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a8c:	f3ef 8310 	mrs	r3, PRIMASK
 8002a90:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d109      	bne.n	8002aac <osDelay+0x34>
 8002a98:	4b0d      	ldr	r3, [pc, #52]	; (8002ad0 <osDelay+0x58>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d109      	bne.n	8002ab4 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002aa0:	f3ef 8311 	mrs	r3, BASEPRI
 8002aa4:	60bb      	str	r3, [r7, #8]
  return(result);
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d003      	beq.n	8002ab4 <osDelay+0x3c>
    stat = osErrorISR;
 8002aac:	f06f 0305 	mvn.w	r3, #5
 8002ab0:	617b      	str	r3, [r7, #20]
 8002ab2:	e007      	b.n	8002ac4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d002      	beq.n	8002ac4 <osDelay+0x4c>
      vTaskDelay(ticks);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f001 f978 	bl	8003db4 <vTaskDelay>
    }
  }

  return (stat);
 8002ac4:	697b      	ldr	r3, [r7, #20]
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3718      	adds	r7, #24
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	20000224 	.word	0x20000224

08002ad4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08c      	sub	sp, #48	; 0x30
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ae4:	f3ef 8305 	mrs	r3, IPSR
 8002ae8:	61bb      	str	r3, [r7, #24]
  return(result);
 8002aea:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d170      	bne.n	8002bd2 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002af0:	f3ef 8310 	mrs	r3, PRIMASK
 8002af4:	617b      	str	r3, [r7, #20]
  return(result);
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d16a      	bne.n	8002bd2 <osMessageQueueNew+0xfe>
 8002afc:	4b37      	ldr	r3, [pc, #220]	; (8002bdc <osMessageQueueNew+0x108>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d105      	bne.n	8002b10 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002b04:	f3ef 8311 	mrs	r3, BASEPRI
 8002b08:	613b      	str	r3, [r7, #16]
  return(result);
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d160      	bne.n	8002bd2 <osMessageQueueNew+0xfe>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d05d      	beq.n	8002bd2 <osMessageQueueNew+0xfe>
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d05a      	beq.n	8002bd2 <osMessageQueueNew+0xfe>
    mem = -1;
 8002b1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b20:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d029      	beq.n	8002b7c <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d012      	beq.n	8002b56 <osMessageQueueNew+0x82>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	2b4f      	cmp	r3, #79	; 0x4f
 8002b36:	d90e      	bls.n	8002b56 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d00a      	beq.n	8002b56 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	695a      	ldr	r2, [r3, #20]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	68b9      	ldr	r1, [r7, #8]
 8002b48:	fb01 f303 	mul.w	r3, r1, r3
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d302      	bcc.n	8002b56 <osMessageQueueNew+0x82>
        mem = 1;
 8002b50:	2301      	movs	r3, #1
 8002b52:	623b      	str	r3, [r7, #32]
 8002b54:	e014      	b.n	8002b80 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d110      	bne.n	8002b80 <osMessageQueueNew+0xac>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d10c      	bne.n	8002b80 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d108      	bne.n	8002b80 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d104      	bne.n	8002b80 <osMessageQueueNew+0xac>
          mem = 0;
 8002b76:	2300      	movs	r3, #0
 8002b78:	623b      	str	r3, [r7, #32]
 8002b7a:	e001      	b.n	8002b80 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8002b80:	6a3b      	ldr	r3, [r7, #32]
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d10c      	bne.n	8002ba0 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	691a      	ldr	r2, [r3, #16]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6899      	ldr	r1, [r3, #8]
 8002b8e:	2300      	movs	r3, #0
 8002b90:	9300      	str	r3, [sp, #0]
 8002b92:	460b      	mov	r3, r1
 8002b94:	68b9      	ldr	r1, [r7, #8]
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f000 fa52 	bl	8003040 <xQueueGenericCreateStatic>
 8002b9c:	6278      	str	r0, [r7, #36]	; 0x24
 8002b9e:	e008      	b.n	8002bb2 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8002ba0:	6a3b      	ldr	r3, [r7, #32]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d105      	bne.n	8002bb2 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	68b9      	ldr	r1, [r7, #8]
 8002baa:	68f8      	ldr	r0, [r7, #12]
 8002bac:	f000 faba 	bl	8003124 <xQueueGenericCreate>
 8002bb0:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8002bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00c      	beq.n	8002bd2 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d003      	beq.n	8002bc6 <osMessageQueueNew+0xf2>
        name = attr->name;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	61fb      	str	r3, [r7, #28]
 8002bc4:	e001      	b.n	8002bca <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8002bca:	69f9      	ldr	r1, [r7, #28]
 8002bcc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002bce:	f000 ff01 	bl	80039d4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3728      	adds	r7, #40	; 0x28
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	20000224 	.word	0x20000224

08002be0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b08a      	sub	sp, #40	; 0x28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	603b      	str	r3, [r7, #0]
 8002bec:	4613      	mov	r3, r2
 8002bee:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002bf8:	f3ef 8305 	mrs	r3, IPSR
 8002bfc:	61fb      	str	r3, [r7, #28]
  return(result);
 8002bfe:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d10f      	bne.n	8002c24 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c04:	f3ef 8310 	mrs	r3, PRIMASK
 8002c08:	61bb      	str	r3, [r7, #24]
  return(result);
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d109      	bne.n	8002c24 <osMessageQueuePut+0x44>
 8002c10:	4b2b      	ldr	r3, [pc, #172]	; (8002cc0 <osMessageQueuePut+0xe0>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d12e      	bne.n	8002c76 <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002c18:	f3ef 8311 	mrs	r3, BASEPRI
 8002c1c:	617b      	str	r3, [r7, #20]
  return(result);
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d028      	beq.n	8002c76 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002c24:	6a3b      	ldr	r3, [r7, #32]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d005      	beq.n	8002c36 <osMessageQueuePut+0x56>
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d002      	beq.n	8002c36 <osMessageQueuePut+0x56>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8002c36:	f06f 0303 	mvn.w	r3, #3
 8002c3a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002c3c:	e039      	b.n	8002cb2 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8002c42:	f107 0210 	add.w	r2, r7, #16
 8002c46:	2300      	movs	r3, #0
 8002c48:	68b9      	ldr	r1, [r7, #8]
 8002c4a:	6a38      	ldr	r0, [r7, #32]
 8002c4c:	f000 fbc4 	bl	80033d8 <xQueueGenericSendFromISR>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d003      	beq.n	8002c5e <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8002c56:	f06f 0302 	mvn.w	r3, #2
 8002c5a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002c5c:	e029      	b.n	8002cb2 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d026      	beq.n	8002cb2 <osMessageQueuePut+0xd2>
 8002c64:	4b17      	ldr	r3, [pc, #92]	; (8002cc4 <osMessageQueuePut+0xe4>)
 8002c66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c6a:	601a      	str	r2, [r3, #0]
 8002c6c:	f3bf 8f4f 	dsb	sy
 8002c70:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002c74:	e01d      	b.n	8002cb2 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8002c76:	6a3b      	ldr	r3, [r7, #32]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d002      	beq.n	8002c82 <osMessageQueuePut+0xa2>
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d103      	bne.n	8002c8a <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8002c82:	f06f 0303 	mvn.w	r3, #3
 8002c86:	627b      	str	r3, [r7, #36]	; 0x24
 8002c88:	e014      	b.n	8002cb4 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	68b9      	ldr	r1, [r7, #8]
 8002c90:	6a38      	ldr	r0, [r7, #32]
 8002c92:	f000 faa7 	bl	80031e4 <xQueueGenericSend>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d00b      	beq.n	8002cb4 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8002ca2:	f06f 0301 	mvn.w	r3, #1
 8002ca6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ca8:	e004      	b.n	8002cb4 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8002caa:	f06f 0302 	mvn.w	r3, #2
 8002cae:	627b      	str	r3, [r7, #36]	; 0x24
 8002cb0:	e000      	b.n	8002cb4 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002cb2:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3728      	adds	r7, #40	; 0x28
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	20000224 	.word	0x20000224
 8002cc4:	e000ed04 	.word	0xe000ed04

08002cc8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08a      	sub	sp, #40	; 0x28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
 8002cd4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002cde:	f3ef 8305 	mrs	r3, IPSR
 8002ce2:	61fb      	str	r3, [r7, #28]
  return(result);
 8002ce4:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10f      	bne.n	8002d0a <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cea:	f3ef 8310 	mrs	r3, PRIMASK
 8002cee:	61bb      	str	r3, [r7, #24]
  return(result);
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d109      	bne.n	8002d0a <osMessageQueueGet+0x42>
 8002cf6:	4b2b      	ldr	r3, [pc, #172]	; (8002da4 <osMessageQueueGet+0xdc>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d12e      	bne.n	8002d5c <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002cfe:	f3ef 8311 	mrs	r3, BASEPRI
 8002d02:	617b      	str	r3, [r7, #20]
  return(result);
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d028      	beq.n	8002d5c <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002d0a:	6a3b      	ldr	r3, [r7, #32]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d005      	beq.n	8002d1c <osMessageQueueGet+0x54>
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d002      	beq.n	8002d1c <osMessageQueueGet+0x54>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d003      	beq.n	8002d24 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8002d1c:	f06f 0303 	mvn.w	r3, #3
 8002d20:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002d22:	e038      	b.n	8002d96 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8002d24:	2300      	movs	r3, #0
 8002d26:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8002d28:	f107 0310 	add.w	r3, r7, #16
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	68b9      	ldr	r1, [r7, #8]
 8002d30:	6a38      	ldr	r0, [r7, #32]
 8002d32:	f000 fcc1 	bl	80036b8 <xQueueReceiveFromISR>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d003      	beq.n	8002d44 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8002d3c:	f06f 0302 	mvn.w	r3, #2
 8002d40:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002d42:	e028      	b.n	8002d96 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d025      	beq.n	8002d96 <osMessageQueueGet+0xce>
 8002d4a:	4b17      	ldr	r3, [pc, #92]	; (8002da8 <osMessageQueueGet+0xe0>)
 8002d4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d50:	601a      	str	r2, [r3, #0]
 8002d52:	f3bf 8f4f 	dsb	sy
 8002d56:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002d5a:	e01c      	b.n	8002d96 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8002d5c:	6a3b      	ldr	r3, [r7, #32]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d002      	beq.n	8002d68 <osMessageQueueGet+0xa0>
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d103      	bne.n	8002d70 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8002d68:	f06f 0303 	mvn.w	r3, #3
 8002d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d6e:	e013      	b.n	8002d98 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002d70:	683a      	ldr	r2, [r7, #0]
 8002d72:	68b9      	ldr	r1, [r7, #8]
 8002d74:	6a38      	ldr	r0, [r7, #32]
 8002d76:	f000 fbc3 	bl	8003500 <xQueueReceive>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d00b      	beq.n	8002d98 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d003      	beq.n	8002d8e <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8002d86:	f06f 0301 	mvn.w	r3, #1
 8002d8a:	627b      	str	r3, [r7, #36]	; 0x24
 8002d8c:	e004      	b.n	8002d98 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8002d8e:	f06f 0302 	mvn.w	r3, #2
 8002d92:	627b      	str	r3, [r7, #36]	; 0x24
 8002d94:	e000      	b.n	8002d98 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002d96:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8002d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3728      	adds	r7, #40	; 0x28
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20000224 	.word	0x20000224
 8002da8:	e000ed04 	.word	0xe000ed04

08002dac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002dac:	b480      	push	{r7}
 8002dae:	b085      	sub	sp, #20
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	4a06      	ldr	r2, [pc, #24]	; (8002dd4 <vApplicationGetIdleTaskMemory+0x28>)
 8002dbc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	4a05      	ldr	r2, [pc, #20]	; (8002dd8 <vApplicationGetIdleTaskMemory+0x2c>)
 8002dc2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2280      	movs	r2, #128	; 0x80
 8002dc8:	601a      	str	r2, [r3, #0]
}
 8002dca:	bf00      	nop
 8002dcc:	3714      	adds	r7, #20
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr
 8002dd4:	20000228 	.word	0x20000228
 8002dd8:	20000284 	.word	0x20000284

08002ddc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	4a07      	ldr	r2, [pc, #28]	; (8002e08 <vApplicationGetTimerTaskMemory+0x2c>)
 8002dec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	4a06      	ldr	r2, [pc, #24]	; (8002e0c <vApplicationGetTimerTaskMemory+0x30>)
 8002df2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dfa:	601a      	str	r2, [r3, #0]
}
 8002dfc:	bf00      	nop
 8002dfe:	3714      	adds	r7, #20
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bc80      	pop	{r7}
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	20000484 	.word	0x20000484
 8002e0c:	200004e0 	.word	0x200004e0

08002e10 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f103 0208 	add.w	r2, r3, #8
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e28:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f103 0208 	add.w	r2, r3, #8
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f103 0208 	add.w	r2, r3, #8
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bc80      	pop	{r7}
 8002e4c:	4770      	bx	lr

08002e4e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002e4e:	b480      	push	{r7}
 8002e50:	b083      	sub	sp, #12
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bc80      	pop	{r7}
 8002e64:	4770      	bx	lr

08002e66 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e66:	b480      	push	{r7}
 8002e68:	b085      	sub	sp, #20
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
 8002e6e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	689a      	ldr	r2, [r3, #8]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	683a      	ldr	r2, [r7, #0]
 8002e90:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	1c5a      	adds	r2, r3, #1
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	601a      	str	r2, [r3, #0]
}
 8002ea2:	bf00      	nop
 8002ea4:	3714      	adds	r7, #20
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr

08002eac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ec2:	d103      	bne.n	8002ecc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	60fb      	str	r3, [r7, #12]
 8002eca:	e00c      	b.n	8002ee6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	3308      	adds	r3, #8
 8002ed0:	60fb      	str	r3, [r7, #12]
 8002ed2:	e002      	b.n	8002eda <vListInsert+0x2e>
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68ba      	ldr	r2, [r7, #8]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d2f6      	bcs.n	8002ed4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	68fa      	ldr	r2, [r7, #12]
 8002efa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	683a      	ldr	r2, [r7, #0]
 8002f00:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	1c5a      	adds	r2, r3, #1
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	601a      	str	r2, [r3, #0]
}
 8002f12:	bf00      	nop
 8002f14:	3714      	adds	r7, #20
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr

08002f1c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	691b      	ldr	r3, [r3, #16]
 8002f28:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	6892      	ldr	r2, [r2, #8]
 8002f32:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	6852      	ldr	r2, [r2, #4]
 8002f3c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d103      	bne.n	8002f50 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689a      	ldr	r2, [r3, #8]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	1e5a      	subs	r2, r3, #1
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3714      	adds	r7, #20
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bc80      	pop	{r7}
 8002f6c:	4770      	bx	lr
	...

08002f70 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d109      	bne.n	8002f98 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f88:	f383 8811 	msr	BASEPRI, r3
 8002f8c:	f3bf 8f6f 	isb	sy
 8002f90:	f3bf 8f4f 	dsb	sy
 8002f94:	60bb      	str	r3, [r7, #8]
 8002f96:	e7fe      	b.n	8002f96 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002f98:	f002 f84e 	bl	8005038 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fa4:	68f9      	ldr	r1, [r7, #12]
 8002fa6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002fa8:	fb01 f303 	mul.w	r3, r1, r3
 8002fac:	441a      	add	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc8:	3b01      	subs	r3, #1
 8002fca:	68f9      	ldr	r1, [r7, #12]
 8002fcc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002fce:	fb01 f303 	mul.w	r3, r1, r3
 8002fd2:	441a      	add	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	22ff      	movs	r2, #255	; 0xff
 8002fdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	22ff      	movs	r2, #255	; 0xff
 8002fe4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d114      	bne.n	8003018 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	691b      	ldr	r3, [r3, #16]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d01a      	beq.n	800302c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	3310      	adds	r3, #16
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f001 f992 	bl	8004324 <xTaskRemoveFromEventList>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d012      	beq.n	800302c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003006:	4b0d      	ldr	r3, [pc, #52]	; (800303c <xQueueGenericReset+0xcc>)
 8003008:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	f3bf 8f4f 	dsb	sy
 8003012:	f3bf 8f6f 	isb	sy
 8003016:	e009      	b.n	800302c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	3310      	adds	r3, #16
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff fef7 	bl	8002e10 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	3324      	adds	r3, #36	; 0x24
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff fef2 	bl	8002e10 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800302c:	f002 f832 	bl	8005094 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003030:	2301      	movs	r3, #1
}
 8003032:	4618      	mov	r0, r3
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	e000ed04 	.word	0xe000ed04

08003040 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003040:	b580      	push	{r7, lr}
 8003042:	b08e      	sub	sp, #56	; 0x38
 8003044:	af02      	add	r7, sp, #8
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
 800304c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d109      	bne.n	8003068 <xQueueGenericCreateStatic+0x28>
 8003054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	62bb      	str	r3, [r7, #40]	; 0x28
 8003066:	e7fe      	b.n	8003066 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d109      	bne.n	8003082 <xQueueGenericCreateStatic+0x42>
 800306e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003072:	f383 8811 	msr	BASEPRI, r3
 8003076:	f3bf 8f6f 	isb	sy
 800307a:	f3bf 8f4f 	dsb	sy
 800307e:	627b      	str	r3, [r7, #36]	; 0x24
 8003080:	e7fe      	b.n	8003080 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d002      	beq.n	800308e <xQueueGenericCreateStatic+0x4e>
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <xQueueGenericCreateStatic+0x52>
 800308e:	2301      	movs	r3, #1
 8003090:	e000      	b.n	8003094 <xQueueGenericCreateStatic+0x54>
 8003092:	2300      	movs	r3, #0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d109      	bne.n	80030ac <xQueueGenericCreateStatic+0x6c>
 8003098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800309c:	f383 8811 	msr	BASEPRI, r3
 80030a0:	f3bf 8f6f 	isb	sy
 80030a4:	f3bf 8f4f 	dsb	sy
 80030a8:	623b      	str	r3, [r7, #32]
 80030aa:	e7fe      	b.n	80030aa <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d102      	bne.n	80030b8 <xQueueGenericCreateStatic+0x78>
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d101      	bne.n	80030bc <xQueueGenericCreateStatic+0x7c>
 80030b8:	2301      	movs	r3, #1
 80030ba:	e000      	b.n	80030be <xQueueGenericCreateStatic+0x7e>
 80030bc:	2300      	movs	r3, #0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d109      	bne.n	80030d6 <xQueueGenericCreateStatic+0x96>
 80030c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c6:	f383 8811 	msr	BASEPRI, r3
 80030ca:	f3bf 8f6f 	isb	sy
 80030ce:	f3bf 8f4f 	dsb	sy
 80030d2:	61fb      	str	r3, [r7, #28]
 80030d4:	e7fe      	b.n	80030d4 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80030d6:	2350      	movs	r3, #80	; 0x50
 80030d8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	2b50      	cmp	r3, #80	; 0x50
 80030de:	d009      	beq.n	80030f4 <xQueueGenericCreateStatic+0xb4>
 80030e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030e4:	f383 8811 	msr	BASEPRI, r3
 80030e8:	f3bf 8f6f 	isb	sy
 80030ec:	f3bf 8f4f 	dsb	sy
 80030f0:	61bb      	str	r3, [r7, #24]
 80030f2:	e7fe      	b.n	80030f2 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80030f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00d      	beq.n	800311a <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80030fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003100:	2201      	movs	r2, #1
 8003102:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003106:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800310a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800310c:	9300      	str	r3, [sp, #0]
 800310e:	4613      	mov	r3, r2
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	68b9      	ldr	r1, [r7, #8]
 8003114:	68f8      	ldr	r0, [r7, #12]
 8003116:	f000 f842 	bl	800319e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800311a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800311c:	4618      	mov	r0, r3
 800311e:	3730      	adds	r7, #48	; 0x30
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003124:	b580      	push	{r7, lr}
 8003126:	b08a      	sub	sp, #40	; 0x28
 8003128:	af02      	add	r7, sp, #8
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	4613      	mov	r3, r2
 8003130:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d109      	bne.n	800314c <xQueueGenericCreate+0x28>
 8003138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800313c:	f383 8811 	msr	BASEPRI, r3
 8003140:	f3bf 8f6f 	isb	sy
 8003144:	f3bf 8f4f 	dsb	sy
 8003148:	613b      	str	r3, [r7, #16]
 800314a:	e7fe      	b.n	800314a <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d102      	bne.n	8003158 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003152:	2300      	movs	r3, #0
 8003154:	61fb      	str	r3, [r7, #28]
 8003156:	e004      	b.n	8003162 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	fb02 f303 	mul.w	r3, r2, r3
 8003160:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	3350      	adds	r3, #80	; 0x50
 8003166:	4618      	mov	r0, r3
 8003168:	f002 f85c 	bl	8005224 <pvPortMalloc>
 800316c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00f      	beq.n	8003194 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	3350      	adds	r3, #80	; 0x50
 8003178:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800317a:	69bb      	ldr	r3, [r7, #24]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003182:	79fa      	ldrb	r2, [r7, #7]
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	9300      	str	r3, [sp, #0]
 8003188:	4613      	mov	r3, r2
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	68b9      	ldr	r1, [r7, #8]
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f000 f805 	bl	800319e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003194:	69bb      	ldr	r3, [r7, #24]
	}
 8003196:	4618      	mov	r0, r3
 8003198:	3720      	adds	r7, #32
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b084      	sub	sp, #16
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	60f8      	str	r0, [r7, #12]
 80031a6:	60b9      	str	r1, [r7, #8]
 80031a8:	607a      	str	r2, [r7, #4]
 80031aa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d103      	bne.n	80031ba <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	601a      	str	r2, [r3, #0]
 80031b8:	e002      	b.n	80031c0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	68ba      	ldr	r2, [r7, #8]
 80031ca:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80031cc:	2101      	movs	r1, #1
 80031ce:	69b8      	ldr	r0, [r7, #24]
 80031d0:	f7ff fece 	bl	8002f70 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	78fa      	ldrb	r2, [r7, #3]
 80031d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80031dc:	bf00      	nop
 80031de:	3710      	adds	r7, #16
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b08e      	sub	sp, #56	; 0x38
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	60b9      	str	r1, [r7, #8]
 80031ee:	607a      	str	r2, [r7, #4]
 80031f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80031f2:	2300      	movs	r3, #0
 80031f4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80031fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d109      	bne.n	8003214 <xQueueGenericSend+0x30>
 8003200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003204:	f383 8811 	msr	BASEPRI, r3
 8003208:	f3bf 8f6f 	isb	sy
 800320c:	f3bf 8f4f 	dsb	sy
 8003210:	62bb      	str	r3, [r7, #40]	; 0x28
 8003212:	e7fe      	b.n	8003212 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d103      	bne.n	8003222 <xQueueGenericSend+0x3e>
 800321a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800321c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <xQueueGenericSend+0x42>
 8003222:	2301      	movs	r3, #1
 8003224:	e000      	b.n	8003228 <xQueueGenericSend+0x44>
 8003226:	2300      	movs	r3, #0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d109      	bne.n	8003240 <xQueueGenericSend+0x5c>
 800322c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003230:	f383 8811 	msr	BASEPRI, r3
 8003234:	f3bf 8f6f 	isb	sy
 8003238:	f3bf 8f4f 	dsb	sy
 800323c:	627b      	str	r3, [r7, #36]	; 0x24
 800323e:	e7fe      	b.n	800323e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	2b02      	cmp	r3, #2
 8003244:	d103      	bne.n	800324e <xQueueGenericSend+0x6a>
 8003246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800324a:	2b01      	cmp	r3, #1
 800324c:	d101      	bne.n	8003252 <xQueueGenericSend+0x6e>
 800324e:	2301      	movs	r3, #1
 8003250:	e000      	b.n	8003254 <xQueueGenericSend+0x70>
 8003252:	2300      	movs	r3, #0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d109      	bne.n	800326c <xQueueGenericSend+0x88>
 8003258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800325c:	f383 8811 	msr	BASEPRI, r3
 8003260:	f3bf 8f6f 	isb	sy
 8003264:	f3bf 8f4f 	dsb	sy
 8003268:	623b      	str	r3, [r7, #32]
 800326a:	e7fe      	b.n	800326a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800326c:	f001 fa14 	bl	8004698 <xTaskGetSchedulerState>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d102      	bne.n	800327c <xQueueGenericSend+0x98>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d101      	bne.n	8003280 <xQueueGenericSend+0x9c>
 800327c:	2301      	movs	r3, #1
 800327e:	e000      	b.n	8003282 <xQueueGenericSend+0x9e>
 8003280:	2300      	movs	r3, #0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d109      	bne.n	800329a <xQueueGenericSend+0xb6>
 8003286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800328a:	f383 8811 	msr	BASEPRI, r3
 800328e:	f3bf 8f6f 	isb	sy
 8003292:	f3bf 8f4f 	dsb	sy
 8003296:	61fb      	str	r3, [r7, #28]
 8003298:	e7fe      	b.n	8003298 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800329a:	f001 fecd 	bl	8005038 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800329e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d302      	bcc.n	80032b0 <xQueueGenericSend+0xcc>
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d129      	bne.n	8003304 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	68b9      	ldr	r1, [r7, #8]
 80032b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80032b6:	f000 fa7c 	bl	80037b2 <prvCopyDataToQueue>
 80032ba:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80032bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d010      	beq.n	80032e6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032c6:	3324      	adds	r3, #36	; 0x24
 80032c8:	4618      	mov	r0, r3
 80032ca:	f001 f82b 	bl	8004324 <xTaskRemoveFromEventList>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d013      	beq.n	80032fc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80032d4:	4b3f      	ldr	r3, [pc, #252]	; (80033d4 <xQueueGenericSend+0x1f0>)
 80032d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	f3bf 8f4f 	dsb	sy
 80032e0:	f3bf 8f6f 	isb	sy
 80032e4:	e00a      	b.n	80032fc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80032e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d007      	beq.n	80032fc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80032ec:	4b39      	ldr	r3, [pc, #228]	; (80033d4 <xQueueGenericSend+0x1f0>)
 80032ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	f3bf 8f4f 	dsb	sy
 80032f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80032fc:	f001 feca 	bl	8005094 <vPortExitCritical>
				return pdPASS;
 8003300:	2301      	movs	r3, #1
 8003302:	e063      	b.n	80033cc <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d103      	bne.n	8003312 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800330a:	f001 fec3 	bl	8005094 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800330e:	2300      	movs	r3, #0
 8003310:	e05c      	b.n	80033cc <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003312:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003314:	2b00      	cmp	r3, #0
 8003316:	d106      	bne.n	8003326 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003318:	f107 0314 	add.w	r3, r7, #20
 800331c:	4618      	mov	r0, r3
 800331e:	f001 f863 	bl	80043e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003322:	2301      	movs	r3, #1
 8003324:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003326:	f001 feb5 	bl	8005094 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800332a:	f000 fddb 	bl	8003ee4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800332e:	f001 fe83 	bl	8005038 <vPortEnterCritical>
 8003332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003334:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003338:	b25b      	sxtb	r3, r3
 800333a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800333e:	d103      	bne.n	8003348 <xQueueGenericSend+0x164>
 8003340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003342:	2200      	movs	r2, #0
 8003344:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800334a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800334e:	b25b      	sxtb	r3, r3
 8003350:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003354:	d103      	bne.n	800335e <xQueueGenericSend+0x17a>
 8003356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003358:	2200      	movs	r2, #0
 800335a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800335e:	f001 fe99 	bl	8005094 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003362:	1d3a      	adds	r2, r7, #4
 8003364:	f107 0314 	add.w	r3, r7, #20
 8003368:	4611      	mov	r1, r2
 800336a:	4618      	mov	r0, r3
 800336c:	f001 f852 	bl	8004414 <xTaskCheckForTimeOut>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d124      	bne.n	80033c0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003376:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003378:	f000 fb13 	bl	80039a2 <prvIsQueueFull>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d018      	beq.n	80033b4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003384:	3310      	adds	r3, #16
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	4611      	mov	r1, r2
 800338a:	4618      	mov	r0, r3
 800338c:	f000 ff7c 	bl	8004288 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003390:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003392:	f000 fa9e 	bl	80038d2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003396:	f000 fdb3 	bl	8003f00 <xTaskResumeAll>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	f47f af7c 	bne.w	800329a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80033a2:	4b0c      	ldr	r3, [pc, #48]	; (80033d4 <xQueueGenericSend+0x1f0>)
 80033a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033a8:	601a      	str	r2, [r3, #0]
 80033aa:	f3bf 8f4f 	dsb	sy
 80033ae:	f3bf 8f6f 	isb	sy
 80033b2:	e772      	b.n	800329a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80033b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033b6:	f000 fa8c 	bl	80038d2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80033ba:	f000 fda1 	bl	8003f00 <xTaskResumeAll>
 80033be:	e76c      	b.n	800329a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80033c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033c2:	f000 fa86 	bl	80038d2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80033c6:	f000 fd9b 	bl	8003f00 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80033ca:	2300      	movs	r3, #0
		}
	}
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3738      	adds	r7, #56	; 0x38
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	e000ed04 	.word	0xe000ed04

080033d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b08e      	sub	sp, #56	; 0x38
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
 80033e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80033ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d109      	bne.n	8003404 <xQueueGenericSendFromISR+0x2c>
 80033f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033f4:	f383 8811 	msr	BASEPRI, r3
 80033f8:	f3bf 8f6f 	isb	sy
 80033fc:	f3bf 8f4f 	dsb	sy
 8003400:	627b      	str	r3, [r7, #36]	; 0x24
 8003402:	e7fe      	b.n	8003402 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d103      	bne.n	8003412 <xQueueGenericSendFromISR+0x3a>
 800340a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800340c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340e:	2b00      	cmp	r3, #0
 8003410:	d101      	bne.n	8003416 <xQueueGenericSendFromISR+0x3e>
 8003412:	2301      	movs	r3, #1
 8003414:	e000      	b.n	8003418 <xQueueGenericSendFromISR+0x40>
 8003416:	2300      	movs	r3, #0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d109      	bne.n	8003430 <xQueueGenericSendFromISR+0x58>
 800341c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003420:	f383 8811 	msr	BASEPRI, r3
 8003424:	f3bf 8f6f 	isb	sy
 8003428:	f3bf 8f4f 	dsb	sy
 800342c:	623b      	str	r3, [r7, #32]
 800342e:	e7fe      	b.n	800342e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	2b02      	cmp	r3, #2
 8003434:	d103      	bne.n	800343e <xQueueGenericSendFromISR+0x66>
 8003436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800343a:	2b01      	cmp	r3, #1
 800343c:	d101      	bne.n	8003442 <xQueueGenericSendFromISR+0x6a>
 800343e:	2301      	movs	r3, #1
 8003440:	e000      	b.n	8003444 <xQueueGenericSendFromISR+0x6c>
 8003442:	2300      	movs	r3, #0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d109      	bne.n	800345c <xQueueGenericSendFromISR+0x84>
 8003448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800344c:	f383 8811 	msr	BASEPRI, r3
 8003450:	f3bf 8f6f 	isb	sy
 8003454:	f3bf 8f4f 	dsb	sy
 8003458:	61fb      	str	r3, [r7, #28]
 800345a:	e7fe      	b.n	800345a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800345c:	f001 fea6 	bl	80051ac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003460:	f3ef 8211 	mrs	r2, BASEPRI
 8003464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003468:	f383 8811 	msr	BASEPRI, r3
 800346c:	f3bf 8f6f 	isb	sy
 8003470:	f3bf 8f4f 	dsb	sy
 8003474:	61ba      	str	r2, [r7, #24]
 8003476:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003478:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800347a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800347c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800347e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003484:	429a      	cmp	r2, r3
 8003486:	d302      	bcc.n	800348e <xQueueGenericSendFromISR+0xb6>
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	2b02      	cmp	r3, #2
 800348c:	d12c      	bne.n	80034e8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800348e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003490:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003494:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003498:	683a      	ldr	r2, [r7, #0]
 800349a:	68b9      	ldr	r1, [r7, #8]
 800349c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800349e:	f000 f988 	bl	80037b2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80034a2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80034a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034aa:	d112      	bne.n	80034d2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80034ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d016      	beq.n	80034e2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80034b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b6:	3324      	adds	r3, #36	; 0x24
 80034b8:	4618      	mov	r0, r3
 80034ba:	f000 ff33 	bl	8004324 <xTaskRemoveFromEventList>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00e      	beq.n	80034e2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00b      	beq.n	80034e2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2201      	movs	r2, #1
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	e007      	b.n	80034e2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80034d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80034d6:	3301      	adds	r3, #1
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	b25a      	sxtb	r2, r3
 80034dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80034e2:	2301      	movs	r3, #1
 80034e4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80034e6:	e001      	b.n	80034ec <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80034e8:	2300      	movs	r3, #0
 80034ea:	637b      	str	r3, [r7, #52]	; 0x34
 80034ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034ee:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80034f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3738      	adds	r7, #56	; 0x38
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b08c      	sub	sp, #48	; 0x30
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800350c:	2300      	movs	r3, #0
 800350e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003516:	2b00      	cmp	r3, #0
 8003518:	d109      	bne.n	800352e <xQueueReceive+0x2e>
	__asm volatile
 800351a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800351e:	f383 8811 	msr	BASEPRI, r3
 8003522:	f3bf 8f6f 	isb	sy
 8003526:	f3bf 8f4f 	dsb	sy
 800352a:	623b      	str	r3, [r7, #32]
 800352c:	e7fe      	b.n	800352c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d103      	bne.n	800353c <xQueueReceive+0x3c>
 8003534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003538:	2b00      	cmp	r3, #0
 800353a:	d101      	bne.n	8003540 <xQueueReceive+0x40>
 800353c:	2301      	movs	r3, #1
 800353e:	e000      	b.n	8003542 <xQueueReceive+0x42>
 8003540:	2300      	movs	r3, #0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d109      	bne.n	800355a <xQueueReceive+0x5a>
 8003546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800354a:	f383 8811 	msr	BASEPRI, r3
 800354e:	f3bf 8f6f 	isb	sy
 8003552:	f3bf 8f4f 	dsb	sy
 8003556:	61fb      	str	r3, [r7, #28]
 8003558:	e7fe      	b.n	8003558 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800355a:	f001 f89d 	bl	8004698 <xTaskGetSchedulerState>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d102      	bne.n	800356a <xQueueReceive+0x6a>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <xQueueReceive+0x6e>
 800356a:	2301      	movs	r3, #1
 800356c:	e000      	b.n	8003570 <xQueueReceive+0x70>
 800356e:	2300      	movs	r3, #0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d109      	bne.n	8003588 <xQueueReceive+0x88>
 8003574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003578:	f383 8811 	msr	BASEPRI, r3
 800357c:	f3bf 8f6f 	isb	sy
 8003580:	f3bf 8f4f 	dsb	sy
 8003584:	61bb      	str	r3, [r7, #24]
 8003586:	e7fe      	b.n	8003586 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8003588:	f001 fd56 	bl	8005038 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800358c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800358e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003590:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003594:	2b00      	cmp	r3, #0
 8003596:	d01f      	beq.n	80035d8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003598:	68b9      	ldr	r1, [r7, #8]
 800359a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800359c:	f000 f973 	bl	8003886 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80035a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a2:	1e5a      	subs	r2, r3, #1
 80035a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035a6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035aa:	691b      	ldr	r3, [r3, #16]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00f      	beq.n	80035d0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035b2:	3310      	adds	r3, #16
 80035b4:	4618      	mov	r0, r3
 80035b6:	f000 feb5 	bl	8004324 <xTaskRemoveFromEventList>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d007      	beq.n	80035d0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80035c0:	4b3c      	ldr	r3, [pc, #240]	; (80036b4 <xQueueReceive+0x1b4>)
 80035c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035c6:	601a      	str	r2, [r3, #0]
 80035c8:	f3bf 8f4f 	dsb	sy
 80035cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80035d0:	f001 fd60 	bl	8005094 <vPortExitCritical>
				return pdPASS;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e069      	b.n	80036ac <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d103      	bne.n	80035e6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80035de:	f001 fd59 	bl	8005094 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80035e2:	2300      	movs	r3, #0
 80035e4:	e062      	b.n	80036ac <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80035e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d106      	bne.n	80035fa <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80035ec:	f107 0310 	add.w	r3, r7, #16
 80035f0:	4618      	mov	r0, r3
 80035f2:	f000 fef9 	bl	80043e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80035f6:	2301      	movs	r3, #1
 80035f8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80035fa:	f001 fd4b 	bl	8005094 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80035fe:	f000 fc71 	bl	8003ee4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003602:	f001 fd19 	bl	8005038 <vPortEnterCritical>
 8003606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003608:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800360c:	b25b      	sxtb	r3, r3
 800360e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003612:	d103      	bne.n	800361c <xQueueReceive+0x11c>
 8003614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003616:	2200      	movs	r2, #0
 8003618:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800361c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800361e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003622:	b25b      	sxtb	r3, r3
 8003624:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003628:	d103      	bne.n	8003632 <xQueueReceive+0x132>
 800362a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362c:	2200      	movs	r2, #0
 800362e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003632:	f001 fd2f 	bl	8005094 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003636:	1d3a      	adds	r2, r7, #4
 8003638:	f107 0310 	add.w	r3, r7, #16
 800363c:	4611      	mov	r1, r2
 800363e:	4618      	mov	r0, r3
 8003640:	f000 fee8 	bl	8004414 <xTaskCheckForTimeOut>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d123      	bne.n	8003692 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800364a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800364c:	f000 f993 	bl	8003976 <prvIsQueueEmpty>
 8003650:	4603      	mov	r3, r0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d017      	beq.n	8003686 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003658:	3324      	adds	r3, #36	; 0x24
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	4611      	mov	r1, r2
 800365e:	4618      	mov	r0, r3
 8003660:	f000 fe12 	bl	8004288 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003664:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003666:	f000 f934 	bl	80038d2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800366a:	f000 fc49 	bl	8003f00 <xTaskResumeAll>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d189      	bne.n	8003588 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8003674:	4b0f      	ldr	r3, [pc, #60]	; (80036b4 <xQueueReceive+0x1b4>)
 8003676:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800367a:	601a      	str	r2, [r3, #0]
 800367c:	f3bf 8f4f 	dsb	sy
 8003680:	f3bf 8f6f 	isb	sy
 8003684:	e780      	b.n	8003588 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003686:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003688:	f000 f923 	bl	80038d2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800368c:	f000 fc38 	bl	8003f00 <xTaskResumeAll>
 8003690:	e77a      	b.n	8003588 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003692:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003694:	f000 f91d 	bl	80038d2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003698:	f000 fc32 	bl	8003f00 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800369c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800369e:	f000 f96a 	bl	8003976 <prvIsQueueEmpty>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f43f af6f 	beq.w	8003588 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80036aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3730      	adds	r7, #48	; 0x30
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	e000ed04 	.word	0xe000ed04

080036b8 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b08e      	sub	sp, #56	; 0x38
 80036bc:	af00      	add	r7, sp, #0
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80036c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d109      	bne.n	80036e2 <xQueueReceiveFromISR+0x2a>
 80036ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036d2:	f383 8811 	msr	BASEPRI, r3
 80036d6:	f3bf 8f6f 	isb	sy
 80036da:	f3bf 8f4f 	dsb	sy
 80036de:	623b      	str	r3, [r7, #32]
 80036e0:	e7fe      	b.n	80036e0 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d103      	bne.n	80036f0 <xQueueReceiveFromISR+0x38>
 80036e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d101      	bne.n	80036f4 <xQueueReceiveFromISR+0x3c>
 80036f0:	2301      	movs	r3, #1
 80036f2:	e000      	b.n	80036f6 <xQueueReceiveFromISR+0x3e>
 80036f4:	2300      	movs	r3, #0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d109      	bne.n	800370e <xQueueReceiveFromISR+0x56>
 80036fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036fe:	f383 8811 	msr	BASEPRI, r3
 8003702:	f3bf 8f6f 	isb	sy
 8003706:	f3bf 8f4f 	dsb	sy
 800370a:	61fb      	str	r3, [r7, #28]
 800370c:	e7fe      	b.n	800370c <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800370e:	f001 fd4d 	bl	80051ac <vPortValidateInterruptPriority>
	__asm volatile
 8003712:	f3ef 8211 	mrs	r2, BASEPRI
 8003716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800371a:	f383 8811 	msr	BASEPRI, r3
 800371e:	f3bf 8f6f 	isb	sy
 8003722:	f3bf 8f4f 	dsb	sy
 8003726:	61ba      	str	r2, [r7, #24]
 8003728:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800372a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800372c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800372e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003732:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003736:	2b00      	cmp	r3, #0
 8003738:	d02f      	beq.n	800379a <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800373a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800373c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003740:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003744:	68b9      	ldr	r1, [r7, #8]
 8003746:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003748:	f000 f89d 	bl	8003886 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800374c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800374e:	1e5a      	subs	r2, r3, #1
 8003750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003752:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003754:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003758:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800375c:	d112      	bne.n	8003784 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800375e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d016      	beq.n	8003794 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003768:	3310      	adds	r3, #16
 800376a:	4618      	mov	r0, r3
 800376c:	f000 fdda 	bl	8004324 <xTaskRemoveFromEventList>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d00e      	beq.n	8003794 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d00b      	beq.n	8003794 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	601a      	str	r2, [r3, #0]
 8003782:	e007      	b.n	8003794 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8003784:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003788:	3301      	adds	r3, #1
 800378a:	b2db      	uxtb	r3, r3
 800378c:	b25a      	sxtb	r2, r3
 800378e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003790:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8003794:	2301      	movs	r3, #1
 8003796:	637b      	str	r3, [r7, #52]	; 0x34
 8003798:	e001      	b.n	800379e <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800379a:	2300      	movs	r3, #0
 800379c:	637b      	str	r3, [r7, #52]	; 0x34
 800379e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037a0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80037a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3738      	adds	r7, #56	; 0x38
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b086      	sub	sp, #24
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	60f8      	str	r0, [r7, #12]
 80037ba:	60b9      	str	r1, [r7, #8]
 80037bc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80037be:	2300      	movs	r3, #0
 80037c0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d10d      	bne.n	80037ec <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d14d      	bne.n	8003874 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	4618      	mov	r0, r3
 80037de:	f000 ff79 	bl	80046d4 <xTaskPriorityDisinherit>
 80037e2:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2200      	movs	r2, #0
 80037e8:	605a      	str	r2, [r3, #4]
 80037ea:	e043      	b.n	8003874 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d119      	bne.n	8003826 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6898      	ldr	r0, [r3, #8]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	461a      	mov	r2, r3
 80037fc:	68b9      	ldr	r1, [r7, #8]
 80037fe:	f001 ff13 	bl	8005628 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	689a      	ldr	r2, [r3, #8]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380a:	441a      	add	r2, r3
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	429a      	cmp	r2, r3
 800381a:	d32b      	bcc.n	8003874 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	609a      	str	r2, [r3, #8]
 8003824:	e026      	b.n	8003874 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	68d8      	ldr	r0, [r3, #12]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382e:	461a      	mov	r2, r3
 8003830:	68b9      	ldr	r1, [r7, #8]
 8003832:	f001 fef9 	bl	8005628 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	68da      	ldr	r2, [r3, #12]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383e:	425b      	negs	r3, r3
 8003840:	441a      	add	r2, r3
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	68da      	ldr	r2, [r3, #12]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	429a      	cmp	r2, r3
 8003850:	d207      	bcs.n	8003862 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	685a      	ldr	r2, [r3, #4]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385a:	425b      	negs	r3, r3
 800385c:	441a      	add	r2, r3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b02      	cmp	r3, #2
 8003866:	d105      	bne.n	8003874 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d002      	beq.n	8003874 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	3b01      	subs	r3, #1
 8003872:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1c5a      	adds	r2, r3, #1
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800387c:	697b      	ldr	r3, [r7, #20]
}
 800387e:	4618      	mov	r0, r3
 8003880:	3718      	adds	r7, #24
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b082      	sub	sp, #8
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
 800388e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003894:	2b00      	cmp	r3, #0
 8003896:	d018      	beq.n	80038ca <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68da      	ldr	r2, [r3, #12]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a0:	441a      	add	r2, r3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	68da      	ldr	r2, [r3, #12]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d303      	bcc.n	80038ba <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	68d9      	ldr	r1, [r3, #12]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c2:	461a      	mov	r2, r3
 80038c4:	6838      	ldr	r0, [r7, #0]
 80038c6:	f001 feaf 	bl	8005628 <memcpy>
	}
}
 80038ca:	bf00      	nop
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b084      	sub	sp, #16
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80038da:	f001 fbad 	bl	8005038 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038e4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80038e6:	e011      	b.n	800390c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d012      	beq.n	8003916 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	3324      	adds	r3, #36	; 0x24
 80038f4:	4618      	mov	r0, r3
 80038f6:	f000 fd15 	bl	8004324 <xTaskRemoveFromEventList>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003900:	f000 fde8 	bl	80044d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003904:	7bfb      	ldrb	r3, [r7, #15]
 8003906:	3b01      	subs	r3, #1
 8003908:	b2db      	uxtb	r3, r3
 800390a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800390c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003910:	2b00      	cmp	r3, #0
 8003912:	dce9      	bgt.n	80038e8 <prvUnlockQueue+0x16>
 8003914:	e000      	b.n	8003918 <prvUnlockQueue+0x46>
					break;
 8003916:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	22ff      	movs	r2, #255	; 0xff
 800391c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003920:	f001 fbb8 	bl	8005094 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003924:	f001 fb88 	bl	8005038 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800392e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003930:	e011      	b.n	8003956 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d012      	beq.n	8003960 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	3310      	adds	r3, #16
 800393e:	4618      	mov	r0, r3
 8003940:	f000 fcf0 	bl	8004324 <xTaskRemoveFromEventList>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800394a:	f000 fdc3 	bl	80044d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800394e:	7bbb      	ldrb	r3, [r7, #14]
 8003950:	3b01      	subs	r3, #1
 8003952:	b2db      	uxtb	r3, r3
 8003954:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003956:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800395a:	2b00      	cmp	r3, #0
 800395c:	dce9      	bgt.n	8003932 <prvUnlockQueue+0x60>
 800395e:	e000      	b.n	8003962 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003960:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	22ff      	movs	r2, #255	; 0xff
 8003966:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800396a:	f001 fb93 	bl	8005094 <vPortExitCritical>
}
 800396e:	bf00      	nop
 8003970:	3710      	adds	r7, #16
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}

08003976 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003976:	b580      	push	{r7, lr}
 8003978:	b084      	sub	sp, #16
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800397e:	f001 fb5b 	bl	8005038 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003986:	2b00      	cmp	r3, #0
 8003988:	d102      	bne.n	8003990 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800398a:	2301      	movs	r3, #1
 800398c:	60fb      	str	r3, [r7, #12]
 800398e:	e001      	b.n	8003994 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003990:	2300      	movs	r3, #0
 8003992:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003994:	f001 fb7e 	bl	8005094 <vPortExitCritical>

	return xReturn;
 8003998:	68fb      	ldr	r3, [r7, #12]
}
 800399a:	4618      	mov	r0, r3
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b084      	sub	sp, #16
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80039aa:	f001 fb45 	bl	8005038 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d102      	bne.n	80039c0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80039ba:	2301      	movs	r3, #1
 80039bc:	60fb      	str	r3, [r7, #12]
 80039be:	e001      	b.n	80039c4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80039c0:	2300      	movs	r3, #0
 80039c2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039c4:	f001 fb66 	bl	8005094 <vPortExitCritical>

	return xReturn;
 80039c8:	68fb      	ldr	r3, [r7, #12]
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3710      	adds	r7, #16
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
	...

080039d4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80039d4:	b480      	push	{r7}
 80039d6:	b085      	sub	sp, #20
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80039de:	2300      	movs	r3, #0
 80039e0:	60fb      	str	r3, [r7, #12]
 80039e2:	e014      	b.n	8003a0e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80039e4:	4a0e      	ldr	r2, [pc, #56]	; (8003a20 <vQueueAddToRegistry+0x4c>)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d10b      	bne.n	8003a08 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80039f0:	490b      	ldr	r1, [pc, #44]	; (8003a20 <vQueueAddToRegistry+0x4c>)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	683a      	ldr	r2, [r7, #0]
 80039f6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80039fa:	4a09      	ldr	r2, [pc, #36]	; (8003a20 <vQueueAddToRegistry+0x4c>)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	00db      	lsls	r3, r3, #3
 8003a00:	4413      	add	r3, r2
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003a06:	e005      	b.n	8003a14 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	3301      	adds	r3, #1
 8003a0c:	60fb      	str	r3, [r7, #12]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2b07      	cmp	r3, #7
 8003a12:	d9e7      	bls.n	80039e4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003a14:	bf00      	nop
 8003a16:	3714      	adds	r7, #20
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bc80      	pop	{r7}
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	20001c08 	.word	0x20001c08

08003a24 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003a34:	f001 fb00 	bl	8005038 <vPortEnterCritical>
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a3e:	b25b      	sxtb	r3, r3
 8003a40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a44:	d103      	bne.n	8003a4e <vQueueWaitForMessageRestricted+0x2a>
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a54:	b25b      	sxtb	r3, r3
 8003a56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a5a:	d103      	bne.n	8003a64 <vQueueWaitForMessageRestricted+0x40>
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a64:	f001 fb16 	bl	8005094 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d106      	bne.n	8003a7e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	3324      	adds	r3, #36	; 0x24
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	68b9      	ldr	r1, [r7, #8]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f000 fc29 	bl	80042d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003a7e:	6978      	ldr	r0, [r7, #20]
 8003a80:	f7ff ff27 	bl	80038d2 <prvUnlockQueue>
	}
 8003a84:	bf00      	nop
 8003a86:	3718      	adds	r7, #24
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b08e      	sub	sp, #56	; 0x38
 8003a90:	af04      	add	r7, sp, #16
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
 8003a98:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003a9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d109      	bne.n	8003ab4 <xTaskCreateStatic+0x28>
	__asm volatile
 8003aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa4:	f383 8811 	msr	BASEPRI, r3
 8003aa8:	f3bf 8f6f 	isb	sy
 8003aac:	f3bf 8f4f 	dsb	sy
 8003ab0:	623b      	str	r3, [r7, #32]
 8003ab2:	e7fe      	b.n	8003ab2 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8003ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d109      	bne.n	8003ace <xTaskCreateStatic+0x42>
 8003aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003abe:	f383 8811 	msr	BASEPRI, r3
 8003ac2:	f3bf 8f6f 	isb	sy
 8003ac6:	f3bf 8f4f 	dsb	sy
 8003aca:	61fb      	str	r3, [r7, #28]
 8003acc:	e7fe      	b.n	8003acc <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003ace:	235c      	movs	r3, #92	; 0x5c
 8003ad0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	2b5c      	cmp	r3, #92	; 0x5c
 8003ad6:	d009      	beq.n	8003aec <xTaskCreateStatic+0x60>
 8003ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003adc:	f383 8811 	msr	BASEPRI, r3
 8003ae0:	f3bf 8f6f 	isb	sy
 8003ae4:	f3bf 8f4f 	dsb	sy
 8003ae8:	61bb      	str	r3, [r7, #24]
 8003aea:	e7fe      	b.n	8003aea <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d01e      	beq.n	8003b30 <xTaskCreateStatic+0xa4>
 8003af2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d01b      	beq.n	8003b30 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003afa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b00:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b04:	2202      	movs	r2, #2
 8003b06:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	9303      	str	r3, [sp, #12]
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b10:	9302      	str	r3, [sp, #8]
 8003b12:	f107 0314 	add.w	r3, r7, #20
 8003b16:	9301      	str	r3, [sp, #4]
 8003b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b1a:	9300      	str	r3, [sp, #0]
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	68b9      	ldr	r1, [r7, #8]
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f000 f850 	bl	8003bc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b28:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b2a:	f000 f8d3 	bl	8003cd4 <prvAddNewTaskToReadyList>
 8003b2e:	e001      	b.n	8003b34 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8003b30:	2300      	movs	r3, #0
 8003b32:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003b34:	697b      	ldr	r3, [r7, #20]
	}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3728      	adds	r7, #40	; 0x28
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b08c      	sub	sp, #48	; 0x30
 8003b42:	af04      	add	r7, sp, #16
 8003b44:	60f8      	str	r0, [r7, #12]
 8003b46:	60b9      	str	r1, [r7, #8]
 8003b48:	603b      	str	r3, [r7, #0]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b4e:	88fb      	ldrh	r3, [r7, #6]
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4618      	mov	r0, r3
 8003b54:	f001 fb66 	bl	8005224 <pvPortMalloc>
 8003b58:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d00e      	beq.n	8003b7e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003b60:	205c      	movs	r0, #92	; 0x5c
 8003b62:	f001 fb5f 	bl	8005224 <pvPortMalloc>
 8003b66:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d003      	beq.n	8003b76 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	697a      	ldr	r2, [r7, #20]
 8003b72:	631a      	str	r2, [r3, #48]	; 0x30
 8003b74:	e005      	b.n	8003b82 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003b76:	6978      	ldr	r0, [r7, #20]
 8003b78:	f001 fc16 	bl	80053a8 <vPortFree>
 8003b7c:	e001      	b.n	8003b82 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d017      	beq.n	8003bb8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003b90:	88fa      	ldrh	r2, [r7, #6]
 8003b92:	2300      	movs	r3, #0
 8003b94:	9303      	str	r3, [sp, #12]
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	9302      	str	r3, [sp, #8]
 8003b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b9c:	9301      	str	r3, [sp, #4]
 8003b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ba0:	9300      	str	r3, [sp, #0]
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	68b9      	ldr	r1, [r7, #8]
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f000 f80e 	bl	8003bc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003bac:	69f8      	ldr	r0, [r7, #28]
 8003bae:	f000 f891 	bl	8003cd4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	61bb      	str	r3, [r7, #24]
 8003bb6:	e002      	b.n	8003bbe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003bb8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003bbc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003bbe:	69bb      	ldr	r3, [r7, #24]
	}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3720      	adds	r7, #32
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}

08003bc8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b088      	sub	sp, #32
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	607a      	str	r2, [r7, #4]
 8003bd4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bd8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	461a      	mov	r2, r3
 8003be0:	21a5      	movs	r1, #165	; 0xa5
 8003be2:	f001 fd2c 	bl	800563e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003be8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	4413      	add	r3, r2
 8003bf6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	f023 0307 	bic.w	r3, r3, #7
 8003bfe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	f003 0307 	and.w	r3, r3, #7
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d009      	beq.n	8003c1e <prvInitialiseNewTask+0x56>
 8003c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c0e:	f383 8811 	msr	BASEPRI, r3
 8003c12:	f3bf 8f6f 	isb	sy
 8003c16:	f3bf 8f4f 	dsb	sy
 8003c1a:	617b      	str	r3, [r7, #20]
 8003c1c:	e7fe      	b.n	8003c1c <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c1e:	2300      	movs	r3, #0
 8003c20:	61fb      	str	r3, [r7, #28]
 8003c22:	e012      	b.n	8003c4a <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003c24:	68ba      	ldr	r2, [r7, #8]
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	4413      	add	r3, r2
 8003c2a:	7819      	ldrb	r1, [r3, #0]
 8003c2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	4413      	add	r3, r2
 8003c32:	3334      	adds	r3, #52	; 0x34
 8003c34:	460a      	mov	r2, r1
 8003c36:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003c38:	68ba      	ldr	r2, [r7, #8]
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d006      	beq.n	8003c52 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	3301      	adds	r3, #1
 8003c48:	61fb      	str	r3, [r7, #28]
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	2b0f      	cmp	r3, #15
 8003c4e:	d9e9      	bls.n	8003c24 <prvInitialiseNewTask+0x5c>
 8003c50:	e000      	b.n	8003c54 <prvInitialiseNewTask+0x8c>
		{
			break;
 8003c52:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5e:	2b37      	cmp	r3, #55	; 0x37
 8003c60:	d901      	bls.n	8003c66 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c62:	2337      	movs	r3, #55	; 0x37
 8003c64:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c6a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c70:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c74:	2200      	movs	r2, #0
 8003c76:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c7a:	3304      	adds	r3, #4
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7ff f8e6 	bl	8002e4e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c84:	3318      	adds	r3, #24
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7ff f8e1 	bl	8002e4e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c90:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c94:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c9a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ca0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003cb0:	683a      	ldr	r2, [r7, #0]
 8003cb2:	68f9      	ldr	r1, [r7, #12]
 8003cb4:	69b8      	ldr	r0, [r7, #24]
 8003cb6:	f001 f8d7 	bl	8004e68 <pxPortInitialiseStack>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cbe:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d002      	beq.n	8003ccc <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cca:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ccc:	bf00      	nop
 8003cce:	3720      	adds	r7, #32
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003cdc:	f001 f9ac 	bl	8005038 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003ce0:	4b2d      	ldr	r3, [pc, #180]	; (8003d98 <prvAddNewTaskToReadyList+0xc4>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	4a2c      	ldr	r2, [pc, #176]	; (8003d98 <prvAddNewTaskToReadyList+0xc4>)
 8003ce8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003cea:	4b2c      	ldr	r3, [pc, #176]	; (8003d9c <prvAddNewTaskToReadyList+0xc8>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d109      	bne.n	8003d06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003cf2:	4a2a      	ldr	r2, [pc, #168]	; (8003d9c <prvAddNewTaskToReadyList+0xc8>)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003cf8:	4b27      	ldr	r3, [pc, #156]	; (8003d98 <prvAddNewTaskToReadyList+0xc4>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d110      	bne.n	8003d22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003d00:	f000 fc0c 	bl	800451c <prvInitialiseTaskLists>
 8003d04:	e00d      	b.n	8003d22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003d06:	4b26      	ldr	r3, [pc, #152]	; (8003da0 <prvAddNewTaskToReadyList+0xcc>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d109      	bne.n	8003d22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003d0e:	4b23      	ldr	r3, [pc, #140]	; (8003d9c <prvAddNewTaskToReadyList+0xc8>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d802      	bhi.n	8003d22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d1c:	4a1f      	ldr	r2, [pc, #124]	; (8003d9c <prvAddNewTaskToReadyList+0xc8>)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d22:	4b20      	ldr	r3, [pc, #128]	; (8003da4 <prvAddNewTaskToReadyList+0xd0>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	3301      	adds	r3, #1
 8003d28:	4a1e      	ldr	r2, [pc, #120]	; (8003da4 <prvAddNewTaskToReadyList+0xd0>)
 8003d2a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003d2c:	4b1d      	ldr	r3, [pc, #116]	; (8003da4 <prvAddNewTaskToReadyList+0xd0>)
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d38:	4b1b      	ldr	r3, [pc, #108]	; (8003da8 <prvAddNewTaskToReadyList+0xd4>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d903      	bls.n	8003d48 <prvAddNewTaskToReadyList+0x74>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d44:	4a18      	ldr	r2, [pc, #96]	; (8003da8 <prvAddNewTaskToReadyList+0xd4>)
 8003d46:	6013      	str	r3, [r2, #0]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	4413      	add	r3, r2
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4a15      	ldr	r2, [pc, #84]	; (8003dac <prvAddNewTaskToReadyList+0xd8>)
 8003d56:	441a      	add	r2, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	3304      	adds	r3, #4
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	4610      	mov	r0, r2
 8003d60:	f7ff f881 	bl	8002e66 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003d64:	f001 f996 	bl	8005094 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003d68:	4b0d      	ldr	r3, [pc, #52]	; (8003da0 <prvAddNewTaskToReadyList+0xcc>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d00e      	beq.n	8003d8e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003d70:	4b0a      	ldr	r3, [pc, #40]	; (8003d9c <prvAddNewTaskToReadyList+0xc8>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d207      	bcs.n	8003d8e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003d7e:	4b0c      	ldr	r3, [pc, #48]	; (8003db0 <prvAddNewTaskToReadyList+0xdc>)
 8003d80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d84:	601a      	str	r2, [r3, #0]
 8003d86:	f3bf 8f4f 	dsb	sy
 8003d8a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d8e:	bf00      	nop
 8003d90:	3708      	adds	r7, #8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	20000db4 	.word	0x20000db4
 8003d9c:	200008e0 	.word	0x200008e0
 8003da0:	20000dc0 	.word	0x20000dc0
 8003da4:	20000dd0 	.word	0x20000dd0
 8003da8:	20000dbc 	.word	0x20000dbc
 8003dac:	200008e4 	.word	0x200008e4
 8003db0:	e000ed04 	.word	0xe000ed04

08003db4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d016      	beq.n	8003df4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003dc6:	4b13      	ldr	r3, [pc, #76]	; (8003e14 <vTaskDelay+0x60>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d009      	beq.n	8003de2 <vTaskDelay+0x2e>
 8003dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dd2:	f383 8811 	msr	BASEPRI, r3
 8003dd6:	f3bf 8f6f 	isb	sy
 8003dda:	f3bf 8f4f 	dsb	sy
 8003dde:	60bb      	str	r3, [r7, #8]
 8003de0:	e7fe      	b.n	8003de0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003de2:	f000 f87f 	bl	8003ee4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003de6:	2100      	movs	r1, #0
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f000 fcdf 	bl	80047ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003dee:	f000 f887 	bl	8003f00 <xTaskResumeAll>
 8003df2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d107      	bne.n	8003e0a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003dfa:	4b07      	ldr	r3, [pc, #28]	; (8003e18 <vTaskDelay+0x64>)
 8003dfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e00:	601a      	str	r2, [r3, #0]
 8003e02:	f3bf 8f4f 	dsb	sy
 8003e06:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e0a:	bf00      	nop
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	20000ddc 	.word	0x20000ddc
 8003e18:	e000ed04 	.word	0xe000ed04

08003e1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b08a      	sub	sp, #40	; 0x28
 8003e20:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003e22:	2300      	movs	r3, #0
 8003e24:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003e26:	2300      	movs	r3, #0
 8003e28:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003e2a:	463a      	mov	r2, r7
 8003e2c:	1d39      	adds	r1, r7, #4
 8003e2e:	f107 0308 	add.w	r3, r7, #8
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7fe ffba 	bl	8002dac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003e38:	6839      	ldr	r1, [r7, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	9202      	str	r2, [sp, #8]
 8003e40:	9301      	str	r3, [sp, #4]
 8003e42:	2300      	movs	r3, #0
 8003e44:	9300      	str	r3, [sp, #0]
 8003e46:	2300      	movs	r3, #0
 8003e48:	460a      	mov	r2, r1
 8003e4a:	4920      	ldr	r1, [pc, #128]	; (8003ecc <vTaskStartScheduler+0xb0>)
 8003e4c:	4820      	ldr	r0, [pc, #128]	; (8003ed0 <vTaskStartScheduler+0xb4>)
 8003e4e:	f7ff fe1d 	bl	8003a8c <xTaskCreateStatic>
 8003e52:	4602      	mov	r2, r0
 8003e54:	4b1f      	ldr	r3, [pc, #124]	; (8003ed4 <vTaskStartScheduler+0xb8>)
 8003e56:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003e58:	4b1e      	ldr	r3, [pc, #120]	; (8003ed4 <vTaskStartScheduler+0xb8>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d002      	beq.n	8003e66 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003e60:	2301      	movs	r3, #1
 8003e62:	617b      	str	r3, [r7, #20]
 8003e64:	e001      	b.n	8003e6a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003e66:	2300      	movs	r3, #0
 8003e68:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d102      	bne.n	8003e76 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003e70:	f000 fcf0 	bl	8004854 <xTimerCreateTimerTask>
 8003e74:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d115      	bne.n	8003ea8 <vTaskStartScheduler+0x8c>
 8003e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e80:	f383 8811 	msr	BASEPRI, r3
 8003e84:	f3bf 8f6f 	isb	sy
 8003e88:	f3bf 8f4f 	dsb	sy
 8003e8c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003e8e:	4b12      	ldr	r3, [pc, #72]	; (8003ed8 <vTaskStartScheduler+0xbc>)
 8003e90:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003e96:	4b11      	ldr	r3, [pc, #68]	; (8003edc <vTaskStartScheduler+0xc0>)
 8003e98:	2201      	movs	r2, #1
 8003e9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003e9c:	4b10      	ldr	r3, [pc, #64]	; (8003ee0 <vTaskStartScheduler+0xc4>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ea2:	f001 f859 	bl	8004f58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003ea6:	e00d      	b.n	8003ec4 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003eae:	d109      	bne.n	8003ec4 <vTaskStartScheduler+0xa8>
 8003eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb4:	f383 8811 	msr	BASEPRI, r3
 8003eb8:	f3bf 8f6f 	isb	sy
 8003ebc:	f3bf 8f4f 	dsb	sy
 8003ec0:	60fb      	str	r3, [r7, #12]
 8003ec2:	e7fe      	b.n	8003ec2 <vTaskStartScheduler+0xa6>
}
 8003ec4:	bf00      	nop
 8003ec6:	3718      	adds	r7, #24
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	08005c2c 	.word	0x08005c2c
 8003ed0:	080044ed 	.word	0x080044ed
 8003ed4:	20000dd8 	.word	0x20000dd8
 8003ed8:	20000dd4 	.word	0x20000dd4
 8003edc:	20000dc0 	.word	0x20000dc0
 8003ee0:	20000db8 	.word	0x20000db8

08003ee4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003ee8:	4b04      	ldr	r3, [pc, #16]	; (8003efc <vTaskSuspendAll+0x18>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	3301      	adds	r3, #1
 8003eee:	4a03      	ldr	r2, [pc, #12]	; (8003efc <vTaskSuspendAll+0x18>)
 8003ef0:	6013      	str	r3, [r2, #0]
}
 8003ef2:	bf00      	nop
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bc80      	pop	{r7}
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	20000ddc 	.word	0x20000ddc

08003f00 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003f06:	2300      	movs	r3, #0
 8003f08:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003f0e:	4b41      	ldr	r3, [pc, #260]	; (8004014 <xTaskResumeAll+0x114>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d109      	bne.n	8003f2a <xTaskResumeAll+0x2a>
 8003f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f1a:	f383 8811 	msr	BASEPRI, r3
 8003f1e:	f3bf 8f6f 	isb	sy
 8003f22:	f3bf 8f4f 	dsb	sy
 8003f26:	603b      	str	r3, [r7, #0]
 8003f28:	e7fe      	b.n	8003f28 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f2a:	f001 f885 	bl	8005038 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f2e:	4b39      	ldr	r3, [pc, #228]	; (8004014 <xTaskResumeAll+0x114>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	3b01      	subs	r3, #1
 8003f34:	4a37      	ldr	r2, [pc, #220]	; (8004014 <xTaskResumeAll+0x114>)
 8003f36:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f38:	4b36      	ldr	r3, [pc, #216]	; (8004014 <xTaskResumeAll+0x114>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d162      	bne.n	8004006 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f40:	4b35      	ldr	r3, [pc, #212]	; (8004018 <xTaskResumeAll+0x118>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d05e      	beq.n	8004006 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f48:	e02f      	b.n	8003faa <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003f4a:	4b34      	ldr	r3, [pc, #208]	; (800401c <xTaskResumeAll+0x11c>)
 8003f4c:	68db      	ldr	r3, [r3, #12]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	3318      	adds	r3, #24
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7fe ffe0 	bl	8002f1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	3304      	adds	r3, #4
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7fe ffdb 	bl	8002f1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f6a:	4b2d      	ldr	r3, [pc, #180]	; (8004020 <xTaskResumeAll+0x120>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d903      	bls.n	8003f7a <xTaskResumeAll+0x7a>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f76:	4a2a      	ldr	r2, [pc, #168]	; (8004020 <xTaskResumeAll+0x120>)
 8003f78:	6013      	str	r3, [r2, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f7e:	4613      	mov	r3, r2
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	4413      	add	r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	4a27      	ldr	r2, [pc, #156]	; (8004024 <xTaskResumeAll+0x124>)
 8003f88:	441a      	add	r2, r3
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	3304      	adds	r3, #4
 8003f8e:	4619      	mov	r1, r3
 8003f90:	4610      	mov	r0, r2
 8003f92:	f7fe ff68 	bl	8002e66 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f9a:	4b23      	ldr	r3, [pc, #140]	; (8004028 <xTaskResumeAll+0x128>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d302      	bcc.n	8003faa <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003fa4:	4b21      	ldr	r3, [pc, #132]	; (800402c <xTaskResumeAll+0x12c>)
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003faa:	4b1c      	ldr	r3, [pc, #112]	; (800401c <xTaskResumeAll+0x11c>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1cb      	bne.n	8003f4a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d001      	beq.n	8003fbc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003fb8:	f000 fb4a 	bl	8004650 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003fbc:	4b1c      	ldr	r3, [pc, #112]	; (8004030 <xTaskResumeAll+0x130>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d010      	beq.n	8003fea <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003fc8:	f000 f844 	bl	8004054 <xTaskIncrementTick>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003fd2:	4b16      	ldr	r3, [pc, #88]	; (800402c <xTaskResumeAll+0x12c>)
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1f1      	bne.n	8003fc8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8003fe4:	4b12      	ldr	r3, [pc, #72]	; (8004030 <xTaskResumeAll+0x130>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003fea:	4b10      	ldr	r3, [pc, #64]	; (800402c <xTaskResumeAll+0x12c>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d009      	beq.n	8004006 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003ff6:	4b0f      	ldr	r3, [pc, #60]	; (8004034 <xTaskResumeAll+0x134>)
 8003ff8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ffc:	601a      	str	r2, [r3, #0]
 8003ffe:	f3bf 8f4f 	dsb	sy
 8004002:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004006:	f001 f845 	bl	8005094 <vPortExitCritical>

	return xAlreadyYielded;
 800400a:	68bb      	ldr	r3, [r7, #8]
}
 800400c:	4618      	mov	r0, r3
 800400e:	3710      	adds	r7, #16
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	20000ddc 	.word	0x20000ddc
 8004018:	20000db4 	.word	0x20000db4
 800401c:	20000d74 	.word	0x20000d74
 8004020:	20000dbc 	.word	0x20000dbc
 8004024:	200008e4 	.word	0x200008e4
 8004028:	200008e0 	.word	0x200008e0
 800402c:	20000dc8 	.word	0x20000dc8
 8004030:	20000dc4 	.word	0x20000dc4
 8004034:	e000ed04 	.word	0xe000ed04

08004038 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800403e:	4b04      	ldr	r3, [pc, #16]	; (8004050 <xTaskGetTickCount+0x18>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004044:	687b      	ldr	r3, [r7, #4]
}
 8004046:	4618      	mov	r0, r3
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	bc80      	pop	{r7}
 800404e:	4770      	bx	lr
 8004050:	20000db8 	.word	0x20000db8

08004054 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b086      	sub	sp, #24
 8004058:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800405a:	2300      	movs	r3, #0
 800405c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800405e:	4b51      	ldr	r3, [pc, #324]	; (80041a4 <xTaskIncrementTick+0x150>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2b00      	cmp	r3, #0
 8004064:	f040 808d 	bne.w	8004182 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004068:	4b4f      	ldr	r3, [pc, #316]	; (80041a8 <xTaskIncrementTick+0x154>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	3301      	adds	r3, #1
 800406e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004070:	4a4d      	ldr	r2, [pc, #308]	; (80041a8 <xTaskIncrementTick+0x154>)
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d11f      	bne.n	80040bc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800407c:	4b4b      	ldr	r3, [pc, #300]	; (80041ac <xTaskIncrementTick+0x158>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d009      	beq.n	800409a <xTaskIncrementTick+0x46>
 8004086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800408a:	f383 8811 	msr	BASEPRI, r3
 800408e:	f3bf 8f6f 	isb	sy
 8004092:	f3bf 8f4f 	dsb	sy
 8004096:	603b      	str	r3, [r7, #0]
 8004098:	e7fe      	b.n	8004098 <xTaskIncrementTick+0x44>
 800409a:	4b44      	ldr	r3, [pc, #272]	; (80041ac <xTaskIncrementTick+0x158>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	4b43      	ldr	r3, [pc, #268]	; (80041b0 <xTaskIncrementTick+0x15c>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a41      	ldr	r2, [pc, #260]	; (80041ac <xTaskIncrementTick+0x158>)
 80040a6:	6013      	str	r3, [r2, #0]
 80040a8:	4a41      	ldr	r2, [pc, #260]	; (80041b0 <xTaskIncrementTick+0x15c>)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6013      	str	r3, [r2, #0]
 80040ae:	4b41      	ldr	r3, [pc, #260]	; (80041b4 <xTaskIncrementTick+0x160>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	3301      	adds	r3, #1
 80040b4:	4a3f      	ldr	r2, [pc, #252]	; (80041b4 <xTaskIncrementTick+0x160>)
 80040b6:	6013      	str	r3, [r2, #0]
 80040b8:	f000 faca 	bl	8004650 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80040bc:	4b3e      	ldr	r3, [pc, #248]	; (80041b8 <xTaskIncrementTick+0x164>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d34e      	bcc.n	8004164 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80040c6:	4b39      	ldr	r3, [pc, #228]	; (80041ac <xTaskIncrementTick+0x158>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d101      	bne.n	80040d4 <xTaskIncrementTick+0x80>
 80040d0:	2301      	movs	r3, #1
 80040d2:	e000      	b.n	80040d6 <xTaskIncrementTick+0x82>
 80040d4:	2300      	movs	r3, #0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d004      	beq.n	80040e4 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040da:	4b37      	ldr	r3, [pc, #220]	; (80041b8 <xTaskIncrementTick+0x164>)
 80040dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80040e0:	601a      	str	r2, [r3, #0]
					break;
 80040e2:	e03f      	b.n	8004164 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80040e4:	4b31      	ldr	r3, [pc, #196]	; (80041ac <xTaskIncrementTick+0x158>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80040f4:	693a      	ldr	r2, [r7, #16]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d203      	bcs.n	8004104 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80040fc:	4a2e      	ldr	r2, [pc, #184]	; (80041b8 <xTaskIncrementTick+0x164>)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6013      	str	r3, [r2, #0]
						break;
 8004102:	e02f      	b.n	8004164 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	3304      	adds	r3, #4
 8004108:	4618      	mov	r0, r3
 800410a:	f7fe ff07 	bl	8002f1c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004112:	2b00      	cmp	r3, #0
 8004114:	d004      	beq.n	8004120 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	3318      	adds	r3, #24
 800411a:	4618      	mov	r0, r3
 800411c:	f7fe fefe 	bl	8002f1c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004124:	4b25      	ldr	r3, [pc, #148]	; (80041bc <xTaskIncrementTick+0x168>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	429a      	cmp	r2, r3
 800412a:	d903      	bls.n	8004134 <xTaskIncrementTick+0xe0>
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004130:	4a22      	ldr	r2, [pc, #136]	; (80041bc <xTaskIncrementTick+0x168>)
 8004132:	6013      	str	r3, [r2, #0]
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004138:	4613      	mov	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4413      	add	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	4a1f      	ldr	r2, [pc, #124]	; (80041c0 <xTaskIncrementTick+0x16c>)
 8004142:	441a      	add	r2, r3
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	3304      	adds	r3, #4
 8004148:	4619      	mov	r1, r3
 800414a:	4610      	mov	r0, r2
 800414c:	f7fe fe8b 	bl	8002e66 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004154:	4b1b      	ldr	r3, [pc, #108]	; (80041c4 <xTaskIncrementTick+0x170>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415a:	429a      	cmp	r2, r3
 800415c:	d3b3      	bcc.n	80040c6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800415e:	2301      	movs	r3, #1
 8004160:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004162:	e7b0      	b.n	80040c6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004164:	4b17      	ldr	r3, [pc, #92]	; (80041c4 <xTaskIncrementTick+0x170>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800416a:	4915      	ldr	r1, [pc, #84]	; (80041c0 <xTaskIncrementTick+0x16c>)
 800416c:	4613      	mov	r3, r2
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	4413      	add	r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	440b      	add	r3, r1
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2b01      	cmp	r3, #1
 800417a:	d907      	bls.n	800418c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800417c:	2301      	movs	r3, #1
 800417e:	617b      	str	r3, [r7, #20]
 8004180:	e004      	b.n	800418c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004182:	4b11      	ldr	r3, [pc, #68]	; (80041c8 <xTaskIncrementTick+0x174>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	3301      	adds	r3, #1
 8004188:	4a0f      	ldr	r2, [pc, #60]	; (80041c8 <xTaskIncrementTick+0x174>)
 800418a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800418c:	4b0f      	ldr	r3, [pc, #60]	; (80041cc <xTaskIncrementTick+0x178>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d001      	beq.n	8004198 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8004194:	2301      	movs	r3, #1
 8004196:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004198:	697b      	ldr	r3, [r7, #20]
}
 800419a:	4618      	mov	r0, r3
 800419c:	3718      	adds	r7, #24
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	20000ddc 	.word	0x20000ddc
 80041a8:	20000db8 	.word	0x20000db8
 80041ac:	20000d6c 	.word	0x20000d6c
 80041b0:	20000d70 	.word	0x20000d70
 80041b4:	20000dcc 	.word	0x20000dcc
 80041b8:	20000dd4 	.word	0x20000dd4
 80041bc:	20000dbc 	.word	0x20000dbc
 80041c0:	200008e4 	.word	0x200008e4
 80041c4:	200008e0 	.word	0x200008e0
 80041c8:	20000dc4 	.word	0x20000dc4
 80041cc:	20000dc8 	.word	0x20000dc8

080041d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80041d0:	b480      	push	{r7}
 80041d2:	b085      	sub	sp, #20
 80041d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80041d6:	4b27      	ldr	r3, [pc, #156]	; (8004274 <vTaskSwitchContext+0xa4>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d003      	beq.n	80041e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80041de:	4b26      	ldr	r3, [pc, #152]	; (8004278 <vTaskSwitchContext+0xa8>)
 80041e0:	2201      	movs	r2, #1
 80041e2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80041e4:	e040      	b.n	8004268 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80041e6:	4b24      	ldr	r3, [pc, #144]	; (8004278 <vTaskSwitchContext+0xa8>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80041ec:	4b23      	ldr	r3, [pc, #140]	; (800427c <vTaskSwitchContext+0xac>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	60fb      	str	r3, [r7, #12]
 80041f2:	e00f      	b.n	8004214 <vTaskSwitchContext+0x44>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d109      	bne.n	800420e <vTaskSwitchContext+0x3e>
 80041fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041fe:	f383 8811 	msr	BASEPRI, r3
 8004202:	f3bf 8f6f 	isb	sy
 8004206:	f3bf 8f4f 	dsb	sy
 800420a:	607b      	str	r3, [r7, #4]
 800420c:	e7fe      	b.n	800420c <vTaskSwitchContext+0x3c>
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	3b01      	subs	r3, #1
 8004212:	60fb      	str	r3, [r7, #12]
 8004214:	491a      	ldr	r1, [pc, #104]	; (8004280 <vTaskSwitchContext+0xb0>)
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	4613      	mov	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	4413      	add	r3, r2
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	440b      	add	r3, r1
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d0e5      	beq.n	80041f4 <vTaskSwitchContext+0x24>
 8004228:	68fa      	ldr	r2, [r7, #12]
 800422a:	4613      	mov	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	4413      	add	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4a13      	ldr	r2, [pc, #76]	; (8004280 <vTaskSwitchContext+0xb0>)
 8004234:	4413      	add	r3, r2
 8004236:	60bb      	str	r3, [r7, #8]
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	685a      	ldr	r2, [r3, #4]
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	605a      	str	r2, [r3, #4]
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	685a      	ldr	r2, [r3, #4]
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	3308      	adds	r3, #8
 800424a:	429a      	cmp	r2, r3
 800424c:	d104      	bne.n	8004258 <vTaskSwitchContext+0x88>
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	685a      	ldr	r2, [r3, #4]
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	605a      	str	r2, [r3, #4]
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	4a09      	ldr	r2, [pc, #36]	; (8004284 <vTaskSwitchContext+0xb4>)
 8004260:	6013      	str	r3, [r2, #0]
 8004262:	4a06      	ldr	r2, [pc, #24]	; (800427c <vTaskSwitchContext+0xac>)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6013      	str	r3, [r2, #0]
}
 8004268:	bf00      	nop
 800426a:	3714      	adds	r7, #20
 800426c:	46bd      	mov	sp, r7
 800426e:	bc80      	pop	{r7}
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	20000ddc 	.word	0x20000ddc
 8004278:	20000dc8 	.word	0x20000dc8
 800427c:	20000dbc 	.word	0x20000dbc
 8004280:	200008e4 	.word	0x200008e4
 8004284:	200008e0 	.word	0x200008e0

08004288 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d109      	bne.n	80042ac <vTaskPlaceOnEventList+0x24>
 8004298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800429c:	f383 8811 	msr	BASEPRI, r3
 80042a0:	f3bf 8f6f 	isb	sy
 80042a4:	f3bf 8f4f 	dsb	sy
 80042a8:	60fb      	str	r3, [r7, #12]
 80042aa:	e7fe      	b.n	80042aa <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80042ac:	4b07      	ldr	r3, [pc, #28]	; (80042cc <vTaskPlaceOnEventList+0x44>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	3318      	adds	r3, #24
 80042b2:	4619      	mov	r1, r3
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f7fe fdf9 	bl	8002eac <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80042ba:	2101      	movs	r1, #1
 80042bc:	6838      	ldr	r0, [r7, #0]
 80042be:	f000 fa75 	bl	80047ac <prvAddCurrentTaskToDelayedList>
}
 80042c2:	bf00      	nop
 80042c4:	3710      	adds	r7, #16
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	200008e0 	.word	0x200008e0

080042d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b086      	sub	sp, #24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d109      	bne.n	80042f6 <vTaskPlaceOnEventListRestricted+0x26>
 80042e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e6:	f383 8811 	msr	BASEPRI, r3
 80042ea:	f3bf 8f6f 	isb	sy
 80042ee:	f3bf 8f4f 	dsb	sy
 80042f2:	617b      	str	r3, [r7, #20]
 80042f4:	e7fe      	b.n	80042f4 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80042f6:	4b0a      	ldr	r3, [pc, #40]	; (8004320 <vTaskPlaceOnEventListRestricted+0x50>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	3318      	adds	r3, #24
 80042fc:	4619      	mov	r1, r3
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f7fe fdb1 	bl	8002e66 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d002      	beq.n	8004310 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800430a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800430e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004310:	6879      	ldr	r1, [r7, #4]
 8004312:	68b8      	ldr	r0, [r7, #8]
 8004314:	f000 fa4a 	bl	80047ac <prvAddCurrentTaskToDelayedList>
	}
 8004318:	bf00      	nop
 800431a:	3718      	adds	r7, #24
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}
 8004320:	200008e0 	.word	0x200008e0

08004324 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b086      	sub	sp, #24
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d109      	bne.n	800434e <xTaskRemoveFromEventList+0x2a>
 800433a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800433e:	f383 8811 	msr	BASEPRI, r3
 8004342:	f3bf 8f6f 	isb	sy
 8004346:	f3bf 8f4f 	dsb	sy
 800434a:	60fb      	str	r3, [r7, #12]
 800434c:	e7fe      	b.n	800434c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	3318      	adds	r3, #24
 8004352:	4618      	mov	r0, r3
 8004354:	f7fe fde2 	bl	8002f1c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004358:	4b1d      	ldr	r3, [pc, #116]	; (80043d0 <xTaskRemoveFromEventList+0xac>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d11d      	bne.n	800439c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	3304      	adds	r3, #4
 8004364:	4618      	mov	r0, r3
 8004366:	f7fe fdd9 	bl	8002f1c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800436e:	4b19      	ldr	r3, [pc, #100]	; (80043d4 <xTaskRemoveFromEventList+0xb0>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	429a      	cmp	r2, r3
 8004374:	d903      	bls.n	800437e <xTaskRemoveFromEventList+0x5a>
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437a:	4a16      	ldr	r2, [pc, #88]	; (80043d4 <xTaskRemoveFromEventList+0xb0>)
 800437c:	6013      	str	r3, [r2, #0]
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004382:	4613      	mov	r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	4413      	add	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4a13      	ldr	r2, [pc, #76]	; (80043d8 <xTaskRemoveFromEventList+0xb4>)
 800438c:	441a      	add	r2, r3
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	3304      	adds	r3, #4
 8004392:	4619      	mov	r1, r3
 8004394:	4610      	mov	r0, r2
 8004396:	f7fe fd66 	bl	8002e66 <vListInsertEnd>
 800439a:	e005      	b.n	80043a8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	3318      	adds	r3, #24
 80043a0:	4619      	mov	r1, r3
 80043a2:	480e      	ldr	r0, [pc, #56]	; (80043dc <xTaskRemoveFromEventList+0xb8>)
 80043a4:	f7fe fd5f 	bl	8002e66 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043ac:	4b0c      	ldr	r3, [pc, #48]	; (80043e0 <xTaskRemoveFromEventList+0xbc>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d905      	bls.n	80043c2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80043b6:	2301      	movs	r3, #1
 80043b8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80043ba:	4b0a      	ldr	r3, [pc, #40]	; (80043e4 <xTaskRemoveFromEventList+0xc0>)
 80043bc:	2201      	movs	r2, #1
 80043be:	601a      	str	r2, [r3, #0]
 80043c0:	e001      	b.n	80043c6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80043c2:	2300      	movs	r3, #0
 80043c4:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80043c6:	697b      	ldr	r3, [r7, #20]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3718      	adds	r7, #24
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	20000ddc 	.word	0x20000ddc
 80043d4:	20000dbc 	.word	0x20000dbc
 80043d8:	200008e4 	.word	0x200008e4
 80043dc:	20000d74 	.word	0x20000d74
 80043e0:	200008e0 	.word	0x200008e0
 80043e4:	20000dc8 	.word	0x20000dc8

080043e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80043f0:	4b06      	ldr	r3, [pc, #24]	; (800440c <vTaskInternalSetTimeOutState+0x24>)
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80043f8:	4b05      	ldr	r3, [pc, #20]	; (8004410 <vTaskInternalSetTimeOutState+0x28>)
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	605a      	str	r2, [r3, #4]
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	bc80      	pop	{r7}
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	20000dcc 	.word	0x20000dcc
 8004410:	20000db8 	.word	0x20000db8

08004414 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b088      	sub	sp, #32
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d109      	bne.n	8004438 <xTaskCheckForTimeOut+0x24>
 8004424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004428:	f383 8811 	msr	BASEPRI, r3
 800442c:	f3bf 8f6f 	isb	sy
 8004430:	f3bf 8f4f 	dsb	sy
 8004434:	613b      	str	r3, [r7, #16]
 8004436:	e7fe      	b.n	8004436 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d109      	bne.n	8004452 <xTaskCheckForTimeOut+0x3e>
 800443e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004442:	f383 8811 	msr	BASEPRI, r3
 8004446:	f3bf 8f6f 	isb	sy
 800444a:	f3bf 8f4f 	dsb	sy
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	e7fe      	b.n	8004450 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8004452:	f000 fdf1 	bl	8005038 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004456:	4b1d      	ldr	r3, [pc, #116]	; (80044cc <xTaskCheckForTimeOut+0xb8>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800446e:	d102      	bne.n	8004476 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004470:	2300      	movs	r3, #0
 8004472:	61fb      	str	r3, [r7, #28]
 8004474:	e023      	b.n	80044be <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	4b15      	ldr	r3, [pc, #84]	; (80044d0 <xTaskCheckForTimeOut+0xbc>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	429a      	cmp	r2, r3
 8004480:	d007      	beq.n	8004492 <xTaskCheckForTimeOut+0x7e>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	429a      	cmp	r2, r3
 800448a:	d302      	bcc.n	8004492 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800448c:	2301      	movs	r3, #1
 800448e:	61fb      	str	r3, [r7, #28]
 8004490:	e015      	b.n	80044be <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	429a      	cmp	r2, r3
 800449a:	d20b      	bcs.n	80044b4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	1ad2      	subs	r2, r2, r3
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f7ff ff9d 	bl	80043e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80044ae:	2300      	movs	r3, #0
 80044b0:	61fb      	str	r3, [r7, #28]
 80044b2:	e004      	b.n	80044be <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	2200      	movs	r2, #0
 80044b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80044ba:	2301      	movs	r3, #1
 80044bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80044be:	f000 fde9 	bl	8005094 <vPortExitCritical>

	return xReturn;
 80044c2:	69fb      	ldr	r3, [r7, #28]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3720      	adds	r7, #32
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	20000db8 	.word	0x20000db8
 80044d0:	20000dcc 	.word	0x20000dcc

080044d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80044d8:	4b03      	ldr	r3, [pc, #12]	; (80044e8 <vTaskMissedYield+0x14>)
 80044da:	2201      	movs	r2, #1
 80044dc:	601a      	str	r2, [r3, #0]
}
 80044de:	bf00      	nop
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bc80      	pop	{r7}
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	20000dc8 	.word	0x20000dc8

080044ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80044f4:	f000 f852 	bl	800459c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80044f8:	4b06      	ldr	r3, [pc, #24]	; (8004514 <prvIdleTask+0x28>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d9f9      	bls.n	80044f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004500:	4b05      	ldr	r3, [pc, #20]	; (8004518 <prvIdleTask+0x2c>)
 8004502:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004506:	601a      	str	r2, [r3, #0]
 8004508:	f3bf 8f4f 	dsb	sy
 800450c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004510:	e7f0      	b.n	80044f4 <prvIdleTask+0x8>
 8004512:	bf00      	nop
 8004514:	200008e4 	.word	0x200008e4
 8004518:	e000ed04 	.word	0xe000ed04

0800451c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004522:	2300      	movs	r3, #0
 8004524:	607b      	str	r3, [r7, #4]
 8004526:	e00c      	b.n	8004542 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	4613      	mov	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4413      	add	r3, r2
 8004530:	009b      	lsls	r3, r3, #2
 8004532:	4a12      	ldr	r2, [pc, #72]	; (800457c <prvInitialiseTaskLists+0x60>)
 8004534:	4413      	add	r3, r2
 8004536:	4618      	mov	r0, r3
 8004538:	f7fe fc6a 	bl	8002e10 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	3301      	adds	r3, #1
 8004540:	607b      	str	r3, [r7, #4]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b37      	cmp	r3, #55	; 0x37
 8004546:	d9ef      	bls.n	8004528 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004548:	480d      	ldr	r0, [pc, #52]	; (8004580 <prvInitialiseTaskLists+0x64>)
 800454a:	f7fe fc61 	bl	8002e10 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800454e:	480d      	ldr	r0, [pc, #52]	; (8004584 <prvInitialiseTaskLists+0x68>)
 8004550:	f7fe fc5e 	bl	8002e10 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004554:	480c      	ldr	r0, [pc, #48]	; (8004588 <prvInitialiseTaskLists+0x6c>)
 8004556:	f7fe fc5b 	bl	8002e10 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800455a:	480c      	ldr	r0, [pc, #48]	; (800458c <prvInitialiseTaskLists+0x70>)
 800455c:	f7fe fc58 	bl	8002e10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004560:	480b      	ldr	r0, [pc, #44]	; (8004590 <prvInitialiseTaskLists+0x74>)
 8004562:	f7fe fc55 	bl	8002e10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004566:	4b0b      	ldr	r3, [pc, #44]	; (8004594 <prvInitialiseTaskLists+0x78>)
 8004568:	4a05      	ldr	r2, [pc, #20]	; (8004580 <prvInitialiseTaskLists+0x64>)
 800456a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800456c:	4b0a      	ldr	r3, [pc, #40]	; (8004598 <prvInitialiseTaskLists+0x7c>)
 800456e:	4a05      	ldr	r2, [pc, #20]	; (8004584 <prvInitialiseTaskLists+0x68>)
 8004570:	601a      	str	r2, [r3, #0]
}
 8004572:	bf00      	nop
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	200008e4 	.word	0x200008e4
 8004580:	20000d44 	.word	0x20000d44
 8004584:	20000d58 	.word	0x20000d58
 8004588:	20000d74 	.word	0x20000d74
 800458c:	20000d88 	.word	0x20000d88
 8004590:	20000da0 	.word	0x20000da0
 8004594:	20000d6c 	.word	0x20000d6c
 8004598:	20000d70 	.word	0x20000d70

0800459c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045a2:	e019      	b.n	80045d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80045a4:	f000 fd48 	bl	8005038 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80045a8:	4b0f      	ldr	r3, [pc, #60]	; (80045e8 <prvCheckTasksWaitingTermination+0x4c>)
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	3304      	adds	r3, #4
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7fe fcb1 	bl	8002f1c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80045ba:	4b0c      	ldr	r3, [pc, #48]	; (80045ec <prvCheckTasksWaitingTermination+0x50>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	3b01      	subs	r3, #1
 80045c0:	4a0a      	ldr	r2, [pc, #40]	; (80045ec <prvCheckTasksWaitingTermination+0x50>)
 80045c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80045c4:	4b0a      	ldr	r3, [pc, #40]	; (80045f0 <prvCheckTasksWaitingTermination+0x54>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	3b01      	subs	r3, #1
 80045ca:	4a09      	ldr	r2, [pc, #36]	; (80045f0 <prvCheckTasksWaitingTermination+0x54>)
 80045cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80045ce:	f000 fd61 	bl	8005094 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f000 f80e 	bl	80045f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045d8:	4b05      	ldr	r3, [pc, #20]	; (80045f0 <prvCheckTasksWaitingTermination+0x54>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d1e1      	bne.n	80045a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80045e0:	bf00      	nop
 80045e2:	3708      	adds	r7, #8
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	20000d88 	.word	0x20000d88
 80045ec:	20000db4 	.word	0x20000db4
 80045f0:	20000d9c 	.word	0x20000d9c

080045f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004602:	2b00      	cmp	r3, #0
 8004604:	d108      	bne.n	8004618 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800460a:	4618      	mov	r0, r3
 800460c:	f000 fecc 	bl	80053a8 <vPortFree>
				vPortFree( pxTCB );
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 fec9 	bl	80053a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004616:	e017      	b.n	8004648 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800461e:	2b01      	cmp	r3, #1
 8004620:	d103      	bne.n	800462a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 fec0 	bl	80053a8 <vPortFree>
	}
 8004628:	e00e      	b.n	8004648 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004630:	2b02      	cmp	r3, #2
 8004632:	d009      	beq.n	8004648 <prvDeleteTCB+0x54>
 8004634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004638:	f383 8811 	msr	BASEPRI, r3
 800463c:	f3bf 8f6f 	isb	sy
 8004640:	f3bf 8f4f 	dsb	sy
 8004644:	60fb      	str	r3, [r7, #12]
 8004646:	e7fe      	b.n	8004646 <prvDeleteTCB+0x52>
	}
 8004648:	bf00      	nop
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004656:	4b0e      	ldr	r3, [pc, #56]	; (8004690 <prvResetNextTaskUnblockTime+0x40>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <prvResetNextTaskUnblockTime+0x14>
 8004660:	2301      	movs	r3, #1
 8004662:	e000      	b.n	8004666 <prvResetNextTaskUnblockTime+0x16>
 8004664:	2300      	movs	r3, #0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d004      	beq.n	8004674 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800466a:	4b0a      	ldr	r3, [pc, #40]	; (8004694 <prvResetNextTaskUnblockTime+0x44>)
 800466c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004670:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004672:	e008      	b.n	8004686 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004674:	4b06      	ldr	r3, [pc, #24]	; (8004690 <prvResetNextTaskUnblockTime+0x40>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	4a04      	ldr	r2, [pc, #16]	; (8004694 <prvResetNextTaskUnblockTime+0x44>)
 8004684:	6013      	str	r3, [r2, #0]
}
 8004686:	bf00      	nop
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	bc80      	pop	{r7}
 800468e:	4770      	bx	lr
 8004690:	20000d6c 	.word	0x20000d6c
 8004694:	20000dd4 	.word	0x20000dd4

08004698 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800469e:	4b0b      	ldr	r3, [pc, #44]	; (80046cc <xTaskGetSchedulerState+0x34>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d102      	bne.n	80046ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80046a6:	2301      	movs	r3, #1
 80046a8:	607b      	str	r3, [r7, #4]
 80046aa:	e008      	b.n	80046be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046ac:	4b08      	ldr	r3, [pc, #32]	; (80046d0 <xTaskGetSchedulerState+0x38>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d102      	bne.n	80046ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80046b4:	2302      	movs	r3, #2
 80046b6:	607b      	str	r3, [r7, #4]
 80046b8:	e001      	b.n	80046be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80046ba:	2300      	movs	r3, #0
 80046bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80046be:	687b      	ldr	r3, [r7, #4]
	}
 80046c0:	4618      	mov	r0, r3
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bc80      	pop	{r7}
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	20000dc0 	.word	0x20000dc0
 80046d0:	20000ddc 	.word	0x20000ddc

080046d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80046e0:	2300      	movs	r3, #0
 80046e2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d054      	beq.n	8004794 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80046ea:	4b2d      	ldr	r3, [pc, #180]	; (80047a0 <xTaskPriorityDisinherit+0xcc>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	693a      	ldr	r2, [r7, #16]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d009      	beq.n	8004708 <xTaskPriorityDisinherit+0x34>
 80046f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f8:	f383 8811 	msr	BASEPRI, r3
 80046fc:	f3bf 8f6f 	isb	sy
 8004700:	f3bf 8f4f 	dsb	sy
 8004704:	60fb      	str	r3, [r7, #12]
 8004706:	e7fe      	b.n	8004706 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800470c:	2b00      	cmp	r3, #0
 800470e:	d109      	bne.n	8004724 <xTaskPriorityDisinherit+0x50>
 8004710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004714:	f383 8811 	msr	BASEPRI, r3
 8004718:	f3bf 8f6f 	isb	sy
 800471c:	f3bf 8f4f 	dsb	sy
 8004720:	60bb      	str	r3, [r7, #8]
 8004722:	e7fe      	b.n	8004722 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004728:	1e5a      	subs	r2, r3, #1
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004736:	429a      	cmp	r2, r3
 8004738:	d02c      	beq.n	8004794 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800473e:	2b00      	cmp	r3, #0
 8004740:	d128      	bne.n	8004794 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	3304      	adds	r3, #4
 8004746:	4618      	mov	r0, r3
 8004748:	f7fe fbe8 	bl	8002f1c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004758:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004764:	4b0f      	ldr	r3, [pc, #60]	; (80047a4 <xTaskPriorityDisinherit+0xd0>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	429a      	cmp	r2, r3
 800476a:	d903      	bls.n	8004774 <xTaskPriorityDisinherit+0xa0>
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004770:	4a0c      	ldr	r2, [pc, #48]	; (80047a4 <xTaskPriorityDisinherit+0xd0>)
 8004772:	6013      	str	r3, [r2, #0]
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004778:	4613      	mov	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	4413      	add	r3, r2
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4a09      	ldr	r2, [pc, #36]	; (80047a8 <xTaskPriorityDisinherit+0xd4>)
 8004782:	441a      	add	r2, r3
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	3304      	adds	r3, #4
 8004788:	4619      	mov	r1, r3
 800478a:	4610      	mov	r0, r2
 800478c:	f7fe fb6b 	bl	8002e66 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004790:	2301      	movs	r3, #1
 8004792:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004794:	697b      	ldr	r3, [r7, #20]
	}
 8004796:	4618      	mov	r0, r3
 8004798:	3718      	adds	r7, #24
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	200008e0 	.word	0x200008e0
 80047a4:	20000dbc 	.word	0x20000dbc
 80047a8:	200008e4 	.word	0x200008e4

080047ac <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80047b6:	4b21      	ldr	r3, [pc, #132]	; (800483c <prvAddCurrentTaskToDelayedList+0x90>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80047bc:	4b20      	ldr	r3, [pc, #128]	; (8004840 <prvAddCurrentTaskToDelayedList+0x94>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	3304      	adds	r3, #4
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7fe fbaa 	bl	8002f1c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047ce:	d10a      	bne.n	80047e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d007      	beq.n	80047e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80047d6:	4b1a      	ldr	r3, [pc, #104]	; (8004840 <prvAddCurrentTaskToDelayedList+0x94>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	3304      	adds	r3, #4
 80047dc:	4619      	mov	r1, r3
 80047de:	4819      	ldr	r0, [pc, #100]	; (8004844 <prvAddCurrentTaskToDelayedList+0x98>)
 80047e0:	f7fe fb41 	bl	8002e66 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80047e4:	e026      	b.n	8004834 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4413      	add	r3, r2
 80047ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80047ee:	4b14      	ldr	r3, [pc, #80]	; (8004840 <prvAddCurrentTaskToDelayedList+0x94>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	68ba      	ldr	r2, [r7, #8]
 80047f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80047f6:	68ba      	ldr	r2, [r7, #8]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d209      	bcs.n	8004812 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80047fe:	4b12      	ldr	r3, [pc, #72]	; (8004848 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	4b0f      	ldr	r3, [pc, #60]	; (8004840 <prvAddCurrentTaskToDelayedList+0x94>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	3304      	adds	r3, #4
 8004808:	4619      	mov	r1, r3
 800480a:	4610      	mov	r0, r2
 800480c:	f7fe fb4e 	bl	8002eac <vListInsert>
}
 8004810:	e010      	b.n	8004834 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004812:	4b0e      	ldr	r3, [pc, #56]	; (800484c <prvAddCurrentTaskToDelayedList+0xa0>)
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	4b0a      	ldr	r3, [pc, #40]	; (8004840 <prvAddCurrentTaskToDelayedList+0x94>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	3304      	adds	r3, #4
 800481c:	4619      	mov	r1, r3
 800481e:	4610      	mov	r0, r2
 8004820:	f7fe fb44 	bl	8002eac <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004824:	4b0a      	ldr	r3, [pc, #40]	; (8004850 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68ba      	ldr	r2, [r7, #8]
 800482a:	429a      	cmp	r2, r3
 800482c:	d202      	bcs.n	8004834 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800482e:	4a08      	ldr	r2, [pc, #32]	; (8004850 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	6013      	str	r3, [r2, #0]
}
 8004834:	bf00      	nop
 8004836:	3710      	adds	r7, #16
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}
 800483c:	20000db8 	.word	0x20000db8
 8004840:	200008e0 	.word	0x200008e0
 8004844:	20000da0 	.word	0x20000da0
 8004848:	20000d70 	.word	0x20000d70
 800484c:	20000d6c 	.word	0x20000d6c
 8004850:	20000dd4 	.word	0x20000dd4

08004854 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b08a      	sub	sp, #40	; 0x28
 8004858:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800485a:	2300      	movs	r3, #0
 800485c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800485e:	f000 fac3 	bl	8004de8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004862:	4b1c      	ldr	r3, [pc, #112]	; (80048d4 <xTimerCreateTimerTask+0x80>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d021      	beq.n	80048ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800486a:	2300      	movs	r3, #0
 800486c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800486e:	2300      	movs	r3, #0
 8004870:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004872:	1d3a      	adds	r2, r7, #4
 8004874:	f107 0108 	add.w	r1, r7, #8
 8004878:	f107 030c 	add.w	r3, r7, #12
 800487c:	4618      	mov	r0, r3
 800487e:	f7fe faad 	bl	8002ddc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004882:	6879      	ldr	r1, [r7, #4]
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	9202      	str	r2, [sp, #8]
 800488a:	9301      	str	r3, [sp, #4]
 800488c:	2302      	movs	r3, #2
 800488e:	9300      	str	r3, [sp, #0]
 8004890:	2300      	movs	r3, #0
 8004892:	460a      	mov	r2, r1
 8004894:	4910      	ldr	r1, [pc, #64]	; (80048d8 <xTimerCreateTimerTask+0x84>)
 8004896:	4811      	ldr	r0, [pc, #68]	; (80048dc <xTimerCreateTimerTask+0x88>)
 8004898:	f7ff f8f8 	bl	8003a8c <xTaskCreateStatic>
 800489c:	4602      	mov	r2, r0
 800489e:	4b10      	ldr	r3, [pc, #64]	; (80048e0 <xTimerCreateTimerTask+0x8c>)
 80048a0:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80048a2:	4b0f      	ldr	r3, [pc, #60]	; (80048e0 <xTimerCreateTimerTask+0x8c>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d001      	beq.n	80048ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80048aa:	2301      	movs	r3, #1
 80048ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d109      	bne.n	80048c8 <xTimerCreateTimerTask+0x74>
 80048b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b8:	f383 8811 	msr	BASEPRI, r3
 80048bc:	f3bf 8f6f 	isb	sy
 80048c0:	f3bf 8f4f 	dsb	sy
 80048c4:	613b      	str	r3, [r7, #16]
 80048c6:	e7fe      	b.n	80048c6 <xTimerCreateTimerTask+0x72>
	return xReturn;
 80048c8:	697b      	ldr	r3, [r7, #20]
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3718      	adds	r7, #24
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	20000e10 	.word	0x20000e10
 80048d8:	08005c34 	.word	0x08005c34
 80048dc:	080049fd 	.word	0x080049fd
 80048e0:	20000e14 	.word	0x20000e14

080048e4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b08a      	sub	sp, #40	; 0x28
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	607a      	str	r2, [r7, #4]
 80048f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80048f2:	2300      	movs	r3, #0
 80048f4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d109      	bne.n	8004910 <xTimerGenericCommand+0x2c>
 80048fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004900:	f383 8811 	msr	BASEPRI, r3
 8004904:	f3bf 8f6f 	isb	sy
 8004908:	f3bf 8f4f 	dsb	sy
 800490c:	623b      	str	r3, [r7, #32]
 800490e:	e7fe      	b.n	800490e <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004910:	4b19      	ldr	r3, [pc, #100]	; (8004978 <xTimerGenericCommand+0x94>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d02a      	beq.n	800496e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	2b05      	cmp	r3, #5
 8004928:	dc18      	bgt.n	800495c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800492a:	f7ff feb5 	bl	8004698 <xTaskGetSchedulerState>
 800492e:	4603      	mov	r3, r0
 8004930:	2b02      	cmp	r3, #2
 8004932:	d109      	bne.n	8004948 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004934:	4b10      	ldr	r3, [pc, #64]	; (8004978 <xTimerGenericCommand+0x94>)
 8004936:	6818      	ldr	r0, [r3, #0]
 8004938:	f107 0110 	add.w	r1, r7, #16
 800493c:	2300      	movs	r3, #0
 800493e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004940:	f7fe fc50 	bl	80031e4 <xQueueGenericSend>
 8004944:	6278      	str	r0, [r7, #36]	; 0x24
 8004946:	e012      	b.n	800496e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004948:	4b0b      	ldr	r3, [pc, #44]	; (8004978 <xTimerGenericCommand+0x94>)
 800494a:	6818      	ldr	r0, [r3, #0]
 800494c:	f107 0110 	add.w	r1, r7, #16
 8004950:	2300      	movs	r3, #0
 8004952:	2200      	movs	r2, #0
 8004954:	f7fe fc46 	bl	80031e4 <xQueueGenericSend>
 8004958:	6278      	str	r0, [r7, #36]	; 0x24
 800495a:	e008      	b.n	800496e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800495c:	4b06      	ldr	r3, [pc, #24]	; (8004978 <xTimerGenericCommand+0x94>)
 800495e:	6818      	ldr	r0, [r3, #0]
 8004960:	f107 0110 	add.w	r1, r7, #16
 8004964:	2300      	movs	r3, #0
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	f7fe fd36 	bl	80033d8 <xQueueGenericSendFromISR>
 800496c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800496e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004970:	4618      	mov	r0, r3
 8004972:	3728      	adds	r7, #40	; 0x28
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	20000e10 	.word	0x20000e10

0800497c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b088      	sub	sp, #32
 8004980:	af02      	add	r7, sp, #8
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004986:	4b1c      	ldr	r3, [pc, #112]	; (80049f8 <prvProcessExpiredTimer+0x7c>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	3304      	adds	r3, #4
 8004994:	4618      	mov	r0, r3
 8004996:	f7fe fac1 	bl	8002f1c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	69db      	ldr	r3, [r3, #28]
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d121      	bne.n	80049e6 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	699a      	ldr	r2, [r3, #24]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	18d1      	adds	r1, r2, r3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	683a      	ldr	r2, [r7, #0]
 80049ae:	6978      	ldr	r0, [r7, #20]
 80049b0:	f000 f8c8 	bl	8004b44 <prvInsertTimerInActiveList>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d015      	beq.n	80049e6 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80049ba:	2300      	movs	r3, #0
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	2300      	movs	r3, #0
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	2100      	movs	r1, #0
 80049c4:	6978      	ldr	r0, [r7, #20]
 80049c6:	f7ff ff8d 	bl	80048e4 <xTimerGenericCommand>
 80049ca:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d109      	bne.n	80049e6 <prvProcessExpiredTimer+0x6a>
 80049d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049d6:	f383 8811 	msr	BASEPRI, r3
 80049da:	f3bf 8f6f 	isb	sy
 80049de:	f3bf 8f4f 	dsb	sy
 80049e2:	60fb      	str	r3, [r7, #12]
 80049e4:	e7fe      	b.n	80049e4 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ea:	6978      	ldr	r0, [r7, #20]
 80049ec:	4798      	blx	r3
}
 80049ee:	bf00      	nop
 80049f0:	3718      	adds	r7, #24
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	20000e08 	.word	0x20000e08

080049fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a04:	f107 0308 	add.w	r3, r7, #8
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f000 f857 	bl	8004abc <prvGetNextExpireTime>
 8004a0e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	4619      	mov	r1, r3
 8004a14:	68f8      	ldr	r0, [r7, #12]
 8004a16:	f000 f803 	bl	8004a20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004a1a:	f000 f8d5 	bl	8004bc8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a1e:	e7f1      	b.n	8004a04 <prvTimerTask+0x8>

08004a20 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004a2a:	f7ff fa5b 	bl	8003ee4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004a2e:	f107 0308 	add.w	r3, r7, #8
 8004a32:	4618      	mov	r0, r3
 8004a34:	f000 f866 	bl	8004b04 <prvSampleTimeNow>
 8004a38:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d130      	bne.n	8004aa2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d10a      	bne.n	8004a5c <prvProcessTimerOrBlockTask+0x3c>
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d806      	bhi.n	8004a5c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004a4e:	f7ff fa57 	bl	8003f00 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004a52:	68f9      	ldr	r1, [r7, #12]
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f7ff ff91 	bl	800497c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004a5a:	e024      	b.n	8004aa6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d008      	beq.n	8004a74 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004a62:	4b13      	ldr	r3, [pc, #76]	; (8004ab0 <prvProcessTimerOrBlockTask+0x90>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	bf0c      	ite	eq
 8004a6c:	2301      	moveq	r3, #1
 8004a6e:	2300      	movne	r3, #0
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004a74:	4b0f      	ldr	r3, [pc, #60]	; (8004ab4 <prvProcessTimerOrBlockTask+0x94>)
 8004a76:	6818      	ldr	r0, [r3, #0]
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	1ad3      	subs	r3, r2, r3
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	4619      	mov	r1, r3
 8004a82:	f7fe ffcf 	bl	8003a24 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004a86:	f7ff fa3b 	bl	8003f00 <xTaskResumeAll>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d10a      	bne.n	8004aa6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004a90:	4b09      	ldr	r3, [pc, #36]	; (8004ab8 <prvProcessTimerOrBlockTask+0x98>)
 8004a92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a96:	601a      	str	r2, [r3, #0]
 8004a98:	f3bf 8f4f 	dsb	sy
 8004a9c:	f3bf 8f6f 	isb	sy
}
 8004aa0:	e001      	b.n	8004aa6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004aa2:	f7ff fa2d 	bl	8003f00 <xTaskResumeAll>
}
 8004aa6:	bf00      	nop
 8004aa8:	3710      	adds	r7, #16
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	20000e0c 	.word	0x20000e0c
 8004ab4:	20000e10 	.word	0x20000e10
 8004ab8:	e000ed04 	.word	0xe000ed04

08004abc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004ac4:	4b0e      	ldr	r3, [pc, #56]	; (8004b00 <prvGetNextExpireTime+0x44>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	bf0c      	ite	eq
 8004ace:	2301      	moveq	r3, #1
 8004ad0:	2300      	movne	r3, #0
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d105      	bne.n	8004aee <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004ae2:	4b07      	ldr	r3, [pc, #28]	; (8004b00 <prvGetNextExpireTime+0x44>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	60fb      	str	r3, [r7, #12]
 8004aec:	e001      	b.n	8004af2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004aee:	2300      	movs	r3, #0
 8004af0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004af2:	68fb      	ldr	r3, [r7, #12]
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3714      	adds	r7, #20
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bc80      	pop	{r7}
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	20000e08 	.word	0x20000e08

08004b04 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004b0c:	f7ff fa94 	bl	8004038 <xTaskGetTickCount>
 8004b10:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004b12:	4b0b      	ldr	r3, [pc, #44]	; (8004b40 <prvSampleTimeNow+0x3c>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d205      	bcs.n	8004b28 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004b1c:	f000 f904 	bl	8004d28 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	601a      	str	r2, [r3, #0]
 8004b26:	e002      	b.n	8004b2e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004b2e:	4a04      	ldr	r2, [pc, #16]	; (8004b40 <prvSampleTimeNow+0x3c>)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004b34:	68fb      	ldr	r3, [r7, #12]
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3710      	adds	r7, #16
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	20000e18 	.word	0x20000e18

08004b44 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	607a      	str	r2, [r7, #4]
 8004b50:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004b52:	2300      	movs	r3, #0
 8004b54:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004b62:	68ba      	ldr	r2, [r7, #8]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d812      	bhi.n	8004b90 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	1ad2      	subs	r2, r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	699b      	ldr	r3, [r3, #24]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d302      	bcc.n	8004b7e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	617b      	str	r3, [r7, #20]
 8004b7c:	e01b      	b.n	8004bb6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004b7e:	4b10      	ldr	r3, [pc, #64]	; (8004bc0 <prvInsertTimerInActiveList+0x7c>)
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	3304      	adds	r3, #4
 8004b86:	4619      	mov	r1, r3
 8004b88:	4610      	mov	r0, r2
 8004b8a:	f7fe f98f 	bl	8002eac <vListInsert>
 8004b8e:	e012      	b.n	8004bb6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d206      	bcs.n	8004ba6 <prvInsertTimerInActiveList+0x62>
 8004b98:	68ba      	ldr	r2, [r7, #8]
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d302      	bcc.n	8004ba6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	617b      	str	r3, [r7, #20]
 8004ba4:	e007      	b.n	8004bb6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004ba6:	4b07      	ldr	r3, [pc, #28]	; (8004bc4 <prvInsertTimerInActiveList+0x80>)
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	3304      	adds	r3, #4
 8004bae:	4619      	mov	r1, r3
 8004bb0:	4610      	mov	r0, r2
 8004bb2:	f7fe f97b 	bl	8002eac <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004bb6:	697b      	ldr	r3, [r7, #20]
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3718      	adds	r7, #24
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	20000e0c 	.word	0x20000e0c
 8004bc4:	20000e08 	.word	0x20000e08

08004bc8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b08e      	sub	sp, #56	; 0x38
 8004bcc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004bce:	e099      	b.n	8004d04 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	da17      	bge.n	8004c06 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004bd6:	1d3b      	adds	r3, r7, #4
 8004bd8:	3304      	adds	r3, #4
 8004bda:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d109      	bne.n	8004bf6 <prvProcessReceivedCommands+0x2e>
 8004be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004be6:	f383 8811 	msr	BASEPRI, r3
 8004bea:	f3bf 8f6f 	isb	sy
 8004bee:	f3bf 8f4f 	dsb	sy
 8004bf2:	61fb      	str	r3, [r7, #28]
 8004bf4:	e7fe      	b.n	8004bf4 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bfc:	6850      	ldr	r0, [r2, #4]
 8004bfe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c00:	6892      	ldr	r2, [r2, #8]
 8004c02:	4611      	mov	r1, r2
 8004c04:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	db7a      	blt.n	8004d02 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d004      	beq.n	8004c22 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c1a:	3304      	adds	r3, #4
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f7fe f97d 	bl	8002f1c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004c22:	463b      	mov	r3, r7
 8004c24:	4618      	mov	r0, r3
 8004c26:	f7ff ff6d 	bl	8004b04 <prvSampleTimeNow>
 8004c2a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2b09      	cmp	r3, #9
 8004c30:	d868      	bhi.n	8004d04 <prvProcessReceivedCommands+0x13c>
 8004c32:	a201      	add	r2, pc, #4	; (adr r2, 8004c38 <prvProcessReceivedCommands+0x70>)
 8004c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c38:	08004c61 	.word	0x08004c61
 8004c3c:	08004c61 	.word	0x08004c61
 8004c40:	08004c61 	.word	0x08004c61
 8004c44:	08004d05 	.word	0x08004d05
 8004c48:	08004cbb 	.word	0x08004cbb
 8004c4c:	08004cf1 	.word	0x08004cf1
 8004c50:	08004c61 	.word	0x08004c61
 8004c54:	08004c61 	.word	0x08004c61
 8004c58:	08004d05 	.word	0x08004d05
 8004c5c:	08004cbb 	.word	0x08004cbb
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004c60:	68ba      	ldr	r2, [r7, #8]
 8004c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	18d1      	adds	r1, r2, r3
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c6e:	f7ff ff69 	bl	8004b44 <prvInsertTimerInActiveList>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d045      	beq.n	8004d04 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c7e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c82:	69db      	ldr	r3, [r3, #28]
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d13d      	bne.n	8004d04 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	441a      	add	r2, r3
 8004c90:	2300      	movs	r3, #0
 8004c92:	9300      	str	r3, [sp, #0]
 8004c94:	2300      	movs	r3, #0
 8004c96:	2100      	movs	r1, #0
 8004c98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c9a:	f7ff fe23 	bl	80048e4 <xTimerGenericCommand>
 8004c9e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004ca0:	6a3b      	ldr	r3, [r7, #32]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d12e      	bne.n	8004d04 <prvProcessReceivedCommands+0x13c>
 8004ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004caa:	f383 8811 	msr	BASEPRI, r3
 8004cae:	f3bf 8f6f 	isb	sy
 8004cb2:	f3bf 8f4f 	dsb	sy
 8004cb6:	61bb      	str	r3, [r7, #24]
 8004cb8:	e7fe      	b.n	8004cb8 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004cba:	68ba      	ldr	r2, [r7, #8]
 8004cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cbe:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cc2:	699b      	ldr	r3, [r3, #24]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d109      	bne.n	8004cdc <prvProcessReceivedCommands+0x114>
 8004cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ccc:	f383 8811 	msr	BASEPRI, r3
 8004cd0:	f3bf 8f6f 	isb	sy
 8004cd4:	f3bf 8f4f 	dsb	sy
 8004cd8:	617b      	str	r3, [r7, #20]
 8004cda:	e7fe      	b.n	8004cda <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cde:	699a      	ldr	r2, [r3, #24]
 8004ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce2:	18d1      	adds	r1, r2, r3
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ce8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cea:	f7ff ff2b 	bl	8004b44 <prvInsertTimerInActiveList>
					break;
 8004cee:	e009      	b.n	8004d04 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d104      	bne.n	8004d04 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8004cfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cfc:	f000 fb54 	bl	80053a8 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004d00:	e000      	b.n	8004d04 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004d02:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004d04:	4b07      	ldr	r3, [pc, #28]	; (8004d24 <prvProcessReceivedCommands+0x15c>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	1d39      	adds	r1, r7, #4
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7fe fbf7 	bl	8003500 <xQueueReceive>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	f47f af5b 	bne.w	8004bd0 <prvProcessReceivedCommands+0x8>
	}
}
 8004d1a:	bf00      	nop
 8004d1c:	3730      	adds	r7, #48	; 0x30
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	20000e10 	.word	0x20000e10

08004d28 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b088      	sub	sp, #32
 8004d2c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d2e:	e044      	b.n	8004dba <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d30:	4b2b      	ldr	r3, [pc, #172]	; (8004de0 <prvSwitchTimerLists+0xb8>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d3a:	4b29      	ldr	r3, [pc, #164]	; (8004de0 <prvSwitchTimerLists+0xb8>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	3304      	adds	r3, #4
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7fe f8e7 	bl	8002f1c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	69db      	ldr	r3, [r3, #28]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d12d      	bne.n	8004dba <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	699b      	ldr	r3, [r3, #24]
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	4413      	add	r3, r2
 8004d66:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004d68:	68ba      	ldr	r2, [r7, #8]
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d90e      	bls.n	8004d8e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004d7c:	4b18      	ldr	r3, [pc, #96]	; (8004de0 <prvSwitchTimerLists+0xb8>)
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	3304      	adds	r3, #4
 8004d84:	4619      	mov	r1, r3
 8004d86:	4610      	mov	r0, r2
 8004d88:	f7fe f890 	bl	8002eac <vListInsert>
 8004d8c:	e015      	b.n	8004dba <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004d8e:	2300      	movs	r3, #0
 8004d90:	9300      	str	r3, [sp, #0]
 8004d92:	2300      	movs	r3, #0
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	2100      	movs	r1, #0
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f7ff fda3 	bl	80048e4 <xTimerGenericCommand>
 8004d9e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d109      	bne.n	8004dba <prvSwitchTimerLists+0x92>
 8004da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004daa:	f383 8811 	msr	BASEPRI, r3
 8004dae:	f3bf 8f6f 	isb	sy
 8004db2:	f3bf 8f4f 	dsb	sy
 8004db6:	603b      	str	r3, [r7, #0]
 8004db8:	e7fe      	b.n	8004db8 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004dba:	4b09      	ldr	r3, [pc, #36]	; (8004de0 <prvSwitchTimerLists+0xb8>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d1b5      	bne.n	8004d30 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004dc4:	4b06      	ldr	r3, [pc, #24]	; (8004de0 <prvSwitchTimerLists+0xb8>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004dca:	4b06      	ldr	r3, [pc, #24]	; (8004de4 <prvSwitchTimerLists+0xbc>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a04      	ldr	r2, [pc, #16]	; (8004de0 <prvSwitchTimerLists+0xb8>)
 8004dd0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004dd2:	4a04      	ldr	r2, [pc, #16]	; (8004de4 <prvSwitchTimerLists+0xbc>)
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	6013      	str	r3, [r2, #0]
}
 8004dd8:	bf00      	nop
 8004dda:	3718      	adds	r7, #24
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	20000e08 	.word	0x20000e08
 8004de4:	20000e0c 	.word	0x20000e0c

08004de8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004dee:	f000 f923 	bl	8005038 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004df2:	4b15      	ldr	r3, [pc, #84]	; (8004e48 <prvCheckForValidListAndQueue+0x60>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d120      	bne.n	8004e3c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004dfa:	4814      	ldr	r0, [pc, #80]	; (8004e4c <prvCheckForValidListAndQueue+0x64>)
 8004dfc:	f7fe f808 	bl	8002e10 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004e00:	4813      	ldr	r0, [pc, #76]	; (8004e50 <prvCheckForValidListAndQueue+0x68>)
 8004e02:	f7fe f805 	bl	8002e10 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004e06:	4b13      	ldr	r3, [pc, #76]	; (8004e54 <prvCheckForValidListAndQueue+0x6c>)
 8004e08:	4a10      	ldr	r2, [pc, #64]	; (8004e4c <prvCheckForValidListAndQueue+0x64>)
 8004e0a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004e0c:	4b12      	ldr	r3, [pc, #72]	; (8004e58 <prvCheckForValidListAndQueue+0x70>)
 8004e0e:	4a10      	ldr	r2, [pc, #64]	; (8004e50 <prvCheckForValidListAndQueue+0x68>)
 8004e10:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004e12:	2300      	movs	r3, #0
 8004e14:	9300      	str	r3, [sp, #0]
 8004e16:	4b11      	ldr	r3, [pc, #68]	; (8004e5c <prvCheckForValidListAndQueue+0x74>)
 8004e18:	4a11      	ldr	r2, [pc, #68]	; (8004e60 <prvCheckForValidListAndQueue+0x78>)
 8004e1a:	2110      	movs	r1, #16
 8004e1c:	200a      	movs	r0, #10
 8004e1e:	f7fe f90f 	bl	8003040 <xQueueGenericCreateStatic>
 8004e22:	4602      	mov	r2, r0
 8004e24:	4b08      	ldr	r3, [pc, #32]	; (8004e48 <prvCheckForValidListAndQueue+0x60>)
 8004e26:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004e28:	4b07      	ldr	r3, [pc, #28]	; (8004e48 <prvCheckForValidListAndQueue+0x60>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d005      	beq.n	8004e3c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004e30:	4b05      	ldr	r3, [pc, #20]	; (8004e48 <prvCheckForValidListAndQueue+0x60>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	490b      	ldr	r1, [pc, #44]	; (8004e64 <prvCheckForValidListAndQueue+0x7c>)
 8004e36:	4618      	mov	r0, r3
 8004e38:	f7fe fdcc 	bl	80039d4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e3c:	f000 f92a 	bl	8005094 <vPortExitCritical>
}
 8004e40:	bf00      	nop
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	20000e10 	.word	0x20000e10
 8004e4c:	20000de0 	.word	0x20000de0
 8004e50:	20000df4 	.word	0x20000df4
 8004e54:	20000e08 	.word	0x20000e08
 8004e58:	20000e0c 	.word	0x20000e0c
 8004e5c:	20000ebc 	.word	0x20000ebc
 8004e60:	20000e1c 	.word	0x20000e1c
 8004e64:	08005c3c 	.word	0x08005c3c

08004e68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	3b04      	subs	r3, #4
 8004e78:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004e80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	3b04      	subs	r3, #4
 8004e86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	f023 0201 	bic.w	r2, r3, #1
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	3b04      	subs	r3, #4
 8004e96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004e98:	4a08      	ldr	r2, [pc, #32]	; (8004ebc <pxPortInitialiseStack+0x54>)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	3b14      	subs	r3, #20
 8004ea2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	3b20      	subs	r3, #32
 8004eae:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3714      	adds	r7, #20
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bc80      	pop	{r7}
 8004eba:	4770      	bx	lr
 8004ebc:	08004ec1 	.word	0x08004ec1

08004ec0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004eca:	4b10      	ldr	r3, [pc, #64]	; (8004f0c <prvTaskExitError+0x4c>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ed2:	d009      	beq.n	8004ee8 <prvTaskExitError+0x28>
 8004ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed8:	f383 8811 	msr	BASEPRI, r3
 8004edc:	f3bf 8f6f 	isb	sy
 8004ee0:	f3bf 8f4f 	dsb	sy
 8004ee4:	60fb      	str	r3, [r7, #12]
 8004ee6:	e7fe      	b.n	8004ee6 <prvTaskExitError+0x26>
 8004ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eec:	f383 8811 	msr	BASEPRI, r3
 8004ef0:	f3bf 8f6f 	isb	sy
 8004ef4:	f3bf 8f4f 	dsb	sy
 8004ef8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004efa:	bf00      	nop
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d0fc      	beq.n	8004efc <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004f02:	bf00      	nop
 8004f04:	3714      	adds	r7, #20
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bc80      	pop	{r7}
 8004f0a:	4770      	bx	lr
 8004f0c:	20000030 	.word	0x20000030

08004f10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004f10:	4b07      	ldr	r3, [pc, #28]	; (8004f30 <pxCurrentTCBConst2>)
 8004f12:	6819      	ldr	r1, [r3, #0]
 8004f14:	6808      	ldr	r0, [r1, #0]
 8004f16:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004f1a:	f380 8809 	msr	PSP, r0
 8004f1e:	f3bf 8f6f 	isb	sy
 8004f22:	f04f 0000 	mov.w	r0, #0
 8004f26:	f380 8811 	msr	BASEPRI, r0
 8004f2a:	f04e 0e0d 	orr.w	lr, lr, #13
 8004f2e:	4770      	bx	lr

08004f30 <pxCurrentTCBConst2>:
 8004f30:	200008e0 	.word	0x200008e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004f34:	bf00      	nop
 8004f36:	bf00      	nop

08004f38 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004f38:	4806      	ldr	r0, [pc, #24]	; (8004f54 <prvPortStartFirstTask+0x1c>)
 8004f3a:	6800      	ldr	r0, [r0, #0]
 8004f3c:	6800      	ldr	r0, [r0, #0]
 8004f3e:	f380 8808 	msr	MSP, r0
 8004f42:	b662      	cpsie	i
 8004f44:	b661      	cpsie	f
 8004f46:	f3bf 8f4f 	dsb	sy
 8004f4a:	f3bf 8f6f 	isb	sy
 8004f4e:	df00      	svc	0
 8004f50:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004f52:	bf00      	nop
 8004f54:	e000ed08 	.word	0xe000ed08

08004f58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004f5e:	4b31      	ldr	r3, [pc, #196]	; (8005024 <xPortStartScheduler+0xcc>)
 8004f60:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	22ff      	movs	r2, #255	; 0xff
 8004f6e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004f78:	78fb      	ldrb	r3, [r7, #3]
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004f80:	b2da      	uxtb	r2, r3
 8004f82:	4b29      	ldr	r3, [pc, #164]	; (8005028 <xPortStartScheduler+0xd0>)
 8004f84:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004f86:	4b29      	ldr	r3, [pc, #164]	; (800502c <xPortStartScheduler+0xd4>)
 8004f88:	2207      	movs	r2, #7
 8004f8a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004f8c:	e009      	b.n	8004fa2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004f8e:	4b27      	ldr	r3, [pc, #156]	; (800502c <xPortStartScheduler+0xd4>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	3b01      	subs	r3, #1
 8004f94:	4a25      	ldr	r2, [pc, #148]	; (800502c <xPortStartScheduler+0xd4>)
 8004f96:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004f98:	78fb      	ldrb	r3, [r7, #3]
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	005b      	lsls	r3, r3, #1
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004fa2:	78fb      	ldrb	r3, [r7, #3]
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004faa:	2b80      	cmp	r3, #128	; 0x80
 8004fac:	d0ef      	beq.n	8004f8e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004fae:	4b1f      	ldr	r3, [pc, #124]	; (800502c <xPortStartScheduler+0xd4>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f1c3 0307 	rsb	r3, r3, #7
 8004fb6:	2b04      	cmp	r3, #4
 8004fb8:	d009      	beq.n	8004fce <xPortStartScheduler+0x76>
 8004fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fbe:	f383 8811 	msr	BASEPRI, r3
 8004fc2:	f3bf 8f6f 	isb	sy
 8004fc6:	f3bf 8f4f 	dsb	sy
 8004fca:	60bb      	str	r3, [r7, #8]
 8004fcc:	e7fe      	b.n	8004fcc <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004fce:	4b17      	ldr	r3, [pc, #92]	; (800502c <xPortStartScheduler+0xd4>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	021b      	lsls	r3, r3, #8
 8004fd4:	4a15      	ldr	r2, [pc, #84]	; (800502c <xPortStartScheduler+0xd4>)
 8004fd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004fd8:	4b14      	ldr	r3, [pc, #80]	; (800502c <xPortStartScheduler+0xd4>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004fe0:	4a12      	ldr	r2, [pc, #72]	; (800502c <xPortStartScheduler+0xd4>)
 8004fe2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	b2da      	uxtb	r2, r3
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004fec:	4b10      	ldr	r3, [pc, #64]	; (8005030 <xPortStartScheduler+0xd8>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a0f      	ldr	r2, [pc, #60]	; (8005030 <xPortStartScheduler+0xd8>)
 8004ff2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ff6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004ff8:	4b0d      	ldr	r3, [pc, #52]	; (8005030 <xPortStartScheduler+0xd8>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a0c      	ldr	r2, [pc, #48]	; (8005030 <xPortStartScheduler+0xd8>)
 8004ffe:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005002:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005004:	f000 f8b0 	bl	8005168 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005008:	4b0a      	ldr	r3, [pc, #40]	; (8005034 <xPortStartScheduler+0xdc>)
 800500a:	2200      	movs	r2, #0
 800500c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800500e:	f7ff ff93 	bl	8004f38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005012:	f7ff f8dd 	bl	80041d0 <vTaskSwitchContext>
	prvTaskExitError();
 8005016:	f7ff ff53 	bl	8004ec0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	e000e400 	.word	0xe000e400
 8005028:	20000f0c 	.word	0x20000f0c
 800502c:	20000f10 	.word	0x20000f10
 8005030:	e000ed20 	.word	0xe000ed20
 8005034:	20000030 	.word	0x20000030

08005038 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005042:	f383 8811 	msr	BASEPRI, r3
 8005046:	f3bf 8f6f 	isb	sy
 800504a:	f3bf 8f4f 	dsb	sy
 800504e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005050:	4b0e      	ldr	r3, [pc, #56]	; (800508c <vPortEnterCritical+0x54>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	3301      	adds	r3, #1
 8005056:	4a0d      	ldr	r2, [pc, #52]	; (800508c <vPortEnterCritical+0x54>)
 8005058:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800505a:	4b0c      	ldr	r3, [pc, #48]	; (800508c <vPortEnterCritical+0x54>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2b01      	cmp	r3, #1
 8005060:	d10e      	bne.n	8005080 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005062:	4b0b      	ldr	r3, [pc, #44]	; (8005090 <vPortEnterCritical+0x58>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	b2db      	uxtb	r3, r3
 8005068:	2b00      	cmp	r3, #0
 800506a:	d009      	beq.n	8005080 <vPortEnterCritical+0x48>
 800506c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005070:	f383 8811 	msr	BASEPRI, r3
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	603b      	str	r3, [r7, #0]
 800507e:	e7fe      	b.n	800507e <vPortEnterCritical+0x46>
	}
}
 8005080:	bf00      	nop
 8005082:	370c      	adds	r7, #12
 8005084:	46bd      	mov	sp, r7
 8005086:	bc80      	pop	{r7}
 8005088:	4770      	bx	lr
 800508a:	bf00      	nop
 800508c:	20000030 	.word	0x20000030
 8005090:	e000ed04 	.word	0xe000ed04

08005094 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800509a:	4b10      	ldr	r3, [pc, #64]	; (80050dc <vPortExitCritical+0x48>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d109      	bne.n	80050b6 <vPortExitCritical+0x22>
 80050a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a6:	f383 8811 	msr	BASEPRI, r3
 80050aa:	f3bf 8f6f 	isb	sy
 80050ae:	f3bf 8f4f 	dsb	sy
 80050b2:	607b      	str	r3, [r7, #4]
 80050b4:	e7fe      	b.n	80050b4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80050b6:	4b09      	ldr	r3, [pc, #36]	; (80050dc <vPortExitCritical+0x48>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	3b01      	subs	r3, #1
 80050bc:	4a07      	ldr	r2, [pc, #28]	; (80050dc <vPortExitCritical+0x48>)
 80050be:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80050c0:	4b06      	ldr	r3, [pc, #24]	; (80050dc <vPortExitCritical+0x48>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d104      	bne.n	80050d2 <vPortExitCritical+0x3e>
 80050c8:	2300      	movs	r3, #0
 80050ca:	603b      	str	r3, [r7, #0]
	__asm volatile
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80050d2:	bf00      	nop
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bc80      	pop	{r7}
 80050da:	4770      	bx	lr
 80050dc:	20000030 	.word	0x20000030

080050e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80050e0:	f3ef 8009 	mrs	r0, PSP
 80050e4:	f3bf 8f6f 	isb	sy
 80050e8:	4b0d      	ldr	r3, [pc, #52]	; (8005120 <pxCurrentTCBConst>)
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80050f0:	6010      	str	r0, [r2, #0]
 80050f2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80050f6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80050fa:	f380 8811 	msr	BASEPRI, r0
 80050fe:	f7ff f867 	bl	80041d0 <vTaskSwitchContext>
 8005102:	f04f 0000 	mov.w	r0, #0
 8005106:	f380 8811 	msr	BASEPRI, r0
 800510a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800510e:	6819      	ldr	r1, [r3, #0]
 8005110:	6808      	ldr	r0, [r1, #0]
 8005112:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005116:	f380 8809 	msr	PSP, r0
 800511a:	f3bf 8f6f 	isb	sy
 800511e:	4770      	bx	lr

08005120 <pxCurrentTCBConst>:
 8005120:	200008e0 	.word	0x200008e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005124:	bf00      	nop
 8005126:	bf00      	nop

08005128 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b082      	sub	sp, #8
 800512c:	af00      	add	r7, sp, #0
	__asm volatile
 800512e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005132:	f383 8811 	msr	BASEPRI, r3
 8005136:	f3bf 8f6f 	isb	sy
 800513a:	f3bf 8f4f 	dsb	sy
 800513e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005140:	f7fe ff88 	bl	8004054 <xTaskIncrementTick>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d003      	beq.n	8005152 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800514a:	4b06      	ldr	r3, [pc, #24]	; (8005164 <SysTick_Handler+0x3c>)
 800514c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	2300      	movs	r3, #0
 8005154:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800515c:	bf00      	nop
 800515e:	3708      	adds	r7, #8
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}
 8005164:	e000ed04 	.word	0xe000ed04

08005168 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005168:	b480      	push	{r7}
 800516a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800516c:	4b0a      	ldr	r3, [pc, #40]	; (8005198 <vPortSetupTimerInterrupt+0x30>)
 800516e:	2200      	movs	r2, #0
 8005170:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005172:	4b0a      	ldr	r3, [pc, #40]	; (800519c <vPortSetupTimerInterrupt+0x34>)
 8005174:	2200      	movs	r2, #0
 8005176:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005178:	4b09      	ldr	r3, [pc, #36]	; (80051a0 <vPortSetupTimerInterrupt+0x38>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a09      	ldr	r2, [pc, #36]	; (80051a4 <vPortSetupTimerInterrupt+0x3c>)
 800517e:	fba2 2303 	umull	r2, r3, r2, r3
 8005182:	099b      	lsrs	r3, r3, #6
 8005184:	4a08      	ldr	r2, [pc, #32]	; (80051a8 <vPortSetupTimerInterrupt+0x40>)
 8005186:	3b01      	subs	r3, #1
 8005188:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800518a:	4b03      	ldr	r3, [pc, #12]	; (8005198 <vPortSetupTimerInterrupt+0x30>)
 800518c:	2207      	movs	r2, #7
 800518e:	601a      	str	r2, [r3, #0]
}
 8005190:	bf00      	nop
 8005192:	46bd      	mov	sp, r7
 8005194:	bc80      	pop	{r7}
 8005196:	4770      	bx	lr
 8005198:	e000e010 	.word	0xe000e010
 800519c:	e000e018 	.word	0xe000e018
 80051a0:	20000024 	.word	0x20000024
 80051a4:	10624dd3 	.word	0x10624dd3
 80051a8:	e000e014 	.word	0xe000e014

080051ac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80051ac:	b480      	push	{r7}
 80051ae:	b085      	sub	sp, #20
 80051b0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80051b2:	f3ef 8305 	mrs	r3, IPSR
 80051b6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2b0f      	cmp	r3, #15
 80051bc:	d913      	bls.n	80051e6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80051be:	4a15      	ldr	r2, [pc, #84]	; (8005214 <vPortValidateInterruptPriority+0x68>)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	4413      	add	r3, r2
 80051c4:	781b      	ldrb	r3, [r3, #0]
 80051c6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80051c8:	4b13      	ldr	r3, [pc, #76]	; (8005218 <vPortValidateInterruptPriority+0x6c>)
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	7afa      	ldrb	r2, [r7, #11]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d209      	bcs.n	80051e6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80051d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051d6:	f383 8811 	msr	BASEPRI, r3
 80051da:	f3bf 8f6f 	isb	sy
 80051de:	f3bf 8f4f 	dsb	sy
 80051e2:	607b      	str	r3, [r7, #4]
 80051e4:	e7fe      	b.n	80051e4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80051e6:	4b0d      	ldr	r3, [pc, #52]	; (800521c <vPortValidateInterruptPriority+0x70>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80051ee:	4b0c      	ldr	r3, [pc, #48]	; (8005220 <vPortValidateInterruptPriority+0x74>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d909      	bls.n	800520a <vPortValidateInterruptPriority+0x5e>
 80051f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051fa:	f383 8811 	msr	BASEPRI, r3
 80051fe:	f3bf 8f6f 	isb	sy
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	603b      	str	r3, [r7, #0]
 8005208:	e7fe      	b.n	8005208 <vPortValidateInterruptPriority+0x5c>
	}
 800520a:	bf00      	nop
 800520c:	3714      	adds	r7, #20
 800520e:	46bd      	mov	sp, r7
 8005210:	bc80      	pop	{r7}
 8005212:	4770      	bx	lr
 8005214:	e000e3f0 	.word	0xe000e3f0
 8005218:	20000f0c 	.word	0x20000f0c
 800521c:	e000ed0c 	.word	0xe000ed0c
 8005220:	20000f10 	.word	0x20000f10

08005224 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b08a      	sub	sp, #40	; 0x28
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800522c:	2300      	movs	r3, #0
 800522e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005230:	f7fe fe58 	bl	8003ee4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005234:	4b57      	ldr	r3, [pc, #348]	; (8005394 <pvPortMalloc+0x170>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d101      	bne.n	8005240 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800523c:	f000 f90c 	bl	8005458 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005240:	4b55      	ldr	r3, [pc, #340]	; (8005398 <pvPortMalloc+0x174>)
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4013      	ands	r3, r2
 8005248:	2b00      	cmp	r3, #0
 800524a:	f040 808c 	bne.w	8005366 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d01c      	beq.n	800528e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005254:	2208      	movs	r2, #8
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4413      	add	r3, r2
 800525a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	f003 0307 	and.w	r3, r3, #7
 8005262:	2b00      	cmp	r3, #0
 8005264:	d013      	beq.n	800528e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f023 0307 	bic.w	r3, r3, #7
 800526c:	3308      	adds	r3, #8
 800526e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f003 0307 	and.w	r3, r3, #7
 8005276:	2b00      	cmp	r3, #0
 8005278:	d009      	beq.n	800528e <pvPortMalloc+0x6a>
 800527a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800527e:	f383 8811 	msr	BASEPRI, r3
 8005282:	f3bf 8f6f 	isb	sy
 8005286:	f3bf 8f4f 	dsb	sy
 800528a:	617b      	str	r3, [r7, #20]
 800528c:	e7fe      	b.n	800528c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d068      	beq.n	8005366 <pvPortMalloc+0x142>
 8005294:	4b41      	ldr	r3, [pc, #260]	; (800539c <pvPortMalloc+0x178>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	429a      	cmp	r2, r3
 800529c:	d863      	bhi.n	8005366 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800529e:	4b40      	ldr	r3, [pc, #256]	; (80053a0 <pvPortMalloc+0x17c>)
 80052a0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80052a2:	4b3f      	ldr	r3, [pc, #252]	; (80053a0 <pvPortMalloc+0x17c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80052a8:	e004      	b.n	80052b4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80052aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ac:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80052ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80052b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d903      	bls.n	80052c6 <pvPortMalloc+0xa2>
 80052be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1f1      	bne.n	80052aa <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80052c6:	4b33      	ldr	r3, [pc, #204]	; (8005394 <pvPortMalloc+0x170>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d04a      	beq.n	8005366 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80052d0:	6a3b      	ldr	r3, [r7, #32]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	2208      	movs	r2, #8
 80052d6:	4413      	add	r3, r2
 80052d8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80052da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	6a3b      	ldr	r3, [r7, #32]
 80052e0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80052e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e4:	685a      	ldr	r2, [r3, #4]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	1ad2      	subs	r2, r2, r3
 80052ea:	2308      	movs	r3, #8
 80052ec:	005b      	lsls	r3, r3, #1
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d91e      	bls.n	8005330 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80052f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4413      	add	r3, r2
 80052f8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	f003 0307 	and.w	r3, r3, #7
 8005300:	2b00      	cmp	r3, #0
 8005302:	d009      	beq.n	8005318 <pvPortMalloc+0xf4>
 8005304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005308:	f383 8811 	msr	BASEPRI, r3
 800530c:	f3bf 8f6f 	isb	sy
 8005310:	f3bf 8f4f 	dsb	sy
 8005314:	613b      	str	r3, [r7, #16]
 8005316:	e7fe      	b.n	8005316 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531a:	685a      	ldr	r2, [r3, #4]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	1ad2      	subs	r2, r2, r3
 8005320:	69bb      	ldr	r3, [r7, #24]
 8005322:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800532a:	69b8      	ldr	r0, [r7, #24]
 800532c:	f000 f8f6 	bl	800551c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005330:	4b1a      	ldr	r3, [pc, #104]	; (800539c <pvPortMalloc+0x178>)
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	4a18      	ldr	r2, [pc, #96]	; (800539c <pvPortMalloc+0x178>)
 800533c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800533e:	4b17      	ldr	r3, [pc, #92]	; (800539c <pvPortMalloc+0x178>)
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	4b18      	ldr	r3, [pc, #96]	; (80053a4 <pvPortMalloc+0x180>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	429a      	cmp	r2, r3
 8005348:	d203      	bcs.n	8005352 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800534a:	4b14      	ldr	r3, [pc, #80]	; (800539c <pvPortMalloc+0x178>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a15      	ldr	r2, [pc, #84]	; (80053a4 <pvPortMalloc+0x180>)
 8005350:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005354:	685a      	ldr	r2, [r3, #4]
 8005356:	4b10      	ldr	r3, [pc, #64]	; (8005398 <pvPortMalloc+0x174>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	431a      	orrs	r2, r3
 800535c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800535e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005362:	2200      	movs	r2, #0
 8005364:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005366:	f7fe fdcb 	bl	8003f00 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	f003 0307 	and.w	r3, r3, #7
 8005370:	2b00      	cmp	r3, #0
 8005372:	d009      	beq.n	8005388 <pvPortMalloc+0x164>
 8005374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005378:	f383 8811 	msr	BASEPRI, r3
 800537c:	f3bf 8f6f 	isb	sy
 8005380:	f3bf 8f4f 	dsb	sy
 8005384:	60fb      	str	r3, [r7, #12]
 8005386:	e7fe      	b.n	8005386 <pvPortMalloc+0x162>
	return pvReturn;
 8005388:	69fb      	ldr	r3, [r7, #28]
}
 800538a:	4618      	mov	r0, r3
 800538c:	3728      	adds	r7, #40	; 0x28
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	20001b1c 	.word	0x20001b1c
 8005398:	20001b28 	.word	0x20001b28
 800539c:	20001b20 	.word	0x20001b20
 80053a0:	20001b14 	.word	0x20001b14
 80053a4:	20001b24 	.word	0x20001b24

080053a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b086      	sub	sp, #24
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d046      	beq.n	8005448 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80053ba:	2308      	movs	r3, #8
 80053bc:	425b      	negs	r3, r3
 80053be:	697a      	ldr	r2, [r7, #20]
 80053c0:	4413      	add	r3, r2
 80053c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	4b20      	ldr	r3, [pc, #128]	; (8005450 <vPortFree+0xa8>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4013      	ands	r3, r2
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d109      	bne.n	80053ea <vPortFree+0x42>
 80053d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053da:	f383 8811 	msr	BASEPRI, r3
 80053de:	f3bf 8f6f 	isb	sy
 80053e2:	f3bf 8f4f 	dsb	sy
 80053e6:	60fb      	str	r3, [r7, #12]
 80053e8:	e7fe      	b.n	80053e8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d009      	beq.n	8005406 <vPortFree+0x5e>
 80053f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053f6:	f383 8811 	msr	BASEPRI, r3
 80053fa:	f3bf 8f6f 	isb	sy
 80053fe:	f3bf 8f4f 	dsb	sy
 8005402:	60bb      	str	r3, [r7, #8]
 8005404:	e7fe      	b.n	8005404 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	685a      	ldr	r2, [r3, #4]
 800540a:	4b11      	ldr	r3, [pc, #68]	; (8005450 <vPortFree+0xa8>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4013      	ands	r3, r2
 8005410:	2b00      	cmp	r3, #0
 8005412:	d019      	beq.n	8005448 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d115      	bne.n	8005448 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	685a      	ldr	r2, [r3, #4]
 8005420:	4b0b      	ldr	r3, [pc, #44]	; (8005450 <vPortFree+0xa8>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	43db      	mvns	r3, r3
 8005426:	401a      	ands	r2, r3
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800542c:	f7fe fd5a 	bl	8003ee4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	685a      	ldr	r2, [r3, #4]
 8005434:	4b07      	ldr	r3, [pc, #28]	; (8005454 <vPortFree+0xac>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4413      	add	r3, r2
 800543a:	4a06      	ldr	r2, [pc, #24]	; (8005454 <vPortFree+0xac>)
 800543c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800543e:	6938      	ldr	r0, [r7, #16]
 8005440:	f000 f86c 	bl	800551c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005444:	f7fe fd5c 	bl	8003f00 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005448:	bf00      	nop
 800544a:	3718      	adds	r7, #24
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}
 8005450:	20001b28 	.word	0x20001b28
 8005454:	20001b20 	.word	0x20001b20

08005458 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005458:	b480      	push	{r7}
 800545a:	b085      	sub	sp, #20
 800545c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800545e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005462:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005464:	4b27      	ldr	r3, [pc, #156]	; (8005504 <prvHeapInit+0xac>)
 8005466:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f003 0307 	and.w	r3, r3, #7
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00c      	beq.n	800548c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	3307      	adds	r3, #7
 8005476:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f023 0307 	bic.w	r3, r3, #7
 800547e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005480:	68ba      	ldr	r2, [r7, #8]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	4a1f      	ldr	r2, [pc, #124]	; (8005504 <prvHeapInit+0xac>)
 8005488:	4413      	add	r3, r2
 800548a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005490:	4a1d      	ldr	r2, [pc, #116]	; (8005508 <prvHeapInit+0xb0>)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005496:	4b1c      	ldr	r3, [pc, #112]	; (8005508 <prvHeapInit+0xb0>)
 8005498:	2200      	movs	r2, #0
 800549a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68ba      	ldr	r2, [r7, #8]
 80054a0:	4413      	add	r3, r2
 80054a2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80054a4:	2208      	movs	r2, #8
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	1a9b      	subs	r3, r3, r2
 80054aa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 0307 	bic.w	r3, r3, #7
 80054b2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	4a15      	ldr	r2, [pc, #84]	; (800550c <prvHeapInit+0xb4>)
 80054b8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80054ba:	4b14      	ldr	r3, [pc, #80]	; (800550c <prvHeapInit+0xb4>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	2200      	movs	r2, #0
 80054c0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80054c2:	4b12      	ldr	r3, [pc, #72]	; (800550c <prvHeapInit+0xb4>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2200      	movs	r2, #0
 80054c8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	1ad2      	subs	r2, r2, r3
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80054d8:	4b0c      	ldr	r3, [pc, #48]	; (800550c <prvHeapInit+0xb4>)
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	4a0a      	ldr	r2, [pc, #40]	; (8005510 <prvHeapInit+0xb8>)
 80054e6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	4a09      	ldr	r2, [pc, #36]	; (8005514 <prvHeapInit+0xbc>)
 80054ee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80054f0:	4b09      	ldr	r3, [pc, #36]	; (8005518 <prvHeapInit+0xc0>)
 80054f2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80054f6:	601a      	str	r2, [r3, #0]
}
 80054f8:	bf00      	nop
 80054fa:	3714      	adds	r7, #20
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bc80      	pop	{r7}
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	20000f14 	.word	0x20000f14
 8005508:	20001b14 	.word	0x20001b14
 800550c:	20001b1c 	.word	0x20001b1c
 8005510:	20001b24 	.word	0x20001b24
 8005514:	20001b20 	.word	0x20001b20
 8005518:	20001b28 	.word	0x20001b28

0800551c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005524:	4b27      	ldr	r3, [pc, #156]	; (80055c4 <prvInsertBlockIntoFreeList+0xa8>)
 8005526:	60fb      	str	r3, [r7, #12]
 8005528:	e002      	b.n	8005530 <prvInsertBlockIntoFreeList+0x14>
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	60fb      	str	r3, [r7, #12]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	429a      	cmp	r2, r3
 8005538:	d8f7      	bhi.n	800552a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	68ba      	ldr	r2, [r7, #8]
 8005544:	4413      	add	r3, r2
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	429a      	cmp	r2, r3
 800554a:	d108      	bne.n	800555e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	685a      	ldr	r2, [r3, #4]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	441a      	add	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	441a      	add	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	429a      	cmp	r2, r3
 8005570:	d118      	bne.n	80055a4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	4b14      	ldr	r3, [pc, #80]	; (80055c8 <prvInsertBlockIntoFreeList+0xac>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	429a      	cmp	r2, r3
 800557c:	d00d      	beq.n	800559a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	685a      	ldr	r2, [r3, #4]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	441a      	add	r2, r3
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	601a      	str	r2, [r3, #0]
 8005598:	e008      	b.n	80055ac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800559a:	4b0b      	ldr	r3, [pc, #44]	; (80055c8 <prvInsertBlockIntoFreeList+0xac>)
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	601a      	str	r2, [r3, #0]
 80055a2:	e003      	b.n	80055ac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80055ac:	68fa      	ldr	r2, [r7, #12]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d002      	beq.n	80055ba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80055ba:	bf00      	nop
 80055bc:	3714      	adds	r7, #20
 80055be:	46bd      	mov	sp, r7
 80055c0:	bc80      	pop	{r7}
 80055c2:	4770      	bx	lr
 80055c4:	20001b14 	.word	0x20001b14
 80055c8:	20001b1c 	.word	0x20001b1c

080055cc <atoi>:
 80055cc:	220a      	movs	r2, #10
 80055ce:	2100      	movs	r1, #0
 80055d0:	f000 b916 	b.w	8005800 <strtol>

080055d4 <__errno>:
 80055d4:	4b01      	ldr	r3, [pc, #4]	; (80055dc <__errno+0x8>)
 80055d6:	6818      	ldr	r0, [r3, #0]
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	20000034 	.word	0x20000034

080055e0 <__libc_init_array>:
 80055e0:	b570      	push	{r4, r5, r6, lr}
 80055e2:	2500      	movs	r5, #0
 80055e4:	4e0c      	ldr	r6, [pc, #48]	; (8005618 <__libc_init_array+0x38>)
 80055e6:	4c0d      	ldr	r4, [pc, #52]	; (800561c <__libc_init_array+0x3c>)
 80055e8:	1ba4      	subs	r4, r4, r6
 80055ea:	10a4      	asrs	r4, r4, #2
 80055ec:	42a5      	cmp	r5, r4
 80055ee:	d109      	bne.n	8005604 <__libc_init_array+0x24>
 80055f0:	f000 f9b4 	bl	800595c <_init>
 80055f4:	2500      	movs	r5, #0
 80055f6:	4e0a      	ldr	r6, [pc, #40]	; (8005620 <__libc_init_array+0x40>)
 80055f8:	4c0a      	ldr	r4, [pc, #40]	; (8005624 <__libc_init_array+0x44>)
 80055fa:	1ba4      	subs	r4, r4, r6
 80055fc:	10a4      	asrs	r4, r4, #2
 80055fe:	42a5      	cmp	r5, r4
 8005600:	d105      	bne.n	800560e <__libc_init_array+0x2e>
 8005602:	bd70      	pop	{r4, r5, r6, pc}
 8005604:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005608:	4798      	blx	r3
 800560a:	3501      	adds	r5, #1
 800560c:	e7ee      	b.n	80055ec <__libc_init_array+0xc>
 800560e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005612:	4798      	blx	r3
 8005614:	3501      	adds	r5, #1
 8005616:	e7f2      	b.n	80055fe <__libc_init_array+0x1e>
 8005618:	08005e04 	.word	0x08005e04
 800561c:	08005e04 	.word	0x08005e04
 8005620:	08005e04 	.word	0x08005e04
 8005624:	08005e08 	.word	0x08005e08

08005628 <memcpy>:
 8005628:	b510      	push	{r4, lr}
 800562a:	1e43      	subs	r3, r0, #1
 800562c:	440a      	add	r2, r1
 800562e:	4291      	cmp	r1, r2
 8005630:	d100      	bne.n	8005634 <memcpy+0xc>
 8005632:	bd10      	pop	{r4, pc}
 8005634:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005638:	f803 4f01 	strb.w	r4, [r3, #1]!
 800563c:	e7f7      	b.n	800562e <memcpy+0x6>

0800563e <memset>:
 800563e:	4603      	mov	r3, r0
 8005640:	4402      	add	r2, r0
 8005642:	4293      	cmp	r3, r2
 8005644:	d100      	bne.n	8005648 <memset+0xa>
 8005646:	4770      	bx	lr
 8005648:	f803 1b01 	strb.w	r1, [r3], #1
 800564c:	e7f9      	b.n	8005642 <memset+0x4>

0800564e <strcpy>:
 800564e:	4603      	mov	r3, r0
 8005650:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005654:	f803 2b01 	strb.w	r2, [r3], #1
 8005658:	2a00      	cmp	r2, #0
 800565a:	d1f9      	bne.n	8005650 <strcpy+0x2>
 800565c:	4770      	bx	lr
	...

08005660 <strtok>:
 8005660:	4b13      	ldr	r3, [pc, #76]	; (80056b0 <strtok+0x50>)
 8005662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005666:	681d      	ldr	r5, [r3, #0]
 8005668:	4606      	mov	r6, r0
 800566a:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800566c:	460f      	mov	r7, r1
 800566e:	b9b4      	cbnz	r4, 800569e <strtok+0x3e>
 8005670:	2050      	movs	r0, #80	; 0x50
 8005672:	f000 f8df 	bl	8005834 <malloc>
 8005676:	65a8      	str	r0, [r5, #88]	; 0x58
 8005678:	e9c0 4400 	strd	r4, r4, [r0]
 800567c:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005680:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005684:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8005688:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800568c:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8005690:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8005694:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8005698:	6184      	str	r4, [r0, #24]
 800569a:	7704      	strb	r4, [r0, #28]
 800569c:	6244      	str	r4, [r0, #36]	; 0x24
 800569e:	6daa      	ldr	r2, [r5, #88]	; 0x58
 80056a0:	4639      	mov	r1, r7
 80056a2:	4630      	mov	r0, r6
 80056a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056a8:	2301      	movs	r3, #1
 80056aa:	f000 b803 	b.w	80056b4 <__strtok_r>
 80056ae:	bf00      	nop
 80056b0:	20000034 	.word	0x20000034

080056b4 <__strtok_r>:
 80056b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056b6:	b918      	cbnz	r0, 80056c0 <__strtok_r+0xc>
 80056b8:	6810      	ldr	r0, [r2, #0]
 80056ba:	b908      	cbnz	r0, 80056c0 <__strtok_r+0xc>
 80056bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056be:	4620      	mov	r0, r4
 80056c0:	4604      	mov	r4, r0
 80056c2:	460f      	mov	r7, r1
 80056c4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80056c8:	f817 6b01 	ldrb.w	r6, [r7], #1
 80056cc:	b91e      	cbnz	r6, 80056d6 <__strtok_r+0x22>
 80056ce:	b96d      	cbnz	r5, 80056ec <__strtok_r+0x38>
 80056d0:	6015      	str	r5, [r2, #0]
 80056d2:	4628      	mov	r0, r5
 80056d4:	e7f2      	b.n	80056bc <__strtok_r+0x8>
 80056d6:	42b5      	cmp	r5, r6
 80056d8:	d1f6      	bne.n	80056c8 <__strtok_r+0x14>
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1ef      	bne.n	80056be <__strtok_r+0xa>
 80056de:	6014      	str	r4, [r2, #0]
 80056e0:	7003      	strb	r3, [r0, #0]
 80056e2:	e7eb      	b.n	80056bc <__strtok_r+0x8>
 80056e4:	462b      	mov	r3, r5
 80056e6:	e00d      	b.n	8005704 <__strtok_r+0x50>
 80056e8:	b926      	cbnz	r6, 80056f4 <__strtok_r+0x40>
 80056ea:	461c      	mov	r4, r3
 80056ec:	4623      	mov	r3, r4
 80056ee:	460f      	mov	r7, r1
 80056f0:	f813 5b01 	ldrb.w	r5, [r3], #1
 80056f4:	f817 6b01 	ldrb.w	r6, [r7], #1
 80056f8:	42b5      	cmp	r5, r6
 80056fa:	d1f5      	bne.n	80056e8 <__strtok_r+0x34>
 80056fc:	2d00      	cmp	r5, #0
 80056fe:	d0f1      	beq.n	80056e4 <__strtok_r+0x30>
 8005700:	2100      	movs	r1, #0
 8005702:	7021      	strb	r1, [r4, #0]
 8005704:	6013      	str	r3, [r2, #0]
 8005706:	e7d9      	b.n	80056bc <__strtok_r+0x8>

08005708 <_strtol_l.isra.0>:
 8005708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800570c:	4680      	mov	r8, r0
 800570e:	4689      	mov	r9, r1
 8005710:	4692      	mov	sl, r2
 8005712:	461e      	mov	r6, r3
 8005714:	460f      	mov	r7, r1
 8005716:	463d      	mov	r5, r7
 8005718:	9808      	ldr	r0, [sp, #32]
 800571a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800571e:	f000 f885 	bl	800582c <__locale_ctype_ptr_l>
 8005722:	4420      	add	r0, r4
 8005724:	7843      	ldrb	r3, [r0, #1]
 8005726:	f013 0308 	ands.w	r3, r3, #8
 800572a:	d132      	bne.n	8005792 <_strtol_l.isra.0+0x8a>
 800572c:	2c2d      	cmp	r4, #45	; 0x2d
 800572e:	d132      	bne.n	8005796 <_strtol_l.isra.0+0x8e>
 8005730:	2201      	movs	r2, #1
 8005732:	787c      	ldrb	r4, [r7, #1]
 8005734:	1cbd      	adds	r5, r7, #2
 8005736:	2e00      	cmp	r6, #0
 8005738:	d05d      	beq.n	80057f6 <_strtol_l.isra.0+0xee>
 800573a:	2e10      	cmp	r6, #16
 800573c:	d109      	bne.n	8005752 <_strtol_l.isra.0+0x4a>
 800573e:	2c30      	cmp	r4, #48	; 0x30
 8005740:	d107      	bne.n	8005752 <_strtol_l.isra.0+0x4a>
 8005742:	782b      	ldrb	r3, [r5, #0]
 8005744:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005748:	2b58      	cmp	r3, #88	; 0x58
 800574a:	d14f      	bne.n	80057ec <_strtol_l.isra.0+0xe4>
 800574c:	2610      	movs	r6, #16
 800574e:	786c      	ldrb	r4, [r5, #1]
 8005750:	3502      	adds	r5, #2
 8005752:	2a00      	cmp	r2, #0
 8005754:	bf14      	ite	ne
 8005756:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800575a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800575e:	2700      	movs	r7, #0
 8005760:	fbb1 fcf6 	udiv	ip, r1, r6
 8005764:	4638      	mov	r0, r7
 8005766:	fb06 1e1c 	mls	lr, r6, ip, r1
 800576a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800576e:	2b09      	cmp	r3, #9
 8005770:	d817      	bhi.n	80057a2 <_strtol_l.isra.0+0x9a>
 8005772:	461c      	mov	r4, r3
 8005774:	42a6      	cmp	r6, r4
 8005776:	dd23      	ble.n	80057c0 <_strtol_l.isra.0+0xb8>
 8005778:	1c7b      	adds	r3, r7, #1
 800577a:	d007      	beq.n	800578c <_strtol_l.isra.0+0x84>
 800577c:	4584      	cmp	ip, r0
 800577e:	d31c      	bcc.n	80057ba <_strtol_l.isra.0+0xb2>
 8005780:	d101      	bne.n	8005786 <_strtol_l.isra.0+0x7e>
 8005782:	45a6      	cmp	lr, r4
 8005784:	db19      	blt.n	80057ba <_strtol_l.isra.0+0xb2>
 8005786:	2701      	movs	r7, #1
 8005788:	fb00 4006 	mla	r0, r0, r6, r4
 800578c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005790:	e7eb      	b.n	800576a <_strtol_l.isra.0+0x62>
 8005792:	462f      	mov	r7, r5
 8005794:	e7bf      	b.n	8005716 <_strtol_l.isra.0+0xe>
 8005796:	2c2b      	cmp	r4, #43	; 0x2b
 8005798:	bf04      	itt	eq
 800579a:	1cbd      	addeq	r5, r7, #2
 800579c:	787c      	ldrbeq	r4, [r7, #1]
 800579e:	461a      	mov	r2, r3
 80057a0:	e7c9      	b.n	8005736 <_strtol_l.isra.0+0x2e>
 80057a2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80057a6:	2b19      	cmp	r3, #25
 80057a8:	d801      	bhi.n	80057ae <_strtol_l.isra.0+0xa6>
 80057aa:	3c37      	subs	r4, #55	; 0x37
 80057ac:	e7e2      	b.n	8005774 <_strtol_l.isra.0+0x6c>
 80057ae:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80057b2:	2b19      	cmp	r3, #25
 80057b4:	d804      	bhi.n	80057c0 <_strtol_l.isra.0+0xb8>
 80057b6:	3c57      	subs	r4, #87	; 0x57
 80057b8:	e7dc      	b.n	8005774 <_strtol_l.isra.0+0x6c>
 80057ba:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80057be:	e7e5      	b.n	800578c <_strtol_l.isra.0+0x84>
 80057c0:	1c7b      	adds	r3, r7, #1
 80057c2:	d108      	bne.n	80057d6 <_strtol_l.isra.0+0xce>
 80057c4:	2322      	movs	r3, #34	; 0x22
 80057c6:	4608      	mov	r0, r1
 80057c8:	f8c8 3000 	str.w	r3, [r8]
 80057cc:	f1ba 0f00 	cmp.w	sl, #0
 80057d0:	d107      	bne.n	80057e2 <_strtol_l.isra.0+0xda>
 80057d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057d6:	b102      	cbz	r2, 80057da <_strtol_l.isra.0+0xd2>
 80057d8:	4240      	negs	r0, r0
 80057da:	f1ba 0f00 	cmp.w	sl, #0
 80057de:	d0f8      	beq.n	80057d2 <_strtol_l.isra.0+0xca>
 80057e0:	b10f      	cbz	r7, 80057e6 <_strtol_l.isra.0+0xde>
 80057e2:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80057e6:	f8ca 9000 	str.w	r9, [sl]
 80057ea:	e7f2      	b.n	80057d2 <_strtol_l.isra.0+0xca>
 80057ec:	2430      	movs	r4, #48	; 0x30
 80057ee:	2e00      	cmp	r6, #0
 80057f0:	d1af      	bne.n	8005752 <_strtol_l.isra.0+0x4a>
 80057f2:	2608      	movs	r6, #8
 80057f4:	e7ad      	b.n	8005752 <_strtol_l.isra.0+0x4a>
 80057f6:	2c30      	cmp	r4, #48	; 0x30
 80057f8:	d0a3      	beq.n	8005742 <_strtol_l.isra.0+0x3a>
 80057fa:	260a      	movs	r6, #10
 80057fc:	e7a9      	b.n	8005752 <_strtol_l.isra.0+0x4a>
	...

08005800 <strtol>:
 8005800:	4b08      	ldr	r3, [pc, #32]	; (8005824 <strtol+0x24>)
 8005802:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005804:	681c      	ldr	r4, [r3, #0]
 8005806:	4d08      	ldr	r5, [pc, #32]	; (8005828 <strtol+0x28>)
 8005808:	6a23      	ldr	r3, [r4, #32]
 800580a:	2b00      	cmp	r3, #0
 800580c:	bf08      	it	eq
 800580e:	462b      	moveq	r3, r5
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	4613      	mov	r3, r2
 8005814:	460a      	mov	r2, r1
 8005816:	4601      	mov	r1, r0
 8005818:	4620      	mov	r0, r4
 800581a:	f7ff ff75 	bl	8005708 <_strtol_l.isra.0>
 800581e:	b003      	add	sp, #12
 8005820:	bd30      	pop	{r4, r5, pc}
 8005822:	bf00      	nop
 8005824:	20000034 	.word	0x20000034
 8005828:	20000098 	.word	0x20000098

0800582c <__locale_ctype_ptr_l>:
 800582c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8005830:	4770      	bx	lr
	...

08005834 <malloc>:
 8005834:	4b02      	ldr	r3, [pc, #8]	; (8005840 <malloc+0xc>)
 8005836:	4601      	mov	r1, r0
 8005838:	6818      	ldr	r0, [r3, #0]
 800583a:	f000 b815 	b.w	8005868 <_malloc_r>
 800583e:	bf00      	nop
 8005840:	20000034 	.word	0x20000034

08005844 <__ascii_mbtowc>:
 8005844:	b082      	sub	sp, #8
 8005846:	b901      	cbnz	r1, 800584a <__ascii_mbtowc+0x6>
 8005848:	a901      	add	r1, sp, #4
 800584a:	b142      	cbz	r2, 800585e <__ascii_mbtowc+0x1a>
 800584c:	b14b      	cbz	r3, 8005862 <__ascii_mbtowc+0x1e>
 800584e:	7813      	ldrb	r3, [r2, #0]
 8005850:	600b      	str	r3, [r1, #0]
 8005852:	7812      	ldrb	r2, [r2, #0]
 8005854:	1c10      	adds	r0, r2, #0
 8005856:	bf18      	it	ne
 8005858:	2001      	movne	r0, #1
 800585a:	b002      	add	sp, #8
 800585c:	4770      	bx	lr
 800585e:	4610      	mov	r0, r2
 8005860:	e7fb      	b.n	800585a <__ascii_mbtowc+0x16>
 8005862:	f06f 0001 	mvn.w	r0, #1
 8005866:	e7f8      	b.n	800585a <__ascii_mbtowc+0x16>

08005868 <_malloc_r>:
 8005868:	b570      	push	{r4, r5, r6, lr}
 800586a:	1ccd      	adds	r5, r1, #3
 800586c:	f025 0503 	bic.w	r5, r5, #3
 8005870:	3508      	adds	r5, #8
 8005872:	2d0c      	cmp	r5, #12
 8005874:	bf38      	it	cc
 8005876:	250c      	movcc	r5, #12
 8005878:	2d00      	cmp	r5, #0
 800587a:	4606      	mov	r6, r0
 800587c:	db01      	blt.n	8005882 <_malloc_r+0x1a>
 800587e:	42a9      	cmp	r1, r5
 8005880:	d903      	bls.n	800588a <_malloc_r+0x22>
 8005882:	230c      	movs	r3, #12
 8005884:	6033      	str	r3, [r6, #0]
 8005886:	2000      	movs	r0, #0
 8005888:	bd70      	pop	{r4, r5, r6, pc}
 800588a:	f000 f864 	bl	8005956 <__malloc_lock>
 800588e:	4a21      	ldr	r2, [pc, #132]	; (8005914 <_malloc_r+0xac>)
 8005890:	6814      	ldr	r4, [r2, #0]
 8005892:	4621      	mov	r1, r4
 8005894:	b991      	cbnz	r1, 80058bc <_malloc_r+0x54>
 8005896:	4c20      	ldr	r4, [pc, #128]	; (8005918 <_malloc_r+0xb0>)
 8005898:	6823      	ldr	r3, [r4, #0]
 800589a:	b91b      	cbnz	r3, 80058a4 <_malloc_r+0x3c>
 800589c:	4630      	mov	r0, r6
 800589e:	f000 f83d 	bl	800591c <_sbrk_r>
 80058a2:	6020      	str	r0, [r4, #0]
 80058a4:	4629      	mov	r1, r5
 80058a6:	4630      	mov	r0, r6
 80058a8:	f000 f838 	bl	800591c <_sbrk_r>
 80058ac:	1c43      	adds	r3, r0, #1
 80058ae:	d124      	bne.n	80058fa <_malloc_r+0x92>
 80058b0:	230c      	movs	r3, #12
 80058b2:	4630      	mov	r0, r6
 80058b4:	6033      	str	r3, [r6, #0]
 80058b6:	f000 f84f 	bl	8005958 <__malloc_unlock>
 80058ba:	e7e4      	b.n	8005886 <_malloc_r+0x1e>
 80058bc:	680b      	ldr	r3, [r1, #0]
 80058be:	1b5b      	subs	r3, r3, r5
 80058c0:	d418      	bmi.n	80058f4 <_malloc_r+0x8c>
 80058c2:	2b0b      	cmp	r3, #11
 80058c4:	d90f      	bls.n	80058e6 <_malloc_r+0x7e>
 80058c6:	600b      	str	r3, [r1, #0]
 80058c8:	18cc      	adds	r4, r1, r3
 80058ca:	50cd      	str	r5, [r1, r3]
 80058cc:	4630      	mov	r0, r6
 80058ce:	f000 f843 	bl	8005958 <__malloc_unlock>
 80058d2:	f104 000b 	add.w	r0, r4, #11
 80058d6:	1d23      	adds	r3, r4, #4
 80058d8:	f020 0007 	bic.w	r0, r0, #7
 80058dc:	1ac3      	subs	r3, r0, r3
 80058de:	d0d3      	beq.n	8005888 <_malloc_r+0x20>
 80058e0:	425a      	negs	r2, r3
 80058e2:	50e2      	str	r2, [r4, r3]
 80058e4:	e7d0      	b.n	8005888 <_malloc_r+0x20>
 80058e6:	684b      	ldr	r3, [r1, #4]
 80058e8:	428c      	cmp	r4, r1
 80058ea:	bf16      	itet	ne
 80058ec:	6063      	strne	r3, [r4, #4]
 80058ee:	6013      	streq	r3, [r2, #0]
 80058f0:	460c      	movne	r4, r1
 80058f2:	e7eb      	b.n	80058cc <_malloc_r+0x64>
 80058f4:	460c      	mov	r4, r1
 80058f6:	6849      	ldr	r1, [r1, #4]
 80058f8:	e7cc      	b.n	8005894 <_malloc_r+0x2c>
 80058fa:	1cc4      	adds	r4, r0, #3
 80058fc:	f024 0403 	bic.w	r4, r4, #3
 8005900:	42a0      	cmp	r0, r4
 8005902:	d005      	beq.n	8005910 <_malloc_r+0xa8>
 8005904:	1a21      	subs	r1, r4, r0
 8005906:	4630      	mov	r0, r6
 8005908:	f000 f808 	bl	800591c <_sbrk_r>
 800590c:	3001      	adds	r0, #1
 800590e:	d0cf      	beq.n	80058b0 <_malloc_r+0x48>
 8005910:	6025      	str	r5, [r4, #0]
 8005912:	e7db      	b.n	80058cc <_malloc_r+0x64>
 8005914:	20001b2c 	.word	0x20001b2c
 8005918:	20001b30 	.word	0x20001b30

0800591c <_sbrk_r>:
 800591c:	b538      	push	{r3, r4, r5, lr}
 800591e:	2300      	movs	r3, #0
 8005920:	4c05      	ldr	r4, [pc, #20]	; (8005938 <_sbrk_r+0x1c>)
 8005922:	4605      	mov	r5, r0
 8005924:	4608      	mov	r0, r1
 8005926:	6023      	str	r3, [r4, #0]
 8005928:	f7fb fb88 	bl	800103c <_sbrk>
 800592c:	1c43      	adds	r3, r0, #1
 800592e:	d102      	bne.n	8005936 <_sbrk_r+0x1a>
 8005930:	6823      	ldr	r3, [r4, #0]
 8005932:	b103      	cbz	r3, 8005936 <_sbrk_r+0x1a>
 8005934:	602b      	str	r3, [r5, #0]
 8005936:	bd38      	pop	{r3, r4, r5, pc}
 8005938:	20001c48 	.word	0x20001c48

0800593c <__ascii_wctomb>:
 800593c:	b149      	cbz	r1, 8005952 <__ascii_wctomb+0x16>
 800593e:	2aff      	cmp	r2, #255	; 0xff
 8005940:	bf8b      	itete	hi
 8005942:	238a      	movhi	r3, #138	; 0x8a
 8005944:	700a      	strbls	r2, [r1, #0]
 8005946:	6003      	strhi	r3, [r0, #0]
 8005948:	2001      	movls	r0, #1
 800594a:	bf88      	it	hi
 800594c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005950:	4770      	bx	lr
 8005952:	4608      	mov	r0, r1
 8005954:	4770      	bx	lr

08005956 <__malloc_lock>:
 8005956:	4770      	bx	lr

08005958 <__malloc_unlock>:
 8005958:	4770      	bx	lr
	...

0800595c <_init>:
 800595c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800595e:	bf00      	nop
 8005960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005962:	bc08      	pop	{r3}
 8005964:	469e      	mov	lr, r3
 8005966:	4770      	bx	lr

08005968 <_fini>:
 8005968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800596a:	bf00      	nop
 800596c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800596e:	bc08      	pop	{r3}
 8005970:	469e      	mov	lr, r3
 8005972:	4770      	bx	lr
