

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Mon Jul 10 16:58:25 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.662 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  22681777|  22681777| 0.227 sec | 0.227 sec |  22681777|  22681777|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                      |            |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |       Instance       |   Module   |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +----------------------+------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_dense_fu_52       |dense       |    144353|    144353|  1.444 ms |  1.444 ms |    144353|    144353|   none  |
        |grp_conv_2_fu_62      |conv_2      |  20328265|  20328265| 0.203 sec | 0.203 sec |  20328265|  20328265|   none  |
        |grp_conv_1_fu_72      |conv_1      |   2078077|   2078077| 20.781 ms | 20.781 ms |   2078077|   2078077|   none  |
        |grp_max_pool_1_fu_84  |max_pool_1  |     98241|     98241|  0.982 ms |  0.982 ms |     98241|     98241|   none  |
        |grp_max_pool_2_fu_90  |max_pool_2  |     29569|     29569|  0.296 ms |  0.296 ms |     29569|     29569|   none  |
        |grp_flat_fu_96        |flat        |      3261|      3261| 32.610 us | 32.610 us |      3261|      3261|   none  |
        +----------------------+------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       99|     22|    3682|    5843|    0|
|Memory           |      104|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     251|    -|
|Register         |        -|      -|      18|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      203|     22|    3700|    6094|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        9|   ~0  |   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+-------+------+------+-----+
    |       Instance       |   Module   | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+------------+---------+-------+------+------+-----+
    |grp_conv_1_fu_72      |conv_1      |        2|      5|   777|   974|    0|
    |grp_conv_2_fu_62      |conv_2      |       65|      5|   824|  1040|    0|
    |grp_dense_fu_52       |dense       |       32|     12|  1494|  2544|    0|
    |grp_flat_fu_96        |flat        |        0|      0|    98|   258|    0|
    |grp_max_pool_1_fu_84  |max_pool_1  |        0|      0|   251|   526|    0|
    |grp_max_pool_2_fu_90  |max_pool_2  |        0|      0|   238|   501|    0|
    +----------------------+------------+---------+-------+------+------+-----+
    |Total                 |            |       99|     22|  3682|  5843|    0|
    +----------------------+------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_1_out_U      |cnn_conv_1_out      |       64|  0|   0|    0|  21632|   32|     1|       692224|
    |conv_2_out_U      |cnn_conv_2_out      |       16|  0|   0|    0|   7744|   32|     1|       247808|
    |flat_array_U      |cnn_flat_array      |        4|  0|   0|    0|   1600|   32|     1|        51200|
    |max_pool_1_out_U  |cnn_max_pool_1_out  |       16|  0|   0|    0|   5408|   32|     1|       173056|
    |max_pool_2_out_U  |cnn_max_pool_2_out  |        4|  0|   0|    0|   1600|   32|     1|        51200|
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                    |      104|  0|   0|    0|  37984|  160|     5|      1215488|
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  56|         13|    1|         13|
    |conv_1_out_address0      |  15|          3|   15|         45|
    |conv_1_out_ce0           |  15|          3|    1|          3|
    |conv_1_out_we0           |   9|          2|    1|          2|
    |conv_2_out_address0      |  15|          3|   13|         39|
    |conv_2_out_ce0           |  15|          3|    1|          3|
    |conv_2_out_we0           |   9|          2|    1|          2|
    |flat_array_address0      |  15|          3|   11|         33|
    |flat_array_ce0           |  15|          3|    1|          3|
    |flat_array_we0           |   9|          2|    1|          2|
    |max_pool_1_out_address0  |  15|          3|   13|         39|
    |max_pool_1_out_ce0       |  15|          3|    1|          3|
    |max_pool_1_out_we0       |   9|          2|    1|          2|
    |max_pool_2_out_address0  |  15|          3|   11|         33|
    |max_pool_2_out_ce0       |  15|          3|    1|          3|
    |max_pool_2_out_we0       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 251|         53|   74|        227|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  12|   0|   12|          0|
    |grp_conv_1_fu_72_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_62_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_fu_52_ap_start_reg       |   1|   0|    1|          0|
    |grp_flat_fu_96_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_90_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  18|   0|   18|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      cnn     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      cnn     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      cnn     | return value |
|input_r_address0     | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0          | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0           |  in |   32|  ap_memory |    input_r   |     array    |
|prediction_address0  | out |    4|  ap_memory |  prediction  |     array    |
|prediction_ce0       | out |    1|  ap_memory |  prediction  |     array    |
|prediction_we0       | out |    1|  ap_memory |  prediction  |     array    |
|prediction_d0        | out |   32|  ap_memory |  prediction  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

