
# Part 2 â€“ Labs (Hands-on Functional Modelling)

## ðŸ“Œ Table of Contents
- [Project Structure](#project-structure)  
- [Software & Tool Requirements](#software--tool-requirements)  
- [Step 1: Setup and Project Directory](#step-1-setup-and-project-directory)  
- [Step 2: VSDBabySoC Module Overview](#step-2-vsdbabysoc-module-overview)  
- [Step 3: Cloning the Repository](#step-3-cloning-the-repository)  
- [Step 4: TLV to Verilog Conversion](#step-4-tlv-to-verilog-conversion)  
- [Step 5: Running Simulations](#step-5-running-simulations)  
- [Step 6: Viewing Results in GTKWave](#step-6-viewing-results-in-gtkwave)  
- [Troubleshooting](#troubleshooting)  

---

## Project Structure
The project uses a modular directory structure:
```bash
VSDBabySoC/
â”œâ”€â”€ src/
â”‚ â”œâ”€â”€ include/ # Contains macros, parameters, and shared definitions
â”‚ â”œâ”€â”€ module/ # Verilog sources (CPU, PLL, DAC, testbench, SoC top)
â”œâ”€â”€ output/ # Stores compiled outputs and simulation waveforms
â””â”€â”€ compiled_tlv/ # Intermediate TLV-to-Verilog files (optional)
```

- **include/** â†’ Header (`*.vh`) files with macros, constants  
- **module/** â†’ RTL design files (`vsdbabysoc.v`, `rvmyth.v`, `avsdpll.v`, `avsddac.v`, `testbench.v`)  
- **output/** â†’ Folder for executables & `.vcd` files  
- **compiled_tlv/** â†’ Holds TLV compilation intermediates  

---

## Software & Tool Requirements
- **Icarus Verilog (iverilog)** â†’ Compile Verilog RTL and testbenches  
- **GTKWave** â†’ View `.vcd` waveform files  
- **Python 3 + SandPiper-SaaS** â†’ Convert TL-Verilog (`.tlv`) to Verilog (`.v`)  

---

## Step 1: Setup and Project Directory
1. Create workspace:
   ```bash
   cd ~/VLSI
   mkdir VSDBabySoC
   cd VSDBabySoC
   ```
## Step 2: VSDBabySoC Module Overview
ðŸ”¹ **vsdbabysoc.v â€“ Top-level SoC**
- Integrates CPU, PLL, DAC
- Handles interconnections and clock routing
- Acts as main wrapper module

ðŸ”¹ **rvmyth.v â€“ RISC-V Core**
- Executes instructions
- Uses r17 register to generate DAC values
- Supplies digital data stream to DAC

ðŸ”¹ **avsdpll.v â€“ PLL**
- Generates stable and clean clock
- Ensures CPU and DAC operate in sync

ðŸ”¹ **avsddac.v â€“ DAC**
- Converts 10-bit digital input â†’ analog output
- Produces main output OUT

ðŸ”¹ **testbench.v**
- Drives CLK and reset signals
- Monitors CPU and DAC outputs
- Dumps simulation data into .vcd

## Step 3: Cloning the Repository

Clone project and check module files:

```bash
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC
ls src/module/
```

âœ… Example Output:
```bash
avsddac.v  avsdpll.v  clk_gate.v  pseudo_rand_gen.sv  
pseudo_rand.sv  rvmyth_gen.v  rvmyth.tlv  testbench.v  
vsdbabysoc.v
```

## Step 4: TLV to Verilog Conversion

1. Create a virtual environment:
  ```bash
  python3 -m venv vsd_env
  source vsd_env/bin/activate
  ```

2. Install SandPiper-SaaS:
  ```bash
  pip install pyyaml click sandpiper-saas
  ```

3. Convert TLV â†’ Verilog:
  ```bash
  sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/
  ```

## Step 5: Running Simulations

1. Create output folder:
  ```bash
  mkdir -p output/pre_synth_sim
  ```

2. Compile with Icarus Verilog:
  ```bash
  iverilog -o ~/VLSI/VSDBabySoC/output/pre_synth_sim/pre_synth_sim.out -DPRE_SYNTH_SIM -I ~/VLSI/VSDBabySoC/src/include -I ~/VLSI/VSDBabySoC/src/module ~/VLSI/VSDBabySoC/src/module/testbench.v
  ```

3. Run simulation:
```bash
cd output/pre_synth_sim
./sim.out
```
  ðŸ‘‰ Produces pre_synth_sim.vcd file

## Step 6: Viewing Results in GTKWave

Open waveform:
```bash
gtkwave output/pre_synth_sim/pre_synth_sim.vcd
```

Drag the following into viewer:

- `CLK` â†’ clock from PLL
- `reset` â†’ reset signal
- `OUT` â†’ The main output of the VSDBabySoC module.
- `RV_TO_DAC[9:0]` â†’ 10-bit bus feeding DAC
- `OUT` â†’ DAC output



ðŸ”§ For analog view:
Right-click OUT â†’ Data Format â†’ Analog â†’ Step â†’ On

  <img src = "../images/babysoc_wave_form.png">
  
## Troubleshooting
- Redefinition Errors â†’ Ensure each module is included only once
- Path Errors â†’ Use absolute paths if relative ones fail
- Missing rvmyth.v â†’ Repeat TLV to Verilog conversion
- GTKWave empty signals â†’ Ensure .vcd file was generated correctly
