# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../assist_FIR.srcs/sources_1/new/StbFormer.vhd" \
"../../../../assist_FIR.srcs/sources_1/new/StbFormer_TB.vhd" \

# Do not sort compile order
nosort
