// Seed: 1755832774
module module_0 ();
  parameter id_1 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7
);
  logic id_9;
  module_0 modCall_1 ();
  assign id_0 = id_2 && -1;
endmodule
module module_2 (
    input tri1 id_0,
    output wand id_1,
    input wor id_2,
    input tri id_3,
    output tri0 id_4,
    input wor id_5,
    output supply0 id_6,
    output supply1 id_7,
    input wor id_8,
    output supply1 id_9
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
