<map id="MemoryPower" name="MemoryPower">
<area shape="rect" id="node13" href="$classMemory.html" title="This class models a generic memory. Depending on the configuration it can be used as ROM..." alt="" coords="197,1117,379,1376"/>
<area shape="rect" id="node4" href="$classCLKDevice.html" title="{CLKDevice\n|+ rst\l+ clk\l# clock_cycle\l|+ SK_HAS_SIGNALS()\l+ CLKDevice()\l+ ~CLKDevice()\l+ onrst()\l+ onclk()\l+ set_clk()\l+ set_clk()\l+ set_clk()\l+ dorst()\l+ clkcng()\l}" alt="" coords="123,330,283,606"/>
<area shape="rect" id="node6" href="$classMEMDevice.html" title="This class is a base class for memory models. It implements the device plug and play informations..." alt="" coords="307,347,440,589"/>
<area shape="rect" id="node8" href="$classBaseMemory.html" title="{BaseMemory\n|+ reads\l+ writes\l+ reads32\l+ writes32\l|+ BaseMemory()\l+ ~BaseMemory()\l+ read()\l+ read_dbg()\l+ write()\l+ write_dbg()\l+ write_block()\l+ write_block_dbg()\l+ read_block()\l+ read_block_dbg()\land 9 more...\l}" alt="" coords="464,313,600,623"/>
<area shape="rect" id="node10" href="$classscireg__ns_1_1scireg__region__if.html" title="{scireg_ns::scireg_region_if\n||+ scireg_region_if()\l+ ~scireg_region_if()\l+ scireg_get_region_type()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_attributes()\l+ scireg_get_string_attribute()\l+ scireg_get_bit_width()\l+ scireg_get_byte_width()\l+ scireg_get_low_pos()\land 9 more...\l}" alt="" coords="435,5,629,264"/>
</map>
