#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb 20 18:02:22 2021
# Process ID: 15604
# Current directory: C:/Projects/kyber-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18712 C:\Projects\kyber-fpga\kyber-fpga.xpr
# Log file: C:/Projects/kyber-fpga/vivado.log
# Journal file: C:/Projects/kyber-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/kyber-fpga/kyber-fpga.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd}
ipx::edit_ip_in_project -upgrade true -name polyvec_basemul_acc_montgomery_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/polyvec_basemul_acc_montgomery_v1_0_project c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src {C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/double_signal_multiplexer_v1_0.vhd C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/fqmul_v1_0.vhd C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/montgomery_reduction_v1_0.vhd}
add_files -force -norecurse -copy_to c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src {C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/double_signal_multiplexer_v1_0.vhd C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/fqmul_v1_0.vhd C:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/montgomery_reduction_v1_0.vhd}
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.runtime} -value {30us} -objects [get_filesets sim_1]
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
add_files -norecurse -copy_to c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src C:/Projects/ip_repo/barrett_reduce_1.0/hdl/barrett_reduce_v1_0.vhd
set_property library work [get_files  c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0/src/barrett_reduce_v1_0.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
current_project kyber-fpga
current_project polyvec_basemul_acc_montgomery_v1_0_project
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
relaunch_sim
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
relaunch_sim
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
current_project kyber-fpga
current_project polyvec_basemul_acc_montgomery_v1_0_project
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
relaunch_sim
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::add_bus_interface BRAM1_PORT_B [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:bram_rtl:1.0 [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:bram:1.0 [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]
set_property display_name BRAM1_PORT_B [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]
ipx::add_port_map DIN [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]
set_property physical_name bram_write_dib [ipx::get_port_maps DIN -of_objects [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]]
ipx::add_port_map EN [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]
set_property physical_name bram_write_enb [ipx::get_port_maps EN -of_objects [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]]
ipx::add_port_map DOUT [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]
set_property physical_name bram_write_dob [ipx::get_port_maps DOUT -of_objects [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]]
ipx::add_port_map WE [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]
set_property physical_name bram_write_web [ipx::get_port_maps WE -of_objects [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]]
ipx::add_port_map ADDR [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]
set_property physical_name bram_write_addrb [ipx::get_port_maps ADDR -of_objects [ipx::get_bus_interfaces BRAM1_PORT_B -of_objects [ipx::current_core]]]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project kyber-fpga
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project polyvec_basemul_acc_montgomery_v1_0_project
current_project kyber-fpga
upgrade_ip -vlnv xilinx.com:user:polyvec_basemul_acc_montgomery:1.0 [get_ips  kyberBD_polyvec_basemul_acc_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips kyberBD_polyvec_basemul_acc_0_1] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/en_dsm] [get_bd_pins double_signal_multip_0/enable_in_1]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/data0_to_barrett] [get_bd_pins double_signal_multip_3/data_in_1]
connect_bd_net [get_bd_pins polyvec_basemul_acc_0/data1_to_barrett] [get_bd_pins double_signal_multip_2/data_in_1]
connect_bd_net [get_bd_pins barrett_reduce_0/data_out] [get_bd_pins polyvec_basemul_acc_0/data0_from_barrett]
connect_bd_net [get_bd_pins barrett_reduce_1/data_out] [get_bd_pins polyvec_basemul_acc_0/data1_from_barrett]
connect_bd_net [get_bd_pins double_signal_multip_2/enable_in_1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
connect_bd_net [get_bd_pins double_signal_multip_3/enable_in_1] [get_bd_pins polyvec_basemul_acc_0/en_dsm]
ipx::edit_ip_in_project -upgrade true -name barrett_reduce_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/barrett_reduce_v1_0_project c:/Projects/ip_repo/barrett_reduce_1.0/component.xml
update_compile_order -fileset sources_1
current_project polyvec_basemul_acc_montgomery_v1_0_project
current_project barrett_reduce_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
export_ip_user_files -of_objects  [get_files c:/Projects/ip_repo/barrett_reduce_1.0/src/testbench_behav_barret_reduce.wcfg] -no_script -reset -force -quiet
remove_files  c:/Projects/ip_repo/barrett_reduce_1.0/src/testbench_behav_barret_reduce.wcfg
remove_files  c:/Projects/ip_repo/barrett_reduce_1.0/src/testbench_behav_barret_reduce.wcfg
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Projects/ip_repo/barrett_reduce_1.0
current_project kyber-fpga
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project polyvec_basemul_acc_montgomery_v1_0_project
current_project kyber-fpga
upgrade_ip [get_ips  {kyberBD_barrett_reduce_1_0 kyberBD_barrett_reduce_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {kyberBD_barrett_reduce_1_0 kyberBD_barrett_reduce_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
copy_bd_objs /  [get_bd_cells {bram_port_selector_1}]
set_property location {4 1596 924} [get_bd_cells bram_port_selector_3]
connect_bd_intf_net [get_bd_intf_pins polyvec_basemul_acc_0/BRAM1_PORT_B] [get_bd_intf_pins bram_port_selector_3/BRAM_PORT_0]
connect_bd_intf_net [get_bd_intf_pins bram_port_selector_3/BRAM_PORT_MASTER] [get_bd_intf_pins dual_bram_0/BRAM1_PORT_B]
save_bd_design
report_ip_status -name ip_status 
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

launch_sdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
current_project polyvec_basemul_acc_montgomery_v1_0_project
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
save_wave_config {c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg}
close_sim
launch_simulation
open_wave_config c:/Projects/kyber-fpga/testbench_behav_polyvec_basemul_acc_montgomery.wcfg
source testbench.tcl
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project kyber-fpga
ipx::edit_ip_in_project -upgrade true -name barrett_reduce_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/barrett_reduce_v1_0_project c:/Projects/ip_repo/barrett_reduce_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Projects/ip_repo/barrett_reduce_1.0
current_project kyber-fpga
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project polyvec_basemul_acc_montgomery_v1_0_project
current_project kyber-fpga
upgrade_ip [get_ips  {kyberBD_polyvec_basemul_acc_0_1 kyberBD_barrett_reduce_1_0 kyberBD_barrett_reduce_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {kyberBD_polyvec_basemul_acc_0_1 kyberBD_barrett_reduce_1_0 kyberBD_barrett_reduce_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins fqmul_1/data_out] [get_bd_pins polyvec_basemul_acc_0/coeff_from_fqmul1]
save_bd_design
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

report_ip_status -name ip_status 
report_utilization -name utilization_2
refresh_design
report_utilization -name utilization_1
