Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: a:/Vivado/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_doHist_top -prj doHist.prj --lib ieee_proposed=./ieee_proposed -s doHist 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_autobram_histo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_histo
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_axi_s_inStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream
INFO: [VRFC 10-165] Analyzing Verilog file "doHist.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_doHist_top
INFO: [VRFC 10-165] Analyzing Verilog file "doHist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doHist
INFO: [VRFC 10-165] Analyzing Verilog file "doHist_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doHist_CRTL_BUS_s_axi
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.doHist_CRTL_BUS_s_axi(C_ADDR_WID...
Compiling module xil_defaultlib.doHist_default
Compiling module xil_defaultlib.AESL_autobram_histo
Compiling module xil_defaultlib.AESL_axi_s_inStream
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.apatb_doHist_top
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot doHist
