

CORE Generator Options:
   Target Device              : xc6slx25-csg324
   Speed Grade                : -2
   HDL                        : verilog
   Synthesis Tool             : Foundation_ISE

MIG Output Options:
   Component Name             : ddr2
   No of Controllers          : 1
   Hardware Test Bench           : enabled

    
/*******************************************************/
/*                  Controller 3                       */
/*******************************************************/
Controller Options : 
   Memory                  : LPDDR
   Interface               : NATIVE
   Design Clock Frequency  : 10000 ps (100.00 MHz)
   Memory Type             : Components
   Memory Part             : MT46H32M16XXXX-5
   Equivalent Part(s)      : MT46H32M16LFBF-5
   Row Address             : 13
   Bank Address            : 2
   Data Mask               : enabled

Memory Options :
   Burst Length                       : 4(010)
   CAS Latency                        : 3
   Partial-Array Self Refresh         : Full Array
   Operation                          : Normal AR Operation 
   Drive Strength                     : Full-Strength

User Interface Parameters :
   Configuration Type     : Four 32-bit bi-directional ports
   Ports Selected         : Port0, Port1, Port2
   Memory Address Mapping : ROW_BANK_COLUMN

   Arbitration Algorithm  : Round Robin

   Arbitration            : 
      Time Slot0 : 012
      Time Slot1 : 120
      Time Slot2 : 201
      Time Slot3 : 012
      Time Slot4 : 120
      Time Slot5 : 201
      Time Slot6 : 012
      Time Slot7 : 120
      Time Slot8 : 201
      Time Slot9 : 012
      Time Slot10: 120
      Time Slot11: 201

FPGA Options :
   Class for Address and Control       : II
   Class for Data                      : II
   Memory Interface Pin Termination    : 
   DQ/DQS                              : 25 Ohms
   Bypass Calibration                  : enabled
   Debug Signals for Memory Controller : Disable
   Input Clock Type                    : Single-Ended 
    