
*** Running vivado
    with args -log axi_dma_RELU_NEW_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_dma_RELU_NEW_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/e2/.Xilinx/Vivado/2022.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source axi_dma_RELU_NEW_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2632.402 ; gain = 10.949 ; free physical = 2775 ; free virtual = 7383
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/only_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/RELU_NEW_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/FIFO_AXIS_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/RELUAXIS_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/AxiReLU_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/AXIS_RELU_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/relu_axis_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/axis_relu_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/relu_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/myip1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/e2/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top axi_dma_RELU_NEW_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3285
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'RELU_NEW_v1_0_M00_AXIS' with formal parameter declaration list [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ipshared/b6f4/hdl/RELU_NEW_v1_0_M00_AXIS.v:63]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'RELU_NEW_v1_0_S00_AXIS' with formal parameter declaration list [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ipshared/b6f4/hdl/RELU_NEW_v1_0_S00_AXIS.v:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2632.406 ; gain = 0.000 ; free physical = 947 ; free virtual = 5555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_dma_RELU_NEW_0_0' [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_RELU_NEW_0_0/synth/axi_dma_RELU_NEW_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RELU_NEW_v1_0' [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ipshared/b6f4/hdl/RELU_NEW_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'RELU_NEW_v1_0_S00_AXIS' [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ipshared/b6f4/hdl/RELU_NEW_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RELU_NEW_v1_0_S00_AXIS' (0#1) [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ipshared/b6f4/hdl/RELU_NEW_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'RELU_NEW_v1_0_M00_AXIS' [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ipshared/b6f4/hdl/RELU_NEW_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ipshared/b6f4/hdl/RELU_NEW_v1_0_M00_AXIS.v:106]
INFO: [Synth 8-6155] done synthesizing module 'RELU_NEW_v1_0_M00_AXIS' (0#1) [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ipshared/b6f4/hdl/RELU_NEW_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'ReLU' [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ipshared/b6f4/src/ReLU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ReLU' (0#1) [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ipshared/b6f4/src/ReLU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RELU_NEW_v1_0' (0#1) [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ipshared/b6f4/hdl/RELU_NEW_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi_dma_RELU_NEW_0_0' (0#1) [/home/e2/axi_dma/axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_RELU_NEW_0_0/synth/axi_dma_RELU_NEW_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[0].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[1].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[2].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[3].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[4].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[5].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[6].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[7].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[7] in module RELU_NEW_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[6] in module RELU_NEW_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[5] in module RELU_NEW_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[4] in module RELU_NEW_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module RELU_NEW_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module RELU_NEW_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module RELU_NEW_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module RELU_NEW_v1_0_S00_AXIS is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.406 ; gain = 0.000 ; free physical = 2057 ; free virtual = 6666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.406 ; gain = 0.000 ; free physical = 2057 ; free virtual = 6666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2632.406 ; gain = 0.000 ; free physical = 2057 ; free virtual = 6666
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.406 ; gain = 0.000 ; free physical = 2050 ; free virtual = 6658
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.406 ; gain = 0.000 ; free physical = 1972 ; free virtual = 6581
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2640.406 ; gain = 0.000 ; free physical = 1972 ; free virtual = 6580
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 2031 ; free virtual = 6640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 2031 ; free virtual = 6640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 2031 ; free virtual = 6640
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'RELU_NEW_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            INIT_COUNTER |                               01 |                               01
             SEND_STREAM |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'RELU_NEW_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 2024 ; free virtual = 6634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design axi_dma_RELU_NEW_0_0 has port m00_axis_tstrb[7] driven by constant 1
INFO: [Synth 8-3917] design axi_dma_RELU_NEW_0_0 has port m00_axis_tstrb[6] driven by constant 1
INFO: [Synth 8-3917] design axi_dma_RELU_NEW_0_0 has port m00_axis_tstrb[5] driven by constant 1
INFO: [Synth 8-3917] design axi_dma_RELU_NEW_0_0 has port m00_axis_tstrb[4] driven by constant 1
INFO: [Synth 8-3917] design axi_dma_RELU_NEW_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design axi_dma_RELU_NEW_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design axi_dma_RELU_NEW_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design axi_dma_RELU_NEW_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port s00_axis_tstrb[7] in module axi_dma_RELU_NEW_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[6] in module axi_dma_RELU_NEW_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[5] in module axi_dma_RELU_NEW_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[4] in module axi_dma_RELU_NEW_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module axi_dma_RELU_NEW_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module axi_dma_RELU_NEW_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module axi_dma_RELU_NEW_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module axi_dma_RELU_NEW_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 2007 ; free virtual = 6624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1886 ; free virtual = 6503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1886 ; free virtual = 6503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1885 ; free virtual = 6501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1884 ; free virtual = 6501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1884 ; free virtual = 6501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1884 ; free virtual = 6501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1884 ; free virtual = 6501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1884 ; free virtual = 6501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1884 ; free virtual = 6501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT2 |     4|
|3     |LUT3 |     5|
|4     |LUT4 |     7|
|5     |LUT5 |     5|
|6     |LUT6 |     3|
|7     |FDRE |   147|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2640.406 ; gain = 8.000 ; free physical = 1884 ; free virtual = 6501
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2640.406 ; gain = 0.000 ; free physical = 1938 ; free virtual = 6555
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2640.414 ; gain = 8.000 ; free physical = 1938 ; free virtual = 6555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2640.414 ; gain = 0.000 ; free physical = 1940 ; free virtual = 6557
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.414 ; gain = 0.000 ; free physical = 1967 ; free virtual = 6584
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 829cc0be
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2640.414 ; gain = 8.012 ; free physical = 2176 ; free virtual = 6792
INFO: [Common 17-1381] The checkpoint '/home/e2/axi_dma/axi_dma.runs/axi_dma_RELU_NEW_0_0_synth_1/axi_dma_RELU_NEW_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_dma_RELU_NEW_0_0, cache-ID = fac30334a2df0472
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/e2/axi_dma/axi_dma.runs/axi_dma_RELU_NEW_0_0_synth_1/axi_dma_RELU_NEW_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_dma_RELU_NEW_0_0_utilization_synth.rpt -pb axi_dma_RELU_NEW_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 22 17:31:31 2022...
