--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -filter
/home/hato/mycom/iseconfig/filter.filter -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml BH_com.twx BH_com.ncd -o BH_com.twr BH_com.pcf -ucf
BPC3003-Papilio_One-general.ucf

Design file:              BH_com.ncd
Physical constraint file: BH_com.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2989309 paths analyzed, 2457 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.941ns.
--------------------------------------------------------------------------------

Paths for end point vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X0Y2.ADDRA9), 308787 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_11 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.941ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_11 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.YQ      Tcko                  0.587   ppu_clkcnt<10>
                                                       ppu_clkcnt_11
    SLICE_X1Y40.F2       net (fanout=6)        2.072   ppu_clkcnt<11>
    SLICE_X1Y40.COUT     Topcyf                1.162   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_lut<11>_INV_0
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.COUT     Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.Y        Tciny                 0.869   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_xor<16>
    SLICE_X3Y35.F1       net (fanout=1)        1.074   vram_1_addra_sub0001<16>
    SLICE_X3Y35.COUT     Topcyf                1.162   vram_1_addra_add0001<16>
                                                       vram_1_addra_sub0001<16>_rt
                                                       Madd_vram_1_addra_add0001_cy<16>
                                                       Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.Y        Tciny                 0.869   vram_1_addra_add0001<18>
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_xor<19>
    SLICE_X1Y31.G4       net (fanout=1)        0.591   vram_1_addra_add0001<19>
    SLICE_X1Y31.COUT     Topcyg                1.001   vram_1_addra_add0002<18>
                                                       Madd_vram_1_addra_not0001<19>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<19>
    SLICE_X1Y32.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<19>
    SLICE_X1Y32.Y        Tciny                 0.869   vram_1_addra_add0002<20>
                                                       Madd_vram_1_addra_add0002_cy<20>
                                                       Madd_vram_1_addra_add0002_xor<21>
    SLICE_X0Y31.G4       net (fanout=1)        0.374   vram_1_addra_add0002<21>
    SLICE_X0Y31.COUT     Topcyg                1.131   Madd_vram_1_addra_addsub0001_cy<19>
                                                       vram_1_addra_not0004<19>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<19>
    SLICE_X0Y32.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<19>
    SLICE_X0Y32.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<21>
                                                       Madd_vram_1_addra_addsub0001_cy<20>
                                                       Madd_vram_1_addra_addsub0001_cy<21>
    SLICE_X0Y33.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<21>
    SLICE_X0Y33.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<23>
                                                       Madd_vram_1_addra_addsub0001_cy<22>
                                                       Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<25>
                                                       Madd_vram_1_addra_addsub0001_cy<24>
                                                       Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<27>
                                                       Madd_vram_1_addra_addsub0001_cy<26>
                                                       Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<29>
                                                       Madd_vram_1_addra_addsub0001_cy<28>
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.Y        Tciny                 0.883   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X3Y15.G3       net (fanout=20)       2.527   vram_1_addra_addsub0001<32>
    SLICE_X3Y15.Y        Tilo                  0.704   N2592
                                                       vram_1_addra_mux0002<3>1_SW0
    SLICE_X3Y21.G3       net (fanout=1)        0.900   N258
    SLICE_X3Y21.COUT     Topcyg                1.001   vram_1_addra<2>
                                                       Madd_vram_1_addra_lut<3>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.Y        Tciny                 0.869   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_xor<5>
    RAMB16_X0Y2.ADDRA9   net (fanout=1)        1.151   vram_1_addra<5>
    RAMB16_X0Y2.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.941ns (12.252ns logic, 8.689ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_11 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.939ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_11 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.YQ      Tcko                  0.587   ppu_clkcnt<10>
                                                       ppu_clkcnt_11
    SLICE_X1Y40.F2       net (fanout=6)        2.072   ppu_clkcnt<11>
    SLICE_X1Y40.COUT     Topcyf                1.162   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_lut<11>_INV_0
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.COUT     Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.Y        Tciny                 0.869   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_xor<16>
    SLICE_X3Y35.F1       net (fanout=1)        1.074   vram_1_addra_sub0001<16>
    SLICE_X3Y35.COUT     Topcyf                1.162   vram_1_addra_add0001<16>
                                                       vram_1_addra_sub0001<16>_rt
                                                       Madd_vram_1_addra_add0001_cy<16>
                                                       Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.COUT     Tbyp                  0.118   vram_1_addra_add0001<18>
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_cy<19>
    SLICE_X3Y37.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<19>
    SLICE_X3Y37.Y        Tciny                 0.869   vram_1_addra_add0001<20>
                                                       Madd_vram_1_addra_add0001_cy<20>
                                                       Madd_vram_1_addra_add0001_xor<21>
    SLICE_X1Y32.G2       net (fanout=1)        0.613   vram_1_addra_add0001<21>
    SLICE_X1Y32.COUT     Topcyg                1.001   vram_1_addra_add0002<20>
                                                       Madd_vram_1_addra_not0001<21>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<21>
    SLICE_X1Y33.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<21>
    SLICE_X1Y33.COUT     Tbyp                  0.118   vram_1_addra_add0002<22>
                                                       Madd_vram_1_addra_add0002_cy<22>
                                                       Madd_vram_1_addra_add0002_cy<23>
    SLICE_X1Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<23>
    SLICE_X1Y34.Y        Tciny                 0.869   vram_1_addra_add0002<24>
                                                       Madd_vram_1_addra_add0002_cy<24>
                                                       Madd_vram_1_addra_add0002_xor<25>
    SLICE_X0Y33.G4       net (fanout=1)        0.374   vram_1_addra_add0002<25>
    SLICE_X0Y33.COUT     Topcyg                1.131   Madd_vram_1_addra_addsub0001_cy<23>
                                                       vram_1_addra_not0004<23>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<25>
                                                       Madd_vram_1_addra_addsub0001_cy<24>
                                                       Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<27>
                                                       Madd_vram_1_addra_addsub0001_cy<26>
                                                       Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<29>
                                                       Madd_vram_1_addra_addsub0001_cy<28>
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.Y        Tciny                 0.883   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X3Y15.G3       net (fanout=20)       2.527   vram_1_addra_addsub0001<32>
    SLICE_X3Y15.Y        Tilo                  0.704   N2592
                                                       vram_1_addra_mux0002<3>1_SW0
    SLICE_X3Y21.G3       net (fanout=1)        0.900   N258
    SLICE_X3Y21.COUT     Topcyg                1.001   vram_1_addra<2>
                                                       Madd_vram_1_addra_lut<3>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.Y        Tciny                 0.869   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_xor<5>
    RAMB16_X0Y2.ADDRA9   net (fanout=1)        1.151   vram_1_addra<5>
    RAMB16_X0Y2.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.939ns (12.228ns logic, 8.711ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_11 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.917ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_11 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.YQ      Tcko                  0.587   ppu_clkcnt<10>
                                                       ppu_clkcnt_11
    SLICE_X1Y40.F2       net (fanout=6)        2.072   ppu_clkcnt<11>
    SLICE_X1Y40.COUT     Topcyf                1.162   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_lut<11>_INV_0
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.COUT     Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.Y        Tciny                 0.869   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_xor<16>
    SLICE_X3Y35.F1       net (fanout=1)        1.074   vram_1_addra_sub0001<16>
    SLICE_X3Y35.COUT     Topcyf                1.162   vram_1_addra_add0001<16>
                                                       vram_1_addra_sub0001<16>_rt
                                                       Madd_vram_1_addra_add0001_cy<16>
                                                       Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.Y        Tciny                 0.869   vram_1_addra_add0001<18>
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_xor<19>
    SLICE_X1Y31.G4       net (fanout=1)        0.591   vram_1_addra_add0001<19>
    SLICE_X1Y31.COUT     Topcyg                1.001   vram_1_addra_add0002<18>
                                                       Madd_vram_1_addra_not0001<19>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<19>
    SLICE_X1Y32.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<19>
    SLICE_X1Y32.COUT     Tbyp                  0.118   vram_1_addra_add0002<20>
                                                       Madd_vram_1_addra_add0002_cy<20>
                                                       Madd_vram_1_addra_add0002_cy<21>
    SLICE_X1Y33.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<21>
    SLICE_X1Y33.COUT     Tbyp                  0.118   vram_1_addra_add0002<22>
                                                       Madd_vram_1_addra_add0002_cy<22>
                                                       Madd_vram_1_addra_add0002_cy<23>
    SLICE_X1Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<23>
    SLICE_X1Y34.Y        Tciny                 0.869   vram_1_addra_add0002<24>
                                                       Madd_vram_1_addra_add0002_cy<24>
                                                       Madd_vram_1_addra_add0002_xor<25>
    SLICE_X0Y33.G4       net (fanout=1)        0.374   vram_1_addra_add0002<25>
    SLICE_X0Y33.COUT     Topcyg                1.131   Madd_vram_1_addra_addsub0001_cy<23>
                                                       vram_1_addra_not0004<23>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<25>
                                                       Madd_vram_1_addra_addsub0001_cy<24>
                                                       Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<27>
                                                       Madd_vram_1_addra_addsub0001_cy<26>
                                                       Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<29>
                                                       Madd_vram_1_addra_addsub0001_cy<28>
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.Y        Tciny                 0.883   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X3Y15.G3       net (fanout=20)       2.527   vram_1_addra_addsub0001<32>
    SLICE_X3Y15.Y        Tilo                  0.704   N2592
                                                       vram_1_addra_mux0002<3>1_SW0
    SLICE_X3Y21.G3       net (fanout=1)        0.900   N258
    SLICE_X3Y21.COUT     Topcyg                1.001   vram_1_addra<2>
                                                       Madd_vram_1_addra_lut<3>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.Y        Tciny                 0.869   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_xor<5>
    RAMB16_X0Y2.ADDRA9   net (fanout=1)        1.151   vram_1_addra<5>
    RAMB16_X0Y2.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.917ns (12.228ns logic, 8.689ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X0Y2.ADDRA13), 605397 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_11 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.873ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_11 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.YQ      Tcko                  0.587   ppu_clkcnt<10>
                                                       ppu_clkcnt_11
    SLICE_X1Y40.F2       net (fanout=6)        2.072   ppu_clkcnt<11>
    SLICE_X1Y40.COUT     Topcyf                1.162   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_lut<11>_INV_0
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.COUT     Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.Y        Tciny                 0.869   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_xor<16>
    SLICE_X3Y35.F1       net (fanout=1)        1.074   vram_1_addra_sub0001<16>
    SLICE_X3Y35.COUT     Topcyf                1.162   vram_1_addra_add0001<16>
                                                       vram_1_addra_sub0001<16>_rt
                                                       Madd_vram_1_addra_add0001_cy<16>
                                                       Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.Y        Tciny                 0.869   vram_1_addra_add0001<18>
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_xor<19>
    SLICE_X1Y31.G4       net (fanout=1)        0.591   vram_1_addra_add0001<19>
    SLICE_X1Y31.COUT     Topcyg                1.001   vram_1_addra_add0002<18>
                                                       Madd_vram_1_addra_not0001<19>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<19>
    SLICE_X1Y32.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<19>
    SLICE_X1Y32.Y        Tciny                 0.869   vram_1_addra_add0002<20>
                                                       Madd_vram_1_addra_add0002_cy<20>
                                                       Madd_vram_1_addra_add0002_xor<21>
    SLICE_X0Y31.G4       net (fanout=1)        0.374   vram_1_addra_add0002<21>
    SLICE_X0Y31.COUT     Topcyg                1.131   Madd_vram_1_addra_addsub0001_cy<19>
                                                       vram_1_addra_not0004<19>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<19>
    SLICE_X0Y32.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<19>
    SLICE_X0Y32.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<21>
                                                       Madd_vram_1_addra_addsub0001_cy<20>
                                                       Madd_vram_1_addra_addsub0001_cy<21>
    SLICE_X0Y33.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<21>
    SLICE_X0Y33.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<23>
                                                       Madd_vram_1_addra_addsub0001_cy<22>
                                                       Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<25>
                                                       Madd_vram_1_addra_addsub0001_cy<24>
                                                       Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<27>
                                                       Madd_vram_1_addra_addsub0001_cy<26>
                                                       Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<29>
                                                       Madd_vram_1_addra_addsub0001_cy<28>
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.Y        Tciny                 0.883   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X3Y15.G3       net (fanout=20)       2.527   vram_1_addra_addsub0001<32>
    SLICE_X3Y15.Y        Tilo                  0.704   N2592
                                                       vram_1_addra_mux0002<3>1_SW0
    SLICE_X3Y21.G3       net (fanout=1)        0.900   N258
    SLICE_X3Y21.COUT     Topcyg                1.001   vram_1_addra<2>
                                                       Madd_vram_1_addra_lut<3>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.COUT     Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X3Y23.COUT     Tbyp                  0.118   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_cy<7>
    SLICE_X3Y24.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<7>
    SLICE_X3Y24.Y        Tciny                 0.869   vram_1_addra<8>
                                                       Madd_vram_1_addra_cy<8>
                                                       Madd_vram_1_addra_xor<9>
    RAMB16_X0Y2.ADDRA13  net (fanout=1)        0.847   vram_1_addra<9>
    RAMB16_X0Y2.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.873ns (12.488ns logic, 8.385ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_11 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.871ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_11 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.YQ      Tcko                  0.587   ppu_clkcnt<10>
                                                       ppu_clkcnt_11
    SLICE_X1Y40.F2       net (fanout=6)        2.072   ppu_clkcnt<11>
    SLICE_X1Y40.COUT     Topcyf                1.162   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_lut<11>_INV_0
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.COUT     Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.Y        Tciny                 0.869   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_xor<16>
    SLICE_X3Y35.F1       net (fanout=1)        1.074   vram_1_addra_sub0001<16>
    SLICE_X3Y35.COUT     Topcyf                1.162   vram_1_addra_add0001<16>
                                                       vram_1_addra_sub0001<16>_rt
                                                       Madd_vram_1_addra_add0001_cy<16>
                                                       Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.COUT     Tbyp                  0.118   vram_1_addra_add0001<18>
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_cy<19>
    SLICE_X3Y37.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<19>
    SLICE_X3Y37.Y        Tciny                 0.869   vram_1_addra_add0001<20>
                                                       Madd_vram_1_addra_add0001_cy<20>
                                                       Madd_vram_1_addra_add0001_xor<21>
    SLICE_X1Y32.G2       net (fanout=1)        0.613   vram_1_addra_add0001<21>
    SLICE_X1Y32.COUT     Topcyg                1.001   vram_1_addra_add0002<20>
                                                       Madd_vram_1_addra_not0001<21>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<21>
    SLICE_X1Y33.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<21>
    SLICE_X1Y33.COUT     Tbyp                  0.118   vram_1_addra_add0002<22>
                                                       Madd_vram_1_addra_add0002_cy<22>
                                                       Madd_vram_1_addra_add0002_cy<23>
    SLICE_X1Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<23>
    SLICE_X1Y34.Y        Tciny                 0.869   vram_1_addra_add0002<24>
                                                       Madd_vram_1_addra_add0002_cy<24>
                                                       Madd_vram_1_addra_add0002_xor<25>
    SLICE_X0Y33.G4       net (fanout=1)        0.374   vram_1_addra_add0002<25>
    SLICE_X0Y33.COUT     Topcyg                1.131   Madd_vram_1_addra_addsub0001_cy<23>
                                                       vram_1_addra_not0004<23>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<25>
                                                       Madd_vram_1_addra_addsub0001_cy<24>
                                                       Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<27>
                                                       Madd_vram_1_addra_addsub0001_cy<26>
                                                       Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<29>
                                                       Madd_vram_1_addra_addsub0001_cy<28>
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.Y        Tciny                 0.883   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X3Y15.G3       net (fanout=20)       2.527   vram_1_addra_addsub0001<32>
    SLICE_X3Y15.Y        Tilo                  0.704   N2592
                                                       vram_1_addra_mux0002<3>1_SW0
    SLICE_X3Y21.G3       net (fanout=1)        0.900   N258
    SLICE_X3Y21.COUT     Topcyg                1.001   vram_1_addra<2>
                                                       Madd_vram_1_addra_lut<3>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.COUT     Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X3Y23.COUT     Tbyp                  0.118   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_cy<7>
    SLICE_X3Y24.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<7>
    SLICE_X3Y24.Y        Tciny                 0.869   vram_1_addra<8>
                                                       Madd_vram_1_addra_cy<8>
                                                       Madd_vram_1_addra_xor<9>
    RAMB16_X0Y2.ADDRA13  net (fanout=1)        0.847   vram_1_addra<9>
    RAMB16_X0Y2.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.871ns (12.464ns logic, 8.407ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_11 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.849ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_11 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.YQ      Tcko                  0.587   ppu_clkcnt<10>
                                                       ppu_clkcnt_11
    SLICE_X1Y40.F2       net (fanout=6)        2.072   ppu_clkcnt<11>
    SLICE_X1Y40.COUT     Topcyf                1.162   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_lut<11>_INV_0
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.COUT     Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.Y        Tciny                 0.869   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_xor<16>
    SLICE_X3Y35.F1       net (fanout=1)        1.074   vram_1_addra_sub0001<16>
    SLICE_X3Y35.COUT     Topcyf                1.162   vram_1_addra_add0001<16>
                                                       vram_1_addra_sub0001<16>_rt
                                                       Madd_vram_1_addra_add0001_cy<16>
                                                       Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.Y        Tciny                 0.869   vram_1_addra_add0001<18>
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_xor<19>
    SLICE_X1Y31.G4       net (fanout=1)        0.591   vram_1_addra_add0001<19>
    SLICE_X1Y31.COUT     Topcyg                1.001   vram_1_addra_add0002<18>
                                                       Madd_vram_1_addra_not0001<19>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<19>
    SLICE_X1Y32.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<19>
    SLICE_X1Y32.COUT     Tbyp                  0.118   vram_1_addra_add0002<20>
                                                       Madd_vram_1_addra_add0002_cy<20>
                                                       Madd_vram_1_addra_add0002_cy<21>
    SLICE_X1Y33.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<21>
    SLICE_X1Y33.COUT     Tbyp                  0.118   vram_1_addra_add0002<22>
                                                       Madd_vram_1_addra_add0002_cy<22>
                                                       Madd_vram_1_addra_add0002_cy<23>
    SLICE_X1Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<23>
    SLICE_X1Y34.Y        Tciny                 0.869   vram_1_addra_add0002<24>
                                                       Madd_vram_1_addra_add0002_cy<24>
                                                       Madd_vram_1_addra_add0002_xor<25>
    SLICE_X0Y33.G4       net (fanout=1)        0.374   vram_1_addra_add0002<25>
    SLICE_X0Y33.COUT     Topcyg                1.131   Madd_vram_1_addra_addsub0001_cy<23>
                                                       vram_1_addra_not0004<23>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<25>
                                                       Madd_vram_1_addra_addsub0001_cy<24>
                                                       Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<27>
                                                       Madd_vram_1_addra_addsub0001_cy<26>
                                                       Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<29>
                                                       Madd_vram_1_addra_addsub0001_cy<28>
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.Y        Tciny                 0.883   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X3Y15.G3       net (fanout=20)       2.527   vram_1_addra_addsub0001<32>
    SLICE_X3Y15.Y        Tilo                  0.704   N2592
                                                       vram_1_addra_mux0002<3>1_SW0
    SLICE_X3Y21.G3       net (fanout=1)        0.900   N258
    SLICE_X3Y21.COUT     Topcyg                1.001   vram_1_addra<2>
                                                       Madd_vram_1_addra_lut<3>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.COUT     Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X3Y23.COUT     Tbyp                  0.118   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_cy<7>
    SLICE_X3Y24.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<7>
    SLICE_X3Y24.Y        Tciny                 0.869   vram_1_addra<8>
                                                       Madd_vram_1_addra_cy<8>
                                                       Madd_vram_1_addra_xor<9>
    RAMB16_X0Y2.ADDRA13  net (fanout=1)        0.847   vram_1_addra<9>
    RAMB16_X0Y2.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.849ns (12.464ns logic, 8.385ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X0Y2.ADDRA11), 443496 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_11 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.755ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_11 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.YQ      Tcko                  0.587   ppu_clkcnt<10>
                                                       ppu_clkcnt_11
    SLICE_X1Y40.F2       net (fanout=6)        2.072   ppu_clkcnt<11>
    SLICE_X1Y40.COUT     Topcyf                1.162   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_lut<11>_INV_0
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.COUT     Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.Y        Tciny                 0.869   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_xor<16>
    SLICE_X3Y35.F1       net (fanout=1)        1.074   vram_1_addra_sub0001<16>
    SLICE_X3Y35.COUT     Topcyf                1.162   vram_1_addra_add0001<16>
                                                       vram_1_addra_sub0001<16>_rt
                                                       Madd_vram_1_addra_add0001_cy<16>
                                                       Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.Y        Tciny                 0.869   vram_1_addra_add0001<18>
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_xor<19>
    SLICE_X1Y31.G4       net (fanout=1)        0.591   vram_1_addra_add0001<19>
    SLICE_X1Y31.COUT     Topcyg                1.001   vram_1_addra_add0002<18>
                                                       Madd_vram_1_addra_not0001<19>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<19>
    SLICE_X1Y32.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<19>
    SLICE_X1Y32.Y        Tciny                 0.869   vram_1_addra_add0002<20>
                                                       Madd_vram_1_addra_add0002_cy<20>
                                                       Madd_vram_1_addra_add0002_xor<21>
    SLICE_X0Y31.G4       net (fanout=1)        0.374   vram_1_addra_add0002<21>
    SLICE_X0Y31.COUT     Topcyg                1.131   Madd_vram_1_addra_addsub0001_cy<19>
                                                       vram_1_addra_not0004<19>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<19>
    SLICE_X0Y32.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<19>
    SLICE_X0Y32.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<21>
                                                       Madd_vram_1_addra_addsub0001_cy<20>
                                                       Madd_vram_1_addra_addsub0001_cy<21>
    SLICE_X0Y33.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<21>
    SLICE_X0Y33.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<23>
                                                       Madd_vram_1_addra_addsub0001_cy<22>
                                                       Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<25>
                                                       Madd_vram_1_addra_addsub0001_cy<24>
                                                       Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<27>
                                                       Madd_vram_1_addra_addsub0001_cy<26>
                                                       Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<29>
                                                       Madd_vram_1_addra_addsub0001_cy<28>
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.Y        Tciny                 0.883   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X3Y15.G3       net (fanout=20)       2.527   vram_1_addra_addsub0001<32>
    SLICE_X3Y15.Y        Tilo                  0.704   N2592
                                                       vram_1_addra_mux0002<3>1_SW0
    SLICE_X3Y21.G3       net (fanout=1)        0.900   N258
    SLICE_X3Y21.COUT     Topcyg                1.001   vram_1_addra<2>
                                                       Madd_vram_1_addra_lut<3>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.COUT     Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X3Y23.Y        Tciny                 0.869   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_xor<7>
    RAMB16_X0Y2.ADDRA11  net (fanout=1)        0.847   vram_1_addra<7>
    RAMB16_X0Y2.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.755ns (12.370ns logic, 8.385ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_11 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.753ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_11 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.YQ      Tcko                  0.587   ppu_clkcnt<10>
                                                       ppu_clkcnt_11
    SLICE_X1Y40.F2       net (fanout=6)        2.072   ppu_clkcnt<11>
    SLICE_X1Y40.COUT     Topcyf                1.162   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_lut<11>_INV_0
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.COUT     Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.Y        Tciny                 0.869   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_xor<16>
    SLICE_X3Y35.F1       net (fanout=1)        1.074   vram_1_addra_sub0001<16>
    SLICE_X3Y35.COUT     Topcyf                1.162   vram_1_addra_add0001<16>
                                                       vram_1_addra_sub0001<16>_rt
                                                       Madd_vram_1_addra_add0001_cy<16>
                                                       Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.COUT     Tbyp                  0.118   vram_1_addra_add0001<18>
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_cy<19>
    SLICE_X3Y37.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<19>
    SLICE_X3Y37.Y        Tciny                 0.869   vram_1_addra_add0001<20>
                                                       Madd_vram_1_addra_add0001_cy<20>
                                                       Madd_vram_1_addra_add0001_xor<21>
    SLICE_X1Y32.G2       net (fanout=1)        0.613   vram_1_addra_add0001<21>
    SLICE_X1Y32.COUT     Topcyg                1.001   vram_1_addra_add0002<20>
                                                       Madd_vram_1_addra_not0001<21>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<21>
    SLICE_X1Y33.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<21>
    SLICE_X1Y33.COUT     Tbyp                  0.118   vram_1_addra_add0002<22>
                                                       Madd_vram_1_addra_add0002_cy<22>
                                                       Madd_vram_1_addra_add0002_cy<23>
    SLICE_X1Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<23>
    SLICE_X1Y34.Y        Tciny                 0.869   vram_1_addra_add0002<24>
                                                       Madd_vram_1_addra_add0002_cy<24>
                                                       Madd_vram_1_addra_add0002_xor<25>
    SLICE_X0Y33.G4       net (fanout=1)        0.374   vram_1_addra_add0002<25>
    SLICE_X0Y33.COUT     Topcyg                1.131   Madd_vram_1_addra_addsub0001_cy<23>
                                                       vram_1_addra_not0004<23>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<25>
                                                       Madd_vram_1_addra_addsub0001_cy<24>
                                                       Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<27>
                                                       Madd_vram_1_addra_addsub0001_cy<26>
                                                       Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<29>
                                                       Madd_vram_1_addra_addsub0001_cy<28>
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.Y        Tciny                 0.883   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X3Y15.G3       net (fanout=20)       2.527   vram_1_addra_addsub0001<32>
    SLICE_X3Y15.Y        Tilo                  0.704   N2592
                                                       vram_1_addra_mux0002<3>1_SW0
    SLICE_X3Y21.G3       net (fanout=1)        0.900   N258
    SLICE_X3Y21.COUT     Topcyg                1.001   vram_1_addra<2>
                                                       Madd_vram_1_addra_lut<3>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.COUT     Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X3Y23.Y        Tciny                 0.869   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_xor<7>
    RAMB16_X0Y2.ADDRA11  net (fanout=1)        0.847   vram_1_addra<7>
    RAMB16_X0Y2.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.753ns (12.346ns logic, 8.407ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_11 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.731ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_11 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.YQ      Tcko                  0.587   ppu_clkcnt<10>
                                                       ppu_clkcnt_11
    SLICE_X1Y40.F2       net (fanout=6)        2.072   ppu_clkcnt<11>
    SLICE_X1Y40.COUT     Topcyf                1.162   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_lut<11>_INV_0
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X1Y41.COUT     Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.CIN      net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X1Y42.Y        Tciny                 0.869   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_xor<16>
    SLICE_X3Y35.F1       net (fanout=1)        1.074   vram_1_addra_sub0001<16>
    SLICE_X3Y35.COUT     Topcyf                1.162   vram_1_addra_add0001<16>
                                                       vram_1_addra_sub0001<16>_rt
                                                       Madd_vram_1_addra_add0001_cy<16>
                                                       Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<17>
    SLICE_X3Y36.Y        Tciny                 0.869   vram_1_addra_add0001<18>
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_xor<19>
    SLICE_X1Y31.G4       net (fanout=1)        0.591   vram_1_addra_add0001<19>
    SLICE_X1Y31.COUT     Topcyg                1.001   vram_1_addra_add0002<18>
                                                       Madd_vram_1_addra_not0001<19>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<19>
    SLICE_X1Y32.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<19>
    SLICE_X1Y32.COUT     Tbyp                  0.118   vram_1_addra_add0002<20>
                                                       Madd_vram_1_addra_add0002_cy<20>
                                                       Madd_vram_1_addra_add0002_cy<21>
    SLICE_X1Y33.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<21>
    SLICE_X1Y33.COUT     Tbyp                  0.118   vram_1_addra_add0002<22>
                                                       Madd_vram_1_addra_add0002_cy<22>
                                                       Madd_vram_1_addra_add0002_cy<23>
    SLICE_X1Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<23>
    SLICE_X1Y34.Y        Tciny                 0.869   vram_1_addra_add0002<24>
                                                       Madd_vram_1_addra_add0002_cy<24>
                                                       Madd_vram_1_addra_add0002_xor<25>
    SLICE_X0Y33.G4       net (fanout=1)        0.374   vram_1_addra_add0002<25>
    SLICE_X0Y33.COUT     Topcyg                1.131   Madd_vram_1_addra_addsub0001_cy<23>
                                                       vram_1_addra_not0004<23>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<23>
    SLICE_X0Y34.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<25>
                                                       Madd_vram_1_addra_addsub0001_cy<24>
                                                       Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<25>
    SLICE_X0Y35.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<27>
                                                       Madd_vram_1_addra_addsub0001_cy<26>
                                                       Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<27>
    SLICE_X0Y36.COUT     Tbyp                  0.130   Madd_vram_1_addra_addsub0001_cy<29>
                                                       Madd_vram_1_addra_addsub0001_cy<28>
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X0Y37.Y        Tciny                 0.883   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X3Y15.G3       net (fanout=20)       2.527   vram_1_addra_addsub0001<32>
    SLICE_X3Y15.Y        Tilo                  0.704   N2592
                                                       vram_1_addra_mux0002<3>1_SW0
    SLICE_X3Y21.G3       net (fanout=1)        0.900   N258
    SLICE_X3Y21.COUT     Topcyg                1.001   vram_1_addra<2>
                                                       Madd_vram_1_addra_lut<3>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X3Y22.COUT     Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X3Y23.CIN      net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X3Y23.Y        Tciny                 0.869   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_xor<7>
    RAMB16_X0Y2.ADDRA11  net (fanout=1)        0.847   vram_1_addra<7>
    RAMB16_X0Y2.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.731ns (12.346ns logic, 8.385ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rand_1/Mshreg_curr_status.status_0_21/SRL16E (SLICE_X26Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_1/curr_status.status_2_21 (FF)
  Destination:          rand_1/Mshreg_curr_status.status_0_21/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.013 - 0.009)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rand_1/curr_status.status_2_21 to rand_1/Mshreg_curr_status.status_0_21/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.XQ      Tcko                  0.473   rand_1/curr_status.status_2_21
                                                       rand_1/curr_status.status_2_21
    SLICE_X26Y55.BX      net (fanout=2)        0.395   rand_1/curr_status.status_2_21
    SLICE_X26Y55.CLK     Tdh         (-Th)     0.149   rand_1/curr_status.status_0_21
                                                       rand_1/Mshreg_curr_status.status_0_21/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.324ns logic, 0.395ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point div_1/blk00000003/blk000007b3/SRL16E (SLICE_X38Y11.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div_1/blk00000003/blk0000004b (FF)
  Destination:          div_1/blk00000003/blk000007b3/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: div_1/blk00000003/blk0000004b to div_1/blk00000003/blk000007b3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y10.YQ      Tcko                  0.470   div_1/blk00000003/sig000000a9
                                                       div_1/blk00000003/blk0000004b
    SLICE_X38Y11.BY      net (fanout=1)        0.379   div_1/blk00000003/sig000000a8
    SLICE_X38Y11.CLK     Tdh         (-Th)     0.127   div_1/blk00000003/sig000000a7
                                                       div_1/blk00000003/blk000007b3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.343ns logic, 0.379ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point rand_1/Mshreg_curr_status.status_0_14/SRL16E (SLICE_X26Y60.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_1/curr_status.status_2_14 (FF)
  Destination:          rand_1/Mshreg_curr_status.status_0_14/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.724ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rand_1/curr_status.status_2_14 to rand_1/Mshreg_curr_status.status_0_14/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.YQ      Tcko                  0.470   rand_1/curr_status.status_2_15
                                                       rand_1/curr_status.status_2_14
    SLICE_X26Y60.BY      net (fanout=2)        0.381   rand_1/curr_status.status_2_14
    SLICE_X26Y60.CLK     Tdh         (-Th)     0.127   rand_1/curr_status.status_0_15
                                                       rand_1/Mshreg_curr_status.status_0_14/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.724ns (0.343ns logic, 0.381ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.074ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: stack_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: stack_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 28.074ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: stack_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: stack_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 28.074ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: stack_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: stack_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.941|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2989309 paths, 0 nets, and 3014 connections

Design statistics:
   Minimum period:  20.941ns{1}   (Maximum frequency:  47.753MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 18 01:11:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 137 MB



