# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1.fir_low_pass.srcs/sources_1/ip/dds_5M/sim/dds_5M.vhd" \
"../../../../1.fir_low_pass.srcs/sources_1/ip/dds_1MHz/sim/dds_1MHz.vhd" \

# Do not sort compile order
nosort
