<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: base/fifo/rtl/FifoAsync.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('FifoAsync_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">FifoAsync.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="FifoAsync_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">------------------------------------------------------------------------------- </span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- File       : FifoAsync.vhd</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- Company    : SLAC National Accelerator Laboratory</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- Created    : 2013-07-10</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">-- Last update: 2016-06-30</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">-- Description: ASYNC FIFO module</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">-- This file is part of &#39;SLAC Firmware Standard Library&#39;.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">-- It is subject to the license terms in the LICENSE.txt file found in the </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">-- top-level directory of this distribution and at: </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">--    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">-- No part of &#39;SLAC Firmware Standard Library&#39;, including this file, </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">-- may be copied, modified, propagated, or distributed except according to </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">-- the terms contained in the LICENSE.txt file.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a0a6af6eef40212dbaf130d57ce711256">   18</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classFifoAsync.html#acd03516902501cd1c7296a98e22c6fcb">   19</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classFifo.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a0f5ecc6613f63d07f7963a97b1b26095">   20</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classFifo.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_arith.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a598da929e807d58939b47499e8bc9fa8">   21</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classFifo.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_unsigned.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classFifoAsync.html#af2fe75efbe0a68c3fb806bb88b1a81ba">   23</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classStdRtlPkg.html">StdRtlPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">--! @see entity </span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword"> --! @ingroup base_fifo</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classFifoAsync.html">   27</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classFifoAsync.html">FifoAsync</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;   <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">   29</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>          <span class="vhdlchar">:</span> <span class="comment">time</span>                       <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlchar">ns</span>;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a8a9f56ec06b173cf46dc7160fd7c1f30">   30</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                         <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword">  -- &#39;1&#39; for active high rst, &#39;0&#39; for active low</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a1c9465c9431492ec79ab48827b02c46f">   31</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a1c9465c9431492ec79ab48827b02c46f">BRAM_EN_G</a></span>      <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classFifoAsync.html#ac9d0fd649bb09079eb97e0431bab5b80">   32</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#ac9d0fd649bb09079eb97e0431bab5b80">FWFT_EN_G</a></span>      <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">   33</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span>    <span class="vhdlchar">:</span> <span class="comment">string</span>                     <span class="vhdlchar">:=</span> <span class="keyword">&quot;no&quot;</span>;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a1669478a44dab111adcd8bbceb192b02">   34</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a1669478a44dab111adcd8bbceb192b02">ALTERA_SYN_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a19f5205f8fd4959c02e7b32fe19bbbc7">   35</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a19f5205f8fd4959c02e7b32fe19bbbc7">ALTERA_RAM_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">string</span>                     <span class="vhdlchar">:=</span> <span class="keyword">&quot;M9K&quot;</span>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a679052ea3c06e78e1226fcab1eb05fd6">   36</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a690564d64aa8e37d3ffa7aa2c377f50e">   37</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a690564d64aa8e37d3ffa7aa2c377f50e">PIPE_STAGES_G</a></span>  <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span>      <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a04b2b321f81f02681a52c6c7d92ff12e">   38</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span>;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">   39</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">48</span>      <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classFifoAsync.html#ada00bcbb3416fb22f6faca63b14c7204">   40</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a></span>         <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span>                        <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;0&quot;</span>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a97a338d38d19ba2a6f5c6b285b4446ca">   41</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a97a338d38d19ba2a6f5c6b285b4446ca">FULL_THRES_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a696e413cf631bea13e4955f0163248e4">   42</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a696e413cf631bea13e4955f0163248e4">EMPTY_THRES_G</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;   <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">      -- Asynchronous Reset</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a5e055e2244f51a31f609da3af2c8a8c7">   45</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a5e055e2244f51a31f609da3af2c8a8c7">rst</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">      -- Write Ports (wr_clk domain)</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classFifoAsync.html#af8ef8ae6d1b2afb01afa90df5f9e005e">   47</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a170955d156f5dd7d5001066e222527e8">   48</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a170955d156f5dd7d5001066e222527e8">wr_en</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a608847e226c256a47ee2713644710553">   49</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a608847e226c256a47ee2713644710553">din</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a74f95aef8ee1db86d6875f2e218fb99c">   50</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a74f95aef8ee1db86d6875f2e218fb99c">wr_data_count</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a3196b3b4e0d7f57ea5fab706647b1fa4">   51</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a3196b3b4e0d7f57ea5fab706647b1fa4">wr_ack</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a6d911b9f06ce1e3a958bda21558461f2">   52</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a6d911b9f06ce1e3a958bda21558461f2">overflow</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classFifoAsync.html#ae2c18b79f6fdc1e6463a661bb572b143">   53</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#ae2c18b79f6fdc1e6463a661bb572b143">prog_full</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a5aa26d6e89a28af8e3faa4ded7760ab4">   54</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a5aa26d6e89a28af8e3faa4ded7760ab4">almost_full</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a8645252baa9610da0b1ecf73811d25ae">   55</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a8645252baa9610da0b1ecf73811d25ae">full</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classFifoAsync.html#ad49e024c069590599462689c5687eda9">   56</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#ad49e024c069590599462689c5687eda9">not_full</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">      -- Read Ports (rd_clk domain)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a400db103e7b52fb031db1b515eeafdaa">   58</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classFifoAsync.html#af611f23a233a3cbe506b8de4dc60560b">   59</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#af611f23a233a3cbe506b8de4dc60560b">rd_en</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a3580807ae0fa575fe47dc6704c55e259">   60</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a3580807ae0fa575fe47dc6704c55e259">dout</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a2501bf62a456c839ab23abd2f3725a89">   61</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2501bf62a456c839ab23abd2f3725a89">rd_data_count</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classFifoAsync.html#aa8c0b99c4da49a0e85f6369f29047d02">   62</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">   63</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">underflow</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classFifoAsync.html#aff8f3db1739eaf4fd0c3559a76289a02">   64</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a6fc3d2fc0b982113cb6bc04938b8d163">   65</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">   66</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">FifoAsync</span>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keywordflow">architecture</span> rtl <span class="keywordflow">of</span> <a class="code" href="classFifoAsync.html">FifoAsync</a> is</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">INIT_C</span>      <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">ite</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;0&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">slvZero</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a></span><span class="vhdlchar">)</span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">RAM_DEPTH_C</span> <span class="vhdlchar">:</span> <span class="comment">integer</span>                      <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">RegType</span> <span class="keywordflow">is</span> <span class="keywordflow">record</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="vhdlchar">waddr</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <span class="vhdlchar">raddr</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <span class="vhdlchar">advance</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      <span class="vhdlchar">cnt</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      <span class="vhdlchar">Ack</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="vhdlchar">error</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <span class="vhdlchar">rdy</span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <span class="vhdlchar">done</span>    <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">record</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">READ_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <span class="vhdlchar">waddr</span>   <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <span class="vhdlchar">raddr</span>   <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="vhdlchar">advance</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">toSlv</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      <span class="vhdlchar">cnt</span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span><span class="keyword">       -- empty during reset</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      <span class="vhdlchar">Ack</span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      <span class="vhdlchar">error</span>   <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="vhdlchar">rdy</span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <span class="vhdlchar">done</span>    <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">WRITE_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="vhdlchar">waddr</span>   <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <span class="vhdlchar">raddr</span>   <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <span class="vhdlchar">advance</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">toSlv</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <span class="vhdlchar">cnt</span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span><span class="keyword">       -- full during reset</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <span class="vhdlchar">Ack</span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="vhdlchar">error</span>   <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <span class="vhdlchar">rdy</span>     <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="vhdlchar">done</span>    <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rdReg</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">READ_INIT_C</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">wrReg</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">WRITE_INIT_C</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">fullStatus</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">readEnable</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">readRst</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">writeRst</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rdReg_ready</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">wrReg_ready</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">sValid</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      <span class="vhdlchar">sRdEn</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">SYNC_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">GRAY_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rdReg_rdGray</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">GRAY_INIT_C</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rdReg_wrGray</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">GRAY_INIT_C</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">wrReg_rdGray</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">GRAY_INIT_C</span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">wrReg_wrGray</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">GRAY_INIT_C</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">RamPortType</span> <span class="keywordflow">is</span> <span class="keywordflow">record</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="vhdlchar">clk</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <span class="vhdlchar">en</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a5e055e2244f51a31f609da3af2c8a8c7">rst</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <span class="vhdlchar">we</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <span class="vhdlchar">addr</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a608847e226c256a47ee2713644710553">din</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a3580807ae0fa575fe47dc6704c55e259">dout</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">record</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">portA</span><span class="vhdlchar">,</span> <span class="vhdlchar">portB</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RamPortType</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">ReadStatusType</span> <span class="keywordflow">is</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;   <span class="keywordflow">record</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="vhdlchar">count</span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">record</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">READ_STATUS_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar">ReadStatusType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <span class="vhdlchar">count</span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>   <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>        <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">,</span> <span class="vhdlchar">fwftStatus</span> <span class="vhdlchar">:</span> <span class="vhdlchar">ReadStatusType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">READ_STATUS_INIT_C</span>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">   -- Attribute for XST</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;   <span class="keywordflow">attribute</span> <span class="vhdlchar">use_dsp48</span>          <span class="vhdlchar">:</span> <span class="comment">string</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;   <span class="keywordflow">attribute</span> <span class="vhdlchar">use_dsp48</span> <span class="keywordflow">of</span> <span class="vhdlchar">rdReg</span> <span class="vhdlchar">:</span> <span class="keywordflow">signal</span> <span class="keywordflow">is</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;   <span class="keywordflow">attribute</span> <span class="vhdlchar">use_dsp48</span> <span class="keywordflow">of</span> <span class="vhdlchar">wrReg</span> <span class="vhdlchar">:</span> <span class="keywordflow">signal</span> <span class="keywordflow">is</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="keyword">   -- FULL_THRES_G upper range check</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;   <span class="keywordflow">assert</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a97a338d38d19ba2a6f5c6b285b4446ca">FULL_THRES_G</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">)</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <span class="keywordflow">report</span> <span class="keyword">&quot;FULL_THRES_G must be &lt;= ((2**ADDR_WIDTH_G)-1)&quot;</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <span class="keywordflow">severity</span> <span class="vhdlchar">failure</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">   -- EMPTY_THRES_G upper range check</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;   <span class="keywordflow">assert</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a696e413cf631bea13e4955f0163248e4">EMPTY_THRES_G</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a></span><span class="vhdlchar">)</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <span class="keywordflow">report</span> <span class="keyword">&quot;EMPTY_THRES_G must be &lt;= ((2**ADDR_WIDTH_G)-2)&quot;</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      <span class="keywordflow">severity</span> <span class="vhdlchar">failure</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keyword">   -- USE_DSP48_G check</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;   <span class="keywordflow">assert</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;yes&quot;</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;no&quot;</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;auto&quot;</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;automax&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      <span class="keywordflow">report</span> <span class="keyword">&quot;USE_DSP48_G must be either yes, no, auto, or automax&quot;</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      <span class="keywordflow">severity</span> <span class="vhdlchar">failure</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">   -- INIT_G length check</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;   <span class="keywordflow">assert</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;0&quot;</span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">length</span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">report</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="keyword">&quot;INIT_G must either be &quot;</span><span class="vhdllogic">&quot;0&quot;</span><span class="keyword">&quot; or the same length as DATA_WIDTH_G&quot;</span> <span class="keywordflow">severity</span> <span class="vhdlchar">failure</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keyword">   -------------------------------</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="keyword">   -- rd_clk domain</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keyword">   -------------------------------</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;   READ_RstSync : <span class="keywordflow">entity</span> work.<a class="code" href="classRstSync.html">RstSync</a></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;         <a class="code" href="classRstSync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>           =&gt; <a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;         <a class="code" href="classRstSync.html#a9853aeaa6ff0c04943987631b5840ce9">IN_POLARITY_G</a>   =&gt; <a class="code" href="classFifoAsync.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a>,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;         <a class="code" href="classRstSync.html#a8e88e6f77bd5e76d3b1571d208d8db1a">RELEASE_DELAY_G</a> =&gt; <a class="code" href="classFifoAsync.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;         <a class="code" href="classRstSync.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>      =&gt; <a class="code" href="classFifoAsync.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;         <a class="code" href="classRstSync.html#a0b77bcaee35051972dce96190e2ea3c5">asyncRst</a> =&gt; <a class="code" href="classFifoAsync.html#a5e055e2244f51a31f609da3af2c8a8c7">rst</a>,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;         <a class="code" href="classRstSync.html#a37b285ea08f8e21fa5048c3d21416f02">syncRst</a>  =&gt; readRst<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">underflow</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">error</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;   <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span>        <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;   <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span> <span class="vhdlchar">&lt;</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a696e413cf631bea13e4955f0163248e4">EMPTY_THRES_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">readRst</span>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;   <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>             <span class="keywordflow">else</span> <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;   <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>        <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>             <span class="keywordflow">else</span> <span class="vhdlchar">readRst</span>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;   <span class="vhdlchar">FIFO_Gen</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#ac9d0fd649bb09079eb97e0431bab5b80">FWFT_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="vhdlchar">readEnable</span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#af611f23a233a3cbe506b8de4dc60560b">rd_en</a></span>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a></span>         <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">Ack</span>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>         <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2501bf62a456c839ab23abd2f3725a89">rd_data_count</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a3580807ae0fa575fe47dc6704c55e259">dout</a></span>          <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">portB</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a3580807ae0fa575fe47dc6704c55e259">dout</a></span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;   <span class="vhdlchar">FWFT_Gen</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#ac9d0fd649bb09079eb97e0431bab5b80">FWFT_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">true</span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      FifoOutputPipeline_Inst : <span class="keywordflow">entity</span> work.<a class="code" href="classFifoOutputPipeline.html">FifoOutputPipeline</a></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;         <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>          =&gt; <a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a> =&gt; &#39;1&#39;,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a>    =&gt; false,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a>   =&gt; <a class="code" href="classFifoAsync.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a>,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a716ea08f0c8926dadc51439113a0fd3b">PIPE_STAGES_G</a>  =&gt; <a class="code" href="classFifoAsync.html#a690564d64aa8e37d3ffa7aa2c377f50e">PIPE_STAGES_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keyword">            -- Slave Port</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a4e5f242fd14f3459607c3da096820a0f">sData</a>  =&gt; portB.dout,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#adbfde5da27dc15a6577e99a9607ab8b0">sValid</a> =&gt; sValid,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a>  =&gt; sRdEn,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keyword">            -- Master Port</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a>  =&gt; <a class="code" href="classFifoAsync.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a> =&gt; <a class="code" href="classFifoAsync.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a>,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a4dbaf097084ce22beaa8de7007a11b1c">mRdEn</a>  =&gt; <a class="code" href="classFifoAsync.html#af611f23a233a3cbe506b8de4dc60560b">rd_en</a>,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="keyword">            -- Clock and Reset</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>    =&gt; <a class="code" href="classFifoAsync.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>    =&gt; readRst<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="vhdlchar">readEnable</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar">sRdEn</span> <span class="keywordflow">or</span> <span class="vhdlchar">fwftStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      <span class="vhdlchar">sValid</span>     <span class="vhdlchar">&lt;=</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar">fwftStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fwftStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fwftStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>         <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fwftStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2501bf62a456c839ab23abd2f3725a89">rd_data_count</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fwftStatus</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keywordflow">process</span> (<a class="code" href="classFifoAsync.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="vhdlkeyword">      begin</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">readRst</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;               <span class="vhdlchar">fwftStatus</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">READ_STATUS_INIT_C</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;               <span class="vhdlchar">fwftStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>                            <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;               <span class="vhdlchar">fwftStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span>                          <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;               <span class="vhdlchar">fwftStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>        <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar">sRdEn</span> <span class="keywordflow">or</span> <span class="vhdlchar">fwftStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;               <span class="vhdlchar">fwftStatus</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span>        <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar">count</span>                                 <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;   SynchronizerVector_0 : <span class="keywordflow">entity</span> work.<a class="code" href="classSynchronizerVector.html">SynchronizerVector</a></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;         <a class="code" href="classSynchronizerVector.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>       =&gt; <a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;         <a class="code" href="classSynchronizerVector.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a> =&gt; false,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;         <a class="code" href="classSynchronizerVector.html#a6a7d6b17e9785461165f513d613f3e29">STAGES_G</a>    =&gt; <a class="code" href="classFifoAsync.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a>,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;         <a class="code" href="classSynchronizerVector.html#ac808ccb55f1548155860e00f1e27987a">WIDTH_G</a>     =&gt; <a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a>,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;         <a class="code" href="classSynchronizerVector.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a>      =&gt; GRAY_INIT_C<span class="vhdlchar">)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;         <a class="code" href="classSynchronizerVector.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>     =&gt; readRst,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;         <a class="code" href="classSynchronizerVector.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>     =&gt; <a class="code" href="classFifoAsync.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;         <a class="code" href="classSynchronizerVector.html#aba9daf4b05eec06ecc1a40b94b8afbfc">dataIn</a>  =&gt; wrReg_wrGray,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;         <a class="code" href="classSynchronizerVector.html#a6d3d313b093967716088bebbdd4f88a9">dataOut</a> =&gt; rdReg_wrGray<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;   Synchronizer_0 : <span class="keywordflow">entity</span> work.<a class="code" href="classSynchronizer.html">Synchronizer</a></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;         <a class="code" href="classSynchronizer.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>       =&gt; <a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;         <a class="code" href="classSynchronizer.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a> =&gt; false,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;         <a class="code" href="classSynchronizer.html#a6a7d6b17e9785461165f513d613f3e29">STAGES_G</a>    =&gt; <a class="code" href="classFifoAsync.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a>,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;         <a class="code" href="classSynchronizer.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a>      =&gt; SYNC_INIT_C<span class="vhdlchar">)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;         <a class="code" href="classSynchronizer.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>     =&gt; <a class="code" href="classFifoAsync.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;         <a class="code" href="classSynchronizer.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>     =&gt; readRst,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;         <a class="code" href="classSynchronizer.html#a8d62ea2cb402887bf88e38207bab83ba">dataIn</a>  =&gt; wrReg.done,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;         <a class="code" href="classSynchronizer.html#a71b57d553fb90c1c5e1fc1d6cc47ebbe">dataOut</a> =&gt; rdReg_ready<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;   READ_SEQUENCE : <span class="keywordflow">process</span> (<a class="code" href="classFifoAsync.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">readRst</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;            <span class="vhdlchar">rdReg</span>        <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">READ_INIT_C</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;            <span class="vhdlchar">rdReg_rdGray</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">GRAY_INIT_C</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;         <span class="keywordflow">else</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">done</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;            <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">Ack</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;            <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">error</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">rdReg_ready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="keyword">               -- Decode the Gray code pointer</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;               <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">waddr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">grayDecode</span><span class="vhdlchar">(</span><span class="vhdlchar">rdReg_wrGray</span><span class="vhdlchar">)</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="keyword">               -- Check for read operation</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar">readEnable</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                  <span class="keywordflow">if</span> <span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="keyword">                     -- Calculate the count</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                     <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">waddr</span> <span class="vhdlchar">-</span> <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">advance</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="keyword">                     -- Increment the read address pointer</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                     <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">raddr</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">raddr</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>             <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                     <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">advance</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">advance</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>           <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                     <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">Ack</span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>                         <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                  <span class="keywordflow">else</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="keyword">                     -- Calculate the count</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                     <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">waddr</span> <span class="vhdlchar">-</span> <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">raddr</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                     <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">error</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>                       <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;               <span class="keywordflow">else</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="keyword">                  -- Calculate the count</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                  <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">waddr</span> <span class="vhdlchar">-</span> <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">raddr</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;               <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="keyword">               -- Encode the Gray code pointer</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;               <span class="vhdlchar">rdReg_rdGray</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">grayEncode</span><span class="vhdlchar">(</span><span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">raddr</span><span class="vhdlchar">)</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">READ_SEQUENCE</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="keyword">   -------------------------------</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="keyword">   -- wr_clk domain</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="keyword">   -------------------------------   </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;   WRITE_RstSync : <span class="keywordflow">entity</span> work.<a class="code" href="classRstSync.html">RstSync</a></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;         <a class="code" href="classRstSync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>           =&gt; <a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;         <a class="code" href="classRstSync.html#a9853aeaa6ff0c04943987631b5840ce9">IN_POLARITY_G</a>   =&gt; <a class="code" href="classFifoAsync.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a>,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;         <a class="code" href="classRstSync.html#a8e88e6f77bd5e76d3b1571d208d8db1a">RELEASE_DELAY_G</a> =&gt; <a class="code" href="classFifoAsync.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;         <a class="code" href="classRstSync.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>      =&gt; <a class="code" href="classFifoAsync.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;         <a class="code" href="classRstSync.html#a0b77bcaee35051972dce96190e2ea3c5">asyncRst</a> =&gt; <a class="code" href="classFifoAsync.html#a5e055e2244f51a31f609da3af2c8a8c7">rst</a>,</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;         <a class="code" href="classRstSync.html#a37b285ea08f8e21fa5048c3d21416f02">syncRst</a>  =&gt; writeRst<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a74f95aef8ee1db86d6875f2e218fb99c">wr_data_count</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a8645252baa9610da0b1ecf73811d25ae">full</a></span>          <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fullStatus</span>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsync.html#ad49e024c069590599462689c5687eda9">not_full</a></span>      <span class="vhdlchar">&lt;=</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar">fullStatus</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a3196b3b4e0d7f57ea5fab706647b1fa4">wr_ack</a></span>        <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">Ack</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a6d911b9f06ce1e3a958bda21558461f2">overflow</a></span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">error</span>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;   <span class="keywordflow">process</span> (<a class="code" href="classFifoAsync.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">writeRst</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;            <span class="vhdlchar"><a class="code" href="classFifoAsync.html#ae2c18b79f6fdc1e6463a661bb572b143">prog_full</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;            <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a5aa26d6e89a28af8e3faa4ded7760ab4">almost_full</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;            <span class="vhdlchar">fullStatus</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;         <span class="keywordflow">else</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keyword">            -- prog_full</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span> <span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a97a338d38d19ba2a6f5c6b285b4446ca">FULL_THRES_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;               <span class="vhdlchar"><a class="code" href="classFifoAsync.html#ae2c18b79f6fdc1e6463a661bb572b143">prog_full</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;               <span class="vhdlchar"><a class="code" href="classFifoAsync.html#ae2c18b79f6fdc1e6463a661bb572b143">prog_full</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keyword">            -- almost_full</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span> <span class="vhdlchar">=</span> <span class="vhdlchar">(</span><span class="vhdlchar">RAM_DEPTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span> <span class="vhdlchar">=</span> <span class="vhdlchar">(</span><span class="vhdlchar">RAM_DEPTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span> <span class="vhdlchar">=</span> <span class="vhdlchar">(</span><span class="vhdlchar">RAM_DEPTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;               <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a5aa26d6e89a28af8e3faa4ded7760ab4">almost_full</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;               <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a5aa26d6e89a28af8e3faa4ded7760ab4">almost_full</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="keyword">            -- fullStatus</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span> <span class="vhdlchar">=</span> <span class="vhdlchar">(</span><span class="vhdlchar">RAM_DEPTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span> <span class="vhdlchar">=</span> <span class="vhdlchar">(</span><span class="vhdlchar">RAM_DEPTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;               <span class="vhdlchar">fullStatus</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;               <span class="vhdlchar">fullStatus</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;   SynchronizerVector_1 : <span class="keywordflow">entity</span> work.<a class="code" href="classSynchronizerVector.html">SynchronizerVector</a></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;         <a class="code" href="classSynchronizerVector.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>       =&gt; <a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;         <a class="code" href="classSynchronizerVector.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a> =&gt; false,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;         <a class="code" href="classSynchronizerVector.html#a6a7d6b17e9785461165f513d613f3e29">STAGES_G</a>    =&gt; <a class="code" href="classFifoAsync.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a>,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;         <a class="code" href="classSynchronizerVector.html#ac808ccb55f1548155860e00f1e27987a">WIDTH_G</a>     =&gt; <a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a>,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;         <a class="code" href="classSynchronizerVector.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a>      =&gt; GRAY_INIT_C<span class="vhdlchar">)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;         <a class="code" href="classSynchronizerVector.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>     =&gt; writeRst,</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;         <a class="code" href="classSynchronizerVector.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>     =&gt; <a class="code" href="classFifoAsync.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;         <a class="code" href="classSynchronizerVector.html#aba9daf4b05eec06ecc1a40b94b8afbfc">dataIn</a>  =&gt; rdReg_rdGray,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;         <a class="code" href="classSynchronizerVector.html#a6d3d313b093967716088bebbdd4f88a9">dataOut</a> =&gt; wrReg_rdGray<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;   Synchronizer_1 : <span class="keywordflow">entity</span> work.<a class="code" href="classSynchronizer.html">Synchronizer</a></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;         <a class="code" href="classSynchronizer.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>       =&gt; <a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;         <a class="code" href="classSynchronizer.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a> =&gt; false,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;         <a class="code" href="classSynchronizer.html#a6a7d6b17e9785461165f513d613f3e29">STAGES_G</a>    =&gt; <a class="code" href="classFifoAsync.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a>,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;         <a class="code" href="classSynchronizer.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a>      =&gt; SYNC_INIT_C<span class="vhdlchar">)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;         <a class="code" href="classSynchronizer.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>     =&gt; <a class="code" href="classFifoAsync.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;         <a class="code" href="classSynchronizer.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>     =&gt; writeRst,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;         <a class="code" href="classSynchronizer.html#a8d62ea2cb402887bf88e38207bab83ba">dataIn</a>  =&gt; rdReg.done,</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;         <a class="code" href="classSynchronizer.html#a71b57d553fb90c1c5e1fc1d6cc47ebbe">dataOut</a> =&gt; wrReg_ready<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;   WRITE_SEQUENCE : <span class="keywordflow">process</span> (<a class="code" href="classFifoAsync.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">writeRst</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            <span class="vhdlchar">wrReg</span>        <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">WRITE_INIT_C</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            <span class="vhdlchar">wrReg_wrGray</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">GRAY_INIT_C</span>  <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;         <span class="keywordflow">else</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;            <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">done</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;            <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">Ack</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">error</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">wrReg_ready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;               <span class="keywordflow">if</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">rdy</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                  <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">rdy</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                  <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;               <span class="keywordflow">else</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="keyword">                  -- Decode the Gray code pointer</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                  <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">raddr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">grayDecode</span><span class="vhdlchar">(</span><span class="vhdlchar">wrReg_rdGray</span><span class="vhdlchar">)</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="keyword">                  -- Check for write operation</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                  <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a170955d156f5dd7d5001066e222527e8">wr_en</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                     <span class="keywordflow">if</span> <span class="vhdlchar">fullStatus</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keyword">                        -- Calculate the count</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                        <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">advance</span> <span class="vhdlchar">-</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">raddr</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="keyword">                        -- Increment the read address pointer</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                        <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">waddr</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">waddr</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>             <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                        <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">advance</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">advance</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>           <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                        <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">Ack</span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>                         <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                     <span class="keywordflow">else</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                        <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">error</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>                       <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="keyword">                        -- Calculate the count</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                        <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">waddr</span> <span class="vhdlchar">-</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">raddr</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                     <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                  <span class="keywordflow">else</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="keyword">                     -- Calculate the count</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                     <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">cnt</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">waddr</span> <span class="vhdlchar">-</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">raddr</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                  <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="keyword">                  -- Encode the Gray code pointer</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                  <span class="vhdlchar">wrReg_wrGray</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">grayEncode</span><span class="vhdlchar">(</span><span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">waddr</span><span class="vhdlchar">)</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;               <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">WRITE_SEQUENCE</span>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="keyword">   -------------------------------</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="keyword">   -- rd_clk and wr_clk domain</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="keyword">   -------------------------------   </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="keyword">   -- RAM Port A Mapping</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;   <span class="vhdlchar">portA</span><span class="vhdlchar">.</span><span class="vhdlchar">clk</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a></span>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;   <span class="vhdlchar">portA</span><span class="vhdlchar">.</span><span class="vhdlchar">en</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;   <span class="vhdlchar">portA</span><span class="vhdlchar">.</span><span class="vhdlchar">we</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a170955d156f5dd7d5001066e222527e8">wr_en</a></span> <span class="keywordflow">and</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar">fullStatus</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;   <span class="vhdlchar">portA</span><span class="vhdlchar">.</span><span class="vhdlchar">addr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">wrReg</span><span class="vhdlchar">.</span><span class="vhdlchar">waddr</span>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;   <span class="vhdlchar">portA</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a608847e226c256a47ee2713644710553">din</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a608847e226c256a47ee2713644710553">din</a></span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="keyword">   -- RAM Port B Mapping</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;   <span class="vhdlchar">portB</span><span class="vhdlchar">.</span><span class="vhdlchar">clk</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoAsync.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a></span>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;   <span class="vhdlchar">portB</span><span class="vhdlchar">.</span><span class="vhdlchar">en</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">readEnable</span> <span class="keywordflow">and</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar">fifoStatus</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;   <span class="vhdlchar">portB</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a5e055e2244f51a31f609da3af2c8a8c7">rst</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">readRst</span>;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;   <span class="vhdlchar">portB</span><span class="vhdlchar">.</span><span class="vhdlchar">we</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;   <span class="vhdlchar">portB</span><span class="vhdlchar">.</span><span class="vhdlchar">addr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rdReg</span><span class="vhdlchar">.</span><span class="vhdlchar">raddr</span>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;   <span class="vhdlchar">portB</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classFifoAsync.html#a608847e226c256a47ee2713644710553">din</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;   SimpleDualPortRam_Inst : <span class="keywordflow">entity</span> work.<a class="code" href="classSimpleDualPortRam.html">SimpleDualPortRam</a></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span>(</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>        =&gt; <a class="code" href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#a1c9465c9431492ec79ab48827b02c46f">BRAM_EN_G</a>    =&gt; <a class="code" href="classFifoAsync.html#a1c9465c9431492ec79ab48827b02c46f">BRAM_EN_G</a>,</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#a1669478a44dab111adcd8bbceb192b02">ALTERA_SYN_G</a> =&gt; <a class="code" href="classFifoAsync.html#a1669478a44dab111adcd8bbceb192b02">ALTERA_SYN_G</a>,</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#a19f5205f8fd4959c02e7b32fe19bbbc7">ALTERA_RAM_G</a> =&gt; <a class="code" href="classFifoAsync.html#a19f5205f8fd4959c02e7b32fe19bbbc7">ALTERA_RAM_G</a>,</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a> =&gt; <a class="code" href="classFifoAsync.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a>,</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#aa15a7b289c417a934aa707db52c8e30d">ADDR_WIDTH_G</a> =&gt; <a class="code" href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">ADDR_WIDTH_G</a>,</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a>       =&gt; INIT_C<span class="vhdlchar">)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="keyword">         -- Port A</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#aa4c0f0bdfc190b2ae0db135b72dfd277">clka</a>  =&gt; portA.clk,</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#a0de49fbe6e07a265532ec49da1f5c4bb">ena</a>   =&gt; portA.en,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#af8bd8c09eb96186d2a90af084084302f">wea</a>   =&gt; portA.we,</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#a90726144fdea03ebb52ed50145a861f0">addra</a> =&gt; portA.addr,</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#ae10218b9280bd97ed982c1aa2644c6d7">dina</a>  =&gt; portA.din,</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="keyword">         -- Port B</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#a2762b9bc70face6539eaeb895b683cf8">clkb</a>  =&gt; portB.clk,</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#a8b8a1a5b69743da2413e2e63007d934f">enb</a>   =&gt; portB.en,</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#a0073970f1392f10032ffbb4c4164e1a9">rstb</a>  =&gt; &#39;0&#39;,<span class="keyword">                  -- Rely on rd/wr ptrs</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#a42d34e19643bbb7db10c856e39be1f70">addrb</a> =&gt; portB.addr,</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;         <a class="code" href="classSimpleDualPortRam.html#a0ed4cde484ee5ed08f4bcfed67335ba7">doutb</a> =&gt; portB.dout<span class="vhdlchar">)</span>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span> <span class="vhdlchar">rtl</span>;</div><div class="ttc" id="classSynchronizer_html_ada00bcbb3416fb22f6faca63b14c7204"><div class="ttname"><a href="classSynchronizer.html#ada00bcbb3416fb22f6faca63b14c7204">Synchronizer.INIT_G</a></div><div class="ttdeci">INIT_Gslv  :=   &quot;0&quot;</div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00034">Synchronizer.vhd:34</a></div></div>
<div class="ttc" id="classFifoAsync_html_a5e055e2244f51a31f609da3af2c8a8c7"><div class="ttname"><a href="classFifoAsync.html#a5e055e2244f51a31f609da3af2c8a8c7">FifoAsync.rst</a></div><div class="ttdeci">in rstsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00045">FifoAsync.vhd:45</a></div></div>
<div class="ttc" id="classFifoAsync_html_a696e413cf631bea13e4955f0163248e4"><div class="ttname"><a href="classFifoAsync.html#a696e413cf631bea13e4955f0163248e4">FifoAsync.EMPTY_THRES_G</a></div><div class="ttdeci">EMPTY_THRES_Ginteger   range  1 to ( 2** 24):= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00042">FifoAsync.vhd:42</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a8a9f56ec06b173cf46dc7160fd7c1f30"><div class="ttname"><a href="classFifoOutputPipeline.html#a8a9f56ec06b173cf46dc7160fd7c1f30">FifoOutputPipeline.RST_POLARITY_G</a></div><div class="ttdeci">RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00029">FifoOutputPipeline.vhd:29</a></div></div>
<div class="ttc" id="classFifoAsync_html"><div class="ttname"><a href="classFifoAsync.html">FifoAsync</a></div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00027">FifoAsync.vhd:27</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_a42d34e19643bbb7db10c856e39be1f70"><div class="ttname"><a href="classSimpleDualPortRam.html#a42d34e19643bbb7db10c856e39be1f70">SimpleDualPortRam.addrb</a></div><div class="ttdeci">in addrbslv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00052">SimpleDualPortRam.vhd:52</a></div></div>
<div class="ttc" id="classRstSync_html_a37b285ea08f8e21fa5048c3d21416f02"><div class="ttname"><a href="classRstSync.html#a37b285ea08f8e21fa5048c3d21416f02">RstSync.syncRst</a></div><div class="ttdeci">out syncRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00036">RstSync.vhd:36</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_a1c9465c9431492ec79ab48827b02c46f"><div class="ttname"><a href="classSimpleDualPortRam.html#a1c9465c9431492ec79ab48827b02c46f">SimpleDualPortRam.BRAM_EN_G</a></div><div class="ttdeci">BRAM_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00031">SimpleDualPortRam.vhd:31</a></div></div>
<div class="ttc" id="classFifoAsync_html_af8ef8ae6d1b2afb01afa90df5f9e005e"><div class="ttname"><a href="classFifoAsync.html#af8ef8ae6d1b2afb01afa90df5f9e005e">FifoAsync.wr_clk</a></div><div class="ttdeci">in wr_clksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00047">FifoAsync.vhd:47</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_a0073970f1392f10032ffbb4c4164e1a9"><div class="ttname"><a href="classSimpleDualPortRam.html#a0073970f1392f10032ffbb4c4164e1a9">SimpleDualPortRam.rstb</a></div><div class="ttdeci">in rstbsl  :=not (   RST_POLARITY_G)</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00051">SimpleDualPortRam.vhd:51</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a123a3d9a6e9648e763d21c0281ee7ecd"><div class="ttname"><a href="classFifoOutputPipeline.html#a123a3d9a6e9648e763d21c0281ee7ecd">FifoOutputPipeline.RST_ASYNC_G</a></div><div class="ttdeci">RST_ASYNC_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00030">FifoOutputPipeline.vhd:30</a></div></div>
<div class="ttc" id="classRstSync_html_a9853aeaa6ff0c04943987631b5840ce9"><div class="ttname"><a href="classRstSync.html#a9853aeaa6ff0c04943987631b5840ce9">RstSync.IN_POLARITY_G</a></div><div class="ttdeci">IN_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00028">RstSync.vhd:28</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_a19f5205f8fd4959c02e7b32fe19bbbc7"><div class="ttname"><a href="classSimpleDualPortRam.html#a19f5205f8fd4959c02e7b32fe19bbbc7">SimpleDualPortRam.ALTERA_RAM_G</a></div><div class="ttdeci">ALTERA_RAM_Gstring  :=   &quot;M9K&quot;</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00034">SimpleDualPortRam.vhd:34</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_a0ed4cde484ee5ed08f4bcfed67335ba7"><div class="ttname"><a href="classSimpleDualPortRam.html#a0ed4cde484ee5ed08f4bcfed67335ba7">SimpleDualPortRam.doutb</a></div><div class="ttdeci">out doutbslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00053">SimpleDualPortRam.vhd:53</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_a04b2b321f81f02681a52c6c7d92ff12e"><div class="ttname"><a href="classSimpleDualPortRam.html#a04b2b321f81f02681a52c6c7d92ff12e">SimpleDualPortRam.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger   range  1 to ( 2** 24):= 16</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00036">SimpleDualPortRam.vhd:36</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_aa4c0f0bdfc190b2ae0db135b72dfd277"><div class="ttname"><a href="classSimpleDualPortRam.html#aa4c0f0bdfc190b2ae0db135b72dfd277">SimpleDualPortRam.clka</a></div><div class="ttdeci">in clkasl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00042">SimpleDualPortRam.vhd:42</a></div></div>
<div class="ttc" id="classFifoAsync_html_a5aa26d6e89a28af8e3faa4ded7760ab4"><div class="ttname"><a href="classFifoAsync.html#a5aa26d6e89a28af8e3faa4ded7760ab4">FifoAsync.almost_full</a></div><div class="ttdeci">out almost_fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00054">FifoAsync.vhd:54</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a520db08c77a39b20e2cf83ef7e5d7a0a"><div class="ttname"><a href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">StdRtlPkg.sl</a></div><div class="ttdeci">std_logic   sl</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00028">StdRtlPkg.vhd:28</a></div></div>
<div class="ttc" id="classSynchronizer_html_afd0039e5a6c54f38982fe7c8fc1c0b08"><div class="ttname"><a href="classSynchronizer.html#afd0039e5a6c54f38982fe7c8fc1c0b08">Synchronizer.rst</a></div><div class="ttdeci">in rstsl  :=not    RST_POLARITY_G</div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00037">Synchronizer.vhd:37</a></div></div>
<div class="ttc" id="classFifoAsync_html_a400db103e7b52fb031db1b515eeafdaa"><div class="ttname"><a href="classFifoAsync.html#a400db103e7b52fb031db1b515eeafdaa">FifoAsync.rd_clk</a></div><div class="ttdeci">in rd_clksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00058">FifoAsync.vhd:58</a></div></div>
<div class="ttc" id="classFifoAsync_html_a8a9f56ec06b173cf46dc7160fd7c1f30"><div class="ttname"><a href="classFifoAsync.html#a8a9f56ec06b173cf46dc7160fd7c1f30">FifoAsync.RST_POLARITY_G</a></div><div class="ttdeci">RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00030">FifoAsync.vhd:30</a></div></div>
<div class="ttc" id="classFifoAsync_html_a170955d156f5dd7d5001066e222527e8"><div class="ttname"><a href="classFifoAsync.html#a170955d156f5dd7d5001066e222527e8">FifoAsync.wr_en</a></div><div class="ttdeci">in wr_ensl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00048">FifoAsync.vhd:48</a></div></div>
<div class="ttc" id="classFifoAsync_html_a690564d64aa8e37d3ffa7aa2c377f50e"><div class="ttname"><a href="classFifoAsync.html#a690564d64aa8e37d3ffa7aa2c377f50e">FifoAsync.PIPE_STAGES_G</a></div><div class="ttdeci">PIPE_STAGES_Gnatural   range  0 to  16:= 0</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00037">FifoAsync.vhd:37</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classSynchronizerVector.html#a8562dfa3c7970041e8fb901d9c0e4ecf">SynchronizerVector.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00036">SynchronizerVector.vhd:36</a></div></div>
<div class="ttc" id="classSynchronizer_html_a6a7d6b17e9785461165f513d613f3e29"><div class="ttname"><a href="classSynchronizer.html#a6a7d6b17e9785461165f513d613f3e29">Synchronizer.STAGES_G</a></div><div class="ttdeci">STAGES_Gpositive  := 2</div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00032">Synchronizer.vhd:32</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a6a7d6b17e9785461165f513d613f3e29"><div class="ttname"><a href="classSynchronizerVector.html#a6a7d6b17e9785461165f513d613f3e29">SynchronizerVector.STAGES_G</a></div><div class="ttdeci">STAGES_Gpositive  := 2</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00031">SynchronizerVector.vhd:31</a></div></div>
<div class="ttc" id="classFifoAsync_html_a679052ea3c06e78e1226fcab1eb05fd6"><div class="ttname"><a href="classFifoAsync.html#a679052ea3c06e78e1226fcab1eb05fd6">FifoAsync.SYNC_STAGES_G</a></div><div class="ttdeci">SYNC_STAGES_Ginteger   range  3 to ( 2** 24):= 3</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00036">FifoAsync.vhd:36</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a123a3d9a6e9648e763d21c0281ee7ecd"><div class="ttname"><a href="classSynchronizerVector.html#a123a3d9a6e9648e763d21c0281ee7ecd">SynchronizerVector.RST_ASYNC_G</a></div><div class="ttdeci">RST_ASYNC_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00030">SynchronizerVector.vhd:30</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html"><div class="ttname"><a href="classFifoOutputPipeline.html">FifoOutputPipeline</a></div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00026">FifoOutputPipeline.vhd:26</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classSynchronizerVector.html#a67a837684e4f18c2d236ac1d053b419b">SynchronizerVector.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00027">SynchronizerVector.vhd:27</a></div></div>
<div class="ttc" id="classFifoAsync_html_ad49e024c069590599462689c5687eda9"><div class="ttname"><a href="classFifoAsync.html#ad49e024c069590599462689c5687eda9">FifoAsync.not_full</a></div><div class="ttdeci">out not_fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00056">FifoAsync.vhd:56</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_a2762b9bc70face6539eaeb895b683cf8"><div class="ttname"><a href="classSimpleDualPortRam.html#a2762b9bc70face6539eaeb895b683cf8">SimpleDualPortRam.clkb</a></div><div class="ttdeci">in clkbsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00049">SimpleDualPortRam.vhd:49</a></div></div>
<div class="ttc" id="classFifoAsync_html_af611f23a233a3cbe506b8de4dc60560b"><div class="ttname"><a href="classFifoAsync.html#af611f23a233a3cbe506b8de4dc60560b">FifoAsync.rd_en</a></div><div class="ttdeci">in rd_ensl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00059">FifoAsync.vhd:59</a></div></div>
<div class="ttc" id="classFifoAsync_html_a0fea2afc66f82ad0e2ee9f5264a8e6f2"><div class="ttname"><a href="classFifoAsync.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">FifoAsync.underflow</a></div><div class="ttdeci">out underflowsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00063">FifoAsync.vhd:63</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_aba9daf4b05eec06ecc1a40b94b8afbfc"><div class="ttname"><a href="classSynchronizerVector.html#aba9daf4b05eec06ecc1a40b94b8afbfc">SynchronizerVector.dataIn</a></div><div class="ttdeci">in dataInslv(   WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00038">SynchronizerVector.vhd:38</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classSimpleDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">SimpleDualPortRam.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00029">SimpleDualPortRam.vhd:29</a></div></div>
<div class="ttc" id="classFifoAsync_html_a3580807ae0fa575fe47dc6704c55e259"><div class="ttname"><a href="classFifoAsync.html#a3580807ae0fa575fe47dc6704c55e259">FifoAsync.dout</a></div><div class="ttdeci">out doutslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00060">FifoAsync.vhd:60</a></div></div>
<div class="ttc" id="classRstSync_html_a0b77bcaee35051972dce96190e2ea3c5"><div class="ttname"><a href="classRstSync.html#a0b77bcaee35051972dce96190e2ea3c5">RstSync.asyncRst</a></div><div class="ttdeci">in asyncRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00035">RstSync.vhd:35</a></div></div>
<div class="ttc" id="classSynchronizer_html_a71b57d553fb90c1c5e1fc1d6cc47ebbe"><div class="ttname"><a href="classSynchronizer.html#a71b57d553fb90c1c5e1fc1d6cc47ebbe">Synchronizer.dataOut</a></div><div class="ttdeci">out dataOutsl  </div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00039">Synchronizer.vhd:39</a></div></div>
<div class="ttc" id="classRstSync_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classRstSync.html#a8562dfa3c7970041e8fb901d9c0e4ecf">RstSync.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00034">RstSync.vhd:34</a></div></div>
<div class="ttc" id="classFifoAsync_html_aff8f3db1739eaf4fd0c3559a76289a02"><div class="ttname"><a href="classFifoAsync.html#aff8f3db1739eaf4fd0c3559a76289a02">FifoAsync.prog_empty</a></div><div class="ttdeci">out prog_emptysl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00064">FifoAsync.vhd:64</a></div></div>
<div class="ttc" id="classFifoAsync_html_a04b2b321f81f02681a52c6c7d92ff12e"><div class="ttname"><a href="classFifoAsync.html#a04b2b321f81f02681a52c6c7d92ff12e">FifoAsync.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger   range  1 to ( 2** 24):= 16</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00038">FifoAsync.vhd:38</a></div></div>
<div class="ttc" id="classFifoAsync_html_a1669478a44dab111adcd8bbceb192b02"><div class="ttname"><a href="classFifoAsync.html#a1669478a44dab111adcd8bbceb192b02">FifoAsync.ALTERA_SYN_G</a></div><div class="ttdeci">ALTERA_SYN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00034">FifoAsync.vhd:34</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_a8b8a1a5b69743da2413e2e63007d934f"><div class="ttname"><a href="classSimpleDualPortRam.html#a8b8a1a5b69743da2413e2e63007d934f">SimpleDualPortRam.enb</a></div><div class="ttdeci">in enbsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00050">SimpleDualPortRam.vhd:50</a></div></div>
<div class="ttc" id="classFifoAsync_html_ada00bcbb3416fb22f6faca63b14c7204"><div class="ttname"><a href="classFifoAsync.html#ada00bcbb3416fb22f6faca63b14c7204">FifoAsync.INIT_G</a></div><div class="ttdeci">INIT_Gslv  :=   &quot;0&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00040">FifoAsync.vhd:40</a></div></div>
<div class="ttc" id="classRstSync_html_a8e88e6f77bd5e76d3b1571d208d8db1a"><div class="ttname"><a href="classRstSync.html#a8e88e6f77bd5e76d3b1571d208d8db1a">RstSync.RELEASE_DELAY_G</a></div><div class="ttdeci">RELEASE_DELAY_Ginteger   range  3 to    positive'high:= 3</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00031">RstSync.vhd:31</a></div></div>
<div class="ttc" id="classFifoAsync_html_a19f5205f8fd4959c02e7b32fe19bbbc7"><div class="ttname"><a href="classFifoAsync.html#a19f5205f8fd4959c02e7b32fe19bbbc7">FifoAsync.ALTERA_RAM_G</a></div><div class="ttdeci">ALTERA_RAM_Gstring  :=   &quot;M9K&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00035">FifoAsync.vhd:35</a></div></div>
<div class="ttc" id="classRstSync_html"><div class="ttname"><a href="classRstSync.html">RstSync</a></div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00025">RstSync.vhd:25</a></div></div>
<div class="ttc" id="classFifoAsync_html_ae2c18b79f6fdc1e6463a661bb572b143"><div class="ttname"><a href="classFifoAsync.html#ae2c18b79f6fdc1e6463a661bb572b143">FifoAsync.prog_full</a></div><div class="ttdeci">out prog_fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00053">FifoAsync.vhd:53</a></div></div>
<div class="ttc" id="classFifo_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classFifo.html#a0a6af6eef40212dbaf130d57ce711256">Fifo.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="Fifo_8vhd_source.html#l00018">Fifo.vhd:18</a></div></div>
<div class="ttc" id="classFifoAsync_html_a60fe8da922f382deab33a1b14a65ba12"><div class="ttname"><a href="classFifoAsync.html#a60fe8da922f382deab33a1b14a65ba12">FifoAsync.ADDR_WIDTH_G</a></div><div class="ttdeci">ADDR_WIDTH_Ginteger   range  2 to  48:= 4</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00039">FifoAsync.vhd:39</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_aa15a7b289c417a934aa707db52c8e30d"><div class="ttname"><a href="classSimpleDualPortRam.html#aa15a7b289c417a934aa707db52c8e30d">SimpleDualPortRam.ADDR_WIDTH_G</a></div><div class="ttdeci">ADDR_WIDTH_Ginteger   range  1 to ( 2** 24):= 4</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00038">SimpleDualPortRam.vhd:38</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_af4a142605cb33c2b1ae85032d637e7f9"><div class="ttname"><a href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">FifoOutputPipeline.sRdEn</a></div><div class="ttdeci">out sRdEnsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00037">FifoOutputPipeline.vhd:37</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_ac808ccb55f1548155860e00f1e27987a"><div class="ttname"><a href="classSynchronizerVector.html#ac808ccb55f1548155860e00f1e27987a">SynchronizerVector.WIDTH_G</a></div><div class="ttdeci">WIDTH_Ginteger  := 16</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00033">SynchronizerVector.vhd:33</a></div></div>
<div class="ttc" id="classSynchronizerVector_html"><div class="ttname"><a href="classSynchronizerVector.html">SynchronizerVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00025">SynchronizerVector.vhd:25</a></div></div>
<div class="ttc" id="classFifoAsync_html_a3196b3b4e0d7f57ea5fab706647b1fa4"><div class="ttname"><a href="classFifoAsync.html#a3196b3b4e0d7f57ea5fab706647b1fa4">FifoAsync.wr_ack</a></div><div class="ttdeci">out wr_acksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00051">FifoAsync.vhd:51</a></div></div>
<div class="ttc" id="classFifoAsync_html_a2e14a1ebf09cbd9af7e90604e9cac8cd"><div class="ttname"><a href="classFifoAsync.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">FifoAsync.empty</a></div><div class="ttdeci">out emptysl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00066">FifoAsync.vhd:66</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_a90726144fdea03ebb52ed50145a861f0"><div class="ttname"><a href="classSimpleDualPortRam.html#a90726144fdea03ebb52ed50145a861f0">SimpleDualPortRam.addra</a></div><div class="ttdeci">in addraslv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00046">SimpleDualPortRam.vhd:46</a></div></div>
<div class="ttc" id="classRstSync_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classRstSync.html#a67a837684e4f18c2d236ac1d053b419b">RstSync.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00027">RstSync.vhd:27</a></div></div>
<div class="ttc" id="classSynchronizer_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classSynchronizer.html#a67a837684e4f18c2d236ac1d053b419b">Synchronizer.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00028">Synchronizer.vhd:28</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classFifoOutputPipeline.html#a67a837684e4f18c2d236ac1d053b419b">FifoOutputPipeline.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00028">FifoOutputPipeline.vhd:28</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_ada00bcbb3416fb22f6faca63b14c7204"><div class="ttname"><a href="classSimpleDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">SimpleDualPortRam.INIT_G</a></div><div class="ttdeci">INIT_Gslv  :=   &quot;0&quot;</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00039">SimpleDualPortRam.vhd:39</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a4dbaf097084ce22beaa8de7007a11b1c"><div class="ttname"><a href="classFifoOutputPipeline.html#a4dbaf097084ce22beaa8de7007a11b1c">FifoOutputPipeline.mRdEn</a></div><div class="ttdeci">in mRdEnsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00041">FifoOutputPipeline.vhd:41</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a6d3d313b093967716088bebbdd4f88a9"><div class="ttname"><a href="classSynchronizerVector.html#a6d3d313b093967716088bebbdd4f88a9">SynchronizerVector.dataOut</a></div><div class="ttdeci">out dataOutslv(   WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00039">SynchronizerVector.vhd:39</a></div></div>
<div class="ttc" id="classSynchronizer_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classSynchronizer.html#a8562dfa3c7970041e8fb901d9c0e4ecf">Synchronizer.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00036">Synchronizer.vhd:36</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_ada00bcbb3416fb22f6faca63b14c7204"><div class="ttname"><a href="classSynchronizerVector.html#ada00bcbb3416fb22f6faca63b14c7204">SynchronizerVector.INIT_G</a></div><div class="ttdeci">INIT_Gslv  :=   &quot;0&quot;</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00034">SynchronizerVector.vhd:34</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_ad260d358bc565c9d4c0ba882cbb901ab"><div class="ttname"><a href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">FifoOutputPipeline.mValid</a></div><div class="ttdeci">out mValidsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00040">FifoOutputPipeline.vhd:40</a></div></div>
<div class="ttc" id="classFifoAsync_html_a2501bf62a456c839ab23abd2f3725a89"><div class="ttname"><a href="classFifoAsync.html#a2501bf62a456c839ab23abd2f3725a89">FifoAsync.rd_data_count</a></div><div class="ttdeci">out rd_data_countslv(   ADDR_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00061">FifoAsync.vhd:61</a></div></div>
<div class="ttc" id="classFifoAsync_html_a7a8db7e7131ac4fe84ceeb9010cb34c7"><div class="ttname"><a href="classFifoAsync.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">FifoAsync.USE_DSP48_G</a></div><div class="ttdeci">USE_DSP48_Gstring  :=   &quot;no&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00033">FifoAsync.vhd:33</a></div></div>
<div class="ttc" id="classFifoAsync_html_a6d911b9f06ce1e3a958bda21558461f2"><div class="ttname"><a href="classFifoAsync.html#a6d911b9f06ce1e3a958bda21558461f2">FifoAsync.overflow</a></div><div class="ttdeci">out overflowsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00052">FifoAsync.vhd:52</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_afd0039e5a6c54f38982fe7c8fc1c0b08"><div class="ttname"><a href="classFifoOutputPipeline.html#afd0039e5a6c54f38982fe7c8fc1c0b08">FifoOutputPipeline.rst</a></div><div class="ttdeci">in rstsl  :=not    RST_POLARITY_G</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00044">FifoOutputPipeline.vhd:44</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a716ea08f0c8926dadc51439113a0fd3b"><div class="ttname"><a href="classFifoOutputPipeline.html#a716ea08f0c8926dadc51439113a0fd3b">FifoOutputPipeline.PIPE_STAGES_G</a></div><div class="ttdeci">PIPE_STAGES_Gnatural   range  0 to  16:= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00032">FifoOutputPipeline.vhd:32</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_af8bd8c09eb96186d2a90af084084302f"><div class="ttname"><a href="classSimpleDualPortRam.html#af8bd8c09eb96186d2a90af084084302f">SimpleDualPortRam.wea</a></div><div class="ttdeci">in weasl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00044">SimpleDualPortRam.vhd:44</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_a1669478a44dab111adcd8bbceb192b02"><div class="ttname"><a href="classSimpleDualPortRam.html#a1669478a44dab111adcd8bbceb192b02">SimpleDualPortRam.ALTERA_SYN_G</a></div><div class="ttdeci">ALTERA_SYN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00033">SimpleDualPortRam.vhd:33</a></div></div>
<div class="ttc" id="classFifoAsync_html_ac9d0fd649bb09079eb97e0431bab5b80"><div class="ttname"><a href="classFifoAsync.html#ac9d0fd649bb09079eb97e0431bab5b80">FifoAsync.FWFT_EN_G</a></div><div class="ttdeci">FWFT_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00032">FifoAsync.vhd:32</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_adbfde5da27dc15a6577e99a9607ab8b0"><div class="ttname"><a href="classFifoOutputPipeline.html#adbfde5da27dc15a6577e99a9607ab8b0">FifoOutputPipeline.sValid</a></div><div class="ttdeci">in sValidsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00036">FifoOutputPipeline.vhd:36</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html"><div class="ttname"><a href="classSimpleDualPortRam.html">SimpleDualPortRam</a></div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00027">SimpleDualPortRam.vhd:27</a></div></div>
<div class="ttc" id="classFifoAsync_html_a97a338d38d19ba2a6f5c6b285b4446ca"><div class="ttname"><a href="classFifoAsync.html#a97a338d38d19ba2a6f5c6b285b4446ca">FifoAsync.FULL_THRES_G</a></div><div class="ttdeci">FULL_THRES_Ginteger   range  1 to ( 2** 24):= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00041">FifoAsync.vhd:41</a></div></div>
<div class="ttc" id="classFifoAsync_html_a608847e226c256a47ee2713644710553"><div class="ttname"><a href="classFifoAsync.html#a608847e226c256a47ee2713644710553">FifoAsync.din</a></div><div class="ttdeci">in dinslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00049">FifoAsync.vhd:49</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_a0de49fbe6e07a265532ec49da1f5c4bb"><div class="ttname"><a href="classSimpleDualPortRam.html#a0de49fbe6e07a265532ec49da1f5c4bb">SimpleDualPortRam.ena</a></div><div class="ttdeci">in enasl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00043">SimpleDualPortRam.vhd:43</a></div></div>
<div class="ttc" id="classFifoAsync_html_a8645252baa9610da0b1ecf73811d25ae"><div class="ttname"><a href="classFifoAsync.html#a8645252baa9610da0b1ecf73811d25ae">FifoAsync.full</a></div><div class="ttdeci">out fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00055">FifoAsync.vhd:55</a></div></div>
<div class="ttc" id="classSynchronizer_html_a123a3d9a6e9648e763d21c0281ee7ecd"><div class="ttname"><a href="classSynchronizer.html#a123a3d9a6e9648e763d21c0281ee7ecd">Synchronizer.RST_ASYNC_G</a></div><div class="ttdeci">RST_ASYNC_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00031">Synchronizer.vhd:31</a></div></div>
<div class="ttc" id="classFifoAsync_html_a74f95aef8ee1db86d6875f2e218fb99c"><div class="ttname"><a href="classFifoAsync.html#a74f95aef8ee1db86d6875f2e218fb99c">FifoAsync.wr_data_count</a></div><div class="ttdeci">out wr_data_countslv(   ADDR_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00050">FifoAsync.vhd:50</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a04b2b321f81f02681a52c6c7d92ff12e"><div class="ttname"><a href="classFifoOutputPipeline.html#a04b2b321f81f02681a52c6c7d92ff12e">FifoOutputPipeline.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger   range  1 to ( 2** 24):= 16</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00031">FifoOutputPipeline.vhd:31</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a4e5f242fd14f3459607c3da096820a0f"><div class="ttname"><a href="classFifoOutputPipeline.html#a4e5f242fd14f3459607c3da096820a0f">FifoOutputPipeline.sData</a></div><div class="ttdeci">in sDataslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00035">FifoOutputPipeline.vhd:35</a></div></div>
<div class="ttc" id="classStdRtlPkg_html"><div class="ttname"><a href="classStdRtlPkg.html">StdRtlPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00023">StdRtlPkg.vhd:23</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_afd0039e5a6c54f38982fe7c8fc1c0b08"><div class="ttname"><a href="classSynchronizerVector.html#afd0039e5a6c54f38982fe7c8fc1c0b08">SynchronizerVector.rst</a></div><div class="ttdeci">in rstsl  :=not    RST_POLARITY_G</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00037">SynchronizerVector.vhd:37</a></div></div>
<div class="ttc" id="classFifoAsync_html_aa8c0b99c4da49a0e85f6369f29047d02"><div class="ttname"><a href="classFifoAsync.html#aa8c0b99c4da49a0e85f6369f29047d02">FifoAsync.valid</a></div><div class="ttdeci">out validsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00062">FifoAsync.vhd:62</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a1af1ec6448f0f89061ca039d99e1cc61"><div class="ttname"><a href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">FifoOutputPipeline.mData</a></div><div class="ttdeci">out mDataslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00039">FifoOutputPipeline.vhd:39</a></div></div>
<div class="ttc" id="classSynchronizer_html"><div class="ttname"><a href="classSynchronizer.html">Synchronizer</a></div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00026">Synchronizer.vhd:26</a></div></div>
<div class="ttc" id="classFifoAsync_html_a1c9465c9431492ec79ab48827b02c46f"><div class="ttname"><a href="classFifoAsync.html#a1c9465c9431492ec79ab48827b02c46f">FifoAsync.BRAM_EN_G</a></div><div class="ttdeci">BRAM_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00031">FifoAsync.vhd:31</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_ac9bfc8d5c7862c8d34daeaedb44e1d8a"><div class="ttname"><a href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">StdRtlPkg.slv</a></div><div class="ttdeci">std_logic_vector   slv</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00029">StdRtlPkg.vhd:29</a></div></div>
<div class="ttc" id="classFifoAsync_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classFifoAsync.html#a67a837684e4f18c2d236ac1d053b419b">FifoAsync.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00029">FifoAsync.vhd:29</a></div></div>
<div class="ttc" id="classFifoAsync_html_a6fc3d2fc0b982113cb6bc04938b8d163"><div class="ttname"><a href="classFifoAsync.html#a6fc3d2fc0b982113cb6bc04938b8d163">FifoAsync.almost_empty</a></div><div class="ttdeci">out almost_emptysl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00065">FifoAsync.vhd:65</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classFifoOutputPipeline.html#a8562dfa3c7970041e8fb901d9c0e4ecf">FifoOutputPipeline.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00043">FifoOutputPipeline.vhd:43</a></div></div>
<div class="ttc" id="classSimpleDualPortRam_html_ae10218b9280bd97ed982c1aa2644c6d7"><div class="ttname"><a href="classSimpleDualPortRam.html#ae10218b9280bd97ed982c1aa2644c6d7">SimpleDualPortRam.dina</a></div><div class="ttdeci">in dinaslv(   DATA_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="SimpleDualPortRam_8vhd_source.html#l00047">SimpleDualPortRam.vhd:47</a></div></div>
<div class="ttc" id="classSynchronizer_html_a8d62ea2cb402887bf88e38207bab83ba"><div class="ttname"><a href="classSynchronizer.html#a8d62ea2cb402887bf88e38207bab83ba">Synchronizer.dataIn</a></div><div class="ttdeci">in dataInsl  </div><div class="ttdef"><b>Definition:</b> <a href="Synchronizer_8vhd_source.html#l00038">Synchronizer.vhd:38</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e914ee4d4a44400f1fdb170cb4ead18a.html">base</a></li><li class="navelem"><a class="el" href="dir_0f04a6cc626503d3cc7ede2198ee7a67.html">fifo</a></li><li class="navelem"><a class="el" href="dir_13dfeeed9d436b3a79c94c8aae99fd82.html">rtl</a></li><li class="navelem"><a class="el" href="FifoAsync_8vhd.html">FifoAsync.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
