# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SPI_FPGA.srcs/sources_1/new/SPI_Master.v" \
"../../../../SPI_FPGA.srcs/sources_1/new/SPI_Read_Flash.v" \
"../../../../../UART_FPGA/UART_echo/UART_echo.srcs/sources_1/new/uart_tx.v" \
"../../../../SPI_FPGA.srcs/sim_1/new/SPI_Flash_read_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
