

================================================================
== Vivado HLS Report for 'attention'
================================================================
* Date:           Sat Nov 30 21:05:10 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   285062|   285062| 2.851 ms | 2.851 ms |  285062|  285062|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_rms_norm_384_s_fu_313        |rms_norm_384_s        |     5052|     5052| 50.520 us | 50.520 us |   5052|   5052|   none  |
        |grp_linear_forward_no_mu_fu_322  |linear_forward_no_mu  |    57601|    57601|  0.576 ms |  0.576 ms |  57601|  57601|   none  |
        |grp_softmax_1_8_6_s_fu_343       |softmax_1_8_6_s       |     3529|     3529| 35.290 us | 35.290 us |   3529|   3529|   none  |
        |grp_quantize_activation_fu_354   |quantize_activation   |     3320|     3320| 33.200 us | 33.200 us |   3320|   3320|   none  |
        |grp_apply_rotary_pos_emb_fu_364  |apply_rotary_pos_emb  |     2146|     2146| 21.460 us | 21.460 us |   2146|   2146|   none  |
        |grp_GEMM_3D_float_fu_376         |GEMM_3D_float         |    12305|    12305|  0.123 ms |  0.123 ms |  12305|  12305|   none  |
        |grp_GEMM_3D_float_1_fu_383       |GEMM_3D_float_1       |     9329|     9329| 93.290 us | 93.290 us |   9329|   9329|   none  |
        |grp_cache_update_fu_390          |cache_update          |     4721|     4721| 47.210 us | 47.210 us |   4721|   4721|   none  |
        |grp_transpose_last_two_d_fu_399  |transpose_last_two_d  |     4721|     4721| 47.210 us | 47.210 us |   4721|   4721|   none  |
        |grp_reshape_2D_to_3D_fu_405      |reshape_2D_to_3D      |      785|      785|  7.850 us |  7.850 us |    785|    785|   none  |
        |grp_init_3d_mem_fu_411           |init_3d_mem           |      577|      577|  5.770 us |  5.770 us |    577|    577|   none  |
        |grp_init_2d_mem_fu_423           |init_2d_mem           |      385|      385|  3.850 us |  3.850 us |    385|    385|   none  |
        |grp_init_2d_mem_fu_429           |init_2d_mem           |      385|      385|  3.850 us |  3.850 us |    385|    385|   none  |
        |grp_init_2d_mem_fu_435           |init_2d_mem           |      385|      385|  3.850 us |  3.850 us |    385|    385|   none  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SF_LOOP_1        |      352|      352|        44|          -|          -|     8|    no    |
        | + SF_LOOP_3       |       42|       42|         7|          -|          -|     6|    no    |
        |- ATTN_2D_LOOP_2   |      784|      784|        98|          -|          -|     8|    no    |
        | + ATTN_2D_LOOP_3  |       96|       96|         2|          -|          -|    48|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    438|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       15|     77|   11129|  19557|    0|
|Memory           |      196|      -|     128|     96|    0|
|Multiplexer      |        -|      -|       -|   2167|    -|
|Register         |        -|      -|     389|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      211|     77|   11646|  22258|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       75|     35|      10|     41|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_GEMM_3D_float_fu_376         |GEMM_3D_float         |        0|      5|   261|   327|    0|
    |grp_GEMM_3D_float_1_fu_383       |GEMM_3D_float_1       |        0|      5|   232|   321|    0|
    |grp_apply_rotary_pos_emb_fu_364  |apply_rotary_pos_emb  |        6|      8|   670|   709|    0|
    |grp_cache_update_fu_390          |cache_update          |        0|      0|    83|   326|    0|
    |dut_mul_58ns_56s_OgC_U63         |dut_mul_58ns_56s_OgC  |        0|     10|   230|   165|    0|
    |grp_init_2d_mem_fu_423           |init_2d_mem           |        0|      0|    11|    52|    0|
    |grp_init_2d_mem_fu_429           |init_2d_mem           |        0|      0|    11|    52|    0|
    |grp_init_2d_mem_fu_435           |init_2d_mem           |        0|      0|    11|    52|    0|
    |grp_init_3d_mem_fu_411           |init_3d_mem           |        0|      0|    48|    86|    0|
    |grp_linear_forward_no_mu_fu_322  |linear_forward_no_mu  |        0|      3|  1503|  5970|    0|
    |grp_quantize_activation_fu_354   |quantize_activation   |        0|      5|   947|  1142|    0|
    |grp_reshape_2D_to_3D_fu_405      |reshape_2D_to_3D      |        0|      0|    46|   151|    0|
    |grp_rms_norm_384_s_fu_313        |rms_norm_384_s        |        0|     23|  4843|  8163|    0|
    |grp_softmax_1_8_6_s_fu_343       |softmax_1_8_6_s       |        9|     18|  2161|  1795|    0|
    |grp_transpose_last_two_d_fu_399  |transpose_last_two_d  |        0|      0|    72|   246|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                            |                      |       15|     77| 11129| 19557|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |q_proj_re_0_V_U           |apply_rotary_pos_ibs  |        2|   0|   0|    0|    384|   40|     1|        15360|
    |k_proj_re_0_V_U           |apply_rotary_pos_ibs  |        2|   0|   0|    0|    384|   40|     1|        15360|
    |v_proj_re_0_V_U           |apply_rotary_pos_ibs  |        2|   0|   0|    0|    384|   40|     1|        15360|
    |v_proj_0_V_U              |apply_rotary_pos_ibs  |        2|   0|   0|    0|    384|   40|     1|        15360|
    |q_embed_0_V_U             |apply_rotary_pos_ibs  |        2|   0|   0|    0|    384|   40|     1|        15360|
    |k_embed_0_V_U             |apply_rotary_pos_ibs  |        2|   0|   0|    0|    384|   40|     1|        15360|
    |attn_output_0_U           |apply_rotary_pos_ibs  |        2|   0|   0|    0|    384|   40|     1|        15360|
    |attn_output_2D_0_V_U      |apply_rotary_pos_ibs  |        2|   0|   0|    0|    384|   40|     1|        15360|
    |attn_weights_0_V_U        |attention_attn_weHfu  |        2|   0|   0|    0|     48|   40|     1|         1920|
    |k_cache_upd_V_U           |attention_k_cacheEe0  |       10|   0|   0|    0|   2304|   40|     1|        92160|
    |v_cache_upd_V_U           |attention_k_cacheEe0  |       10|   0|   0|    0|   2304|   40|     1|        92160|
    |k_proj_transposed_V_U     |attention_k_cacheEe0  |       10|   0|   0|    0|   2304|   40|     1|        92160|
    |k_cache_V_U               |attention_k_cache_V   |        5|   0|   0|    0|   1920|   40|     1|        76800|
    |k_weights_U               |attention_k_weights   |       32|   0|   0|    0|  36864|    8|     1|       294912|
    |ln_weight_in_V_U          |attention_ln_weigqcK  |        2|   0|   0|    0|    384|   40|     1|        15360|
    |ln_weight_V_U             |attention_ln_weigrcU  |        2|   0|   0|    0|    384|   40|     1|        15360|
    |o_weights_U               |attention_o_weights   |       32|   0|   0|    0|  36864|    8|     1|       294912|
    |q_proj_0_V_U              |attention_q_proj_zec  |        3|   0|   0|    0|    384|   40|     1|        15360|
    |k_proj_0_V_U              |attention_q_proj_zec  |        3|   0|   0|    0|    384|   40|     1|        15360|
    |q_weights_U               |attention_q_weights   |       32|   0|   0|    0|  36864|    8|     1|       294912|
    |quantized_hidden_sta_U    |attention_quantizsc4  |        0|  16|  12|    0|     96|    8|     1|          768|
    |quantized_hidden_sta_1_U  |attention_quantizsc4  |        0|  16|  12|    0|     96|    8|     1|          768|
    |quantized_hidden_sta_2_U  |attention_quantizsc4  |        0|  16|  12|    0|     96|    8|     1|          768|
    |quantized_hidden_sta_3_U  |attention_quantizsc4  |        0|  16|  12|    0|     96|    8|     1|          768|
    |quantized_final_outp_U    |attention_quantizsc4  |        0|  16|  12|    0|     96|    8|     1|          768|
    |quantized_final_outp_1_U  |attention_quantizsc4  |        0|  16|  12|    0|     96|    8|     1|          768|
    |quantized_final_outp_2_U  |attention_quantizsc4  |        0|  16|  12|    0|     96|    8|     1|          768|
    |quantized_final_outp_3_U  |attention_quantizsc4  |        0|  16|  12|    0|     96|    8|     1|          768|
    |v_cache_V_U               |attention_v_cache_V   |        5|   0|   0|    0|   1920|   40|     1|        76800|
    |v_weights_U               |attention_v_weights   |       32|   0|   0|    0|  36864|    8|     1|       294912|
    +--------------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                     |                      |      196| 128|  96|    0| 163632|  816|    30|      1802112|
    +--------------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1265_fu_501_p2              |     +    |      0|  0|   15|           7|           7|
    |add_ln180_fu_491_p2               |     +    |      0|  0|   12|           3|           1|
    |add_ln203_fu_680_p2               |     +    |      0|  0|   14|          10|          10|
    |add_ln211_fu_593_p2               |     +    |      0|  0|   13|           4|           1|
    |add_ln212_fu_669_p2               |     +    |      0|  0|   15|           6|           1|
    |add_ln213_fu_675_p2               |     +    |      0|  0|   14|          10|          10|
    |h_fu_453_p2                       |     +    |      0|  0|   13|           4|           1|
    |sub_ln1148_fu_546_p2              |     -    |      0|  0|  120|           1|         113|
    |sub_ln1265_fu_479_p2              |     -    |      0|  0|   15|           7|           7|
    |sub_ln203_fu_653_p2               |     -    |      0|  0|   14|          10|          10|
    |sub_ln213_fu_627_p2               |     -    |      0|  0|   14|          10|          10|
    |sub_ln703_fu_570_p2               |     -    |      0|  0|   47|           1|          40|
    |icmp_ln178_fu_447_p2              |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln180_fu_485_p2              |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln211_fu_587_p2              |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln212_fu_663_p2              |   icmp   |      0|  0|   11|           6|           6|
    |ap_block_state10_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state12_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state16_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state27_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2_on_subcall_done   |    or    |      0|  0|    2|           1|           1|
    |ap_block_state33_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |select_ln1148_2_fu_579_p3         |  select  |      0|  0|   40|           1|          40|
    |select_ln1148_fu_561_p3           |  select  |      0|  0|   38|           1|          38|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  438|          98|         314|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |                        Name                       | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  169|         38|    1|         38|
    |attn_output_0_address0                             |   15|          3|    9|         27|
    |attn_output_0_ce0                                  |   15|          3|    1|          3|
    |attn_output_0_we0                                  |    9|          2|    1|          2|
    |attn_output_2D_0_V_address0                        |   27|          5|    9|         45|
    |attn_output_2D_0_V_ce0                             |   27|          5|    1|          5|
    |attn_output_2D_0_V_d0                              |   21|          4|   40|        160|
    |attn_output_2D_0_V_we0                             |   21|          4|    1|          4|
    |attn_weights_0_V_address0                          |   33|          6|    6|         36|
    |attn_weights_0_V_ce0                               |   27|          5|    1|          5|
    |attn_weights_0_V_d0                                |   21|          4|   40|        160|
    |attn_weights_0_V_we0                               |   21|          4|    1|          4|
    |d107_0_0_reg_302                                   |    9|          2|    6|         12|
    |d_0_0_reg_280                                      |    9|          2|    3|          6|
    |final_output_0_V_address0                          |   15|          3|    9|         27|
    |final_output_0_V_ce0                               |   15|          3|    1|          3|
    |final_output_0_V_d0                                |   15|          3|   40|        120|
    |final_output_0_V_we0                               |   15|          3|    1|          3|
    |grp_cache_update_fu_390_cache_in_V_q0              |   15|          3|   40|        120|
    |grp_cache_update_fu_390_update_0_V_q0              |   15|          3|   40|        120|
    |grp_linear_forward_no_mu_fu_322_input_0_0_V_q0     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_322_input_0_0_V_q1     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_322_input_1_0_V_q0     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_322_input_1_0_V_q1     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_322_input_2_0_V_q0     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_322_input_2_0_V_q1     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_322_input_3_0_V_q0     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_322_input_3_0_V_q1     |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_322_output_0_V_q0      |   27|          5|   40|        200|
    |grp_linear_forward_no_mu_fu_322_packed_weights_q0  |   27|          5|    8|         40|
    |grp_linear_forward_no_mu_fu_322_packed_weights_q1  |   27|          5|    8|         40|
    |grp_linear_forward_no_mu_fu_322_w_scale_V          |   27|          5|   22|        110|
    |grp_quantize_activation_fu_354_input_0_V_q0        |   15|          3|   40|        120|
    |grp_reshape_2D_to_3D_fu_405_input_0_V_q0           |   21|          4|   40|        160|
    |grp_rms_norm_384_s_fu_313_input_0_V_q0             |   15|          3|   40|        120|
    |grp_rms_norm_384_s_fu_313_weight_V_q0              |   15|          3|   40|        120|
    |h106_0_0_reg_291                                   |    9|          2|    4|          8|
    |h_0_reg_269                                        |    9|          2|    4|          8|
    |hidden_states_0_V_address0                         |   15|          3|    9|         27|
    |hidden_states_0_V_ce0                              |   15|          3|    1|          3|
    |hidden_states_0_V_we0                              |    9|          2|    1|          2|
    |k_cache_V_ce0                                      |    9|          2|    1|          2|
    |k_cache_upd_V_address0                             |   15|          3|   12|         36|
    |k_cache_upd_V_ce0                                  |   15|          3|    1|          3|
    |k_cache_upd_V_we0                                  |    9|          2|    1|          2|
    |k_embed_0_V_address0                               |   15|          3|    9|         27|
    |k_embed_0_V_ce0                                    |   15|          3|    1|          3|
    |k_embed_0_V_we0                                    |    9|          2|    1|          2|
    |k_proj_0_V_address0                                |   15|          3|    9|         27|
    |k_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |k_proj_0_V_ce1                                     |    9|          2|    1|          2|
    |k_proj_0_V_we0                                     |    9|          2|    1|          2|
    |k_proj_re_0_V_address0                             |   21|          4|    9|         36|
    |k_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |k_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |k_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |k_proj_transposed_V_address0                       |   15|          3|   12|         36|
    |k_proj_transposed_V_ce0                            |   15|          3|    1|          3|
    |k_proj_transposed_V_we0                            |    9|          2|    1|          2|
    |k_weights_ce0                                      |    9|          2|    1|          2|
    |k_weights_ce1                                      |    9|          2|    1|          2|
    |ln_weight_V_ce0                                    |    9|          2|    1|          2|
    |ln_weight_in_V_ce0                                 |    9|          2|    1|          2|
    |o_weights_ce0                                      |    9|          2|    1|          2|
    |o_weights_ce1                                      |    9|          2|    1|          2|
    |q_embed_0_V_address0                               |   15|          3|    9|         27|
    |q_embed_0_V_ce0                                    |   15|          3|    1|          3|
    |q_embed_0_V_we0                                    |    9|          2|    1|          2|
    |q_proj_0_V_address0                                |   15|          3|    9|         27|
    |q_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |q_proj_0_V_ce1                                     |    9|          2|    1|          2|
    |q_proj_0_V_we0                                     |    9|          2|    1|          2|
    |q_proj_re_0_V_address0                             |   21|          4|    9|         36|
    |q_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |q_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |q_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |q_weights_ce0                                      |    9|          2|    1|          2|
    |q_weights_ce1                                      |    9|          2|    1|          2|
    |quantized_final_outp_1_address0                    |   21|          4|    7|         28|
    |quantized_final_outp_1_ce0                         |   21|          4|    1|          4|
    |quantized_final_outp_1_ce1                         |    9|          2|    1|          2|
    |quantized_final_outp_1_d0                          |   15|          3|    8|         24|
    |quantized_final_outp_1_we0                         |   15|          3|    1|          3|
    |quantized_final_outp_2_address0                    |   21|          4|    7|         28|
    |quantized_final_outp_2_ce0                         |   21|          4|    1|          4|
    |quantized_final_outp_2_ce1                         |    9|          2|    1|          2|
    |quantized_final_outp_2_d0                          |   15|          3|    8|         24|
    |quantized_final_outp_2_we0                         |   15|          3|    1|          3|
    |quantized_final_outp_3_address0                    |   21|          4|    7|         28|
    |quantized_final_outp_3_ce0                         |   21|          4|    1|          4|
    |quantized_final_outp_3_ce1                         |    9|          2|    1|          2|
    |quantized_final_outp_3_d0                          |   15|          3|    8|         24|
    |quantized_final_outp_3_we0                         |   15|          3|    1|          3|
    |quantized_final_outp_address0                      |   21|          4|    7|         28|
    |quantized_final_outp_ce0                           |   21|          4|    1|          4|
    |quantized_final_outp_ce1                           |    9|          2|    1|          2|
    |quantized_final_outp_d0                            |   15|          3|    8|         24|
    |quantized_final_outp_we0                           |   15|          3|    1|          3|
    |quantized_hidden_sta_1_address0                    |   21|          4|    7|         28|
    |quantized_hidden_sta_1_ce0                         |   21|          4|    1|          4|
    |quantized_hidden_sta_1_ce1                         |    9|          2|    1|          2|
    |quantized_hidden_sta_1_d0                          |   15|          3|    8|         24|
    |quantized_hidden_sta_1_we0                         |   15|          3|    1|          3|
    |quantized_hidden_sta_2_address0                    |   21|          4|    7|         28|
    |quantized_hidden_sta_2_ce0                         |   21|          4|    1|          4|
    |quantized_hidden_sta_2_ce1                         |    9|          2|    1|          2|
    |quantized_hidden_sta_2_d0                          |   15|          3|    8|         24|
    |quantized_hidden_sta_2_we0                         |   15|          3|    1|          3|
    |quantized_hidden_sta_3_address0                    |   21|          4|    7|         28|
    |quantized_hidden_sta_3_ce0                         |   21|          4|    1|          4|
    |quantized_hidden_sta_3_ce1                         |    9|          2|    1|          2|
    |quantized_hidden_sta_3_d0                          |   15|          3|    8|         24|
    |quantized_hidden_sta_3_we0                         |   15|          3|    1|          3|
    |quantized_hidden_sta_address0                      |   21|          4|    7|         28|
    |quantized_hidden_sta_ce0                           |   21|          4|    1|          4|
    |quantized_hidden_sta_ce1                           |    9|          2|    1|          2|
    |quantized_hidden_sta_d0                            |   15|          3|    8|         24|
    |quantized_hidden_sta_we0                           |   15|          3|    1|          3|
    |v_cache_V_ce0                                      |    9|          2|    1|          2|
    |v_cache_upd_V_address0                             |   15|          3|   12|         36|
    |v_cache_upd_V_ce0                                  |   15|          3|    1|          3|
    |v_cache_upd_V_we0                                  |    9|          2|    1|          2|
    |v_proj_0_V_address0                                |   15|          3|    9|         27|
    |v_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |v_proj_0_V_we0                                     |    9|          2|    1|          2|
    |v_proj_re_0_V_address0                             |   21|          4|    9|         36|
    |v_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |v_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |v_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |v_weights_ce0                                      |    9|          2|    1|          2|
    |v_weights_ce1                                      |    9|          2|    1|          2|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                              | 2167|        436|  980|       3338|
    +---------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |add_ln180_reg_714                             |    3|   0|    3|          0|
    |add_ln211_reg_759                             |    4|   0|    4|          0|
    |add_ln212_reg_777                             |    6|   0|    6|          0|
    |add_ln213_reg_782                             |   10|   0|   10|          0|
    |ap_CS_fsm                                     |   37|   0|   37|          0|
    |attn_weights_0_V_ad_reg_719                   |    6|   0|    6|          0|
    |attn_weights_0_V_lo_reg_724                   |   40|   0|   40|          0|
    |d107_0_0_reg_302                              |    6|   0|    6|          0|
    |d_0_0_reg_280                                 |    3|   0|    3|          0|
    |grp_GEMM_3D_float_1_fu_383_ap_start_reg       |    1|   0|    1|          0|
    |grp_GEMM_3D_float_fu_376_ap_start_reg         |    1|   0|    1|          0|
    |grp_apply_rotary_pos_emb_fu_364_ap_start_reg  |    1|   0|    1|          0|
    |grp_cache_update_fu_390_ap_start_reg          |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_423_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_429_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_435_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_3d_mem_fu_411_ap_start_reg           |    1|   0|    1|          0|
    |grp_linear_forward_no_mu_fu_322_ap_start_reg  |    1|   0|    1|          0|
    |grp_quantize_activation_fu_354_ap_start_reg   |    1|   0|    1|          0|
    |grp_reshape_2D_to_3D_fu_405_ap_start_reg      |    1|   0|    1|          0|
    |grp_rms_norm_384_s_fu_313_ap_start_reg        |    1|   0|    1|          0|
    |grp_softmax_1_8_6_s_fu_343_ap_start_reg       |    1|   0|    1|          0|
    |grp_transpose_last_two_d_fu_399_ap_start_reg  |    1|   0|    1|          0|
    |h106_0_0_reg_291                              |    4|   0|    4|          0|
    |h_0_reg_269                                   |    4|   0|    4|          0|
    |h_reg_701                                     |    4|   0|    4|          0|
    |mul_ln1148_reg_740                            |  113|   0|  113|          0|
    |reg_442                                       |   40|   0|   40|          0|
    |select_ln1148_reg_750                         |   38|   0|   38|          0|
    |sub_ln1265_reg_706                            |    6|   0|    7|          1|
    |sub_ln203_reg_769                             |    6|   0|   10|          4|
    |sub_ln213_reg_764                             |    6|   0|   10|          4|
    |tmp_111_reg_729                               |    1|   0|    1|          0|
    |tmp_113_reg_745                               |   38|   0|   38|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         |  389|   0|  398|          9|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     attention     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     attention     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     attention     | return value |
|hidden_states_0_V_address0  | out |    9|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_ce0       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_we0       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_d0        | out |   40|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_q0        |  in |   40|  ap_memory | hidden_states_0_V |     array    |
|final_output_0_V_address0   | out |    9|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_ce0        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_we0        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_d0         | out |   40|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_q0         |  in |   40|  ap_memory |  final_output_0_V |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 27 20 
20 --> 21 19 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 20 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 33 31 
31 --> 32 30 
32 --> 31 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 38 [1/1] (2.30ns)   --->   "%quantized_hidden_sta = alloca [96 x i8], align 1" [attention.cpp:93]   --->   Operation 38 'alloca' 'quantized_hidden_sta' <Predicate = true> <Delay = 2.30>
ST_1 : Operation 39 [1/1] (2.30ns)   --->   "%quantized_hidden_sta_1 = alloca [96 x i8], align 1" [attention.cpp:93]   --->   Operation 39 'alloca' 'quantized_hidden_sta_1' <Predicate = true> <Delay = 2.30>
ST_1 : Operation 40 [1/1] (2.30ns)   --->   "%quantized_hidden_sta_2 = alloca [96 x i8], align 1" [attention.cpp:93]   --->   Operation 40 'alloca' 'quantized_hidden_sta_2' <Predicate = true> <Delay = 2.30>
ST_1 : Operation 41 [1/1] (2.30ns)   --->   "%quantized_hidden_sta_3 = alloca [96 x i8], align 1" [attention.cpp:93]   --->   Operation 41 'alloca' 'quantized_hidden_sta_3' <Predicate = true> <Delay = 2.30>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%q_proj_re_0_V = alloca [384 x i40], align 8" [attention.cpp:107]   --->   Operation 42 'alloca' 'q_proj_re_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%k_proj_re_0_V = alloca [384 x i40], align 8" [attention.cpp:108]   --->   Operation 43 'alloca' 'k_proj_re_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%v_proj_re_0_V = alloca [384 x i40], align 8" [attention.cpp:109]   --->   Operation 44 'alloca' 'v_proj_re_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%q_proj_0_V = alloca [384 x i40], align 8" [attention.cpp:137]   --->   Operation 45 'alloca' 'q_proj_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%k_proj_0_V = alloca [384 x i40], align 8" [attention.cpp:138]   --->   Operation 46 'alloca' 'k_proj_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%v_proj_0_V = alloca [384 x i40], align 8" [attention.cpp:139]   --->   Operation 47 'alloca' 'v_proj_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%q_embed_0_V = alloca [384 x i40], align 8" [attention.cpp:146]   --->   Operation 48 'alloca' 'q_embed_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%k_embed_0_V = alloca [384 x i40], align 8" [attention.cpp:147]   --->   Operation 49 'alloca' 'k_embed_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%k_cache_upd_V = alloca [2304 x i40], align 8" [attention.cpp:151]   --->   Operation 50 'alloca' 'k_cache_upd_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%v_cache_upd_V = alloca [2304 x i40], align 8" [attention.cpp:152]   --->   Operation 51 'alloca' 'v_cache_upd_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%k_proj_transposed_V = alloca [2304 x i40], align 8" [attention.cpp:160]   --->   Operation 52 'alloca' 'k_proj_transposed_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%attn_weights_0_V = alloca [48 x i40], align 8" [attention.cpp:164]   --->   Operation 53 'alloca' 'attn_weights_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%attn_output_0 = alloca [384 x i40], align 8"   --->   Operation 54 'alloca' 'attn_output_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%attn_output_2D_0_V = alloca [384 x i40], align 8" [attention.cpp:208]   --->   Operation 55 'alloca' 'attn_output_2D_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_1 : Operation 56 [1/1] (2.30ns)   --->   "%quantized_final_outp = alloca [96 x i8], align 1" [attention.cpp:225]   --->   Operation 56 'alloca' 'quantized_final_outp' <Predicate = true> <Delay = 2.30>
ST_1 : Operation 57 [1/1] (2.30ns)   --->   "%quantized_final_outp_1 = alloca [96 x i8], align 1" [attention.cpp:225]   --->   Operation 57 'alloca' 'quantized_final_outp_1' <Predicate = true> <Delay = 2.30>
ST_1 : Operation 58 [1/1] (2.30ns)   --->   "%quantized_final_outp_2 = alloca [96 x i8], align 1" [attention.cpp:225]   --->   Operation 58 'alloca' 'quantized_final_outp_2' <Predicate = true> <Delay = 2.30>
ST_1 : Operation 59 [1/1] (2.30ns)   --->   "%quantized_final_outp_3 = alloca [96 x i8], align 1" [attention.cpp:225]   --->   Operation 59 'alloca' 'quantized_final_outp_3' <Predicate = true> <Delay = 2.30>
ST_1 : Operation 60 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<384>"([384 x i40]* %hidden_states_0_V, [384 x i40]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 60 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 61 [2/2] (1.76ns)   --->   "call fastcc void @init_3d_mem([96 x i8]* %quantized_hidden_sta, [96 x i8]* %quantized_hidden_sta_1, [96 x i8]* %quantized_hidden_sta_2, [96 x i8]* %quantized_hidden_sta_3)" [attention.cpp:96]   --->   Operation 61 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 62 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([384 x i40]* %q_proj_re_0_V)" [attention.cpp:111]   --->   Operation 62 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 63 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([384 x i40]* %k_proj_re_0_V)" [attention.cpp:112]   --->   Operation 63 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 64 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([384 x i40]* %v_proj_re_0_V)" [attention.cpp:113]   --->   Operation 64 'call' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<384>"([384 x i40]* %hidden_states_0_V, [384 x i40]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @init_3d_mem([96 x i8]* %quantized_hidden_sta, [96 x i8]* %quantized_hidden_sta_1, [96 x i8]* %quantized_hidden_sta_2, [96 x i8]* %quantized_hidden_sta_3)" [attention.cpp:96]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([384 x i40]* %q_proj_re_0_V)" [attention.cpp:111]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([384 x i40]* %k_proj_re_0_V)" [attention.cpp:112]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([384 x i40]* %v_proj_re_0_V)" [attention.cpp:113]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 70 [2/2] (1.76ns)   --->   "%scales_0_V = call fastcc i40 @quantize_activation([384 x i40]* %hidden_states_0_V, [96 x i8]* %quantized_hidden_sta, [96 x i8]* %quantized_hidden_sta_1, [96 x i8]* %quantized_hidden_sta_2, [96 x i8]* %quantized_hidden_sta_3)" [attention.cpp:99]   --->   Operation 70 'call' 'scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (0.00ns)   --->   "%scales_0_V = call fastcc i40 @quantize_activation([384 x i40]* %hidden_states_0_V, [96 x i8]* %quantized_hidden_sta, [96 x i8]* %quantized_hidden_sta_1, [96 x i8]* %quantized_hidden_sta_2, [96 x i8]* %quantized_hidden_sta_3)" [attention.cpp:99]   --->   Operation 71 'call' 'scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 72 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([96 x i8]* %quantized_hidden_sta, [96 x i8]* %quantized_hidden_sta_1, [96 x i8]* %quantized_hidden_sta_2, [96 x i8]* %quantized_hidden_sta_3, [384 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [36864 x i8]* @q_weights, i22 1256162)" [attention.cpp:115]   --->   Operation 72 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([96 x i8]* %quantized_hidden_sta, [96 x i8]* %quantized_hidden_sta_1, [96 x i8]* %quantized_hidden_sta_2, [96 x i8]* %quantized_hidden_sta_3, [384 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [36864 x i8]* @q_weights, i22 1256162)" [attention.cpp:115]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 74 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([96 x i8]* %quantized_hidden_sta, [96 x i8]* %quantized_hidden_sta_1, [96 x i8]* %quantized_hidden_sta_2, [96 x i8]* %quantized_hidden_sta_3, [384 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [36864 x i8]* @k_weights, i22 1234323)" [attention.cpp:122]   --->   Operation 74 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 75 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([384 x i40]* %q_proj_re_0_V, [384 x i40]* %q_proj_0_V)" [attention.cpp:141]   --->   Operation 75 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([96 x i8]* %quantized_hidden_sta, [96 x i8]* %quantized_hidden_sta_1, [96 x i8]* %quantized_hidden_sta_2, [96 x i8]* %quantized_hidden_sta_3, [384 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [36864 x i8]* @k_weights, i22 1234323)" [attention.cpp:122]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([384 x i40]* %q_proj_re_0_V, [384 x i40]* %q_proj_0_V)" [attention.cpp:141]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 78 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([96 x i8]* %quantized_hidden_sta, [96 x i8]* %quantized_hidden_sta_1, [96 x i8]* %quantized_hidden_sta_2, [96 x i8]* %quantized_hidden_sta_3, [384 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [36864 x i8]* @v_weights, i22 716061)" [attention.cpp:129]   --->   Operation 78 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 79 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([384 x i40]* %k_proj_re_0_V, [384 x i40]* %k_proj_0_V)" [attention.cpp:142]   --->   Operation 79 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([96 x i8]* %quantized_hidden_sta, [96 x i8]* %quantized_hidden_sta_1, [96 x i8]* %quantized_hidden_sta_2, [96 x i8]* %quantized_hidden_sta_3, [384 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [36864 x i8]* @v_weights, i22 716061)" [attention.cpp:129]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([384 x i40]* %k_proj_re_0_V, [384 x i40]* %k_proj_0_V)" [attention.cpp:142]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.81>
ST_11 : Operation 82 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([384 x i40]* %v_proj_re_0_V, [384 x i40]* %v_proj_0_V)" [attention.cpp:143]   --->   Operation 82 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [2/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([384 x i40]* %q_proj_0_V, [384 x i40]* %k_proj_0_V, [384 x i40]* %q_embed_0_V, [384 x i40]* %k_embed_0_V)" [attention.cpp:148]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([384 x i40]* %v_proj_re_0_V, [384 x i40]* %v_proj_0_V)" [attention.cpp:143]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([384 x i40]* %q_proj_0_V, [384 x i40]* %k_proj_0_V, [384 x i40]* %q_embed_0_V, [384 x i40]* %k_embed_0_V)" [attention.cpp:148]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 86 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([1920 x i40]* @k_cache_V, [2304 x i40]* %k_cache_upd_V, [384 x i40]* %k_embed_0_V)" [attention.cpp:153]   --->   Operation 86 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([1920 x i40]* @k_cache_V, [2304 x i40]* %k_cache_upd_V, [384 x i40]* %k_embed_0_V)" [attention.cpp:153]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.76>
ST_15 : Operation 88 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([1920 x i40]* @v_cache_V, [2304 x i40]* %v_cache_upd_V, [384 x i40]* %v_proj_0_V)" [attention.cpp:156]   --->   Operation 88 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 89 [2/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([2304 x i40]* %k_cache_upd_V, [2304 x i40]* %k_proj_transposed_V)" [attention.cpp:161]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([1920 x i40]* @v_cache_V, [2304 x i40]* %v_cache_upd_V, [384 x i40]* %v_proj_0_V)" [attention.cpp:156]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([2304 x i40]* %k_cache_upd_V, [2304 x i40]* %k_proj_transposed_V)" [attention.cpp:161]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([384 x i40]* %q_embed_0_V, [2304 x i40]* %k_proj_transposed_V, [48 x i40]* %attn_weights_0_V)" [attention.cpp:165]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.76>
ST_18 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([384 x i40]* %q_embed_0_V, [2304 x i40]* %k_proj_transposed_V, [48 x i40]* %attn_weights_0_V)" [attention.cpp:165]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 94 [1/1] (1.76ns)   --->   "br label %0" [attention.cpp:178]   --->   Operation 94 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %arrayctor.loop.preheader ], [ %h, %SF_LOOP_2_end ]"   --->   Operation 95 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (1.30ns)   --->   "%icmp_ln178 = icmp eq i4 %h_0, -8" [attention.cpp:178]   --->   Operation 96 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 97 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (1.73ns)   --->   "%h = add i4 %h_0, 1" [attention.cpp:178]   --->   Operation 98 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %ATTN_2D_LOOP_1_begin, label %SF_LOOP_2_begin" [attention.cpp:178]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str17) nounwind" [attention.cpp:179]   --->   Operation 100 'specloopname' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_96 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h_0, i3 0)" [attention.cpp:181]   --->   Operation 101 'bitconcatenate' 'tmp_96' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_97 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h_0, i1 false)" [attention.cpp:181]   --->   Operation 102 'bitconcatenate' 'tmp_97' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i5 %tmp_97 to i7" [attention.cpp:181]   --->   Operation 103 'zext' 'zext_ln1265' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (1.87ns)   --->   "%sub_ln1265 = sub i7 %tmp_96, %zext_ln1265" [attention.cpp:181]   --->   Operation 104 'sub' 'sub_ln1265' <Predicate = (!icmp_ln178)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str18)" [attention.cpp:180]   --->   Operation 105 'specregionbegin' 'tmp' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (1.76ns)   --->   "br label %1" [attention.cpp:180]   --->   Operation 106 'br' <Predicate = (!icmp_ln178)> <Delay = 1.76>
ST_19 : Operation 107 [2/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 8, 6>"([48 x i40]* %attn_weights_0_V)" [attention.cpp:191]   --->   Operation 107 'call' <Predicate = (icmp_ln178)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 108 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([384 x i40]* %attn_output_2D_0_V)" [attention.cpp:209]   --->   Operation 108 'call' <Predicate = (icmp_ln178)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.12>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%d_0_0 = phi i3 [ 0, %SF_LOOP_2_begin ], [ %add_ln180, %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ]" [attention.cpp:180]   --->   Operation 109 'phi' 'd_0_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (1.13ns)   --->   "%icmp_ln180 = icmp eq i3 %d_0_0, -2" [attention.cpp:180]   --->   Operation 110 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 111 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 112 [1/1] (1.65ns)   --->   "%add_ln180 = add i3 %d_0_0, 1" [attention.cpp:180]   --->   Operation 112 'add' 'add_ln180' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %SF_LOOP_2_end, label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0" [attention.cpp:180]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i3 %d_0_0 to i7" [attention.cpp:181]   --->   Operation 114 'zext' 'zext_ln1265_2' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (1.87ns)   --->   "%add_ln1265 = add i7 %sub_ln1265, %zext_ln1265_2" [attention.cpp:181]   --->   Operation 115 'add' 'add_ln1265' <Predicate = (!icmp_ln180)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i7 %add_ln1265 to i64" [attention.cpp:181]   --->   Operation 116 'sext' 'sext_ln1265' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%attn_weights_0_V_ad = getelementptr [48 x i40]* %attn_weights_0_V, i64 0, i64 %sext_ln1265" [attention.cpp:181]   --->   Operation 117 'getelementptr' 'attn_weights_0_V_ad' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_20 : Operation 118 [2/2] (3.25ns)   --->   "%attn_weights_0_V_lo = load i40* %attn_weights_0_V_ad, align 8" [attention.cpp:181]   --->   Operation 118 'load' 'attn_weights_0_V_lo' <Predicate = (!icmp_ln180)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str18, i32 %tmp)" [attention.cpp:181]   --->   Operation 119 'specregionend' 'empty_109' <Predicate = (icmp_ln180)> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "br label %0" [attention.cpp:178]   --->   Operation 120 'br' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 121 [1/2] (3.25ns)   --->   "%attn_weights_0_V_lo = load i40* %attn_weights_0_V_ad, align 8" [attention.cpp:181]   --->   Operation 121 'load' 'attn_weights_0_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %attn_weights_0_V_lo, i32 39)" [attention.cpp:181]   --->   Operation 122 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.22>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln4 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %attn_weights_0_V_lo, i16 0)" [attention.cpp:181]   --->   Operation 123 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i56 %shl_ln4 to i113" [attention.cpp:181]   --->   Operation 124 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [3/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 83205075835834171, %sext_ln1148" [attention.cpp:181]   --->   Operation 125 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.22>
ST_23 : Operation 126 [2/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 83205075835834171, %sext_ln1148" [attention.cpp:181]   --->   Operation 126 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.22>
ST_24 : Operation 127 [1/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 83205075835834171, %sext_ln1148" [attention.cpp:181]   --->   Operation 127 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_113 = call i38 @_ssdm_op_PartSelect.i38.i113.i32.i32(i113 %mul_ln1148, i32 75, i32 112)" [attention.cpp:181]   --->   Operation 128 'partselect' 'tmp_113' <Predicate = (!tmp_111)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.26>
ST_25 : Operation 129 [1/1] (4.92ns)   --->   "%sub_ln1148 = sub i113 0, %mul_ln1148" [attention.cpp:181]   --->   Operation 129 'sub' 'sub_ln1148' <Predicate = (tmp_111)> <Delay = 4.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_112 = call i38 @_ssdm_op_PartSelect.i38.i113.i32.i32(i113 %sub_ln1148, i32 75, i32 112)" [attention.cpp:181]   --->   Operation 130 'partselect' 'tmp_112' <Predicate = (tmp_111)> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (1.34ns)   --->   "%select_ln1148 = select i1 %tmp_111, i38 %tmp_112, i38 %tmp_113" [attention.cpp:181]   --->   Operation 131 'select' 'select_ln1148' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.61>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str19) nounwind" [attention.cpp:181]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i38 %select_ln1148 to i40" [attention.cpp:181]   --->   Operation 133 'sext' 'sext_ln703' <Predicate = (tmp_111)> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (2.79ns)   --->   "%sub_ln703 = sub i40 0, %sext_ln703" [attention.cpp:181]   --->   Operation 134 'sub' 'sub_ln703' <Predicate = (tmp_111)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln703_122 = sext i38 %select_ln1148 to i40" [attention.cpp:181]   --->   Operation 135 'sext' 'sext_ln703_122' <Predicate = (!tmp_111)> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (1.56ns)   --->   "%select_ln1148_2 = select i1 %tmp_111, i40 %sub_ln703, i40 %sext_ln703_122" [attention.cpp:181]   --->   Operation 136 'select' 'select_ln1148_2' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 137 [1/1] (3.25ns)   --->   "store i40 %select_ln1148_2, i40* %attn_weights_0_V_ad, align 8" [attention.cpp:181]   --->   Operation 137 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "br label %1" [attention.cpp:180]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 19> <Delay = 0.00>
ST_27 : Operation 139 [1/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 8, 6>"([48 x i40]* %attn_weights_0_V)" [attention.cpp:191]   --->   Operation 139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 140 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([384 x i40]* %attn_output_2D_0_V)" [attention.cpp:209]   --->   Operation 140 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 20> <Delay = 0.00>
ST_28 : Operation 141 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([48 x i40]* %attn_weights_0_V, [2304 x i40]* %v_cache_upd_V, [384 x i40]* %attn_output_0)" [attention.cpp:195]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 21> <Delay = 1.76>
ST_29 : Operation 142 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([48 x i40]* %attn_weights_0_V, [2304 x i40]* %v_cache_upd_V, [384 x i40]* %attn_output_0)" [attention.cpp:195]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str23)" [attention.cpp:211]   --->   Operation 143 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 144 [1/1] (1.76ns)   --->   "br label %2" [attention.cpp:211]   --->   Operation 144 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 22> <Delay = 1.90>
ST_30 : Operation 145 [1/1] (0.00ns)   --->   "%h106_0_0 = phi i4 [ 0, %ATTN_2D_LOOP_1_begin ], [ %add_ln211, %ATTN_2D_LOOP_2_end ]" [attention.cpp:211]   --->   Operation 145 'phi' 'h106_0_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 146 [1/1] (1.30ns)   --->   "%icmp_ln211 = icmp eq i4 %h106_0_0, -8" [attention.cpp:211]   --->   Operation 146 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 147 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 148 [1/1] (1.73ns)   --->   "%add_ln211 = add i4 %h106_0_0, 1" [attention.cpp:211]   --->   Operation 148 'add' 'add_ln211' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln211, label %ATTN_2D_LOOP_1_end, label %ATTN_2D_LOOP_2_begin" [attention.cpp:211]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str24) nounwind" [attention.cpp:212]   --->   Operation 150 'specloopname' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str24)" [attention.cpp:212]   --->   Operation 151 'specregionbegin' 'tmp_20' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i4 %h106_0_0 to i3" [attention.cpp:213]   --->   Operation 152 'trunc' 'trunc_ln213' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %trunc_ln213, i6 0)" [attention.cpp:213]   --->   Operation 153 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i9 %shl_ln to i10" [attention.cpp:213]   --->   Operation 154 'zext' 'zext_ln213' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln213_1 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln213, i4 0)" [attention.cpp:213]   --->   Operation 155 'bitconcatenate' 'shl_ln213_1' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln213_2 = zext i7 %shl_ln213_1 to i10" [attention.cpp:213]   --->   Operation 156 'zext' 'zext_ln213_2' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 157 [1/1] (1.82ns)   --->   "%sub_ln213 = sub i10 %zext_ln213, %zext_ln213_2" [attention.cpp:213]   --->   Operation 157 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_98 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %h106_0_0, i6 0)" [attention.cpp:213]   --->   Operation 158 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_99 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %h106_0_0, i4 0)" [attention.cpp:213]   --->   Operation 159 'bitconcatenate' 'tmp_99' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_99 to i10" [attention.cpp:213]   --->   Operation 160 'zext' 'zext_ln203' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 161 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i10 %tmp_98, %zext_ln203" [attention.cpp:213]   --->   Operation 161 'sub' 'sub_ln203' <Predicate = (!icmp_ln211)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 162 [1/1] (1.76ns)   --->   "br label %3" [attention.cpp:212]   --->   Operation 162 'br' <Predicate = (!icmp_ln211)> <Delay = 1.76>
ST_30 : Operation 163 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<384>"([384 x i40]* %attn_output_2D_0_V, [384 x i40]* @ln_weight_V)" [attention.cpp:217]   --->   Operation 163 'call' <Predicate = (icmp_ln211)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 164 [2/2] (1.76ns)   --->   "call fastcc void @init_3d_mem([96 x i8]* %quantized_final_outp, [96 x i8]* %quantized_final_outp_1, [96 x i8]* %quantized_final_outp_2, [96 x i8]* %quantized_final_outp_3)" [attention.cpp:227]   --->   Operation 164 'call' <Predicate = (icmp_ln211)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 165 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([384 x i40]* %final_output_0_V)" [attention.cpp:236]   --->   Operation 165 'call' <Predicate = (icmp_ln211)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 23> <Delay = 4.98>
ST_31 : Operation 166 [1/1] (0.00ns)   --->   "%d107_0_0 = phi i6 [ 0, %ATTN_2D_LOOP_2_begin ], [ %add_ln212, %4 ]" [attention.cpp:212]   --->   Operation 166 'phi' 'd107_0_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i6 %d107_0_0 to i10" [attention.cpp:212]   --->   Operation 167 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 168 [1/1] (1.42ns)   --->   "%icmp_ln212 = icmp eq i6 %d107_0_0, -16" [attention.cpp:212]   --->   Operation 168 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 169 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 169 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 170 [1/1] (1.82ns)   --->   "%add_ln212 = add i6 %d107_0_0, 1" [attention.cpp:212]   --->   Operation 170 'add' 'add_ln212' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %ATTN_2D_LOOP_2_end, label %4" [attention.cpp:212]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 172 [1/1] (1.73ns)   --->   "%add_ln213 = add i10 %zext_ln212, %sub_ln213" [attention.cpp:213]   --->   Operation 172 'add' 'add_ln213' <Predicate = (!icmp_ln212)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 173 [1/1] (1.73ns)   --->   "%add_ln203 = add i10 %sub_ln203, %zext_ln212" [attention.cpp:213]   --->   Operation 173 'add' 'add_ln203' <Predicate = (!icmp_ln212)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i10 %add_ln203 to i64" [attention.cpp:213]   --->   Operation 174 'sext' 'sext_ln203' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_31 : Operation 175 [1/1] (0.00ns)   --->   "%attn_output_0_addr = getelementptr [384 x i40]* %attn_output_0, i64 0, i64 %sext_ln203" [attention.cpp:213]   --->   Operation 175 'getelementptr' 'attn_output_0_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_31 : Operation 176 [2/2] (3.25ns)   --->   "%attn_output_0_load = load i40* %attn_output_0_addr, align 8" [attention.cpp:213]   --->   Operation 176 'load' 'attn_output_0_load' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str24, i32 %tmp_20)" [attention.cpp:213]   --->   Operation 177 'specregionend' 'empty_113' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_31 : Operation 178 [1/1] (0.00ns)   --->   "br label %2" [attention.cpp:211]   --->   Operation 178 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>

State 32 <SV = 24> <Delay = 6.50>
ST_32 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str25) nounwind" [attention.cpp:213]   --->   Operation 179 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i10 %add_ln213 to i32" [attention.cpp:213]   --->   Operation 180 'sext' 'sext_ln213' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i32 %sext_ln213 to i64" [attention.cpp:213]   --->   Operation 181 'zext' 'zext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 182 [1/2] (3.25ns)   --->   "%attn_output_0_load = load i40* %attn_output_0_addr, align 8" [attention.cpp:213]   --->   Operation 182 'load' 'attn_output_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_32 : Operation 183 [1/1] (0.00ns)   --->   "%attn_output_2D_0_V_s = getelementptr [384 x i40]* %attn_output_2D_0_V, i64 0, i64 %zext_ln213_1" [attention.cpp:213]   --->   Operation 183 'getelementptr' 'attn_output_2D_0_V_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 184 [1/1] (3.25ns)   --->   "store i40 %attn_output_0_load, i40* %attn_output_2D_0_V_s, align 8" [attention.cpp:213]   --->   Operation 184 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "br label %3" [attention.cpp:212]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 23> <Delay = 0.00>
ST_33 : Operation 186 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<384>"([384 x i40]* %attn_output_2D_0_V, [384 x i40]* @ln_weight_V)" [attention.cpp:217]   --->   Operation 186 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 187 [1/2] (0.00ns)   --->   "call fastcc void @init_3d_mem([96 x i8]* %quantized_final_outp, [96 x i8]* %quantized_final_outp_1, [96 x i8]* %quantized_final_outp_2, [96 x i8]* %quantized_final_outp_3)" [attention.cpp:227]   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 188 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([384 x i40]* %final_output_0_V)" [attention.cpp:236]   --->   Operation 188 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 24> <Delay = 1.76>
ST_34 : Operation 189 [2/2] (1.76ns)   --->   "%final_scales_0_V = call fastcc i40 @quantize_activation([384 x i40]* %attn_output_2D_0_V, [96 x i8]* %quantized_final_outp, [96 x i8]* %quantized_final_outp_1, [96 x i8]* %quantized_final_outp_2, [96 x i8]* %quantized_final_outp_3)" [attention.cpp:229]   --->   Operation 189 'call' 'final_scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 25> <Delay = 0.00>
ST_35 : Operation 190 [1/2] (0.00ns)   --->   "%final_scales_0_V = call fastcc i40 @quantize_activation([384 x i40]* %attn_output_2D_0_V, [96 x i8]* %quantized_final_outp, [96 x i8]* %quantized_final_outp_1, [96 x i8]* %quantized_final_outp_2, [96 x i8]* %quantized_final_outp_3)" [attention.cpp:229]   --->   Operation 190 'call' 'final_scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 26> <Delay = 8.75>
ST_36 : Operation 191 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([96 x i8]* %quantized_final_outp, [96 x i8]* %quantized_final_outp_1, [96 x i8]* %quantized_final_outp_2, [96 x i8]* %quantized_final_outp_3, [384 x i40]* %final_output_0_V, i40 %final_scales_0_V, [36864 x i8]* @o_weights, i22 728135)" [attention.cpp:237]   --->   Operation 191 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 27> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str23, i32 %tmp_s)" [attention.cpp:213]   --->   Operation 192 'specregionend' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 193 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([96 x i8]* %quantized_final_outp, [96 x i8]* %quantized_final_outp_1, [96 x i8]* %quantized_final_outp_2, [96 x i8]* %quantized_final_outp_3, [384 x i40]* %final_output_0_V, i40 %final_scales_0_V, [36864 x i8]* @o_weights, i22 728135)" [attention.cpp:237]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 194 [1/1] (0.00ns)   --->   "ret void" [attention.cpp:244]   --->   Operation 194 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hidden_states_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ final_output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ln_weight_in_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ k_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ v_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ cos_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ k_cache_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_cache_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ln_weight_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
quantized_hidden_sta   (alloca           ) [ 00111111111000000000000000000000000000]
quantized_hidden_sta_1 (alloca           ) [ 00111111111000000000000000000000000000]
quantized_hidden_sta_2 (alloca           ) [ 00111111111000000000000000000000000000]
quantized_hidden_sta_3 (alloca           ) [ 00111111111000000000000000000000000000]
q_proj_re_0_V          (alloca           ) [ 00111111100000000000000000000000000000]
k_proj_re_0_V          (alloca           ) [ 00111111111000000000000000000000000000]
v_proj_re_0_V          (alloca           ) [ 00111111111110000000000000000000000000]
q_proj_0_V             (alloca           ) [ 00111111111110000000000000000000000000]
k_proj_0_V             (alloca           ) [ 00111111111110000000000000000000000000]
v_proj_0_V             (alloca           ) [ 00111111111111111000000000000000000000]
q_embed_0_V            (alloca           ) [ 00111111111111111110000000000000000000]
k_embed_0_V            (alloca           ) [ 00111111111111100000000000000000000000]
k_cache_upd_V          (alloca           ) [ 00111111111111111000000000000000000000]
v_cache_upd_V          (alloca           ) [ 00111111111111111111111111111100000000]
k_proj_transposed_V    (alloca           ) [ 00111111111111111110000000000000000000]
attn_weights_0_V       (alloca           ) [ 00111111111111111111111111111100000000]
attn_output_0          (alloca           ) [ 00111111111111111111111111111111100000]
attn_output_2D_0_V     (alloca           ) [ 00111111111111111111111111111111111100]
quantized_final_outp   (alloca           ) [ 00111111111111111111111111111111111111]
quantized_final_outp_1 (alloca           ) [ 00111111111111111111111111111111111111]
quantized_final_outp_2 (alloca           ) [ 00111111111111111111111111111111111111]
quantized_final_outp_3 (alloca           ) [ 00111111111111111111111111111111111111]
call_ln85              (call             ) [ 00000000000000000000000000000000000000]
call_ln96              (call             ) [ 00000000000000000000000000000000000000]
call_ln111             (call             ) [ 00000000000000000000000000000000000000]
call_ln112             (call             ) [ 00000000000000000000000000000000000000]
call_ln113             (call             ) [ 00000000000000000000000000000000000000]
scales_0_V             (call             ) [ 00000111111000000000000000000000000000]
call_ln115             (call             ) [ 00000000000000000000000000000000000000]
call_ln122             (call             ) [ 00000000000000000000000000000000000000]
call_ln141             (call             ) [ 00000000000000000000000000000000000000]
call_ln129             (call             ) [ 00000000000000000000000000000000000000]
call_ln142             (call             ) [ 00000000000000000000000000000000000000]
call_ln143             (call             ) [ 00000000000000000000000000000000000000]
call_ln148             (call             ) [ 00000000000000000000000000000000000000]
call_ln153             (call             ) [ 00000000000000000000000000000000000000]
call_ln156             (call             ) [ 00000000000000000000000000000000000000]
call_ln161             (call             ) [ 00000000000000000000000000000000000000]
call_ln165             (call             ) [ 00000000000000000000000000000000000000]
br_ln178               (br               ) [ 00000000000000000011111111100000000000]
h_0                    (phi              ) [ 00000000000000000001000000000000000000]
icmp_ln178             (icmp             ) [ 00000000000000000001111111100000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000]
h                      (add              ) [ 00000000000000000011111111100000000000]
br_ln178               (br               ) [ 00000000000000000000000000000000000000]
specloopname_ln179     (specloopname     ) [ 00000000000000000000000000000000000000]
tmp_96                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_97                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln1265            (zext             ) [ 00000000000000000000000000000000000000]
sub_ln1265             (sub              ) [ 00000000000000000000111111100000000000]
tmp                    (specregionbegin  ) [ 00000000000000000000111111100000000000]
br_ln180               (br               ) [ 00000000000000000001111111100000000000]
d_0_0                  (phi              ) [ 00000000000000000000100000000000000000]
icmp_ln180             (icmp             ) [ 00000000000000000001111111100000000000]
empty_110              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln180              (add              ) [ 00000000000000000001111111100000000000]
br_ln180               (br               ) [ 00000000000000000000000000000000000000]
zext_ln1265_2          (zext             ) [ 00000000000000000000000000000000000000]
add_ln1265             (add              ) [ 00000000000000000000000000000000000000]
sext_ln1265            (sext             ) [ 00000000000000000000000000000000000000]
attn_weights_0_V_ad    (getelementptr    ) [ 00000000000000000000011111100000000000]
empty_109              (specregionend    ) [ 00000000000000000000000000000000000000]
br_ln178               (br               ) [ 00000000000000000011111111100000000000]
attn_weights_0_V_lo    (load             ) [ 00000000000000000000001000000000000000]
tmp_111                (bitselect        ) [ 00000000000000000000001111100000000000]
shl_ln4                (bitconcatenate   ) [ 00000000000000000000000000000000000000]
sext_ln1148            (sext             ) [ 00000000000000000000000110000000000000]
mul_ln1148             (mul              ) [ 00000000000000000000000001000000000000]
tmp_113                (partselect       ) [ 00000000000000000000000001000000000000]
sub_ln1148             (sub              ) [ 00000000000000000000000000000000000000]
tmp_112                (partselect       ) [ 00000000000000000000000000000000000000]
select_ln1148          (select           ) [ 00000000000000000000000000100000000000]
specloopname_ln181     (specloopname     ) [ 00000000000000000000000000000000000000]
sext_ln703             (sext             ) [ 00000000000000000000000000000000000000]
sub_ln703              (sub              ) [ 00000000000000000000000000000000000000]
sext_ln703_122         (sext             ) [ 00000000000000000000000000000000000000]
select_ln1148_2        (select           ) [ 00000000000000000000000000000000000000]
store_ln181            (store            ) [ 00000000000000000000000000000000000000]
br_ln180               (br               ) [ 00000000000000000001111111100000000000]
call_ln191             (call             ) [ 00000000000000000000000000000000000000]
call_ln209             (call             ) [ 00000000000000000000000000000000000000]
call_ln195             (call             ) [ 00000000000000000000000000000000000000]
tmp_s                  (specregionbegin  ) [ 00000000000000000000000000000011111111]
br_ln211               (br               ) [ 00000000000000000000000000000111100000]
h106_0_0               (phi              ) [ 00000000000000000000000000000010000000]
icmp_ln211             (icmp             ) [ 00000000000000000000000000000011100000]
empty_112              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln211              (add              ) [ 00000000000000000000000000000111100000]
br_ln211               (br               ) [ 00000000000000000000000000000000000000]
specloopname_ln212     (specloopname     ) [ 00000000000000000000000000000000000000]
tmp_20                 (specregionbegin  ) [ 00000000000000000000000000000001100000]
trunc_ln213            (trunc            ) [ 00000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln213             (zext             ) [ 00000000000000000000000000000000000000]
shl_ln213_1            (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln213_2           (zext             ) [ 00000000000000000000000000000000000000]
sub_ln213              (sub              ) [ 00000000000000000000000000000001100000]
tmp_98                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_99                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln203             (zext             ) [ 00000000000000000000000000000000000000]
sub_ln203              (sub              ) [ 00000000000000000000000000000001100000]
br_ln212               (br               ) [ 00000000000000000000000000000011100000]
d107_0_0               (phi              ) [ 00000000000000000000000000000001000000]
zext_ln212             (zext             ) [ 00000000000000000000000000000000000000]
icmp_ln212             (icmp             ) [ 00000000000000000000000000000011100000]
empty_114              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln212              (add              ) [ 00000000000000000000000000000011100000]
br_ln212               (br               ) [ 00000000000000000000000000000000000000]
add_ln213              (add              ) [ 00000000000000000000000000000000100000]
add_ln203              (add              ) [ 00000000000000000000000000000000000000]
sext_ln203             (sext             ) [ 00000000000000000000000000000000000000]
attn_output_0_addr     (getelementptr    ) [ 00000000000000000000000000000000100000]
empty_113              (specregionend    ) [ 00000000000000000000000000000000000000]
br_ln211               (br               ) [ 00000000000000000000000000000111100000]
specloopname_ln213     (specloopname     ) [ 00000000000000000000000000000000000000]
sext_ln213             (sext             ) [ 00000000000000000000000000000000000000]
zext_ln213_1           (zext             ) [ 00000000000000000000000000000000000000]
attn_output_0_load     (load             ) [ 00000000000000000000000000000000000000]
attn_output_2D_0_V_s   (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln213            (store            ) [ 00000000000000000000000000000000000000]
br_ln212               (br               ) [ 00000000000000000000000000000011100000]
call_ln217             (call             ) [ 00000000000000000000000000000000000000]
call_ln227             (call             ) [ 00000000000000000000000000000000000000]
call_ln236             (call             ) [ 00000000000000000000000000000000000000]
final_scales_0_V       (call             ) [ 00000000000000000000000000000000000011]
empty_111              (specregionend    ) [ 00000000000000000000000000000000000000]
call_ln237             (call             ) [ 00000000000000000000000000000000000000]
ret_ln244              (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hidden_states_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hidden_states_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="final_output_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_output_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ln_weight_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln_weight_in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cos_tab_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sin_tab_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="k_cache_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_cache_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v_cache_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ln_weight_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln_weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="o_weights">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rms_norm<384>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_3d_mem"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_2d_mem"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quantize_activation"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_forward_no_mu"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reshape_2D_to_3D"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_rotary_pos_emb"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_update"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transpose_last_two_d"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GEMM_3D_float.1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax<1, 8, 6>"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i40.i16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i113.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GEMM_3D_float"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="quantized_hidden_sta_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="quantized_hidden_sta_1_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="quantized_hidden_sta_2_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="quantized_hidden_sta_3_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="q_proj_re_0_V_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="k_proj_re_0_V_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="v_proj_re_0_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="q_proj_0_V_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_proj_0_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="k_proj_0_V_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_0_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="v_proj_0_V_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_proj_0_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="q_embed_0_V_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_embed_0_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="k_embed_0_V_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_embed_0_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="k_cache_upd_V_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_cache_upd_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="v_cache_upd_V_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_cache_upd_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="k_proj_transposed_V_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_transposed_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="attn_weights_0_V_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_weights_0_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="attn_output_0_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_output_0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="attn_output_2D_0_V_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_output_2D_0_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="quantized_final_outp_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="quantized_final_outp_1_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="quantized_final_outp_2_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="quantized_final_outp_3_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp_3/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="attn_weights_0_V_ad_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_weights_0_V_ad/20 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="40" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="attn_weights_0_V_lo/20 store_ln181/26 "/>
</bind>
</comp>

<comp id="244" class="1004" name="attn_output_0_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_output_0_addr/31 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="attn_output_0_load/31 "/>
</bind>
</comp>

<comp id="256" class="1004" name="attn_output_2D_0_V_s_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_output_2D_0_V_s/32 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln213_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="0"/>
<pin id="264" dir="0" index="1" bw="40" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/32 "/>
</bind>
</comp>

<comp id="269" class="1005" name="h_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="h_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/19 "/>
</bind>
</comp>

<comp id="280" class="1005" name="d_0_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="1"/>
<pin id="282" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_0_0 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="d_0_0_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0_0/20 "/>
</bind>
</comp>

<comp id="291" class="1005" name="h106_0_0_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h106_0_0 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="h106_0_0_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h106_0_0/30 "/>
</bind>
</comp>

<comp id="302" class="1005" name="d107_0_0_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="1"/>
<pin id="304" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="d107_0_0 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="d107_0_0_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d107_0_0/31 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_rms_norm_384_s_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="40" slack="0"/>
<pin id="316" dir="0" index="2" bw="40" slack="0"/>
<pin id="317" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/1 call_ln217/30 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_linear_forward_no_mu_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="326" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="327" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="328" dir="0" index="5" bw="40" slack="0"/>
<pin id="329" dir="0" index="6" bw="40" slack="1"/>
<pin id="330" dir="0" index="7" bw="8" slack="0"/>
<pin id="331" dir="0" index="8" bw="22" slack="0"/>
<pin id="332" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln115/5 call_ln122/7 call_ln129/9 call_ln237/36 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_softmax_1_8_6_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="32" slack="0"/>
<pin id="347" dir="0" index="3" bw="46" slack="0"/>
<pin id="348" dir="0" index="4" bw="50" slack="0"/>
<pin id="349" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln191/19 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_quantize_activation_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="40" slack="0"/>
<pin id="356" dir="0" index="1" bw="40" slack="0"/>
<pin id="357" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="358" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="360" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="361" dir="1" index="6" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="scales_0_V/3 final_scales_0_V/34 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_apply_rotary_pos_emb_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="368" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="369" dir="0" index="4" bw="40" slack="2147483647"/>
<pin id="370" dir="0" index="5" bw="17" slack="0"/>
<pin id="371" dir="0" index="6" bw="17" slack="0"/>
<pin id="372" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln148/11 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_GEMM_3D_float_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="380" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln195/28 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_GEMM_3D_float_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="0" slack="0"/>
<pin id="385" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="387" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln165/17 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_cache_update_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="40" slack="0"/>
<pin id="393" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="394" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/13 call_ln156/15 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_transpose_last_two_d_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="0" slack="0"/>
<pin id="401" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln161/15 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_reshape_2D_to_3D_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="0" slack="0"/>
<pin id="407" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/7 call_ln142/9 call_ln143/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_init_3d_mem_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="0" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="8" slack="0"/>
<pin id="415" dir="0" index="3" bw="8" slack="0"/>
<pin id="416" dir="0" index="4" bw="8" slack="0"/>
<pin id="417" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln96/1 call_ln227/30 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_init_2d_mem_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="0" slack="0"/>
<pin id="425" dir="0" index="1" bw="40" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/1 call_ln209/19 call_ln236/30 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_init_2d_mem_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="0" slack="0"/>
<pin id="431" dir="0" index="1" bw="40" slack="0"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_init_2d_mem_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="0" slack="0"/>
<pin id="437" dir="0" index="1" bw="40" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="40" slack="1"/>
<pin id="444" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="scales_0_V final_scales_0_V "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln178_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/19 "/>
</bind>
</comp>

<comp id="453" class="1004" name="h_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/19 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_96_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_96/19 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_97_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_97/19 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln1265_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/19 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sub_ln1265_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265/19 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln180_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="0" index="1" bw="3" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/20 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln180_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/20 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln1265_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_2/20 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln1265_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="1"/>
<pin id="503" dir="0" index="1" bw="3" slack="0"/>
<pin id="504" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265/20 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln1265_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/20 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_111_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="40" slack="0"/>
<pin id="514" dir="0" index="2" bw="7" slack="0"/>
<pin id="515" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_111/21 "/>
</bind>
</comp>

<comp id="519" class="1004" name="shl_ln4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="56" slack="0"/>
<pin id="521" dir="0" index="1" bw="40" slack="1"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/22 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln1148_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="56" slack="0"/>
<pin id="528" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/22 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="58" slack="0"/>
<pin id="532" dir="0" index="1" bw="56" slack="0"/>
<pin id="533" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1148/22 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_113_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="38" slack="0"/>
<pin id="538" dir="0" index="1" bw="113" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="0" index="3" bw="8" slack="0"/>
<pin id="541" dir="1" index="4" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_113/24 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sub_ln1148_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="113" slack="1"/>
<pin id="549" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/25 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_112_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="38" slack="0"/>
<pin id="553" dir="0" index="1" bw="113" slack="0"/>
<pin id="554" dir="0" index="2" bw="8" slack="0"/>
<pin id="555" dir="0" index="3" bw="8" slack="0"/>
<pin id="556" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_112/25 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln1148_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="4"/>
<pin id="563" dir="0" index="1" bw="38" slack="0"/>
<pin id="564" dir="0" index="2" bw="38" slack="1"/>
<pin id="565" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148/25 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sext_ln703_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="38" slack="1"/>
<pin id="569" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/26 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sub_ln703_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="38" slack="0"/>
<pin id="573" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/26 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln703_122_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="38" slack="1"/>
<pin id="578" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_122/26 "/>
</bind>
</comp>

<comp id="579" class="1004" name="select_ln1148_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="5"/>
<pin id="581" dir="0" index="1" bw="40" slack="0"/>
<pin id="582" dir="0" index="2" bw="40" slack="0"/>
<pin id="583" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_2/26 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln211_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="0" index="1" bw="4" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/30 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln211_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/30 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln213_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln213/30 "/>
</bind>
</comp>

<comp id="603" class="1004" name="shl_ln_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="9" slack="0"/>
<pin id="605" dir="0" index="1" bw="3" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/30 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln213_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="0"/>
<pin id="613" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/30 "/>
</bind>
</comp>

<comp id="615" class="1004" name="shl_ln213_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="7" slack="0"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln213_1/30 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln213_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213_2/30 "/>
</bind>
</comp>

<comp id="627" class="1004" name="sub_ln213_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="9" slack="0"/>
<pin id="629" dir="0" index="1" bw="7" slack="0"/>
<pin id="630" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/30 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_98_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="10" slack="0"/>
<pin id="635" dir="0" index="1" bw="4" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_98/30 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_99_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="4" slack="0"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_99/30 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln203_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/30 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sub_ln203_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="0" index="1" bw="8" slack="0"/>
<pin id="656" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/30 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln212_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212/31 "/>
</bind>
</comp>

<comp id="663" class="1004" name="icmp_ln212_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="0"/>
<pin id="665" dir="0" index="1" bw="6" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/31 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln212_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln212/31 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln213_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="0" index="1" bw="10" slack="1"/>
<pin id="678" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/31 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln203_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="1"/>
<pin id="682" dir="0" index="1" bw="6" slack="0"/>
<pin id="683" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/31 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sext_ln203_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/31 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sext_ln213_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213/32 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln213_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="0"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213_1/32 "/>
</bind>
</comp>

<comp id="701" class="1005" name="h_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="0"/>
<pin id="703" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="706" class="1005" name="sub_ln1265_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="1"/>
<pin id="708" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1265 "/>
</bind>
</comp>

<comp id="714" class="1005" name="add_ln180_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="0"/>
<pin id="716" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="719" class="1005" name="attn_weights_0_V_ad_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="1"/>
<pin id="721" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="attn_weights_0_V_ad "/>
</bind>
</comp>

<comp id="724" class="1005" name="attn_weights_0_V_lo_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="40" slack="1"/>
<pin id="726" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="attn_weights_0_V_lo "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_111_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="3"/>
<pin id="731" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="735" class="1005" name="sext_ln1148_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="113" slack="1"/>
<pin id="737" dir="1" index="1" bw="113" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1148 "/>
</bind>
</comp>

<comp id="740" class="1005" name="mul_ln1148_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="113" slack="1"/>
<pin id="742" dir="1" index="1" bw="113" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1148 "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_113_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="38" slack="1"/>
<pin id="747" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_113 "/>
</bind>
</comp>

<comp id="750" class="1005" name="select_ln1148_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="38" slack="1"/>
<pin id="752" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148 "/>
</bind>
</comp>

<comp id="759" class="1005" name="add_ln211_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="0"/>
<pin id="761" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln211 "/>
</bind>
</comp>

<comp id="764" class="1005" name="sub_ln213_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="1"/>
<pin id="766" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln213 "/>
</bind>
</comp>

<comp id="769" class="1005" name="sub_ln203_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="10" slack="1"/>
<pin id="771" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="777" class="1005" name="add_ln212_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="6" slack="0"/>
<pin id="779" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln212 "/>
</bind>
</comp>

<comp id="782" class="1005" name="add_ln213_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="1"/>
<pin id="784" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213 "/>
</bind>
</comp>

<comp id="787" class="1005" name="attn_output_0_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="9" slack="1"/>
<pin id="789" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="attn_output_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="92" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="92" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="92" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="250" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="74" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="126" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="4" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="321"><net_src comp="26" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="334"><net_src comp="6" pin="0"/><net_sink comp="322" pin=7"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="322" pin=8"/></net>

<net id="336"><net_src comp="8" pin="0"/><net_sink comp="322" pin=7"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="322" pin=8"/></net>

<net id="338"><net_src comp="10" pin="0"/><net_sink comp="322" pin=7"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="322" pin=8"/></net>

<net id="340"><net_src comp="2" pin="0"/><net_sink comp="322" pin=5"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="322" pin=7"/></net>

<net id="342"><net_src comp="142" pin="0"/><net_sink comp="322" pin=8"/></net>

<net id="350"><net_src comp="84" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="20" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="22" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="343" pin=4"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="0" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="373"><net_src comp="50" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="12" pin="0"/><net_sink comp="364" pin=5"/></net>

<net id="375"><net_src comp="14" pin="0"/><net_sink comp="364" pin=6"/></net>

<net id="382"><net_src comp="118" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="396"><net_src comp="52" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="16" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="18" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="404"><net_src comp="54" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="418"><net_src comp="34" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="144" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="148" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="152" pin="1"/><net_sink comp="411" pin=3"/></net>

<net id="422"><net_src comp="156" pin="1"/><net_sink comp="411" pin=4"/></net>

<net id="427"><net_src comp="36" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="160" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="36" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="164" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="36" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="168" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="2" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="445"><net_src comp="354" pin="6"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="322" pin=6"/></net>

<net id="451"><net_src comp="273" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="60" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="273" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="66" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="72" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="273" pin="4"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="74" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="76" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="273" pin="4"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="78" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="459" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="284" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="86" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="284" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="90" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="284" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="501" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="516"><net_src comp="96" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="238" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="98" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="100" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="102" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="529"><net_src comp="519" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="104" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="106" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="108" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="110" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="550"><net_src comp="112" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="557"><net_src comp="106" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="546" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="108" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="110" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="566"><net_src comp="551" pin="4"/><net_sink comp="561" pin=1"/></net>

<net id="574"><net_src comp="116" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="567" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="584"><net_src comp="570" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="576" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="586"><net_src comp="579" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="591"><net_src comp="295" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="60" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="295" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="66" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="295" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="124" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="126" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="128" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="599" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="58" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="611" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="130" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="295" pin="4"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="126" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="646"><net_src comp="132" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="295" pin="4"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="58" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="641" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="633" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="649" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="306" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="306" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="134" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="306" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="138" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="659" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="659" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="704"><net_src comp="453" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="709"><net_src comp="479" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="717"><net_src comp="491" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="722"><net_src comp="232" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="727"><net_src comp="238" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="732"><net_src comp="511" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="738"><net_src comp="526" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="743"><net_src comp="530" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="748"><net_src comp="536" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="753"><net_src comp="561" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="762"><net_src comp="593" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="767"><net_src comp="627" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="772"><net_src comp="653" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="780"><net_src comp="669" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="785"><net_src comp="675" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="790"><net_src comp="244" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="250" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hidden_states_0_V | {1 2 }
	Port: final_output_0_V | {30 33 36 37 }
	Port: ln_weight_in_V | {}
	Port: q_weights | {}
	Port: k_weights | {}
	Port: v_weights | {}
	Port: cos_tab_V_5 | {}
	Port: sin_tab_V_5 | {}
	Port: k_cache_V | {}
	Port: v_cache_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
	Port: ln_weight_V | {}
	Port: o_weights | {}
 - Input state : 
	Port: attention : hidden_states_0_V | {1 2 3 4 }
	Port: attention : final_output_0_V | {36 37 }
	Port: attention : ln_weight_in_V | {1 2 }
	Port: attention : q_weights | {5 6 }
	Port: attention : k_weights | {7 8 }
	Port: attention : v_weights | {9 10 }
	Port: attention : cos_tab_V_5 | {11 12 }
	Port: attention : sin_tab_V_5 | {11 12 }
	Port: attention : k_cache_V | {13 14 }
	Port: attention : v_cache_V | {15 16 }
	Port: attention : f_x_msb_3_table_V | {19 27 }
	Port: attention : f_x_msb_2_table_V | {19 27 }
	Port: attention : exp_x_msb_1_table_V | {19 27 }
	Port: attention : ln_weight_V | {30 33 }
	Port: attention : o_weights | {36 37 }
  - Chain level:
	State 1
		call_ln96 : 1
		call_ln111 : 1
		call_ln112 : 1
		call_ln113 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln178 : 1
		h : 1
		br_ln178 : 2
		tmp_96 : 1
		tmp_97 : 1
		zext_ln1265 : 2
		sub_ln1265 : 3
	State 20
		icmp_ln180 : 1
		add_ln180 : 1
		br_ln180 : 2
		zext_ln1265_2 : 1
		add_ln1265 : 2
		sext_ln1265 : 3
		attn_weights_0_V_ad : 4
		attn_weights_0_V_lo : 5
	State 21
		tmp_111 : 1
	State 22
		sext_ln1148 : 1
		mul_ln1148 : 2
	State 23
	State 24
		tmp_113 : 1
	State 25
		tmp_112 : 1
		select_ln1148 : 2
	State 26
		sub_ln703 : 1
		select_ln1148_2 : 2
		store_ln181 : 3
	State 27
	State 28
	State 29
	State 30
		icmp_ln211 : 1
		add_ln211 : 1
		br_ln211 : 2
		trunc_ln213 : 1
		shl_ln : 2
		zext_ln213 : 3
		shl_ln213_1 : 2
		zext_ln213_2 : 3
		sub_ln213 : 4
		tmp_98 : 1
		tmp_99 : 1
		zext_ln203 : 2
		sub_ln203 : 3
	State 31
		zext_ln212 : 1
		icmp_ln212 : 1
		add_ln212 : 1
		br_ln212 : 2
		add_ln213 : 2
		add_ln203 : 2
		sext_ln203 : 3
		attn_output_0_addr : 4
		attn_output_0_load : 5
	State 32
		zext_ln213_1 : 1
		attn_output_2D_0_V_s : 2
		store_ln213 : 3
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_rms_norm_384_s_fu_313    |    0    |    23   | 10.6597 |   3669  |   7222  |    0    |
|          | grp_linear_forward_no_mu_fu_322 |    0    |    3    |  32.604 |   2777  |   5582  |    0    |
|          |    grp_softmax_1_8_6_s_fu_343   |    0    |    18   | 19.6914 |   2326  |   1310  |    0    |
|          |  grp_quantize_activation_fu_354 |    0    |    5    |  1.952  |   980   |   886   |    0    |
|          | grp_apply_rotary_pos_emb_fu_364 |    4    |    8    |  18.056 |   754   |   655   |    0    |
|          |     grp_GEMM_3D_float_fu_376    |    0    |    5    |  5.307  |   323   |   272   |    0    |
|   call   |    grp_GEMM_3D_float_1_fu_383   |    0    |    5    |  5.307  |   301   |   271   |    0    |
|          |     grp_cache_update_fu_390     |    0    |    0    |  3.538  |   111   |   282   |    0    |
|          | grp_transpose_last_two_d_fu_399 |    0    |    0    |  1.769  |    98   |   195   |    0    |
|          |   grp_reshape_2D_to_3D_fu_405   |    0    |    0    |  1.769  |    59   |   114   |    0    |
|          |      grp_init_3d_mem_fu_411     |    0    |    0    |    0    |    48   |    47   |    0    |
|          |      grp_init_2d_mem_fu_423     |    0    |    0    |    0    |    18   |    28   |    0    |
|          |      grp_init_2d_mem_fu_429     |    0    |    0    |    0    |    18   |    28   |    0    |
|          |      grp_init_2d_mem_fu_435     |    0    |    0    |    0    |    18   |    28   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |            grp_fu_530           |    0    |    10   |    0    |   230   |   165   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sub_ln1265_fu_479        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        sub_ln1148_fu_546        |    0    |    0    |    0    |    0    |   120   |    0    |
|    sub   |         sub_ln703_fu_570        |    0    |    0    |    0    |    0    |    45   |    0    |
|          |         sub_ln213_fu_627        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         sub_ln203_fu_653        |    0    |    0    |    0    |    0    |    14   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |             h_fu_453            |    0    |    0    |    0    |    0    |    13   |    0    |
|          |         add_ln180_fu_491        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln1265_fu_501        |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |         add_ln211_fu_593        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |         add_ln212_fu_669        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln213_fu_675        |    0    |    0    |    0    |    0    |    14   |    0    |
|          |         add_ln203_fu_680        |    0    |    0    |    0    |    0    |    14   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |       select_ln1148_fu_561      |    0    |    0    |    0    |    0    |    38   |    0    |
|          |      select_ln1148_2_fu_579     |    0    |    0    |    0    |    0    |    40   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln178_fu_447        |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |        icmp_ln180_fu_485        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln211_fu_587        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln212_fu_663        |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_96_fu_459          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_97_fu_467          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln4_fu_519         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln_fu_603          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        shl_ln213_1_fu_615       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_98_fu_633          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_99_fu_641          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln1265_fu_475       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1265_2_fu_497      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln213_fu_611        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln213_2_fu_623       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln203_fu_649        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln212_fu_659        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln213_1_fu_693       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln1265_fu_506       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln1148_fu_526       |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln703_fu_567        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln703_122_fu_576      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln203_fu_685        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln213_fu_690        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|          tmp_111_fu_511         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|          tmp_113_fu_536         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_112_fu_551         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |        trunc_ln213_fu_599       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    4    |    77   | 100.653 |  11730  |  17506  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|     attn_output_0    |    2   |    0   |    0   |    0   |
|  attn_output_2D_0_V  |    2   |    0   |    0   |    0   |
|   attn_weights_0_V   |    2   |    0   |    0   |    0   |
|     k_cache_upd_V    |   10   |    0   |    0   |    0   |
|      k_embed_0_V     |    2   |    0   |    0   |    0   |
|      k_proj_0_V      |    3   |    0   |    0   |    0   |
|     k_proj_re_0_V    |    2   |    0   |    0   |    0   |
|  k_proj_transposed_V |   10   |    0   |    0   |    0   |
|      q_embed_0_V     |    2   |    0   |    0   |    0   |
|      q_proj_0_V      |    3   |    0   |    0   |    0   |
|     q_proj_re_0_V    |    2   |    0   |    0   |    0   |
| quantized_final_outp |    0   |   16   |   12   |    0   |
|quantized_final_outp_1|    0   |   16   |   12   |    0   |
|quantized_final_outp_2|    0   |   16   |   12   |    0   |
|quantized_final_outp_3|    0   |   16   |   12   |    0   |
| quantized_hidden_sta |    0   |   16   |   12   |    0   |
|quantized_hidden_sta_1|    0   |   16   |   12   |    0   |
|quantized_hidden_sta_2|    0   |   16   |   12   |    0   |
|quantized_hidden_sta_3|    0   |   16   |   12   |    0   |
|     v_cache_upd_V    |   10   |    0   |    0   |    0   |
|      v_proj_0_V      |    2   |    0   |    0   |    0   |
|     v_proj_re_0_V    |    2   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+
|         Total        |   54   |   128  |   96   |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln180_reg_714     |    3   |
|     add_ln211_reg_759     |    4   |
|     add_ln212_reg_777     |    6   |
|     add_ln213_reg_782     |   10   |
| attn_output_0_addr_reg_787|    9   |
|attn_weights_0_V_ad_reg_719|    6   |
|attn_weights_0_V_lo_reg_724|   40   |
|      d107_0_0_reg_302     |    6   |
|       d_0_0_reg_280       |    3   |
|      h106_0_0_reg_291     |    4   |
|        h_0_reg_269        |    4   |
|         h_reg_701         |    4   |
|     mul_ln1148_reg_740    |   113  |
|          reg_442          |   40   |
|   select_ln1148_reg_750   |   38   |
|    sext_ln1148_reg_735    |   113  |
|     sub_ln1265_reg_706    |    7   |
|     sub_ln203_reg_769     |   10   |
|     sub_ln213_reg_764     |   10   |
|      tmp_111_reg_729      |    1   |
|      tmp_113_reg_745      |   38   |
+---------------------------+--------+
|           Total           |   469  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_238        |  p0  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_250        |  p0  |   2  |   9  |   18   ||    9    |
|    grp_rms_norm_384_s_fu_313    |  p2  |   2  |  40  |   80   ||    9    |
| grp_linear_forward_no_mu_fu_322 |  p7  |   4  |   8  |   32   ||    21   |
| grp_linear_forward_no_mu_fu_322 |  p8  |   4  |  22  |   88   ||    9    |
|     grp_cache_update_fu_390     |  p1  |   2  |  40  |   80   ||    9    |
|      grp_init_2d_mem_fu_423     |  p1  |   2  |  40  |   80   ||    9    |
|            grp_fu_530           |  p1  |   2  |  56  |   112  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   502  ||  14.335 ||    84   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    4   |   77   |   100  |  11730 |  17506 |    0   |
|   Memory  |   54   |    -   |    -   |   128  |   96   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   84   |    -   |
|  Register |    -   |    -   |    -   |   469  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   58   |   77   |   114  |  12327 |  17686 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
