module partsel_00720(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [3:31] x4;
  wire [1:30] x5;
  wire [5:27] x6;
  wire [26:0] x7;
  wire signed [5:24] x8;
  wire signed [5:24] x9;
  wire signed [31:6] x10;
  wire [24:0] x11;
  wire [26:2] x12;
  wire [24:1] x13;
  wire signed [24:0] x14;
  wire [2:26] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [6:28] p0 = 577428714;
  localparam signed [7:29] p1 = 150721413;
  localparam [0:26] p2 = 264212725;
  localparam signed [7:29] p3 = 527845153;
  assign x4 = (!ctrl[3] || ctrl[3] && ctrl[1] ? ({(ctrl[0] || ctrl[3] && !ctrl[2] ? (p0[20 + s0 -: 8] - x2[21 + s0 -: 1]) : {2{p1[12 + s1]}}), (p0[23 + s2 +: 6] | p0[20 -: 1])} ^ ((!ctrl[0] && !ctrl[3] || ctrl[1] ? {2{p2[11 + s0]}} : x0[12 -: 1]) + ((ctrl[1] || !ctrl[1] && !ctrl[3] ? (x1[8 + s0 +: 6] ^ p2) : (p0[2 + s0 -: 3] - x1[19 + s2 +: 8])) & {2{(x2[17] ^ x2)}}))) : ({{2{p0[6 + s2]}}, x3} + x2[10 + s2 +: 7]));
  assign x5 = p0;
  assign x6 = {2{(p3[16 + s1] ^ (((p2[14 -: 2] - ((x4[7 + s0] - (p2[5 + s2 +: 4] & p1)) & x2[22 -: 4])) + (x5[5 + s3] + p1[28 + s3 -: 8])) + {((p1[8] & x1[17 + s0 -: 3]) & p0), x0[4 + s3 -: 6]}))}};
  assign x7 = {p3[8 + s3 +: 7], x1[14 +: 4]};
  assign x8 = x4[11 + s3 +: 3];
  assign x9 = x5[10 +: 2];
  assign x10 = p0[14];
  assign x11 = {p3[13 -: 4], {2{p1[13 +: 2]}}};
  assign x12 = p3;
  assign x13 = (p1[9 + s3 -: 7] ^ (p1 ^ p1[13 +: 1]));
  assign x14 = p1;
  assign x15 = x11[18 + s3];
  assign y0 = p1[26 + s0 +: 3];
  assign y1 = x10;
  assign y2 = p0[9 + s1 -: 2];
  assign y3 = ((ctrl[2] && ctrl[2] || ctrl[1] ? {2{{2{((p2[12 + s0] + p2[25 + s1 -: 7]) & x4)}}}} : (p1[14 -: 2] - p1[18 + s3 +: 3])) ^ (x7[13 -: 4] - p1[19 -: 2]));
endmodule
