v 4
file . "testbench.vhdl" "2a1df964f53d743235100f83dd3a8cf890caf995" "20230902012814.837":
  entity testbench at 1( 0) + 0 on 13;
  architecture and_case of testbench at 7( 80) + 0 on 14;
file . "comp_and_case_01092023.vhdl" "1bee81612006ca72865893117c71e74f69bf0159" "20230902012814.836":
  entity comp_and_case_01092023 at 1( 0) + 0 on 11;
  architecture comp_and_case_01092023 of comp_and_case_01092023 at 12( 174) + 0 on 12;
