{"vcs1":{"timestamp_begin":1731527805.605096559, "rt":1.77, "ut":0.56, "st":0.24}}
{"vcselab":{"timestamp_begin":1731527807.449961584, "rt":0.87, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1731527808.380147292, "rt":0.35, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731527804.977855998}
{"VCS_COMP_START_TIME": 1731527804.977855998}
{"VCS_COMP_END_TIME": 1731527809.869979285}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331804}}
{"stitch_vcselab": {"peak_mem": 231552}}
