{"Source Block": ["oh/src/mio/hdl/mrx_io.v@101:111@HdlStmAssign", "   //########################################\n   //# PACKETIZER\n   //########################################\n\n   //detect selection based on valid pattern edge\n   assign data_select[7:0] = io_valid_reg[7:0] ^ {io_valid_reg[7:1],1'b1};\n\n   integer \t      i;   \n   always @ (posedge rx_clk)\n     for (i=0;i<8;i=i+1)\n       shiftreg[i*8+:8] <= data_select[i] ? mux_data[i*8+:8] : shiftreg[i*8+:8];\n"], "Clone Blocks": [["oh/src/mio/hdl/mrx_io.v@104:116", "\n   //detect selection based on valid pattern edge\n   assign data_select[7:0] = io_valid_reg[7:0] ^ {io_valid_reg[7:1],1'b1};\n\n   integer \t      i;   \n   always @ (posedge rx_clk)\n     for (i=0;i<8;i=i+1)\n       shiftreg[i*8+:8] <= data_select[i] ? mux_data[i*8+:8] : shiftreg[i*8+:8];\n   \n   //########################################\n   //# SYNCHRONIZERS\n   //########################################\n\n"], ["oh/src/mio/hdl/mrx_io.v@103:113", "   //########################################\n\n   //detect selection based on valid pattern edge\n   assign data_select[7:0] = io_valid_reg[7:0] ^ {io_valid_reg[7:1],1'b1};\n\n   integer \t      i;   \n   always @ (posedge rx_clk)\n     for (i=0;i<8;i=i+1)\n       shiftreg[i*8+:8] <= data_select[i] ? mux_data[i*8+:8] : shiftreg[i*8+:8];\n   \n   //########################################\n"]], "Diff Content": {"Delete": [[106, "   assign data_select[7:0] = io_valid_reg[7:0] ^ {io_valid_reg[7:1],1'b1};\n"]], "Add": [[106, "   assign data_select[7:0] = reload ? valid_input[7:0] :\n"], [106, "\t\t\t              valid_next[7:0] & ~io_valid[7:0];\n"]]}}