Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/DSP48E1.v" Line 2096: Timing violation in scope /circuit_tb/uut/inst_datapath/RC_reg/TChk2096_2311 at time 204652 ps $setuphold (posedge CLK,negedge RSTP,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstp_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/DSP48E1.v" Line 2087: Timing violation in scope /circuit_tb/uut/inst_datapath/RC_reg/TChk2087_2302 at time 204666 ps $setuphold (posedge CLK,negedge RSTA,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rsta_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[0]/TChk169_6541 at time 226962 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[10]/TChk169_6541 at time 226962 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[9]/TChk169_6541 at time 226962 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[10]/TChk166_6538 at time 227042 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[4]/TChk169_6541 at time 227104 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[5]/TChk169_6541 at time 227104 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[6]/TChk169_6541 at time 227104 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[7]/TChk169_6541 at time 227104 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[9]/TChk163_6535 at time 227119 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[1]/TChk169_6541 at time 227312 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[2]/TChk169_6541 at time 227312 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[3]/TChk169_6541 at time 227312 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[3]/TChk163_6535 at time 227432 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[8]/TChk169_6541 at time 227476 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[2]/TChk163_6535 at time 227534 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[10]/TChk170_6542 at time 266470 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[9]/TChk170_6542 at time 266474 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[8]/TChk170_6542 at time 266476 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[10]/TChk170_6542 at time 266802 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[8]/TChk170_6542 at time 266802 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[9]/TChk170_6542 at time 266802 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/DSP48E1.v" Line 2133: Timing violation in scope /circuit_tb/uut/inst_datapath/RC_reg/TChk2133_2348 at time 504652 ps $setuphold (posedge CLK,posedge RSTP,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstp_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/DSP48E1.v" Line 2124: Timing violation in scope /circuit_tb/uut/inst_datapath/RC_reg/TChk2124_2339 at time 504666 ps $setuphold (posedge CLK,posedge RSTA,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rsta_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/DSP48E1.v" Line 2096: Timing violation in scope /circuit_tb/uut/inst_datapath/RC_reg/TChk2096_2311 at time 554652 ps $setuphold (posedge CLK,negedge RSTP,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstp_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/DSP48E1.v" Line 2087: Timing violation in scope /circuit_tb/uut/inst_datapath/RC_reg/TChk2087_2302 at time 554666 ps $setuphold (posedge CLK,negedge RSTA,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rsta_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[0]/TChk169_6541 at time 576962 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[10]/TChk169_6541 at time 576962 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[9]/TChk169_6541 at time 576962 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[10]/TChk166_6538 at time 577042 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[4]/TChk169_6541 at time 577104 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[5]/TChk169_6541 at time 577104 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[6]/TChk169_6541 at time 577104 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[7]/TChk169_6541 at time 577104 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[9]/TChk163_6535 at time 577119 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[1]/TChk169_6541 at time 577312 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[2]/TChk169_6541 at time 577312 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[3]/TChk169_6541 at time 577312 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[3]/TChk163_6535 at time 577432 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[8]/TChk169_6541 at time 577476 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[2]/TChk163_6535 at time 577534 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[10]/TChk170_6542 at time 616470 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[9]/TChk170_6542 at time 616474 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[8]/TChk170_6542 at time 616476 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[10]/TChk170_6542 at time 616802 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[8]/TChk170_6542 at time 616802 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[9]/TChk170_6542 at time 616802 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/DSP48E1.v" Line 2096: Timing violation in scope /circuit_tb/uut/inst_datapath/RC_reg/TChk2096_2311 at time 204652 ps $setuphold (posedge CLK,negedge RSTP,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstp_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/DSP48E1.v" Line 2087: Timing violation in scope /circuit_tb/uut/inst_datapath/RC_reg/TChk2087_2302 at time 204666 ps $setuphold (posedge CLK,negedge RSTA,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rsta_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[0]/TChk169_6541 at time 226962 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[10]/TChk169_6541 at time 226962 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[9]/TChk169_6541 at time 226962 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[10]/TChk166_6538 at time 227042 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[4]/TChk169_6541 at time 227104 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[5]/TChk169_6541 at time 227104 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[6]/TChk169_6541 at time 227104 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[7]/TChk169_6541 at time 227104 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[9]/TChk163_6535 at time 227119 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[1]/TChk169_6541 at time 227312 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[2]/TChk169_6541 at time 227312 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[3]/TChk169_6541 at time 227312 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[3]/TChk163_6535 at time 227432 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[8]/TChk169_6541 at time 227476 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /circuit_tb/uut/inst_datapath/adder1_entry_a_reg[2]/TChk163_6535 at time 227534 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[10]/TChk170_6542 at time 266470 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[9]/TChk170_6542 at time 266474 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[8]/TChk170_6542 at time 266476 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[10]/TChk170_6542 at time 266802 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[8]/TChk170_6542 at time 266802 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[9]/TChk170_6542 at time 266802 ps $width (posedge CLR,(0:0:0),0,notifier) 
