	component integration is
		port (
			clk_clk       : in  std_logic                     := 'X'; -- clk
			reset_reset_n : in  std_logic                     := 'X'; -- reset_n
			led_export    : out std_logic_vector(15 downto 0);        -- export
			s4pu_export   : in  std_logic                     := 'X'  -- export
		);
	end component integration;

