//Revision 24
//NOTE
// Default config view template for AMS netlister(s) in ADE.
// Note:
//      Please remember to replace Top Cell Library, Cell, and View
//      fields with the actual names used by your design.
//END_NOTE

config SRAM_1024x16_Test;
design Async_Tests.SRAM_1024x16_Test:schematic;
liblist myLib, Async_Verilog;

viewlist spectre, spice, pspice, verilog, verilogams, behavioral, functional, systemVerilog, schematic, veriloga, vhdl, vhdlams, wreal;
stoplist spectre;


cell Verilog.SRAM_BANK_2KB_Testbench binding :symbol;


endconfig
