<stg><name>compute_Pipeline_VITIS_LOOP_235_15</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %reg_file_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_1_0_load

]]></Node>
<StgValue><ssdm name="reg_file_1_0_load_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc171

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc171:0 %j_8 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc171:1 %icmp_ln235 = icmp_eq  i7 %j_8, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc171:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc171:3 %add_ln235 = add i7 %j_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc171:4 %br_ln235 = br i1 %icmp_ln235, void %fpga_resource_limit_hint.for.inc171.16_begin, void %for.inc194.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:2 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:3 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:4 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:5 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_8, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:6 %zext_ln241 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln241"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:7 %reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:8 %reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:9 %trunc_ln241 = trunc i7 %j_8

]]></Node>
<StgValue><ssdm name="trunc_ln241"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:10 %reg_file_5_0_load = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:11 %reg_file_5_1_load = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:14 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:15 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln241

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:16 %br_ln241 = br i1 %trunc_ln241, void %arrayidx1701418.case.0, void %arrayidx1701418.case.1

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc171.18_end:0 %specresourcelimit_ln241 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_32, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln241"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc171.18_end:1 %rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend46"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc171.18_end:2 %specresourcelimit_ln241 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln241"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc171.18_end:3 %rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend44"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc171.18_end:4 %specresourcelimit_ln241 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_20, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln241"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc171.18_end:5 %rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend42"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc171.18_end:6 %store_ln235 = store i7 %add_ln235, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc171.18_end:7 %br_ln235 = br void %for.inc171

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:10 %reg_file_5_0_load = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:11 %reg_file_5_1_load = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:12 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_0_load, i16 %reg_file_5_1_load, i1 %trunc_ln241

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:13 %mul1 = hmul i16 %reg_file_1_0_load_read, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
for.inc194.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:0 %specpipeline_ln240 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln240"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc171.16_begin:13 %mul1 = hmul i16 %reg_file_1_0_load_read, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx1701418.case.0:0 %store_ln241 = store i16 %mul1, i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1701418.case.0:1 %br_ln241 = br void %fpga_resource_limit_hint.for.inc171.18_end

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx1701418.case.1:0 %store_ln241 = store i16 %mul1, i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1701418.case.1:1 %br_ln241 = br void %fpga_resource_limit_hint.for.inc171.18_end

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="63" name="reg_file_6_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="reg_file_6_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="reg_file_5_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="reg_file_5_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="reg_file_1_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="StgValue_68" to="j" fromId="68" toId="6">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="72" from="reg_file_6_1" to="specmemcore_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specmemcore_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="80" from="reg_file_6_0" to="specmemcore_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="82" from="StgValue_75" to="specmemcore_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="85" from="reg_file_5_1" to="specmemcore_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_75" to="specmemcore_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="90" from="reg_file_5_0" to="specmemcore_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_73" to="specmemcore_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_75" to="specmemcore_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_auto.half" to="reg_file_1_0_load_read" fromId="94" toId="11">
</dataflow>
<dataflow id="96" from="reg_file_1_0_load" to="reg_file_1_0_load_read" fromId="67" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_97" to="store_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="99" from="j" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="100" from="j" to="j_8" fromId="6" toId="14">
</dataflow>
<dataflow id="101" from="j_8" to="icmp_ln235" fromId="14" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_102" to="icmp_ln235" fromId="102" toId="15">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="104" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_106" to="empty" fromId="106" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_106" to="empty" fromId="106" toId="16">
</dataflow>
<dataflow id="109" from="StgValue_106" to="empty" fromId="106" toId="16">
</dataflow>
<dataflow id="110" from="j_8" to="add_ln235" fromId="14" toId="17">
</dataflow>
<dataflow id="112" from="StgValue_111" to="add_ln235" fromId="111" toId="17">
</dataflow>
<dataflow id="113" from="icmp_ln235" to="br_ln235" fromId="15" toId="18">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="114" toId="19">
</dataflow>
<dataflow id="117" from="empty" to="rbegin" fromId="116" toId="19">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="114" toId="20">
</dataflow>
<dataflow id="120" from="empty_1" to="rbegin9" fromId="119" toId="20">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecRegionBegin" to="rbegin10" fromId="114" toId="21">
</dataflow>
<dataflow id="123" from="empty_10" to="rbegin10" fromId="122" toId="21">
</dataflow>
<dataflow id="125" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="124" toId="22">
</dataflow>
<dataflow id="126" from="j_8" to="lshr_ln" fromId="14" toId="22">
</dataflow>
<dataflow id="127" from="StgValue_68" to="lshr_ln" fromId="68" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_128" to="lshr_ln" fromId="128" toId="22">
</dataflow>
<dataflow id="130" from="lshr_ln" to="zext_ln241" fromId="22" toId="23">
</dataflow>
<dataflow id="131" from="reg_file_5_0" to="reg_file_5_0_addr" fromId="66" toId="24">
</dataflow>
<dataflow id="133" from="StgValue_132" to="reg_file_5_0_addr" fromId="132" toId="24">
</dataflow>
<dataflow id="134" from="zext_ln241" to="reg_file_5_0_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="135" from="reg_file_5_1" to="reg_file_5_1_addr" fromId="65" toId="25">
</dataflow>
<dataflow id="136" from="StgValue_132" to="reg_file_5_1_addr" fromId="132" toId="25">
</dataflow>
<dataflow id="137" from="zext_ln241" to="reg_file_5_1_addr" fromId="23" toId="25">
</dataflow>
<dataflow id="138" from="j_8" to="trunc_ln241" fromId="14" toId="26">
</dataflow>
<dataflow id="139" from="reg_file_5_0_addr" to="reg_file_5_0_load" fromId="24" toId="27">
</dataflow>
<dataflow id="140" from="reg_file_5_1_addr" to="reg_file_5_1_load" fromId="25" toId="28">
</dataflow>
<dataflow id="141" from="reg_file_6_0" to="reg_file_6_0_addr" fromId="64" toId="29">
</dataflow>
<dataflow id="142" from="StgValue_132" to="reg_file_6_0_addr" fromId="132" toId="29">
</dataflow>
<dataflow id="143" from="zext_ln241" to="reg_file_6_0_addr" fromId="23" toId="29">
</dataflow>
<dataflow id="144" from="reg_file_6_1" to="reg_file_6_1_addr" fromId="63" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_132" to="reg_file_6_1_addr" fromId="132" toId="30">
</dataflow>
<dataflow id="146" from="zext_ln241" to="reg_file_6_1_addr" fromId="23" toId="30">
</dataflow>
<dataflow id="147" from="trunc_ln241" to="br_ln241" fromId="26" toId="31">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln241" fromId="148" toId="32">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specresourcelimit_ln241" fromId="150" toId="32">
</dataflow>
<dataflow id="153" from="empty_32" to="specresourcelimit_ln241" fromId="152" toId="32">
</dataflow>
<dataflow id="155" from="empty_28" to="specresourcelimit_ln241" fromId="154" toId="32">
</dataflow>
<dataflow id="156" from="empty_28" to="specresourcelimit_ln241" fromId="154" toId="32">
</dataflow>
<dataflow id="157" from="empty_28" to="specresourcelimit_ln241" fromId="154" toId="32">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecRegionEnd" to="rend46" fromId="158" toId="33">
</dataflow>
<dataflow id="160" from="empty_10" to="rend46" fromId="122" toId="33">
</dataflow>
<dataflow id="161" from="rbegin10" to="rend46" fromId="21" toId="33">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln241" fromId="148" toId="34">
</dataflow>
<dataflow id="163" from="StgValue_150" to="specresourcelimit_ln241" fromId="150" toId="34">
</dataflow>
<dataflow id="165" from="empty_19" to="specresourcelimit_ln241" fromId="164" toId="34">
</dataflow>
<dataflow id="166" from="empty_28" to="specresourcelimit_ln241" fromId="154" toId="34">
</dataflow>
<dataflow id="167" from="empty_28" to="specresourcelimit_ln241" fromId="154" toId="34">
</dataflow>
<dataflow id="168" from="empty_28" to="specresourcelimit_ln241" fromId="154" toId="34">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecRegionEnd" to="rend44" fromId="158" toId="35">
</dataflow>
<dataflow id="170" from="empty_1" to="rend44" fromId="119" toId="35">
</dataflow>
<dataflow id="171" from="rbegin9" to="rend44" fromId="20" toId="35">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln241" fromId="148" toId="36">
</dataflow>
<dataflow id="173" from="StgValue_150" to="specresourcelimit_ln241" fromId="150" toId="36">
</dataflow>
<dataflow id="175" from="empty_20" to="specresourcelimit_ln241" fromId="174" toId="36">
</dataflow>
<dataflow id="176" from="empty_28" to="specresourcelimit_ln241" fromId="154" toId="36">
</dataflow>
<dataflow id="177" from="empty_28" to="specresourcelimit_ln241" fromId="154" toId="36">
</dataflow>
<dataflow id="178" from="empty_28" to="specresourcelimit_ln241" fromId="154" toId="36">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecRegionEnd" to="rend42" fromId="158" toId="37">
</dataflow>
<dataflow id="180" from="empty" to="rend42" fromId="116" toId="37">
</dataflow>
<dataflow id="181" from="rbegin" to="rend42" fromId="19" toId="37">
</dataflow>
<dataflow id="182" from="add_ln235" to="store_ln235" fromId="17" toId="38">
</dataflow>
<dataflow id="183" from="j" to="store_ln235" fromId="6" toId="38">
</dataflow>
<dataflow id="184" from="reg_file_5_0_addr" to="reg_file_5_0_load" fromId="24" toId="40">
</dataflow>
<dataflow id="185" from="reg_file_5_1_addr" to="reg_file_5_1_load" fromId="25" toId="41">
</dataflow>
<dataflow id="187" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_s" fromId="186" toId="42">
</dataflow>
<dataflow id="188" from="reg_file_5_0_load" to="tmp_s" fromId="40" toId="42">
</dataflow>
<dataflow id="189" from="reg_file_5_1_load" to="tmp_s" fromId="41" toId="42">
</dataflow>
<dataflow id="190" from="trunc_ln241" to="tmp_s" fromId="26" toId="42">
</dataflow>
<dataflow id="191" from="reg_file_1_0_load_read" to="mul1" fromId="11" toId="43">
</dataflow>
<dataflow id="192" from="tmp_s" to="mul1" fromId="42" toId="43">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecPipeline" to="specpipeline_ln240" fromId="193" toId="44">
</dataflow>
<dataflow id="195" from="StgValue_68" to="specpipeline_ln240" fromId="68" toId="44">
</dataflow>
<dataflow id="197" from="StgValue_196" to="specpipeline_ln240" fromId="196" toId="44">
</dataflow>
<dataflow id="198" from="StgValue_196" to="specpipeline_ln240" fromId="196" toId="44">
</dataflow>
<dataflow id="199" from="StgValue_196" to="specpipeline_ln240" fromId="196" toId="44">
</dataflow>
<dataflow id="200" from="empty_28" to="specpipeline_ln240" fromId="154" toId="44">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="201" toId="45">
</dataflow>
<dataflow id="204" from="empty_46" to="specloopname_ln132" fromId="203" toId="45">
</dataflow>
<dataflow id="205" from="reg_file_1_0_load_read" to="mul1" fromId="11" toId="46">
</dataflow>
<dataflow id="206" from="tmp_s" to="mul1" fromId="42" toId="46">
</dataflow>
<dataflow id="207" from="mul1" to="store_ln241" fromId="46" toId="47">
</dataflow>
<dataflow id="208" from="reg_file_6_0_addr" to="store_ln241" fromId="29" toId="47">
</dataflow>
<dataflow id="209" from="mul1" to="store_ln241" fromId="46" toId="49">
</dataflow>
<dataflow id="210" from="reg_file_6_1_addr" to="store_ln241" fromId="30" toId="49">
</dataflow>
<dataflow id="211" from="icmp_ln235" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="212" from="trunc_ln241" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="213" from="icmp_ln235" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
