mem.v,verilog,xil_defaultlib,../../../../asynchronous_fifo.srcs/sources_1/ip/mem/sim/mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
