Analysis & Synthesis report for DE2_Default
Fri Jun 02 12:03:22 2006
Version 5.1 Build 176 10/26/2005 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
  9. Parameter Settings for User Entity Instance: VGA_Controller:u1
 10. Analysis & Synthesis Equations
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 02 12:03:22 2006   ;
; Quartus II Version                 ; 5.1 Build 176 10/26/2005 SJ Web Edition ;
; Revision Name                      ; DE2_Default                             ;
; Top-level Entity Name              ; DE2_Default                             ;
; Family                             ; Cyclone II                              ;
; Total combinational functions      ; 119                                     ;
; Total registers                    ; 73                                      ;
; Total pins                         ; 425                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Option                                                             ; Setting            ; Default Value      ;
+--------------------------------------------------------------------+--------------------+--------------------+
; Device                                                             ; EP2C35F672C6       ;                    ;
; Top-level entity name                                              ; DE2_Default        ; DE2_Default        ;
; Family name                                                        ; Cyclone II         ; Stratix            ;
; Use smart compilation                                              ; Off                ; Off                ;
; Restructure Multiplexers                                           ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                ; Off                ; Off                ;
; Preserve fewer node names                                          ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                          ; Off                ; Off                ;
; Verilog Version                                                    ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                       ; VHDL93             ; VHDL93             ;
; State Machine Processing                                           ; Auto               ; Auto               ;
; Extract Verilog State Machines                                     ; On                 ; On                 ;
; Extract VHDL State Machines                                        ; On                 ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                 ; On                 ;
; DSP Block Balancing                                                ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                            ; -1                 ; -1                 ;
; NOT Gate Push-Back                                                 ; On                 ; On                 ;
; Power-Up Don't Care                                                ; On                 ; On                 ;
; Remove Redundant Logic Cells                                       ; Off                ; Off                ;
; Remove Duplicate Registers                                         ; On                 ; On                 ;
; Ignore CARRY Buffers                                               ; Off                ; Off                ;
; Ignore CASCADE Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                              ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore LCELL Buffers                                               ; Off                ; Off                ;
; Ignore SOFT Buffers                                                ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                     ; Off                ; Off                ;
; Optimization Technique -- Cyclone II                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                 ; 70                 ;
; Auto Carry Chains                                                  ; On                 ; On                 ;
; Auto Open-Drain Pins                                               ; On                 ; On                 ;
; Remove Duplicate Logic                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                ; Off                ;
; Perform gate-level register retiming                               ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                 ; On                 ;
; Auto ROM Replacement                                               ; On                 ; On                 ;
; Auto RAM Replacement                                               ; On                 ; On                 ;
; Auto Shift Register Replacement                                    ; On                 ; On                 ;
; Auto Clock Enable Replacement                                      ; On                 ; On                 ;
; Allow Synchronous Control Signals                                  ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                             ; Off                ; Off                ;
; Auto Resource Sharing                                              ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                 ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                      ; Off                ; Off                ;
; Maximum Number of M4K Memory Blocks                                ; -1                 ; -1                 ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation ;
; HDL message level                                                  ; Level2             ; Level2             ;
+--------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                            ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------------------------------+
; VGA_Controller/VGA_Controller.v  ; yes             ; User Verilog HDL File  ; C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/VGA_Controller/VGA_Controller.v ;
; VGA_Controller/VGA_Param.h       ; yes             ; User File              ; C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/VGA_Controller/VGA_Param.h      ;
; DE2_Default.v                    ; yes             ; User Verilog HDL File  ; C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/DE2_Default.v                   ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File  ; C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/Reset_Delay.v                   ;
; VGA_Audio_PLL.v                  ; yes             ; User Verilog HDL File  ; C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/VGA_Audio_PLL.v                 ;
; altpll.tdf                       ; yes             ; Megafunction           ; c:/altera/quartus51/libraries/megafunctions/altpll.tdf                                                                  ;
; aglobal51.inc                    ; yes             ; Other                  ; c:/altera/quartus51/libraries/megafunctions/aglobal51.inc                                                               ;
; stratix_pll.inc                  ; yes             ; Other                  ; c:/altera/quartus51/libraries/megafunctions/stratix_pll.inc                                                             ;
; stratixii_pll.inc                ; yes             ; Other                  ; c:/altera/quartus51/libraries/megafunctions/stratixii_pll.inc                                                           ;
; cycloneii_pll.inc                ; yes             ; Other                  ; c:/altera/quartus51/libraries/megafunctions/cycloneii_pll.inc                                                           ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Total combinational functions               ; 119                                            ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 39                                             ;
;     -- 3 input functions                    ; 13                                             ;
;     -- <=2 input functions                  ; 67                                             ;
;         -- Combinational cells for routing  ; 0                                              ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 67                                             ;
;     -- arithmetic mode                      ; 52                                             ;
; Total registers                             ; 73                                             ;
; I/O pins                                    ; 425                                            ;
; Total PLLs                                  ; 1                                              ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 54                                             ;
; Total fan-out                               ; 659                                            ;
; Average fan-out                             ; 1.07                                           ;
+---------------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                 ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+
; Compilation Hierarchy Node      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                   ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+
; |DE2_Default                    ; 119 (30)          ; 73 (0)       ; 0           ; 0            ; 0       ; 0         ; 425  ; 0            ; |DE2_Default                                          ;
;    |Reset_Delay:r0|             ; 20 (20)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|Reset_Delay:r0                           ;
;    |VGA_Audio_PLL:p1|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|VGA_Audio_PLL:p1                         ;
;       |altpll:altpll_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|VGA_Audio_PLL:p1|altpll:altpll_component ;
;    |VGA_Controller:u1|          ; 69 (69)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Default|VGA_Controller:u1                        ;
+---------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 73    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 52    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 47    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; FAST              ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 14                ; Integer                           ;
; CLK1_MULTIPLY_BY              ; 2                 ; Integer                           ;
; CLK0_MULTIPLY_BY              ; 14                ; Integer                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 15                ; Integer                           ;
; CLK1_DIVIDE_BY                ; 3                 ; Integer                           ;
; CLK0_DIVIDE_BY                ; 15                ; Integer                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Integer                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Integer                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Integer                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C2_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C3_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C4_USE_CASC_IN                ; 0                 ; Untyped                           ;
; C5_USE_CASC_IN                ; 0                 ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Integer                               ;
; H_SYNC_BACK    ; 48    ; Integer                               ;
; H_SYNC_ACT     ; 640   ; Integer                               ;
; H_SYNC_FRONT   ; 16    ; Integer                               ;
; H_SYNC_TOTAL   ; 800   ; Integer                               ;
; V_SYNC_CYC     ; 2     ; Integer                               ;
; V_SYNC_BACK    ; 32    ; Integer                               ;
; V_SYNC_ACT     ; 480   ; Integer                               ;
; V_SYNC_FRONT   ; 11    ; Integer                               ;
; V_SYNC_TOTAL   ; 525   ; Integer                               ;
; X_START        ; 148   ; Integer                               ;
; Y_START        ; 34    ; Integer                               ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/DE2_Default.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.1 Build 176 10/26/2005 SJ Web Edition
    Info: Processing started: Fri Jun 02 12:03:18 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Default -c DE2_Default
Info: Found 1 design units, including 1 entities, in source file VGA_Controller/Img_RAM.v
    Info: Found entity 1: Img_RAM
Info: Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_Controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_OSD_RAM.v
    Info: Found entity 1: VGA_OSD_RAM
Warning: Can't analyze file -- file C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/VGA_Controller/VGA_PLL.v is missing
Warning: Can't analyze file -- file C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/AUDIO_DAC.v is missing
Info: Found 1 design units, including 1 entities, in source file DE2_Default.v
    Info: Found entity 1: DE2_Default
Warning: Can't analyze file -- file C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/I2C_AV_Config.v is missing
Warning: Can't analyze file -- file C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/I2C_Controller.v is missing
Warning: Can't analyze file -- file C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/LCD_Controller.v is missing
Warning: Can't analyze file -- file C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/LCD_TEST.v is missing
Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v
    Info: Found entity 1: Reset_Delay
Warning: Can't analyze file -- file C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/SEG7_LUT.v is missing
Warning: Can't analyze file -- file C:/Documents and Settings/Bruce Land/My Documents/EEdocs/ECE576/DE2/MyExamples/DE2_VGA1/SEG7_LUT_8.v is missing
Info: Found 1 design units, including 1 entities, in source file VGA_Audio_PLL.v
    Info: Found entity 1: VGA_Audio_PLL
Info: Elaborating entity "DE2_Default" for the top level hierarchy
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(170): object "EXT_CLOCK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(176): object "HEX0" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(177): object "HEX1" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(178): object "HEX2" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(179): object "HEX3" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(180): object "HEX4" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(181): object "HEX5" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(182): object "HEX6" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(183): object "HEX7" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(188): object "UART_TXD" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(189): object "UART_RXD" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(191): object "IRDA_TXD" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(192): object "IRDA_RXD" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(195): object "DRAM_ADDR" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(196): object "DRAM_LDQM" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(197): object "DRAM_UDQM" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(198): object "DRAM_WE_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(199): object "DRAM_CAS_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(200): object "DRAM_RAS_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(201): object "DRAM_CS_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(202): object "DRAM_BA_0" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(203): object "DRAM_BA_1" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(204): object "DRAM_CLK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(205): object "DRAM_CKE" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(208): object "FL_ADDR" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(209): object "FL_WE_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(210): object "FL_RST_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(211): object "FL_OE_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(212): object "FL_CE_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(223): object "OTG_ADDR" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(224): object "OTG_CS_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(225): object "OTG_RD_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(226): object "OTG_WR_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(227): object "OTG_RST_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(228): object "OTG_FSPEED" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(229): object "OTG_LSPEED" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(230): object "OTG_INT0" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(231): object "OTG_INT1" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(232): object "OTG_DREQ0" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(233): object "OTG_DREQ1" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(234): object "OTG_DACK0_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(235): object "OTG_DACK1_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(237): object "LCD_DATA" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(240): object "LCD_RW" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(241): object "LCD_EN" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(242): object "LCD_RS" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(245): object "SD_DAT3" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(246): object "SD_CMD" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(247): object "SD_CLK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(249): object "I2C_SDAT" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(250): object "I2C_SCLK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(252): object "PS2_DAT" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(253): object "PS2_CLK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(255): object "TDI" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(256): object "TCK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(257): object "TCS" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(258): object "TDO" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(270): object "ENET_CMD" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(271): object "ENET_CS_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(272): object "ENET_WR_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(273): object "ENET_RD_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(274): object "ENET_RST_N" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(275): object "ENET_INT" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(276): object "ENET_CLK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(279): object "AUD_ADCDAT" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(281): object "AUD_DACDAT" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(282): object "AUD_BCLK" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(285): object "TD_DATA" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(286): object "TD_HS" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(287): object "TD_VS" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(307): object "mSEG7_DIG" declared but not used
Info (10035): Verilog HDL or VHDL information at DE2_Default.v(308): object "Cont" declared but not used
Warning (10034): Output port "HEX0[6]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX0[5]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX0[4]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX0[3]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX0[2]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX0[1]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX0[0]" at DE2_Default.v(176) has no driver
Warning (10034): Output port "HEX1[6]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX1[5]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX1[4]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX1[3]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX1[2]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX1[1]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX1[0]" at DE2_Default.v(177) has no driver
Warning (10034): Output port "HEX2[6]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX2[5]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX2[4]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX2[3]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX2[2]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX2[1]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX2[0]" at DE2_Default.v(178) has no driver
Warning (10034): Output port "HEX3[6]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX3[5]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX3[4]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX3[3]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX3[2]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX3[1]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX3[0]" at DE2_Default.v(179) has no driver
Warning (10034): Output port "HEX4[6]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX4[5]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX4[4]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX4[3]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX4[2]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX4[1]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX4[0]" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX5[6]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX5[5]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX5[4]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX5[3]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX5[2]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX5[1]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX5[0]" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX6[6]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX6[5]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX6[4]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX6[3]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX6[2]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX6[1]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX6[0]" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX7[6]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX7[5]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX7[4]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX7[3]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX7[2]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX7[1]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX7[0]" at DE2_Default.v(183) has no driver
Warning (10034): Output port "UART_TXD" at DE2_Default.v(188) has no driver
Warning (10034): Output port "IRDA_TXD" at DE2_Default.v(191) has no driver
Warning (10034): Output port "DRAM_ADDR[11]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[10]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[9]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[8]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[7]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[6]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[5]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[4]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[3]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[2]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[1]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_ADDR[0]" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_LDQM" at DE2_Default.v(196) has no driver
Warning (10034): Output port "DRAM_UDQM" at DE2_Default.v(197) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_Default.v(198) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_Default.v(199) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_Default.v(200) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_Default.v(201) has no driver
Warning (10034): Output port "DRAM_BA_0" at DE2_Default.v(202) has no driver
Warning (10034): Output port "DRAM_BA_1" at DE2_Default.v(203) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_Default.v(204) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_Default.v(205) has no driver
Warning (10034): Output port "FL_ADDR[21]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[20]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[19]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[18]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[17]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[16]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[15]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[14]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[13]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[12]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[11]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[10]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[9]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[8]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[7]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[6]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[5]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[4]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[3]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[2]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[1]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_ADDR[0]" at DE2_Default.v(208) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_Default.v(209) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_Default.v(210) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_Default.v(211) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_Default.v(212) has no driver
Warning (10034): Output port "OTG_ADDR[1]" at DE2_Default.v(223) has no driver
Warning (10034): Output port "OTG_ADDR[0]" at DE2_Default.v(223) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_Default.v(224) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_Default.v(225) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_Default.v(226) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_Default.v(227) has no driver
Warning (10034): Output port "OTG_FSPEED" at DE2_Default.v(228) has no driver
Warning (10034): Output port "OTG_LSPEED" at DE2_Default.v(229) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_Default.v(234) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_Default.v(235) has no driver
Warning (10034): Output port "LCD_RW" at DE2_Default.v(240) has no driver
Warning (10034): Output port "LCD_EN" at DE2_Default.v(241) has no driver
Warning (10034): Output port "LCD_RS" at DE2_Default.v(242) has no driver
Warning (10034): Output port "SD_CLK" at DE2_Default.v(247) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_Default.v(250) has no driver
Warning (10034): Output port "TDO" at DE2_Default.v(258) has no driver
Warning (10034): Output port "ENET_CMD" at DE2_Default.v(270) has no driver
Warning (10034): Output port "ENET_CS_N" at DE2_Default.v(271) has no driver
Warning (10034): Output port "ENET_WR_N" at DE2_Default.v(272) has no driver
Warning (10034): Output port "ENET_RD_N" at DE2_Default.v(273) has no driver
Warning (10034): Output port "ENET_RST_N" at DE2_Default.v(274) has no driver
Warning (10034): Output port "ENET_CLK" at DE2_Default.v(276) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_Default.v(281) has no driver
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info: Found 1 design units, including 1 entities, in source file ../../../../../../../../altera/quartus51/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10036): Verilog HDL or VHDL warning at VGA_Param.h(5): object "H_SYNC_FRONT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_Param.h(11): object "V_SYNC_FRONT" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)
Warning: Reduced register "VGA_Controller:u1|Cur_Color_R[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_R[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_R[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_R[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_R[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_R[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_G[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_G[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_G[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_G[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_G[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_G[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_B[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_B[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_B[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_B[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_B[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "VGA_Controller:u1|Cur_Color_B[0]" with stuck data_in port to stuck value GND
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~188 to tri-state bus SRAM_DQ[0]~3
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~189 to tri-state bus SRAM_DQ[1]~2
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~190 to tri-state bus SRAM_DQ[2]~1
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~191 to tri-state bus SRAM_DQ[3]~0
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~192 to tri-state bus mVGA_B[6]
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~193 to tri-state bus mVGA_B[7]
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~194 to tri-state bus mVGA_B[8]
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~195 to tri-state bus mVGA_B[9]
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~196 to tri-state bus mVGA_G[6]
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~197 to tri-state bus mVGA_G[7]
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~198 to tri-state bus mVGA_G[8]
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~199 to tri-state bus mVGA_G[9]
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~200 to tri-state bus mVGA_R[6]
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~201 to tri-state bus mVGA_R[7]
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~202 to tri-state bus mVGA_R[8]
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ~203 to tri-state bus mVGA_R[9]
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "HEX0[0]" stuck at GND
    Warning: Pin "HEX0[1]" stuck at GND
    Warning: Pin "HEX0[2]" stuck at GND
    Warning: Pin "HEX0[3]" stuck at GND
    Warning: Pin "HEX0[4]" stuck at GND
    Warning: Pin "HEX0[5]" stuck at GND
    Warning: Pin "HEX0[6]" stuck at GND
    Warning: Pin "HEX1[0]" stuck at GND
    Warning: Pin "HEX1[1]" stuck at GND
    Warning: Pin "HEX1[2]" stuck at GND
    Warning: Pin "HEX1[3]" stuck at GND
    Warning: Pin "HEX1[4]" stuck at GND
    Warning: Pin "HEX1[5]" stuck at GND
    Warning: Pin "HEX1[6]" stuck at GND
    Warning: Pin "HEX2[0]" stuck at GND
    Warning: Pin "HEX2[1]" stuck at GND
    Warning: Pin "HEX2[2]" stuck at GND
    Warning: Pin "HEX2[3]" stuck at GND
    Warning: Pin "HEX2[4]" stuck at GND
    Warning: Pin "HEX2[5]" stuck at GND
    Warning: Pin "HEX2[6]" stuck at GND
    Warning: Pin "HEX3[0]" stuck at GND
    Warning: Pin "HEX3[1]" stuck at GND
    Warning: Pin "HEX3[2]" stuck at GND
    Warning: Pin "HEX3[3]" stuck at GND
    Warning: Pin "HEX3[4]" stuck at GND
    Warning: Pin "HEX3[5]" stuck at GND
    Warning: Pin "HEX3[6]" stuck at GND
    Warning: Pin "HEX4[0]" stuck at GND
    Warning: Pin "HEX4[1]" stuck at GND
    Warning: Pin "HEX4[2]" stuck at GND
    Warning: Pin "HEX4[3]" stuck at GND
    Warning: Pin "HEX4[4]" stuck at GND
    Warning: Pin "HEX4[5]" stuck at GND
    Warning: Pin "HEX4[6]" stuck at GND
    Warning: Pin "HEX5[0]" stuck at GND
    Warning: Pin "HEX5[1]" stuck at GND
    Warning: Pin "HEX5[2]" stuck at GND
    Warning: Pin "HEX5[3]" stuck at GND
    Warning: Pin "HEX5[4]" stuck at GND
    Warning: Pin "HEX5[5]" stuck at GND
    Warning: Pin "HEX5[6]" stuck at GND
    Warning: Pin "HEX6[0]" stuck at GND
    Warning: Pin "HEX6[1]" stuck at GND
    Warning: Pin "HEX6[2]" stuck at GND
    Warning: Pin "HEX6[3]" stuck at GND
    Warning: Pin "HEX6[4]" stuck at GND
    Warning: Pin "HEX6[5]" stuck at GND
    Warning: Pin "HEX6[6]" stuck at GND
    Warning: Pin "HEX7[0]" stuck at GND
    Warning: Pin "HEX7[1]" stuck at GND
    Warning: Pin "HEX7[2]" stuck at GND
    Warning: Pin "HEX7[3]" stuck at GND
    Warning: Pin "HEX7[4]" stuck at GND
    Warning: Pin "HEX7[5]" stuck at GND
    Warning: Pin "HEX7[6]" stuck at GND
    Warning: Pin "LEDG[0]" stuck at GND
    Warning: Pin "LEDG[1]" stuck at GND
    Warning: Pin "LEDG[2]" stuck at GND
    Warning: Pin "LEDG[3]" stuck at GND
    Warning: Pin "LEDG[4]" stuck at GND
    Warning: Pin "LEDG[5]" stuck at GND
    Warning: Pin "LEDG[6]" stuck at GND
    Warning: Pin "LEDG[7]" stuck at GND
    Warning: Pin "LEDG[8]" stuck at GND
    Warning: Pin "LEDR[0]" stuck at GND
    Warning: Pin "LEDR[1]" stuck at GND
    Warning: Pin "LEDR[2]" stuck at GND
    Warning: Pin "LEDR[3]" stuck at GND
    Warning: Pin "LEDR[4]" stuck at GND
    Warning: Pin "LEDR[5]" stuck at GND
    Warning: Pin "LEDR[6]" stuck at GND
    Warning: Pin "LEDR[7]" stuck at GND
    Warning: Pin "LEDR[8]" stuck at GND
    Warning: Pin "LEDR[9]" stuck at GND
    Warning: Pin "LEDR[10]" stuck at GND
    Warning: Pin "LEDR[11]" stuck at GND
    Warning: Pin "LEDR[12]" stuck at GND
    Warning: Pin "LEDR[13]" stuck at GND
    Warning: Pin "LEDR[14]" stuck at GND
    Warning: Pin "LEDR[15]" stuck at GND
    Warning: Pin "LEDR[16]" stuck at GND
    Warning: Pin "LEDR[17]" stuck at GND
    Warning: Pin "UART_TXD" stuck at GND
    Warning: Pin "IRDA_TXD" stuck at GND
    Warning: Pin "DRAM_ADDR[0]" stuck at GND
    Warning: Pin "DRAM_ADDR[1]" stuck at GND
    Warning: Pin "DRAM_ADDR[2]" stuck at GND
    Warning: Pin "DRAM_ADDR[3]" stuck at GND
    Warning: Pin "DRAM_ADDR[4]" stuck at GND
    Warning: Pin "DRAM_ADDR[5]" stuck at GND
    Warning: Pin "DRAM_ADDR[6]" stuck at GND
    Warning: Pin "DRAM_ADDR[7]" stuck at GND
    Warning: Pin "DRAM_ADDR[8]" stuck at GND
    Warning: Pin "DRAM_ADDR[9]" stuck at GND
    Warning: Pin "DRAM_ADDR[10]" stuck at GND
    Warning: Pin "DRAM_ADDR[11]" stuck at GND
    Warning: Pin "DRAM_LDQM" stuck at GND
    Warning: Pin "DRAM_UDQM" stuck at GND
    Warning: Pin "DRAM_WE_N" stuck at GND
    Warning: Pin "DRAM_CAS_N" stuck at GND
    Warning: Pin "DRAM_RAS_N" stuck at GND
    Warning: Pin "DRAM_CS_N" stuck at GND
    Warning: Pin "DRAM_BA_0" stuck at GND
    Warning: Pin "DRAM_BA_1" stuck at GND
    Warning: Pin "DRAM_CLK" stuck at GND
    Warning: Pin "DRAM_CKE" stuck at GND
    Warning: Pin "FL_ADDR[0]" stuck at GND
    Warning: Pin "FL_ADDR[1]" stuck at GND
    Warning: Pin "FL_ADDR[2]" stuck at GND
    Warning: Pin "FL_ADDR[3]" stuck at GND
    Warning: Pin "FL_ADDR[4]" stuck at GND
    Warning: Pin "FL_ADDR[5]" stuck at GND
    Warning: Pin "FL_ADDR[6]" stuck at GND
    Warning: Pin "FL_ADDR[7]" stuck at GND
    Warning: Pin "FL_ADDR[8]" stuck at GND
    Warning: Pin "FL_ADDR[9]" stuck at GND
    Warning: Pin "FL_ADDR[10]" stuck at GND
    Warning: Pin "FL_ADDR[11]" stuck at GND
    Warning: Pin "FL_ADDR[12]" stuck at GND
    Warning: Pin "FL_ADDR[13]" stuck at GND
    Warning: Pin "FL_ADDR[14]" stuck at GND
    Warning: Pin "FL_ADDR[15]" stuck at GND
    Warning: Pin "FL_ADDR[16]" stuck at GND
    Warning: Pin "FL_ADDR[17]" stuck at GND
    Warning: Pin "FL_ADDR[18]" stuck at GND
    Warning: Pin "FL_ADDR[19]" stuck at GND
    Warning: Pin "FL_ADDR[20]" stuck at GND
    Warning: Pin "FL_ADDR[21]" stuck at GND
    Warning: Pin "FL_WE_N" stuck at GND
    Warning: Pin "FL_RST_N" stuck at GND
    Warning: Pin "FL_OE_N" stuck at GND
    Warning: Pin "FL_CE_N" stuck at GND
    Warning: Pin "SRAM_UB_N" stuck at GND
    Warning: Pin "SRAM_LB_N" stuck at GND
    Warning: Pin "SRAM_CE_N" stuck at GND
    Warning: Pin "SRAM_OE_N" stuck at GND
    Warning: Pin "OTG_ADDR[0]" stuck at GND
    Warning: Pin "OTG_ADDR[1]" stuck at GND
    Warning: Pin "OTG_CS_N" stuck at GND
    Warning: Pin "OTG_RD_N" stuck at GND
    Warning: Pin "OTG_WR_N" stuck at GND
    Warning: Pin "OTG_RST_N" stuck at GND
    Warning: Pin "OTG_FSPEED" stuck at GND
    Warning: Pin "OTG_LSPEED" stuck at GND
    Warning: Pin "OTG_DACK0_N" stuck at GND
    Warning: Pin "OTG_DACK1_N" stuck at GND
    Warning: Pin "LCD_ON" stuck at GND
    Warning: Pin "LCD_BLON" stuck at GND
    Warning: Pin "LCD_RW" stuck at GND
    Warning: Pin "LCD_EN" stuck at GND
    Warning: Pin "LCD_RS" stuck at GND
    Warning: Pin "SD_CLK" stuck at GND
    Warning: Pin "TDO" stuck at GND
    Warning: Pin "I2C_SCLK" stuck at GND
    Warning: Pin "VGA_SYNC" stuck at GND
    Warning: Pin "VGA_R[0]" stuck at GND
    Warning: Pin "VGA_R[1]" stuck at GND
    Warning: Pin "VGA_R[2]" stuck at GND
    Warning: Pin "VGA_R[3]" stuck at GND
    Warning: Pin "VGA_R[4]" stuck at GND
    Warning: Pin "VGA_R[5]" stuck at GND
    Warning: Pin "VGA_G[0]" stuck at GND
    Warning: Pin "VGA_G[1]" stuck at GND
    Warning: Pin "VGA_G[2]" stuck at GND
    Warning: Pin "VGA_G[3]" stuck at GND
    Warning: Pin "VGA_G[4]" stuck at GND
    Warning: Pin "VGA_G[5]" stuck at GND
    Warning: Pin "VGA_B[0]" stuck at GND
    Warning: Pin "VGA_B[1]" stuck at GND
    Warning: Pin "VGA_B[2]" stuck at GND
    Warning: Pin "VGA_B[3]" stuck at GND
    Warning: Pin "VGA_B[4]" stuck at GND
    Warning: Pin "VGA_B[5]" stuck at GND
    Warning: Pin "ENET_CMD" stuck at GND
    Warning: Pin "ENET_CS_N" stuck at GND
    Warning: Pin "ENET_WR_N" stuck at GND
    Warning: Pin "ENET_RD_N" stuck at GND
    Warning: Pin "ENET_RST_N" stuck at GND
    Warning: Pin "ENET_CLK" stuck at GND
    Warning: Pin "AUD_DACDAT" stuck at GND
    Warning: Pin "TD_RESET" stuck at VCC
Warning: Output pin "AUD_ADCLRCK" driven by bidirectional pin "AUD_DACLRCK" cannot be tri-stated
Warning: Design contains 28 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "EXT_CLOCK"
    Warning: No output dependent on input pin "KEY[0]"
    Warning: No output dependent on input pin "KEY[3]"
    Warning: No output dependent on input pin "SW[16]"
    Warning: No output dependent on input pin "SW[17]"
    Warning: No output dependent on input pin "UART_RXD"
    Warning: No output dependent on input pin "IRDA_RXD"
    Warning: No output dependent on input pin "OTG_INT0"
    Warning: No output dependent on input pin "OTG_INT1"
    Warning: No output dependent on input pin "OTG_DREQ0"
    Warning: No output dependent on input pin "OTG_DREQ1"
    Warning: No output dependent on input pin "TDI"
    Warning: No output dependent on input pin "TCK"
    Warning: No output dependent on input pin "TCS"
    Warning: No output dependent on input pin "PS2_DAT"
    Warning: No output dependent on input pin "PS2_CLK"
    Warning: No output dependent on input pin "ENET_INT"
    Warning: No output dependent on input pin "AUD_ADCDAT"
    Warning: No output dependent on input pin "TD_DATA[0]"
    Warning: No output dependent on input pin "TD_DATA[1]"
    Warning: No output dependent on input pin "TD_DATA[2]"
    Warning: No output dependent on input pin "TD_DATA[3]"
    Warning: No output dependent on input pin "TD_DATA[4]"
    Warning: No output dependent on input pin "TD_DATA[5]"
    Warning: No output dependent on input pin "TD_DATA[6]"
    Warning: No output dependent on input pin "TD_DATA[7]"
    Warning: No output dependent on input pin "TD_HS"
    Warning: No output dependent on input pin "TD_VS"
Info: Implemented 557 device resources after synthesis - the final resource count might be different
    Info: Implemented 48 input pins
    Info: Implemented 219 output pins
    Info: Implemented 158 bidirectional pins
    Info: Implemented 131 logic cells
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 395 warnings
    Info: Processing ended: Fri Jun 02 12:03:22 2006
    Info: Elapsed time: 00:00:04


