Analysis & Synthesis report for Niu32_multicycle
Fri Jun 26 23:05:13 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: Top-level Entity: |Niu32_multicycle
 16. Parameter Settings for User Entity Instance: ClockDivider:comb_5
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Port Connectivity Checks: "SevenSeg:Hex3Out"
 19. Port Connectivity Checks: "SevenSeg:Hex2Out"
 20. Port Connectivity Checks: "SevenSeg:Hex1Out"
 21. Port Connectivity Checks: "SevenSeg:Hex0Out"
 22. SignalTap II Logic Analyzer Settings
 23. Elapsed Time Per Partition
 24. Connections to In-System Debugging Instance "auto_signaltap_0"
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 26 23:05:13 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Niu32_multicycle                                ;
; Top-level Entity Name              ; Niu32_multicycle                                ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,315                                           ;
;     Total combinational functions  ; 544                                             ;
;     Dedicated logic registers      ; 1,091                                           ;
; Total registers                    ; 1091                                            ;
; Total pins                         ; 61                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,448                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; Niu32_multicycle   ; Niu32_multicycle   ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; Off                ; On                 ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Auto RAM to Logic Cell Conversion                                          ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                         ; Library ;
+--------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; ClockDivider.v                                                                             ; yes             ; User Verilog HDL File        ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/ClockDivider.v                   ;         ;
; Niu32_multicycle.v                                                                         ; yes             ; User Verilog HDL File        ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/Niu32_multicycle.v               ;         ;
; SevenSeg.v                                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/SevenSeg.v                       ;         ;
; sld_signaltap.vhd                                                                          ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                                                                     ; yes             ; Encrypted Megafunction       ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                                                                        ; yes             ; Encrypted Megafunction       ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                                                           ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                                                           ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                                                                 ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                                                                             ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                                                                              ; yes             ; Encrypted Megafunction       ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                               ; yes             ; Encrypted Megafunction       ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                                                                     ; yes             ; Encrypted Megafunction       ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                                                                             ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                                                                      ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                                                                ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                                                             ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                                                              ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                                                                 ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                                                                 ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                                                               ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_6q14.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/altsyncram_6q14.tdf           ;         ;
; altdpram.tdf                                                                               ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                                                               ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                                                                ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                                                                        ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                                                             ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                                                                ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                                                                 ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                                                               ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                                                               ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/mux_aoc.tdf                   ;         ;
; lpm_decode.tdf                                                                             ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                                                                 ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                                                            ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/decode_rqf.tdf                ;         ;
; lpm_counter.tdf                                                                            ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                                                            ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                                                               ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                                                            ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                                                                    ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_5ci.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/cntr_5ci.tdf                  ;         ;
; db/cmpr_bcc.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/cmpr_bcc.tdf                  ;         ;
; db/cntr_02j.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/cntr_02j.tdf                  ;         ;
; db/cntr_sbi.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/cntr_sbi.tdf                  ;         ;
; db/cmpr_8cc.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/cmpr_8cc.tdf                  ;         ;
; db/cntr_gui.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/cntr_gui.tdf                  ;         ;
; db/cmpr_5cc.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/cmpr_5cc.tdf                  ;         ;
; sld_rom_sr.vhd                                                                             ; yes             ; Encrypted Megafunction       ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                                                                ; yes             ; Encrypted Megafunction       ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                                                           ; yes             ; Encrypted Megafunction       ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/altpll.tdf         ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/stratix_pll.inc    ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/stratixii_pll.inc  ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/cycloneii_pll.inc  ; yes             ; Megafunction                 ; c:/program files/quartus ii web edition/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/altsyncram_js41.tdf ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/altsyncram_js41.tdf           ;         ;
; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/altsyncram_j061.tdf ; yes             ; Auto-Generated Megafunction  ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/db/altsyncram_j061.tdf           ;         ;
+--------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 1,315             ;
;                                             ;                   ;
; Total combinational functions               ; 544               ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 291               ;
;     -- 3 input functions                    ; 145               ;
;     -- <=2 input functions                  ; 108               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 499               ;
;     -- arithmetic mode                      ; 45                ;
;                                             ;                   ;
; Total registers                             ; 1091              ;
;     -- Dedicated logic registers            ; 1091              ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 61                ;
; Total memory bits                           ; 8448              ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
; Maximum fan-out node                        ; QIC_SIGNALTAP_GND ;
; Maximum fan-out                             ; 694               ;
; Total fan-out                               ; 6058              ;
; Average fan-out                             ; 3.43              ;
+---------------------------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Niu32_multicycle                                                                                       ; 544 (2)           ; 1091 (0)     ; 8448        ; 0            ; 0       ; 0         ; 61   ; 0            ; |Niu32_multicycle                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 123 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 122 (84)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 419 (1)           ; 1005 (132)   ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 418 (0)           ; 873 (0)      ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 418 (20)          ; 873 (290)    ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_6q14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 8448        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6q14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 156 (1)           ; 346 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 132 (0)           ; 330 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 198 (198)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 132 (0)           ; 132 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 23 (23)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 130 (8)           ; 115 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_5ci:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ci:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 66 (66)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niu32_multicycle|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6q14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 66           ; 128          ; 66           ; 8448 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Niu32_multicycle|Pll:pll ; C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/Pll.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+-----------------------------------------+--------------------------------------+
; Register name                           ; Reason for Removal                   ;
+-----------------------------------------+--------------------------------------+
; PC[0..31]                               ; Stuck at GND due to stuck port clock ;
; LEDRout[0..7]                           ; Stuck at GND due to stuck port clock ;
; A[0..12]                                ; Stuck at GND due to stuck port clock ;
; B[1..12]                                ; Stuck at GND due to stuck port clock ;
; ALUout[12]~en                           ; Stuck at GND due to stuck port clock ;
; ALUout[11]~en                           ; Stuck at GND due to stuck port clock ;
; ALUout[10]~en                           ; Stuck at GND due to stuck port clock ;
; ALUout[9]~en                            ; Stuck at GND due to stuck port clock ;
; ALUout[8]~en                            ; Stuck at GND due to stuck port clock ;
; ALUout[7]~en                            ; Stuck at GND due to stuck port clock ;
; ALUout[6]~en                            ; Stuck at GND due to stuck port clock ;
; ALUout[5]~en                            ; Stuck at GND due to stuck port clock ;
; ALUout[4]~en                            ; Stuck at GND due to stuck port clock ;
; ALUout[3]~en                            ; Stuck at GND due to stuck port clock ;
; ALUout[2]~en                            ; Stuck at GND due to stuck port clock ;
; ALUout[1]~en                            ; Stuck at GND due to stuck port clock ;
; ALUout[0]~en                            ; Stuck at GND due to stuck port clock ;
; ALUout[0]                               ; Stuck at GND due to stuck port clock ;
; setReg[0..3]                            ; Stuck at GND due to stuck port clock ;
; B[0]                                    ; Stuck at GND due to stuck port clock ;
; ALUout[1..12]                           ; Stuck at GND due to stuck port clock ;
; LEDRout[8,9]                            ; Stuck at GND due to stuck port clock ;
; LEDGout[0..7]                           ; Stuck at GND due to stuck port clock ;
; IR[0..4,12..31]                         ; Stuck at GND due to stuck port clock ;
; MDR[0..31]                              ; Stuck at GND due to stuck port clock ;
; MAR[0..31]                              ; Lost fanout                          ;
; regFile[0..31]                          ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 227 ;                                      ;
+-----------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                        ;
+---------------+-------------------------+------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal      ; Registers Removed due to This Register                                                   ;
+---------------+-------------------------+------------------------------------------------------------------------------------------+
; A[12]         ; Stuck at GND            ; ALUout[0], ALUout[11], ALUout[10], ALUout[9], ALUout[8], ALUout[7], ALUout[6], ALUout[5] ;
;               ; due to stuck port clock ;                                                                                          ;
; ALUout[12]~en ; Stuck at GND            ; setReg[0], B[0], ALUout[4], ALUout[3], ALUout[2], ALUout[1]                              ;
;               ; due to stuck port clock ;                                                                                          ;
; LEDRout[7]    ; Stuck at GND            ; MAR[31], MAR[30], MAR[29], MAR[28]                                                       ;
;               ; due to stuck port clock ;                                                                                          ;
; IR[12]        ; Stuck at GND            ; MDR[0], MDR[1], MAR[27], MAR[26]                                                         ;
;               ; due to stuck port clock ;                                                                                          ;
; PC[12]        ; Stuck at GND            ; IR[0]                                                                                    ;
;               ; due to stuck port clock ;                                                                                          ;
; A[11]         ; Stuck at GND            ; ALUout[12]                                                                               ;
;               ; due to stuck port clock ;                                                                                          ;
; B[3]          ; Stuck at GND            ; setReg[3]                                                                                ;
;               ; due to stuck port clock ;                                                                                          ;
; B[2]          ; Stuck at GND            ; setReg[2]                                                                                ;
;               ; due to stuck port clock ;                                                                                          ;
; B[1]          ; Stuck at GND            ; setReg[1]                                                                                ;
;               ; due to stuck port clock ;                                                                                          ;
+---------------+-------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1091  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 396   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 400   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |Niu32_multicycle|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Niu32_multicycle ;
+-----------------+----------------------------------+-----------------------------+
; Parameter Name  ; Value                            ; Type                        ;
+-----------------+----------------------------------+-----------------------------+
; WORD_SIZE       ; 32                               ; Signed Integer              ;
; INSTR_SIZE      ; 4                                ; Signed Integer              ;
; IMM_SIZE        ; 17                               ; Signed Integer              ;
; NUM_REGS        ; 32                               ; Signed Integer              ;
; REG_BITS        ; 5                                ; Signed Integer              ;
; OP_BITS         ; 5                                ; Signed Integer              ;
; STATE_BITS      ; 5                                ; Signed Integer              ;
; ADDR_HEX        ; 11111111111111110000000000000000 ; Unsigned Binary             ;
; ADDR_LEDR       ; 11111111111111110000000000100000 ; Unsigned Binary             ;
; ADDR_LEDG       ; 11111111111111110000000001000000 ; Unsigned Binary             ;
; ADDR_KEY        ; 11111111111111110000000100000000 ; Unsigned Binary             ;
; ADDR_SWITCH     ; 11111111111111110000000100100000 ; Unsigned Binary             ;
; INIT_MIF        ; debugLightTest.mif               ; String                      ;
; IMEM_WORDS      ; 2048                             ; Signed Integer              ;
; DMEM_WORDS      ; 2048                             ; Signed Integer              ;
; MEM_ADDR_BITS   ; 13                               ; Signed Integer              ;
; MEM_WORD_OFFSET ; 2                                ; Signed Integer              ;
; PC_STARTLOC     ; 00000000000000000000000000000000 ; Unsigned Binary             ;
; BUS_NOSIG       ; ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ ; Unsigned Binary             ;
; BYTE_SEL_MASK   ; 00000000000000000000000011111111 ; Unsigned Binary             ;
; OP1_ALUI        ; 00000                            ; Unsigned Binary             ;
; OP1_ADDI        ; 00001                            ; Unsigned Binary             ;
; OP1_MLTI        ; 00010                            ; Unsigned Binary             ;
; OP1_DIVI        ; 00011                            ; Unsigned Binary             ;
; OP1_ANDI        ; 00101                            ; Unsigned Binary             ;
; OP1_ORI         ; 00110                            ; Unsigned Binary             ;
; OP1_XORI        ; 00111                            ; Unsigned Binary             ;
; OP1_SULI        ; 01000                            ; Unsigned Binary             ;
; OP1_SSLI        ; 01001                            ; Unsigned Binary             ;
; OP1_SURI        ; 01010                            ; Unsigned Binary             ;
; OP1_SSRI        ; 01011                            ; Unsigned Binary             ;
; OP1_LW          ; 10000                            ; Unsigned Binary             ;
; OP1_LB          ; 10001                            ; Unsigned Binary             ;
; OP1_SW          ; 10011                            ; Unsigned Binary             ;
; OP1_SB          ; 10100                            ; Unsigned Binary             ;
; OP1_LUI         ; 10110                            ; Unsigned Binary             ;
; OP1_BEQ         ; 11000                            ; Unsigned Binary             ;
; OP1_BNE         ; 11001                            ; Unsigned Binary             ;
; OP1_BLT         ; 11010                            ; Unsigned Binary             ;
; OP1_BLE         ; 11011                            ; Unsigned Binary             ;
; OP1_JAL         ; 11111                            ; Unsigned Binary             ;
; OP2_SUB         ; 00000                            ; Unsigned Binary             ;
; OP2_ADD         ; 00001                            ; Unsigned Binary             ;
; OP2_MLT         ; 00010                            ; Unsigned Binary             ;
; OP2_DIV         ; 00011                            ; Unsigned Binary             ;
; OP2_NOT         ; 00100                            ; Unsigned Binary             ;
; OP2_AND         ; 00101                            ; Unsigned Binary             ;
; OP2_OR          ; 00110                            ; Unsigned Binary             ;
; OP2_XOR         ; 00111                            ; Unsigned Binary             ;
; OP2_SUL         ; 01000                            ; Unsigned Binary             ;
; OP2_SSL         ; 01001                            ; Unsigned Binary             ;
; OP2_SUR         ; 01010                            ; Unsigned Binary             ;
; OP2_SSR         ; 01011                            ; Unsigned Binary             ;
; OP2_EQ          ; 10000                            ; Unsigned Binary             ;
; OP2_NEQ         ; 10001                            ; Unsigned Binary             ;
; OP2_LT          ; 10010                            ; Unsigned Binary             ;
; OP2_LEQ         ; 10011                            ; Unsigned Binary             ;
; OP3_LUI         ; 11100                            ; Unsigned Binary             ;
; OP3_BITSEL      ; 11101                            ; Unsigned Binary             ;
; OP3_BITUNSET    ; 11110                            ; Unsigned Binary             ;
; OP3_BITSET      ; 11111                            ; Unsigned Binary             ;
; S_FETCH         ; 00000                            ; Unsigned Binary             ;
; S_DECODE        ; 00001                            ; Unsigned Binary             ;
; S_ALU0I         ; 00010                            ; Unsigned Binary             ;
; S_ALU0R         ; 00011                            ; Unsigned Binary             ;
; S_ALU1          ; 00100                            ; Unsigned Binary             ;
; S_ALU2          ; 00101                            ; Unsigned Binary             ;
; S_ALU3          ; 00110                            ; Unsigned Binary             ;
; S_LW0           ; 00111                            ; Unsigned Binary             ;
; S_LW1           ; 01000                            ; Unsigned Binary             ;
; S_LW2           ; 01001                            ; Unsigned Binary             ;
; S_LW3           ; 01010                            ; Unsigned Binary             ;
; S_LB0           ; 01011                            ; Unsigned Binary             ;
; S_LB1           ; 01100                            ; Unsigned Binary             ;
; S_LB2           ; 01101                            ; Unsigned Binary             ;
; S_LB3           ; 01110                            ; Unsigned Binary             ;
; S_SW0           ; 01111                            ; Unsigned Binary             ;
; S_SW1           ; 10000                            ; Unsigned Binary             ;
; S_SW2           ; 10001                            ; Unsigned Binary             ;
; S_SW3           ; 10010                            ; Unsigned Binary             ;
; S_SB0           ; 10011                            ; Unsigned Binary             ;
; S_SB1           ; 10100                            ; Unsigned Binary             ;
; S_SB2           ; 10101                            ; Unsigned Binary             ;
; S_SB3           ; 10110                            ; Unsigned Binary             ;
; S_SB4           ; 10111                            ; Unsigned Binary             ;
; S_SB5           ; 11000                            ; Unsigned Binary             ;
; S_LUI0          ; 11001                            ; Unsigned Binary             ;
; S_LUI1          ; 11010                            ; Unsigned Binary             ;
; S_LUI2          ; 11011                            ; Unsigned Binary             ;
; S_BRCH0         ; 11100                            ; Unsigned Binary             ;
; S_BRCH1         ; 11101                            ; Unsigned Binary             ;
; S_BRCH2         ; 11110                            ; Unsigned Binary             ;
; S_BRCH3         ; 11111                            ; Unsigned Binary             ;
; S_BRCH4         ; 00000                            ; Unsigned Binary             ;
; S_BRCH5         ; 00001                            ; Unsigned Binary             ;
; S_JUMP0         ; 00010                            ; Unsigned Binary             ;
; S_JUMP1         ; 00011                            ; Unsigned Binary             ;
; S_ERROR         ; 11111                            ; Unsigned Binary             ;
; ON              ; 1                                ; Unsigned Binary             ;
; OFF             ; 0                                ; Unsigned Binary             ;
+-----------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDivider:comb_5 ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; divider        ; 25000000 ; Signed Integer                       ;
; counterSize    ; 32       ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 66                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 66                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 6839                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 26524                                                                                                                                                                                                                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                         ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                        ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 219                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------+
; Port Connectivity Checks: "SevenSeg:Hex3Out" ;
+----------+-------+----------+----------------+
; Port     ; Type  ; Severity ; Details        ;
+----------+-------+----------+----------------+
; hexNumIn ; Input ; Info     ; Stuck at GND   ;
+----------+-------+----------+----------------+


+----------------------------------------------+
; Port Connectivity Checks: "SevenSeg:Hex2Out" ;
+----------+-------+----------+----------------+
; Port     ; Type  ; Severity ; Details        ;
+----------+-------+----------+----------------+
; hexNumIn ; Input ; Info     ; Stuck at GND   ;
+----------+-------+----------+----------------+


+----------------------------------------------+
; Port Connectivity Checks: "SevenSeg:Hex1Out" ;
+----------+-------+----------+----------------+
; Port     ; Type  ; Severity ; Details        ;
+----------+-------+----------+----------------+
; hexNumIn ; Input ; Info     ; Stuck at GND   ;
+----------+-------+----------+----------------+


+----------------------------------------------+
; Port Connectivity Checks: "SevenSeg:Hex0Out" ;
+----------+-------+----------+----------------+
; Port     ; Type  ; Severity ; Details        ;
+----------+-------+----------+----------------+
; hexNumIn ; Input ; Info     ; Stuck at GND   ;
+----------+-------+----------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 66                  ; 66               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:04     ;
; Top              ; 00:00:01     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                              ;
+---------------------------------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details                                                                                                                                                        ;
+---------------------------------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IR[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[10]                                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[10]                                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[11]                                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[11]                                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[12]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[12]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[13]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[13]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[14]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[14]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[15]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[15]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[16]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[16]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[17]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[17]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[18]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[18]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[19]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[19]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[20]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[20]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[21]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[21]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[22]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[22]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[23]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[23]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[24]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[24]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[25]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[25]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[26]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[26]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[27]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[27]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[28]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[28]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[29]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[29]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[30]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[30]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[31]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[31]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; IR[5]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[5]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[6]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[6]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[7]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[7]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[8]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[8]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[9]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IR[9]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; PC[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[10]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[10]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[11]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[11]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[12]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[12]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[13]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[13]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[14]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[14]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[15]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[15]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[16]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[16]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[17]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[17]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[18]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[18]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[19]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[19]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[20]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[20]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[21]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[21]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[22]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[22]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[23]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[23]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[24]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[24]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[25]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[25]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[26]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[26]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[27]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[27]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[28]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[28]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[29]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[29]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[30]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[30]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[31]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[31]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[8]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[8]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[9]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; PC[9]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A                                                                                                                                                            ;
; Pll:pll|altpll:altpll_component|_clk0 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; nextState                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; nextState                             ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; state                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; state                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
+---------------------------------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun 26 23:04:10 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Niu32_multicycle -c Niu32_multicycle
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider.v
    Info (12023): Found entity 1: ClockDivider
Info (12021): Found 1 design units, including 1 entities, in source file niu32_multicycle.v
    Info (12023): Found entity 1: Niu32_multicycle
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: Pll
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 1 design units, including 1 entities, in source file sxt.v
    Info (12023): Found entity 1: SXT
Warning (10236): Verilog HDL Implicit Net warning at ClockDivider.v(17): created implicit net for "clkout"
Critical Warning (10846): Verilog HDL Instantiation warning at Niu32_multicycle.v(97): instance has no name
Info (12127): Elaborating entity "Niu32_multicycle" for the top level hierarchy
Warning (10259): Verilog HDL error at Niu32_multicycle.v(299): constant value overflow
Warning (10036): Verilog HDL or VHDL warning at Niu32_multicycle.v(42): object "DrImm" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Niu32_multicycle.v(42): object "ShImm" assigned a value but never read
Warning (10858): Verilog HDL warning at Niu32_multicycle.v(96): object lock used but never assigned
Warning (10036): Verilog HDL or VHDL warning at Niu32_multicycle.v(111): object "HEXout" assigned a value but never read
Warning (10858): Verilog HDL warning at Niu32_multicycle.v(154): object imem used but never assigned
Warning (10036): Verilog HDL or VHDL warning at Niu32_multicycle.v(251): object "imm" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Niu32_multicycle.v(112): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Niu32_multicycle.v(113): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Niu32_multicycle.v(144): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Niu32_multicycle.v(156): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Niu32_multicycle.v(212): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at Niu32_multicycle.v(214): truncated value with size 32 to match size of target (13)
Warning (10764): Verilog HDL warning at Niu32_multicycle.v(226): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at Niu32_multicycle.v(227): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at Niu32_multicycle.v(228): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at Niu32_multicycle.v(229): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at Niu32_multicycle.v(235): converting signed shift amount to unsigned
Warning (10230): Verilog HDL assignment warning at Niu32_multicycle.v(235): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at Niu32_multicycle.v(237): truncated value with size 13 to match size of target (4)
Warning (10764): Verilog HDL warning at Niu32_multicycle.v(238): converting signed shift amount to unsigned
Warning (10230): Verilog HDL assignment warning at Niu32_multicycle.v(238): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at Niu32_multicycle.v(241): truncated value with size 32 to match size of target (13)
Warning (10235): Verilog HDL Always Construct warning at Niu32_multicycle.v(317): variable "nextState" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at Niu32_multicycle.v(330): incomplete case statement has no default case item
Warning (10235): Verilog HDL Always Construct warning at Niu32_multicycle.v(523): variable "ALUout" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10272): Verilog HDL Case Statement warning at Niu32_multicycle.v(537): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at Niu32_multicycle.v(542): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at Niu32_multicycle.v(547): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at Niu32_multicycle.v(552): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at Niu32_multicycle.v(557): case item expression covers a value already covered by a previous case item
Warning (10240): Verilog HDL Always Construct warning at Niu32_multicycle.v(309): inferring latch(es) for variable "nextState", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "lock" at Niu32_multicycle.v(96) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "nextState.S_BRCH3" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_BRCH2" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_BRCH1" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_BRCH0" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_LUI2" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_LUI1" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_LUI0" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_SB5" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_SB4" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_SB3" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_SB2" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_SB1" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_SB0" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_SW3" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_SW2" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_SW1" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_SW0" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_LB3" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_LB2" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_LB1" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_LB0" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_LW3" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_LW2" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_LW1" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_LW0" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_ALU2" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_ALU1" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_ALU0R" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_ALU0I" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_DECODE" at Niu32_multicycle.v(309)
Info (10041): Inferred latch for "nextState.S_FETCH" at Niu32_multicycle.v(309)
Info (12128): Elaborating entity "ClockDivider" for hierarchy "ClockDivider:comb_5"
Warning (10036): Verilog HDL or VHDL warning at ClockDivider.v(17): object "clkout" assigned a value but never read
Warning (10034): Output port "clkOut" at ClockDivider.v(1) has no driver
Warning (12158): Entity "ClockDivider" contains only dangling pins
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SevenSeg:Hex0Out"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6q14.tdf
    Info (12023): Found entity 1: altsyncram_6q14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5ci.tdf
    Info (12023): Found entity 1: cntr_5ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info (12023): Found entity 1: cmpr_bcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14026): LATCH primitive "nextState.S_ALU0R_2984" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_SB5_2795" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_LUI1_2778" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_LUI2_2768" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_BRCH1_2751" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_BRCH2_2741" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_BRCH3_2731" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_FETCH_3011" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_DECODE_3001" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_ALU1_2973" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_ALU2_2963" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_LW3_2926" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_LB3_2889" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_SW3_2852" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_SB3_2815" is permanently enabled
Warning (14026): LATCH primitive "nextState.S_SB4_2805" is permanently enabled
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/Niu32_multicycle.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 114 of its 133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 19 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SWITCH[0]"
    Warning (15610): No output dependent on input pin "SWITCH[1]"
    Warning (15610): No output dependent on input pin "SWITCH[2]"
    Warning (15610): No output dependent on input pin "SWITCH[3]"
    Warning (15610): No output dependent on input pin "SWITCH[4]"
    Warning (15610): No output dependent on input pin "SWITCH[5]"
    Warning (15610): No output dependent on input pin "SWITCH[6]"
    Warning (15610): No output dependent on input pin "SWITCH[7]"
    Warning (15610): No output dependent on input pin "SWITCH[8]"
    Warning (15610): No output dependent on input pin "SWITCH[9]"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "CLOCK_50"
Info (21057): Implemented 1461 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 47 output pins
    Info (21061): Implemented 1329 logic cells
    Info (21064): Implemented 66 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 562 megabytes
    Info: Processing ended: Fri Jun 26 23:05:13 2015
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:00:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jinhai Steakhouse/OneDrive/Misc. Projects/Niu32-multicycle/Niu32_multicycle.map.smsg.


