$date
	Tue Mar 07 08:37:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module d0 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#10
0!
1"
#15
1#
#20
0"
#25
0#
1$
#30
1"
#35
1#
0$
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
