// Seed: 2188960438
module module_0 (
    input  tri0  id_0,
    output tri   id_1,
    output uwire id_2,
    input  wire  id_3,
    output wand  id_4
);
  assign id_4 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout tri1 id_7;
  output wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  inout supply1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_4;
  assign id_7 = 1'b0;
  assign id_5[1'd0] = -1;
  assign id_3 = 1;
  always @(posedge 1);
  localparam id_14 = 1;
endmodule
module module_3 #(
    parameter id_1 = 32'd97,
    parameter id_2 = 32'd75
) (
    _id_1,
    _id_2,
    id_3
);
  output logic [7:0] id_3;
  output wire _id_2;
  output wire _id_1;
  wire id_4;
  assign id_3[(-1)] = id_4;
  logic [id_1 : 1 'b0] id_5;
  wire id_6;
  assign id_5 = id_4;
  tri  id_7;
  wire id_8;
  assign id_7 = -1;
  module_2 modCall_1 (
      id_5,
      id_8,
      id_5,
      id_4,
      id_3,
      id_6,
      id_7,
      id_7,
      id_5,
      id_8,
      id_8,
      id_4,
      id_4
  );
  assign modCall_1.id_3 = 0;
  logic [-1 'd0 !==  |  id_2 : 1] id_9;
endmodule
