<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>correlation</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.027</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>7334</Best-caseLatency>
            <Average-caseLatency>22214</Average-caseLatency>
            <Worst-caseLatency>37094</Worst-caseLatency>
            <Best-caseRealTimeLatency>36.670 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.111 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.185 ms</Worst-caseRealTimeLatency>
            <Interval-min>7335</Interval-min>
            <Interval-max>37095</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_54_2>
                <Slack>3.65</Slack>
                <TripCount>31</TripCount>
                <Latency>
                    <range>
                        <min>5363</min>
                        <max>35123</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>26815</min>
                        <max>175615</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>173</min>
                        <max>1133</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_54_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/C-Slow/correlation/correlation.cpp:54</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_54_2>
                    <Name>VITIS_LOOP_54_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/correlation/correlation.cpp:57</SourceLocation>
                </VITIS_LOOP_54_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>23</DSP>
            <FF>14537</FF>
            <LUT>8795</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>correlation</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>correlation</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>correlation</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>correlation</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>correlation</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>correlation</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_address0</name>
            <Object>m</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_ce0</name>
            <Object>m</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_we0</name>
            <Object>m</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_d0</name>
            <Object>m</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_q0</name>
            <Object>m</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_address0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_ce0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_we0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_d0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_q0</name>
            <Object>s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_address0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_ce0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_we0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_d0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_q0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_address1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_ce1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_q1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corr_address0</name>
            <Object>corr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corr_ce0</name>
            <Object>corr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corr_we0</name>
            <Object>corr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corr_d0</name>
            <Object>corr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>correlation</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_correlation_Pipeline_loop_0_fu_114</InstName>
                    <ModuleName>correlation_Pipeline_loop_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>114</ID>
                    <BindInstances>add_ln17_fu_723_p2 add_ln21_fu_804_p2 add_ln21_1_fu_860_p2 add_ln21_2_fu_901_p2 fadd_32ns_32ns_32_5_full_dsp_1_U2 add_ln21_3_fu_976_p2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 add_ln21_4_fu_1013_p2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 add_ln21_5_fu_1035_p2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 add_ln21_6_fu_1074_p2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U9 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U10 faddfsub_32ns_32ns_32_5_full_dsp_1_U6 faddfsub_32ns_32ns_32_5_full_dsp_1_U6 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U7 fmul_32ns_32ns_32_4_max_dsp_1_U9 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U10 faddfsub_32ns_32ns_32_5_full_dsp_1_U6 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U9 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U10 faddfsub_32ns_32ns_32_5_full_dsp_1_U7 faddfsub_32ns_32ns_32_5_full_dsp_1_U7 faddfsub_32ns_32ns_32_5_full_dsp_1_U6 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U9 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U10 faddfsub_32ns_32ns_32_5_full_dsp_1_U7 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U6 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U9 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U10 faddfsub_32ns_32ns_32_5_full_dsp_1_U6 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U9 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U10 faddfsub_32ns_32ns_32_5_full_dsp_1_U7 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U6 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U9 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U10 faddfsub_32ns_32ns_32_5_full_dsp_1_U7 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U9 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U10 faddfsub_32ns_32ns_32_5_full_dsp_1_U7 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U9 faddfsub_32ns_32ns_32_5_full_dsp_1_U7 faddfsub_32ns_32ns_32_5_full_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U10 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 faddfsub_32ns_32ns_32_5_full_dsp_1_U7 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U9 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U10 faddfsub_32ns_32ns_32_5_full_dsp_1_U7 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 faddfsub_32ns_32ns_32_5_full_dsp_1_U6 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U9 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U4 faddfsub_32ns_32ns_32_5_full_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U10 faddfsub_32ns_32ns_32_5_full_dsp_1_U7</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124</InstName>
                    <ModuleName>correlation_Pipeline_VITIS_LOOP_41_1_loop_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>124</ID>
                    <BindInstances>add_ln41_fu_138_p2 add_ln41_1_fu_164_p2 add_ln44_fu_191_p2 add_ln43_fu_202_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134</InstName>
                    <ModuleName>correlation_Pipeline_VITIS_LOOP_57_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>134</ID>
                    <BindInstances>add_ln61_fu_806_p2 add_ln61_1_fu_867_p2 add_ln61_2_fu_934_p2 add_ln61_3_fu_991_p2 add_ln61_4_fu_1058_p2 add_ln61_5_fu_1124_p2 add_ln61_6_fu_1233_p2 add_ln61_7_fu_1300_p2 add_ln61_8_fu_1366_p2 add_ln61_9_fu_1432_p2 add_ln61_10_fu_1498_p2 add_ln62_fu_1516_p2 add_ln64_fu_1780_p2 add_ln57_fu_792_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>faddfsub_32ns_32ns_32_5_full_dsp_1_U34 add_ln66_fu_211_p2 fmul_32ns_32ns_32_4_max_dsp_1_U35</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>correlation_Pipeline_loop_0</Name>
            <Loops>
                <loop_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.981</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>925</Best-caseLatency>
                    <Average-caseLatency>925</Average-caseLatency>
                    <Worst-caseLatency>925</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.625 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.625 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.625 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>925</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_0>
                        <Name>loop_0</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>923</Latency>
                        <AbsoluteTimeLatency>4.615 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>428</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/correlation/correlation.cpp:17</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_0>
                            <Name>loop_0</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/correlation/correlation.cpp:17</SourceLocation>
                        </loop_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10801</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5797</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_723_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_804_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_860_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_2_fu_901_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_3_fu_976_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_4_fu_1013_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_5_fu_1035_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_6_fu_1074_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="mean_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop_0" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U10" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_0" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="stddev_33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>correlation_Pipeline_VITIS_LOOP_41_1_loop_3</Name>
            <Loops>
                <VITIS_LOOP_41_1_loop_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1042</Best-caseLatency>
                    <Average-caseLatency>1042</Average-caseLatency>
                    <Worst-caseLatency>1042</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1042</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1_loop_3>
                        <Name>VITIS_LOOP_41_1_loop_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1040</Latency>
                        <AbsoluteTimeLatency>5.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_41_1_loop_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/correlation/correlation.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_1_loop_3>
                            <Name>VITIS_LOOP_41_1_loop_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/correlation/correlation.cpp:41</SourceLocation>
                        </VITIS_LOOP_41_1_loop_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>335</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>222</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_138_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_164_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_191_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_202_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>correlation_Pipeline_VITIS_LOOP_57_3</Name>
            <Loops>
                <VITIS_LOOP_57_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>169</Best-caseLatency>
                    <Average-caseLatency>649</Average-caseLatency>
                    <Worst-caseLatency>1129</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.845 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.245 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.645 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>169 ~ 1129</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_57_3>
                        <Name>VITIS_LOOP_57_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>167 ~ 1127</Latency>
                        <AbsoluteTimeLatency>0.835 us ~ 5.635 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>168</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_57_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/correlation/correlation.cpp:57</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_57_3>
                            <Name>VITIS_LOOP_57_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/correlation/correlation.cpp:57</SourceLocation>
                        </VITIS_LOOP_57_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2936</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1930</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_806_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_867_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_934_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_3_fu_991_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_4_fu_1058_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_5_fu_1124_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_6_fu_1233_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_7_fu_1300_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_8_fu_1366_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_9_fu_1432_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_10_fu_1498_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_1516_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_1780_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_792_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>correlation</Name>
            <Loops>
                <VITIS_LOOP_54_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7334</Best-caseLatency>
                    <Average-caseLatency>22214</Average-caseLatency>
                    <Worst-caseLatency>37094</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.111 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.185 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7335 ~ 37095</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_2>
                        <Name>VITIS_LOOP_54_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>31</TripCount>
                        <Latency>5363 ~ 35123</Latency>
                        <AbsoluteTimeLatency>26.815 us ~ 0.176 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>173</min>
                                <max>1133</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>173 ~ 1133</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134</Instance>
                        </InstanceList>
                    </VITIS_LOOP_54_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/correlation/correlation.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_54_2>
                            <Name>VITIS_LOOP_54_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/correlation/correlation.cpp:57</SourceLocation>
                        </VITIS_LOOP_54_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>23</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>14537</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8795</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_2" OPTYPE="add" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U34" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_211_p2" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_2" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U35" SOURCE="HLS-benchmarks/C-Slow/correlation/correlation.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="m" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="m_address0" name="m_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="m_ce0" name="m_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="m_we0" name="m_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="m_d0" name="m_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="m_q0" name="m_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="s_address0" name="s_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="s_ce0" name="s_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="s_we0" name="s_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="s_d0" name="s_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="s_q0" name="s_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="data_address0" name="data_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="data_ce0" name="data_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_we0" name="data_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_d0" name="data_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="data_q0" name="data_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="data_address1" name="data_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="data_ce1" name="data_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="data_q1" name="data_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="corr" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="corr_address0" name="corr_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="corr_ce0" name="corr_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="corr_we0" name="corr_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="corr_d0" name="corr_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="m_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>m_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="m_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>m_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="m_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>m_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="s_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="s_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="s_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>s_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="s"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="data_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="data_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="corr_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="corr_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>corr_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="corr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="corr_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="corr_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>corr_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="corr"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="corr_address0">out, 10</column>
                    <column name="corr_d0">out, 32</column>
                    <column name="data_address0">out, 10</column>
                    <column name="data_address1">out, 10</column>
                    <column name="data_d0">out, 32</column>
                    <column name="data_q0">in, 32</column>
                    <column name="data_q1">in, 32</column>
                    <column name="m_address0">out, 5</column>
                    <column name="m_d0">out, 32</column>
                    <column name="m_q0">in, 32</column>
                    <column name="s_address0">out, 5</column>
                    <column name="s_d0">out, 32</column>
                    <column name="s_q0">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="m">inout, float*</column>
                    <column name="s">inout, float*</column>
                    <column name="data">inout, float*</column>
                    <column name="corr">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="m">m_address0, port, offset</column>
                    <column name="m">m_ce0, port, </column>
                    <column name="m">m_we0, port, </column>
                    <column name="m">m_d0, port, </column>
                    <column name="m">m_q0, port, </column>
                    <column name="s">s_address0, port, offset</column>
                    <column name="s">s_ce0, port, </column>
                    <column name="s">s_we0, port, </column>
                    <column name="s">s_d0, port, </column>
                    <column name="s">s_q0, port, </column>
                    <column name="data">data_address0, port, offset</column>
                    <column name="data">data_ce0, port, </column>
                    <column name="data">data_we0, port, </column>
                    <column name="data">data_d0, port, </column>
                    <column name="data">data_q0, port, </column>
                    <column name="data">data_address1, port, offset</column>
                    <column name="data">data_ce1, port, </column>
                    <column name="data">data_q1, port, </column>
                    <column name="corr">corr_address0, port, offset</column>
                    <column name="corr">corr_ce0, port, </column>
                    <column name="corr">corr_we0, port, </column>
                    <column name="corr">corr_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

