#http://dmitrysoshnikov.com/hdl-hardware-simulator/
#CHIP SHREG {
#    IN in;
#    OUT out, out1;
#   PARTS: 
#    DFF(in=in, out=out);
#  DFF(in=out, out=out1);
#}

#🗓️REGISTER = (do the 16 input (with the numbers "AFTER register 1 or w/e ;) 
#🗓️

#🔘️#🔘️#🔘️#🔘️#🔘️
#clock	= 16
0000 0111, 0000 0111, 0000 0011 0000 0011

0000 1000
0000 1000,
0000 0011 #
0000 0111

#switch_0 = 17
0000 0101, 0000 0101,0000 0011 0000 0011
#
#switch_1 = 18
0000 0110, 0000 0110, 0000 0011 0000 0011

#we will always fill these by default or leave mt same diff
#🔘️#🔘️#🔘️#🔘️#🔘️
#CLI 3

0000 0011 0000 00110000 0011,0000 0101
#0000 0011 0000 00110000 0011,0000 0110
#0000 0011 0000 00110000 0011,0000 0111
########################################
#SIPO8 ] ⛩️ = 8 DFF"S ]👡️ #were doing 2/4 first <3
#we may literally beable 2 reuse "ALL WIRES if we just use " DESIGNATED OUTPUTS"
#were gonna do "2 then 4 first <3
#📮️cant reuse wires (for some reason , even with "DES.OUT") Y? 
#📮️ (no empty state? (is that would "clear would do [on 74HC595]?)
#♣️=  No, they pour new wine into new wineskins, and both are preserved” (Matthew 9:16-17)
#u COULD do with "regex/cntrlH" 
#(at least 2 test, tho i would like  2know why we cant reuse wires.)
#after all u cant PHYSICALLY reuse "WIRES FROM LOGIC CHIPS in a real chip 4 diff chip , u know? i guess is the most acceptable explaination.(2me)(same clock cycle)"

#👡️#0
#DFF NAND CLOCKED

#D-in 

0001 0100 #0011 0000
0000 0011
0000 0011
0000 0101

#NOT 
0001 0101 #0011 0001
0000 1000,
0000 0011 #
0001 0100



#top nunq(pre latch)A 
0001 0110 #0011 0010
0000 1001

0001 0100 #0011 0000
0000 0111

######################
#bottom nunq(pre latch)B
0001 0111 #0011 0011    #🪣️
0000 1001

0001 0101 #0011 0001
0000 0111

#####################


######################
#LATCH START 
##########################################################
#a___
0001 0000,
 0000 0011
 0000 0011 #
0001 0110
#b___

0001 0001,
 0000 0011,
 0000 0011 #
0001 0111  #< ur"a'var has to go in "B" if u want it "HI-z'd out"

#################
0001 0010,
 0000 1001, #🪢️

 0001 0011  # < b
 0001 0000	# < a
 

######################


0001 0011,
 0000 1001, #🪢️
 0001 0010  # < b
 0001 0001	# < a
 
 
######################

#pre Qstates
#0000 00110000 00110000 0011 0001 0010
#0000 0011,0000 00110000 0011 0001 0011

#📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️0
#DFFOUT0 = 0001 1000 #🪣️
#0001 1000 ,0000 00110000 0011 0001 0010

#📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️0
#👡️#0
#❗️
#👡️#1
#DFF NAND CLOCKED

#D-in 

0001 1001 #0001 0100 #0011 0000 #🦢️
0000 0011
0000 0011
0001 0010#0001 1000 #0001 0010 #💱️

#0000 0101 ]ON tested independantly....

#NOT 
0001 1010 #0001 0101 #0011 0001#🦢️
0000 1000,
0000 0011 #
0001 1001 #0001 0100



#top nunq(pre latch)A 
0001 1011 #0001 0110 #0011 0010#🦢️
0000 1001

0001 1001#0001 0100 #0011 0000#🦢️
0000 0111

######################
#bottom nunq(pre latch)B
0001 1100 #0001 0111 #0011 0011 #🦢️
0000 1001

0001 1010 #0001 0101 #0011 0001 #💱️
0000 0111

#####################


######################
#LATCH START 
##########################################################
#a___
0001 1101 #0001 0000,#🦢️
 0000 0011
 0000 0011 #
0001 1011#0001 0110#💱️
#b___

0001 1110 #0001 0001,#🦢️
 0000 0011,
 0000 0011 #
0001 1100#0001 0111  #💱️

#################
0001 1111 #0001 0010,#🦢️
 0000 1001, #🪢️

0010 0000 # 0001 0011  # < b#💱️🐰️(trix)(readahead)
 0001 1101#0001 0000	# < a#💱️
 

######################


0010 0000 #0001 0011, ,#🦢️
 0000 1001, #🪢️
0001 1111 # 0001 0010  # < b#💱️
0001 1110 # 0001 0001	# < a#💱️
 
 
######################

#pre Qstates
#0000 00110000 00110000 0011  0001 1111 # 0001 0010#💱️
#0000 0011,0000 00110000 0011 0001 0011

#📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️1
#DFFOUT1 = 0010 0001#0001 1001 #🪣️
0010 0001 ,0000 00110000 0011, 0001 1111 
#📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️📤️1
#👡️#1
#❗️

#📟️📟️📟️📟️📟️📟️📟️📟️📟️📟️📟️📟️
#shfreg2 cliout
0000 0011,0000 0011,0000 0011,
0001 0010
0000 0011,0000 0011,0000 0011,
0001 1111

#0000 0011,0000 0011,0000 0011,0001 1000
#0000 0011,0000 0011,0000 0011,0010 0001 


#0000 0011,0000 0011,0000 0011,0001 0110

#0000 0011,0000 0011,0000 0011,0001 0010
#0000 0011,0000 0011,0000 0011,0001 1111
#📟️📟️📟️📟️📟️📟️📟️📟️📟️📟️📟️📟️



 #   Then thou shalt see, and flow together, and thine heart shall fear, and be enlarged; #because the abundance of the sea shall be converted unto thee, the forces of the Gentiles #shall come unto thee.
 #   Isaiah 60:5

#

 #   Also, thou son of man, appoint thee two ways, that the sword of the king of Babylon may #come: both twain shall come forth out of one land: and choose thou a place, choose it at the #head of the way to the city.
 #   Ezekiel 21:19




