

================================================================
== Vitis HLS Report for 'generateMsgSchedule'
================================================================
* Date:           Wed Jun  7 23:11:38 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  4.137 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222  |generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16  |       18|       18|  0.198 us|  0.198 us|   18|   18|       no|
        |grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260  |generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64  |       50|       50|  0.550 us|  0.550 us|   50|   50|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_528_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_530_2  |        ?|        ?|        74|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     148|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1107|     592|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|     716|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1823|     857|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222  |generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16  |        0|   0|  552|  139|    0|
    |grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260  |generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64  |        0|   0|  555|  453|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                             |                                                       |        0|   0| 1107|  592|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_11_fu_287_p2        |         +|   0|  0|  71|          64|           1|
    |ap_block_state2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln530_fu_282_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |ap_block_state3       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 148|         131|          68|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  49|          9|    1|          9|
    |ap_done               |   9|          2|    1|          2|
    |blk_strm_blk_n        |   9|          2|    1|          2|
    |end_nblk_strm1_blk_n  |   9|          2|    1|          2|
    |i_reg_211             |   9|          2|   64|        128|
    |nblk_strm1_blk_n      |   9|          2|    1|          2|
    |w_strm_din            |   9|          2|   32|         64|
    |w_strm_write          |  14|          3|    1|          3|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 117|         24|  102|        212|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |   8|   0|    8|          0|
    |ap_done_reg                                                                    |   1|   0|    1|          0|
    |blk_10_reg_690                                                                 |  32|   0|   32|          0|
    |blk_11_reg_695                                                                 |  32|   0|   32|          0|
    |blk_12_reg_700                                                                 |  32|   0|   32|          0|
    |blk_13_reg_685                                                                 |  32|   0|   32|          0|
    |blk_14_reg_635                                                                 |  32|   0|   32|          0|
    |blk_15_reg_630                                                                 |  32|   0|   32|          0|
    |blk_1_reg_640                                                                  |  32|   0|   32|          0|
    |blk_2_reg_645                                                                  |  32|   0|   32|          0|
    |blk_3_reg_650                                                                  |  32|   0|   32|          0|
    |blk_4_reg_655                                                                  |  32|   0|   32|          0|
    |blk_5_reg_660                                                                  |  32|   0|   32|          0|
    |blk_6_reg_665                                                                  |  32|   0|   32|          0|
    |blk_7_reg_670                                                                  |  32|   0|   32|          0|
    |blk_8_reg_675                                                                  |  32|   0|   32|          0|
    |blk_9_reg_680                                                                  |  32|   0|   32|          0|
    |blk_reg_625                                                                    |  32|   0|   32|          0|
    |e_4_reg_202                                                                    |   1|   0|    1|          0|
    |grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_start_reg  |   1|   0|    1|          0|
    |grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_start_reg  |   1|   0|    1|          0|
    |i_11_reg_620                                                                   |  64|   0|   64|          0|
    |i_reg_211                                                                      |  64|   0|   64|          0|
    |n_reg_612                                                                      |  64|   0|   64|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 716|   0|  716|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|blk_strm_dout                  |   in|  512|     ap_fifo|             blk_strm|       pointer|
|blk_strm_num_data_valid        |   in|   14|     ap_fifo|             blk_strm|       pointer|
|blk_strm_fifo_cap              |   in|   14|     ap_fifo|             blk_strm|       pointer|
|blk_strm_empty_n               |   in|    1|     ap_fifo|             blk_strm|       pointer|
|blk_strm_read                  |  out|    1|     ap_fifo|             blk_strm|       pointer|
|nblk_strm1_dout                |   in|   64|     ap_fifo|           nblk_strm1|       pointer|
|nblk_strm1_num_data_valid      |   in|    6|     ap_fifo|           nblk_strm1|       pointer|
|nblk_strm1_fifo_cap            |   in|    6|     ap_fifo|           nblk_strm1|       pointer|
|nblk_strm1_empty_n             |   in|    1|     ap_fifo|           nblk_strm1|       pointer|
|nblk_strm1_read                |  out|    1|     ap_fifo|           nblk_strm1|       pointer|
|end_nblk_strm1_dout            |   in|    1|     ap_fifo|       end_nblk_strm1|       pointer|
|end_nblk_strm1_num_data_valid  |   in|    6|     ap_fifo|       end_nblk_strm1|       pointer|
|end_nblk_strm1_fifo_cap        |   in|    6|     ap_fifo|       end_nblk_strm1|       pointer|
|end_nblk_strm1_empty_n         |   in|    1|     ap_fifo|       end_nblk_strm1|       pointer|
|end_nblk_strm1_read            |  out|    1|     ap_fifo|       end_nblk_strm1|       pointer|
|w_strm_din                     |  out|   32|     ap_fifo|               w_strm|       pointer|
|w_strm_num_data_valid          |   in|    6|     ap_fifo|               w_strm|       pointer|
|w_strm_fifo_cap                |   in|    6|     ap_fifo|               w_strm|       pointer|
|w_strm_full_n                  |   in|    1|     ap_fifo|               w_strm|       pointer|
|w_strm_write                   |  out|    1|     ap_fifo|               w_strm|       pointer|
+-------------------------------+-----+-----+------------+---------------------+--------------+

