                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
set PROJECT_PATH /home/IC/Projects/MY_SYSTEM/
/home/IC/Projects/MY_SYSTEM/
set LIB_PATH     /home/IC/tsmc_fb_cl013g_sc/aci/sc-m
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m
lappend search_path $LIB_PATH/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path $PROJECT_PATH/RTL/
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/MY_SYSTEM//RTL/
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
analyze -format $file_format ALU_Top.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/ALU_Top.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
analyze -format $file_format Bin_to_Gray.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/Bin_to_Gray.v
Presto compilation completed successfully.
1
analyze -format $file_format BIT_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/BIT_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format CLK_DIV.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/CLK_DIV.v
Presto compilation completed successfully.
1
analyze -format $file_format CLK_GATE.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/CLK_GATE.v
Presto compilation completed successfully.
1
analyze -format $file_format Data_Samoling.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/Data_Samoling.v
Presto compilation completed successfully.
1
analyze -format $file_format DATA_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/DATA_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format Deselizer.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/Deselizer.v
Presto compilation completed successfully.
1
analyze -format $file_format Edge_Bit_CNTR.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/Edge_Bit_CNTR.v
Presto compilation completed successfully.
1
analyze -format $file_format FIFO.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/FIFO.v
Presto compilation completed successfully.
1
analyze -format $file_format FIFO_MEM.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/FIFO_MEM.v
Presto compilation completed successfully.
1
analyze -format $file_format FSM_TX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/FSM_TX.v
Presto compilation completed successfully.
1
analyze -format $file_format MUX_Divider.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/MUX_Divider.v
Presto compilation completed successfully.
1
analyze -format $file_format MUX_TX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/MUX_TX.v
Presto compilation completed successfully.
1
analyze -format $file_format Parity_Calc_TX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/Parity_Calc_TX.v
Presto compilation completed successfully.
1
analyze -format $file_format Parity_check.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/Parity_check.v
Presto compilation completed successfully.
1
analyze -format $file_format Pulse_Gen.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/Pulse_Gen.v
Presto compilation completed successfully.
1
analyze -format $file_format Register_File.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/Register_File.v
Presto compilation completed successfully.
1
analyze -format $file_format rptr_fifo.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/rptr_fifo.v
Presto compilation completed successfully.
1
analyze -format $file_format rptr_fifo_GRAYED.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/rptr_fifo_GRAYED.v
Presto compilation completed successfully.
1
analyze -format $file_format RST_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/RST_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format Serilizer_Tx.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/Serilizer_Tx.v
Presto compilation completed successfully.
1
analyze -format $file_format Stop_Chck.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/Stop_Chck.v
Presto compilation completed successfully.
1
analyze -format $file_format STRT_CHECK.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/STRT_CHECK.v
Presto compilation completed successfully.
1
analyze -format $file_format SYS_CTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/SYS_CTRL.v
Presto compilation completed successfully.
1
analyze -format $file_format SYS_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/SYS_TOP.v
Presto compilation completed successfully.
1
analyze -format $file_format TOP_UART_RX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/TOP_UART_RX.v
Presto compilation completed successfully.
1
analyze -format $file_format TOTAL_UART.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/TOTAL_UART.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_RX_FSM.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/UART_RX_FSM.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_Tx_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/UART_Tx_TOP.v
Presto compilation completed successfully.
1
analyze -format $file_format wptr_fifo.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/wptr_fifo.v
Presto compilation completed successfully.
1
analyze -format $file_format wptr_fifo_GRAYED.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/MY_SYSTEM//RTL/wptr_fifo_GRAYED.v
Presto compilation completed successfully.
1
elaborate -lib WORK SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 15 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SYN_FLOPS_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SYNC_RST_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "BUS_WIDTH=8,NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8_NUM_STAGES2 line 14 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Multi_FF_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SYN_FLOPS_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8_NUM_STAGES2 line 32 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      PG_FF_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8_NUM_STAGES2 line 47 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8_NUM_STAGES2 line 68 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_TOP' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,pointer_width=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 11 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/Pulse_Gen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      PG_FF_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_Divider'. (HDL-193)

Inferred memory devices in process
	in routine CLK_Divider line 12 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/CLK_DIV.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   div_CLK_FF_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   edge_count_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLKDIV_MUX'. (HDL-193)

Statistics for case statements in always block at line 14 in file
	'/home/IC/Projects/MY_SYSTEM//RTL/MUX_Divider.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            16            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'System_CTRL'. (HDL-193)

Statistics for case statements in always block at line 265 in file
	'/home/IC/Projects/MY_SYSTEM//RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           269            |    auto/auto     |
|           367            |    auto/auto     |
|           445            |    auto/auto     |
|           583            |    auto/auto     |
|           722            |    auto/auto     |
|           824            |    auto/auto     |
|           1052           |    auto/auto     |
|           1092           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1227 in file
	'/home/IC/Projects/MY_SYSTEM//RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1247           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1311 in file
	'/home/IC/Projects/MY_SYSTEM//RTL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1331           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine System_CTRL line 157 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Address_FF_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Address_FF_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine System_CTRL line 193 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    send_CNT_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    send_CNT_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine System_CTRL line 235 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    CU_STATE_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine System_CTRL line 1227 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/SYS_CTRL.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| Expected_NO_Frames_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
| Expected_NO_Frames_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine System_CTRL line 1311 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Frame_Counter_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'REG_FILE'. (HDL-193)

Inferred memory devices in process
	in routine REG_FILE line 23 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/Register_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     REG_MEM_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     REG_MEM_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine REG_FILE line 55 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/Register_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    adress_FF_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   REG_FILE/82    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'ALU_TOP'. (HDL-193)

Statistics for case statements in always block at line 15 in file
	'/home/IC/Projects/MY_SYSTEM//RTL/ALU_Top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_TOP line 115 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/ALU_Top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      A_FF_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B_FF_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEMORY'. (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEMORY line 17 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/FIFO_MEM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    fifo_MEM_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  FIFO_MEMORY/40  |   8    |    8    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'Wd_ptr_GREY'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Rd_ptr_GREY'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'BIT_SYNC' instantiated from design 'FIFO_TOP_DATA_WIDTH8_pointer_width4' with
	the parameters "2,4". (HDL-193)

Inferred memory devices in process
	in routine BIT_SYNC_NUM_STAGES2_BUS_WIDTH4 line 14 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SYNC_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SYN_FLOPS_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'TOP_TX_UART'. (HDL-193)

Inferred memory devices in process
	in routine TOP_TX_UART line 16 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/UART_Tx_TOP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    P_DATA_ff_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'TOP_RX_UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Wd_ptr'. (HDL-193)

Inferred memory devices in process
	in routine Wd_ptr line 12 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/wptr_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BINARY_TO_GRAY'. (HDL-193)

Statistics for case statements in always block at line 10 in file
	'/home/IC/Projects/MY_SYSTEM//RTL/Bin_to_Gray.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Rd_ptr'. (HDL-193)

Inferred memory devices in process
	in routine Rd_ptr line 15 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/rptr_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM_UART_TX'. (HDL-193)

Statistics for case statements in always block at line 37 in file
	'/home/IC/Projects/MY_SYSTEM//RTL/FSM_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_UART_TX line 22 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/FSM_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    CU_STATE_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     busy_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX'. (HDL-193)

Statistics for case statements in always block at line 12 in file
	'/home/IC/Projects/MY_SYSTEM//RTL/MUX_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MUX line 32 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/MUX_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    TX_OUT_FF_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'PARITY_CALC'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SERILIZER'. (HDL-193)

Inferred memory devices in process
	in routine SERILIZER line 16 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/Serilizer_Tx.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   bit_counter_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   SERILIZER/30   |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'FSM_RX_UART'. (HDL-193)

Statistics for case statements in always block at line 93 in file
	'/home/IC/Projects/MY_SYSTEM//RTL/UART_RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            96            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_RX_UART line 40 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/UART_RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM_RX_UART line 64 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/UART_RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    CU_STATE_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'EDGE_BIT_COUNTER'. (HDL-193)

Inferred memory devices in process
	in routine EDGE_BIT_COUNTER line 17 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/Edge_Bit_CNTR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    bit_count_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   edge_count_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   edge_count_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SAMPLING'. (HDL-193)

Inferred memory devices in process
	in routine DATA_SAMPLING line 19 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/Data_Samoling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    One_CONUT_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ZERO_Count_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SAMPLING line 89 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/Data_Samoling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    RX_IN_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'start_check'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DESERILIZER'. (HDL-193)

Inferred memory devices in process
	in routine DESERILIZER line 12 in file
		'/home/IC/Projects/MY_SYSTEM//RTL/Deselizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   deser_count_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (32 designs)              /home/IC/Projects/MY_SYSTEM/Backend/Synthesis/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
# REF CLOCK (100 MHz)
set CLK1_NAME REF_CLK
set CLK1_PER 10
#2. UART_RX CLOCK (115.2 KHz * 32)
set CLK2_NAME UART_CLK
set CLK2_PER 271.267
# Skew
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
#1. Master Clocks
create_clock -name $CLK1_NAME -period $CLK1_PER -waveform "0 [expr $CLK1_PER/2]" [get_ports REF_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK1_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK1_NAME]
create_clock -name $CLK2_NAME -period $CLK2_PER -waveform "0 [expr $CLK2_PER/2]" [get_ports UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK2_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK2_NAME]
#2. Generated clocks
create_generated_clock -master_clock $CLK2_NAME -source [get_ports UART_CLK]                        -name "UART_RX_CLK" [get_port U1_ClkDiv/O_div_clk]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "UART_RX_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "UART_RX_CLK"]
create_generated_clock -master_clock $CLK2_NAME -source [get_ports UART_CLK]                        -name "UART_TX_CLK" [get_port U0_ClkDiv/O_div_clk]                        -divide_by 32
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "UART_TX_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "UART_TX_CLK"]
create_generated_clock -master_clock $CLK1_NAME -source [get_ports REF_CLK]                        -name "ALU_CLK" [get_port U0_CLK_GATE/GATED_CLK]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "ALU_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "ALU_CLK"]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "$CLK1_NAME ALU_CLK"]                                 -group [get_clocks "$CLK2_NAME UART_TX_CLK UART_RX_CLK"]  
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay  [expr 0.2*$CLK2_PER]
set out_delay [expr 0.2*$CLK2_PER]
#Constrain Input Paths
set_input_delay $in_delay -clock $CLK2_NAME [get_port UART_RX_IN]
#Constrain Output Paths
set_output_delay $out_delay -clock UART_TX_CLK [get_port UART_TX_O]
set_output_delay $out_delay -clock $CLK2_NAME [get_port parity_error]
set_output_delay $out_delay -clock $CLK2_NAME [get_port framing_error]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port UART_RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.5 [get_port UART_TX_O]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
#set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 50 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU_TOP'
  Processing 'REG_FILE'
  Processing 'System_CTRL'
  Processing 'DESERILIZER'
Information: The register 'deser_count_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'stop_check'
  Processing 'start_check'
  Processing 'parity_check'
  Processing 'DATA_SAMPLING'
  Processing 'EDGE_BIT_COUNTER'
  Processing 'FSM_RX_UART'
  Processing 'TOP_RX_UART'
  Processing 'SERILIZER'
  Processing 'PARITY_CALC'
  Processing 'MUX'
  Processing 'FSM_UART_TX'
  Processing 'TOP_TX_UART'
  Processing 'UART'
  Processing 'CLK_Divider_0'
  Processing 'CLKDIV_MUX'
  Processing 'PULSE_GEN'
  Processing 'BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0'
  Processing 'BINARY_TO_GRAY_0'
  Processing 'Rd_ptr'
  Processing 'Rd_ptr_GREY'
  Processing 'Wd_ptr'
  Processing 'Wd_ptr_GREY'
  Processing 'FIFO_MEMORY'
  Processing 'FIFO_TOP_DATA_WIDTH8_pointer_width4'
  Processing 'DATA_SYNC_BUS_WIDTH8_NUM_STAGES2'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_TOP_DW_div_uns_0'
  Processing 'ALU_TOP_DW01_sub_0'
  Processing 'ALU_TOP_DW01_add_0'
  Processing 'ALU_TOP_DW01_cmp6_0'
  Processing 'DATA_SAMPLING_DW01_cmp6_0'
  Processing 'DATA_SAMPLING_DW01_dec_0'
  Processing 'DATA_SAMPLING_DW01_cmp6_1'
  Processing 'DATA_SAMPLING_DW01_inc_0'
  Processing 'DATA_SAMPLING_DW01_cmp6_2'
  Processing 'DATA_SAMPLING_DW01_cmp6_3'
  Processing 'DATA_SAMPLING_DW01_dec_1'
  Processing 'EDGE_BIT_COUNTER_DW01_cmp6_0'
  Processing 'FSM_RX_UART_DW01_cmp6_0'
  Processing 'CLK_Divider_1_DW01_inc_0'
  Processing 'CLK_Divider_1_DW01_cmp6_0'
  Processing 'CLK_Divider_1_DW01_cmp6_1'
  Processing 'CLK_Divider_1_DW01_cmp2_0'
  Processing 'CLK_Divider_0_DW01_inc_0'
  Processing 'CLK_Divider_0_DW01_cmp6_0'
  Processing 'CLK_Divider_0_DW01_cmp6_1'
  Processing 'CLK_Divider_0_DW01_cmp2_0'
  Processing 'ALU_TOP_DW02_mult_0'
  Processing 'ALU_TOP_DW01_add_1'
  Processing 'DW01_inc_width3'
  Processing 'DW02_mult_A_width3_B_width1'
  Processing 'DW01_inc_width3'
  Processing 'DW02_mult_A_width3_B_width1'
  Processing 'DW01_inc_width3'
  Processing 'DW02_mult_A_width3_B_width1'
  Processing 'DW01_inc_width3'
  Processing 'DW02_mult_A_width3_B_width1'
  Processing 'DW01_inc_width4'
  Processing 'EDGE_BIT_COUNTER_DW02_mult_0'
  Processing 'EDGE_BIT_COUNTER_DW01_inc_0'
  Processing 'EDGE_BIT_COUNTER_DW02_mult_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   46084.3      0.76       5.9       0.3                          
    0:00:06   46084.3      0.76       5.9       0.3                          
    0:00:06   46084.3      0.76       5.9       0.3                          
    0:00:06   46061.9      0.75       5.8       0.3                          
    0:00:06   46061.9      0.75       5.8       0.3                          
    0:00:07   25499.1      2.55      33.5       0.0                          
    0:00:07   25233.2      1.74      17.0       0.0                          
    0:00:07   25101.4      1.38      13.4       0.0                          
    0:00:07   25107.2      1.32      12.5       0.0                          
    0:00:08   25109.6      1.26      10.9       0.0                          
    0:00:08   25120.2      1.31      10.4       0.0                          
    0:00:08   25117.8      1.10       8.8       0.0                          
    0:00:08   25116.7      1.09       8.7       0.0                          
    0:00:08   25142.5      1.08       8.6       0.0                          
    0:00:08   25161.4      1.07       8.5       0.0                          
    0:00:08   25161.4      1.07       8.5       0.0                          
    0:00:08   25123.7      1.07       8.5       0.0                          
    0:00:08   25123.7      1.07       8.5       0.0                          
    0:00:08   25123.7      1.07       8.5       0.0                          
    0:00:08   25123.7      1.07       8.5       0.0                          
    0:00:08   25123.7      1.07       8.5       0.0                          
    0:00:08   25122.5      0.62       4.9       0.0 U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[6][0]/D
    0:00:08   25154.3      0.41       3.2       0.0 U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[6][0]/D
    0:00:08   25141.4      0.38       3.0       0.0 U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[6][0]/D
    0:00:09   25095.5      0.32       2.6       0.0 U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[6][0]/D
    0:00:09   24928.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   24928.4      0.00       0.0       0.0                          
    0:00:09   24928.4      0.00       0.0       0.0                          
    0:00:09   24886.0      0.00       0.0       3.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   24886.0      0.00       0.0       3.3                          
    0:00:09   24896.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   24896.6      0.00       0.0       0.0                          
    0:00:09   24896.6      0.00       0.0       0.0                          
    0:00:09   24766.0      0.01       0.1       0.0                          
    0:00:09   24722.5      0.02       0.2       0.0                          
    0:00:09   24718.9      0.02       0.2       0.0                          
    0:00:09   24718.9      0.02       0.2       0.0                          
    0:00:09   24718.9      0.02       0.2       0.0                          
    0:00:09   24718.9      0.02       0.2       0.0                          
    0:00:09   24716.6      0.00       0.0       0.0                          
    0:00:09   24240.0      0.90       7.2       0.0                          
    0:00:09   24182.4      1.05       8.4       0.0                          
    0:00:09   24151.8      1.06       8.5       0.0                          
    0:00:09   24141.2      1.01       8.1       0.0                          
    0:00:09   24141.2      1.01       8.1       0.0                          
    0:00:09   24141.2      1.01       8.1       0.0                          
    0:00:09   24141.2      1.01       8.1       0.0                          
    0:00:09   24141.2      1.01       8.1       0.0                          
    0:00:10   24362.4      0.16       1.3       0.0 U0_UART_FIFO/u0_FIFO_MEM/fifo_MEM_reg[6][0]/D
    0:00:10   24481.2      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/MY_SYSTEM/Backend/Synthesis/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/MY_SYSTEM/Backend/Synthesis/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/MY_SYSTEM/Backend/Synthesis/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
347
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
4
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 