
/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
 */

/*
 * Copyright (C) 2020 GreenWaves Technologies
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef __ARCHI_RISCV_DBG_DM_REGS__
#define __ARCHI_RISCV_DBG_DM_REGS__

#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)


#endif




//
// REGISTERS
//

// Abstract Data 0
#define RISCV_DBG_DM_DATA0_OFFSET                0x4

// Abstract Data 1
#define RISCV_DBG_DM_DATA1_OFFSET                0x5

// Debug Module Control
#define RISCV_DBG_DM_DMCONTROL_OFFSET            0x10

// Debug Module Status
#define RISCV_DBG_DM_DMSTATUS_OFFSET             0x11

// Hart Info
#define RISCV_DBG_DM_HARTINFO_OFFSET             0x12

// Abstract Control and Status
#define RISCV_DBG_DM_ABSTRACTCS_OFFSET           0x16

// Abstract Command
#define RISCV_DBG_DM_COMMAND_OFFSET              0x17

// System Bus Access Control and Status
#define RISCV_DBG_DM_SBCS_OFFSET                 0x38

// Program Buffer 0
#define RISCV_DBG_DM_PROGBUF0_OFFSET             0x20

// Program Buffer 1
#define RISCV_DBG_DM_PROGBUF1_OFFSET             0x21

// Program Buffer 2
#define RISCV_DBG_DM_PROGBUF2_OFFSET             0x22

// Program Buffer 3
#define RISCV_DBG_DM_PROGBUF3_OFFSET             0x23

// Program Buffer 4
#define RISCV_DBG_DM_PROGBUF4_OFFSET             0x24

// Program Buffer 5
#define RISCV_DBG_DM_PROGBUF5_OFFSET             0x25

// Program Buffer 6
#define RISCV_DBG_DM_PROGBUF6_OFFSET             0x26

// Program Buffer 7
#define RISCV_DBG_DM_PROGBUF7_OFFSET             0x27

// System Bus Address 31:0
#define RISCV_DBG_DM_SBADDRESS0_OFFSET           0x39

// Debug Module Control and Status 2
#define RISCV_DBG_DM_DMCS2_OFFSET                0x32

// System Bus data 31:0
#define RISCV_DBG_DM_SBDATA0_OFFSET              0x3c

#endif
