
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rtcwake_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a10 <.init>:
  401a10:	stp	x29, x30, [sp, #-16]!
  401a14:	mov	x29, sp
  401a18:	bl	401fb0 <ferror@plt+0x60>
  401a1c:	ldp	x29, x30, [sp], #16
  401a20:	ret

Disassembly of section .plt:

0000000000401a30 <memcpy@plt-0x20>:
  401a30:	stp	x16, x30, [sp, #-16]!
  401a34:	adrp	x16, 41b000 <ferror@plt+0x190b0>
  401a38:	ldr	x17, [x16, #4088]
  401a3c:	add	x16, x16, #0xff8
  401a40:	br	x17
  401a44:	nop
  401a48:	nop
  401a4c:	nop

0000000000401a50 <memcpy@plt>:
  401a50:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401a54:	ldr	x17, [x16]
  401a58:	add	x16, x16, #0x0
  401a5c:	br	x17

0000000000401a60 <tcflush@plt>:
  401a60:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401a64:	ldr	x17, [x16, #8]
  401a68:	add	x16, x16, #0x8
  401a6c:	br	x17

0000000000401a70 <_exit@plt>:
  401a70:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401a74:	ldr	x17, [x16, #16]
  401a78:	add	x16, x16, #0x10
  401a7c:	br	x17

0000000000401a80 <strtoul@plt>:
  401a80:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401a84:	ldr	x17, [x16, #24]
  401a88:	add	x16, x16, #0x18
  401a8c:	br	x17

0000000000401a90 <strlen@plt>:
  401a90:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401a94:	ldr	x17, [x16, #32]
  401a98:	add	x16, x16, #0x20
  401a9c:	br	x17

0000000000401aa0 <fputs@plt>:
  401aa0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401aa4:	ldr	x17, [x16, #40]
  401aa8:	add	x16, x16, #0x28
  401aac:	br	x17

0000000000401ab0 <exit@plt>:
  401ab0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401ab4:	ldr	x17, [x16, #48]
  401ab8:	add	x16, x16, #0x30
  401abc:	br	x17

0000000000401ac0 <dup@plt>:
  401ac0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401ac4:	ldr	x17, [x16, #56]
  401ac8:	add	x16, x16, #0x38
  401acc:	br	x17

0000000000401ad0 <strtoimax@plt>:
  401ad0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401ad4:	ldr	x17, [x16, #64]
  401ad8:	add	x16, x16, #0x40
  401adc:	br	x17

0000000000401ae0 <strtoll@plt>:
  401ae0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401ae4:	ldr	x17, [x16, #72]
  401ae8:	add	x16, x16, #0x48
  401aec:	br	x17

0000000000401af0 <strtod@plt>:
  401af0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401af4:	ldr	x17, [x16, #80]
  401af8:	add	x16, x16, #0x50
  401afc:	br	x17

0000000000401b00 <localtime_r@plt>:
  401b00:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401b04:	ldr	x17, [x16, #88]
  401b08:	add	x16, x16, #0x58
  401b0c:	br	x17

0000000000401b10 <setenv@plt>:
  401b10:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401b14:	ldr	x17, [x16, #96]
  401b18:	add	x16, x16, #0x60
  401b1c:	br	x17

0000000000401b20 <strftime@plt>:
  401b20:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401b24:	ldr	x17, [x16, #104]
  401b28:	add	x16, x16, #0x68
  401b2c:	br	x17

0000000000401b30 <__cxa_atexit@plt>:
  401b30:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401b34:	ldr	x17, [x16, #112]
  401b38:	add	x16, x16, #0x70
  401b3c:	br	x17

0000000000401b40 <fputc@plt>:
  401b40:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401b44:	ldr	x17, [x16, #120]
  401b48:	add	x16, x16, #0x78
  401b4c:	br	x17

0000000000401b50 <ctime@plt>:
  401b50:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401b54:	ldr	x17, [x16, #128]
  401b58:	add	x16, x16, #0x80
  401b5c:	br	x17

0000000000401b60 <strptime@plt>:
  401b60:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401b64:	ldr	x17, [x16, #136]
  401b68:	add	x16, x16, #0x88
  401b6c:	br	x17

0000000000401b70 <__fpending@plt>:
  401b70:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401b74:	ldr	x17, [x16, #144]
  401b78:	add	x16, x16, #0x90
  401b7c:	br	x17

0000000000401b80 <snprintf@plt>:
  401b80:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401b84:	ldr	x17, [x16, #152]
  401b88:	add	x16, x16, #0x98
  401b8c:	br	x17

0000000000401b90 <localeconv@plt>:
  401b90:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401b94:	ldr	x17, [x16, #160]
  401b98:	add	x16, x16, #0xa0
  401b9c:	br	x17

0000000000401ba0 <stpcpy@plt>:
  401ba0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401ba4:	ldr	x17, [x16, #168]
  401ba8:	add	x16, x16, #0xa8
  401bac:	br	x17

0000000000401bb0 <fileno@plt>:
  401bb0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401bb4:	ldr	x17, [x16, #176]
  401bb8:	add	x16, x16, #0xb0
  401bbc:	br	x17

0000000000401bc0 <localtime@plt>:
  401bc0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401bc4:	ldr	x17, [x16, #184]
  401bc8:	add	x16, x16, #0xb8
  401bcc:	br	x17

0000000000401bd0 <fclose@plt>:
  401bd0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401bd4:	ldr	x17, [x16, #192]
  401bd8:	add	x16, x16, #0xc0
  401bdc:	br	x17

0000000000401be0 <fopen@plt>:
  401be0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401be4:	ldr	x17, [x16, #200]
  401be8:	add	x16, x16, #0xc8
  401bec:	br	x17

0000000000401bf0 <time@plt>:
  401bf0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401bf4:	ldr	x17, [x16, #208]
  401bf8:	add	x16, x16, #0xd0
  401bfc:	br	x17

0000000000401c00 <malloc@plt>:
  401c00:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401c04:	ldr	x17, [x16, #216]
  401c08:	add	x16, x16, #0xd8
  401c0c:	br	x17

0000000000401c10 <open@plt>:
  401c10:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401c14:	ldr	x17, [x16, #224]
  401c18:	add	x16, x16, #0xe0
  401c1c:	br	x17

0000000000401c20 <poll@plt>:
  401c20:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401c24:	ldr	x17, [x16, #232]
  401c28:	add	x16, x16, #0xe8
  401c2c:	br	x17

0000000000401c30 <tzset@plt>:
  401c30:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401c34:	ldr	x17, [x16, #240]
  401c38:	add	x16, x16, #0xf0
  401c3c:	br	x17

0000000000401c40 <strncmp@plt>:
  401c40:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401c44:	ldr	x17, [x16, #248]
  401c48:	add	x16, x16, #0xf8
  401c4c:	br	x17

0000000000401c50 <bindtextdomain@plt>:
  401c50:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401c54:	ldr	x17, [x16, #256]
  401c58:	add	x16, x16, #0x100
  401c5c:	br	x17

0000000000401c60 <__libc_start_main@plt>:
  401c60:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401c64:	ldr	x17, [x16, #264]
  401c68:	add	x16, x16, #0x108
  401c6c:	br	x17

0000000000401c70 <fgetc@plt>:
  401c70:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401c74:	ldr	x17, [x16, #272]
  401c78:	add	x16, x16, #0x110
  401c7c:	br	x17

0000000000401c80 <memset@plt>:
  401c80:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401c84:	ldr	x17, [x16, #280]
  401c88:	add	x16, x16, #0x118
  401c8c:	br	x17

0000000000401c90 <gettimeofday@plt>:
  401c90:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401c94:	ldr	x17, [x16, #288]
  401c98:	add	x16, x16, #0x120
  401c9c:	br	x17

0000000000401ca0 <gmtime_r@plt>:
  401ca0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401ca4:	ldr	x17, [x16, #296]
  401ca8:	add	x16, x16, #0x128
  401cac:	br	x17

0000000000401cb0 <execv@plt>:
  401cb0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401cb4:	ldr	x17, [x16, #304]
  401cb8:	add	x16, x16, #0x130
  401cbc:	br	x17

0000000000401cc0 <gmtime@plt>:
  401cc0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401cc4:	ldr	x17, [x16, #312]
  401cc8:	add	x16, x16, #0x138
  401ccc:	br	x17

0000000000401cd0 <realloc@plt>:
  401cd0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401cd4:	ldr	x17, [x16, #320]
  401cd8:	add	x16, x16, #0x140
  401cdc:	br	x17

0000000000401ce0 <strdup@plt>:
  401ce0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401ce4:	ldr	x17, [x16, #328]
  401ce8:	add	x16, x16, #0x148
  401cec:	br	x17

0000000000401cf0 <close@plt>:
  401cf0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401cf4:	ldr	x17, [x16, #336]
  401cf8:	add	x16, x16, #0x150
  401cfc:	br	x17

0000000000401d00 <__gmon_start__@plt>:
  401d00:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401d04:	ldr	x17, [x16, #344]
  401d08:	add	x16, x16, #0x158
  401d0c:	br	x17

0000000000401d10 <mktime@plt>:
  401d10:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401d14:	ldr	x17, [x16, #352]
  401d18:	add	x16, x16, #0x160
  401d1c:	br	x17

0000000000401d20 <strtoumax@plt>:
  401d20:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401d24:	ldr	x17, [x16, #360]
  401d28:	add	x16, x16, #0x168
  401d2c:	br	x17

0000000000401d30 <abort@plt>:
  401d30:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401d34:	ldr	x17, [x16, #368]
  401d38:	add	x16, x16, #0x170
  401d3c:	br	x17

0000000000401d40 <access@plt>:
  401d40:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401d44:	ldr	x17, [x16, #376]
  401d48:	add	x16, x16, #0x178
  401d4c:	br	x17

0000000000401d50 <memcmp@plt>:
  401d50:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401d54:	ldr	x17, [x16, #384]
  401d58:	add	x16, x16, #0x180
  401d5c:	br	x17

0000000000401d60 <textdomain@plt>:
  401d60:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401d64:	ldr	x17, [x16, #392]
  401d68:	add	x16, x16, #0x188
  401d6c:	br	x17

0000000000401d70 <getopt_long@plt>:
  401d70:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401d74:	ldr	x17, [x16, #400]
  401d78:	add	x16, x16, #0x190
  401d7c:	br	x17

0000000000401d80 <strcmp@plt>:
  401d80:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401d84:	ldr	x17, [x16, #408]
  401d88:	add	x16, x16, #0x198
  401d8c:	br	x17

0000000000401d90 <warn@plt>:
  401d90:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401d94:	ldr	x17, [x16, #416]
  401d98:	add	x16, x16, #0x1a0
  401d9c:	br	x17

0000000000401da0 <__ctype_b_loc@plt>:
  401da0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401da4:	ldr	x17, [x16, #424]
  401da8:	add	x16, x16, #0x1a8
  401dac:	br	x17

0000000000401db0 <strtol@plt>:
  401db0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401db4:	ldr	x17, [x16, #432]
  401db8:	add	x16, x16, #0x1b0
  401dbc:	br	x17

0000000000401dc0 <free@plt>:
  401dc0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401dc4:	ldr	x17, [x16, #440]
  401dc8:	add	x16, x16, #0x1b8
  401dcc:	br	x17

0000000000401dd0 <sync@plt>:
  401dd0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401dd4:	ldr	x17, [x16, #448]
  401dd8:	add	x16, x16, #0x1c0
  401ddc:	br	x17

0000000000401de0 <strncasecmp@plt>:
  401de0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401de4:	ldr	x17, [x16, #456]
  401de8:	add	x16, x16, #0x1c8
  401dec:	br	x17

0000000000401df0 <nanosleep@plt>:
  401df0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401df4:	ldr	x17, [x16, #464]
  401df8:	add	x16, x16, #0x1d0
  401dfc:	br	x17

0000000000401e00 <vasprintf@plt>:
  401e00:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401e04:	ldr	x17, [x16, #472]
  401e08:	add	x16, x16, #0x1d8
  401e0c:	br	x17

0000000000401e10 <strndup@plt>:
  401e10:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401e14:	ldr	x17, [x16, #480]
  401e18:	add	x16, x16, #0x1e0
  401e1c:	br	x17

0000000000401e20 <strspn@plt>:
  401e20:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401e24:	ldr	x17, [x16, #488]
  401e28:	add	x16, x16, #0x1e8
  401e2c:	br	x17

0000000000401e30 <strchr@plt>:
  401e30:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401e34:	ldr	x17, [x16, #496]
  401e38:	add	x16, x16, #0x1f0
  401e3c:	br	x17

0000000000401e40 <fflush@plt>:
  401e40:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401e44:	ldr	x17, [x16, #504]
  401e48:	add	x16, x16, #0x1f8
  401e4c:	br	x17

0000000000401e50 <warnx@plt>:
  401e50:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401e54:	ldr	x17, [x16, #512]
  401e58:	add	x16, x16, #0x200
  401e5c:	br	x17

0000000000401e60 <read@plt>:
  401e60:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401e64:	ldr	x17, [x16, #520]
  401e68:	add	x16, x16, #0x208
  401e6c:	br	x17

0000000000401e70 <isatty@plt>:
  401e70:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401e74:	ldr	x17, [x16, #528]
  401e78:	add	x16, x16, #0x210
  401e7c:	br	x17

0000000000401e80 <asctime@plt>:
  401e80:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401e84:	ldr	x17, [x16, #536]
  401e88:	add	x16, x16, #0x218
  401e8c:	br	x17

0000000000401e90 <errx@plt>:
  401e90:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401e94:	ldr	x17, [x16, #544]
  401e98:	add	x16, x16, #0x220
  401e9c:	br	x17

0000000000401ea0 <strcspn@plt>:
  401ea0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401ea4:	ldr	x17, [x16, #552]
  401ea8:	add	x16, x16, #0x228
  401eac:	br	x17

0000000000401eb0 <printf@plt>:
  401eb0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401eb4:	ldr	x17, [x16, #560]
  401eb8:	add	x16, x16, #0x230
  401ebc:	br	x17

0000000000401ec0 <__assert_fail@plt>:
  401ec0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401ec4:	ldr	x17, [x16, #568]
  401ec8:	add	x16, x16, #0x238
  401ecc:	br	x17

0000000000401ed0 <__errno_location@plt>:
  401ed0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401ed4:	ldr	x17, [x16, #576]
  401ed8:	add	x16, x16, #0x240
  401edc:	br	x17

0000000000401ee0 <putchar@plt>:
  401ee0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401ee4:	ldr	x17, [x16, #584]
  401ee8:	add	x16, x16, #0x248
  401eec:	br	x17

0000000000401ef0 <gettext@plt>:
  401ef0:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401ef4:	ldr	x17, [x16, #592]
  401ef8:	add	x16, x16, #0x250
  401efc:	br	x17

0000000000401f00 <fprintf@plt>:
  401f00:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401f04:	ldr	x17, [x16, #600]
  401f08:	add	x16, x16, #0x258
  401f0c:	br	x17

0000000000401f10 <fgets@plt>:
  401f10:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401f14:	ldr	x17, [x16, #608]
  401f18:	add	x16, x16, #0x260
  401f1c:	br	x17

0000000000401f20 <err@plt>:
  401f20:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401f24:	ldr	x17, [x16, #616]
  401f28:	add	x16, x16, #0x268
  401f2c:	br	x17

0000000000401f30 <ioctl@plt>:
  401f30:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401f34:	ldr	x17, [x16, #624]
  401f38:	add	x16, x16, #0x270
  401f3c:	br	x17

0000000000401f40 <setlocale@plt>:
  401f40:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401f44:	ldr	x17, [x16, #632]
  401f48:	add	x16, x16, #0x278
  401f4c:	br	x17

0000000000401f50 <ferror@plt>:
  401f50:	adrp	x16, 41c000 <ferror@plt+0x1a0b0>
  401f54:	ldr	x17, [x16, #640]
  401f58:	add	x16, x16, #0x280
  401f5c:	br	x17

Disassembly of section .text:

0000000000401f60 <.text>:
  401f60:	mov	x29, #0x0                   	// #0
  401f64:	mov	x30, #0x0                   	// #0
  401f68:	mov	x5, x0
  401f6c:	ldr	x1, [sp]
  401f70:	add	x2, sp, #0x8
  401f74:	mov	x6, sp
  401f78:	movz	x0, #0x0, lsl #48
  401f7c:	movk	x0, #0x0, lsl #32
  401f80:	movk	x0, #0x40, lsl #16
  401f84:	movk	x0, #0x367c
  401f88:	movz	x3, #0x0, lsl #48
  401f8c:	movk	x3, #0x0, lsl #32
  401f90:	movk	x3, #0x40, lsl #16
  401f94:	movk	x3, #0x90a8
  401f98:	movz	x4, #0x0, lsl #48
  401f9c:	movk	x4, #0x0, lsl #32
  401fa0:	movk	x4, #0x40, lsl #16
  401fa4:	movk	x4, #0x9128
  401fa8:	bl	401c60 <__libc_start_main@plt>
  401fac:	bl	401d30 <abort@plt>
  401fb0:	adrp	x0, 41b000 <ferror@plt+0x190b0>
  401fb4:	ldr	x0, [x0, #4064]
  401fb8:	cbz	x0, 401fc0 <ferror@plt+0x70>
  401fbc:	b	401d00 <__gmon_start__@plt>
  401fc0:	ret
  401fc4:	stp	x29, x30, [sp, #-32]!
  401fc8:	mov	x29, sp
  401fcc:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  401fd0:	add	x0, x0, #0x2d8
  401fd4:	str	x0, [sp, #24]
  401fd8:	ldr	x0, [sp, #24]
  401fdc:	str	x0, [sp, #24]
  401fe0:	ldr	x1, [sp, #24]
  401fe4:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  401fe8:	add	x0, x0, #0x2d8
  401fec:	cmp	x1, x0
  401ff0:	b.eq	40202c <ferror@plt+0xdc>  // b.none
  401ff4:	adrp	x0, 409000 <ferror@plt+0x70b0>
  401ff8:	add	x0, x0, #0x158
  401ffc:	ldr	x0, [x0]
  402000:	str	x0, [sp, #16]
  402004:	ldr	x0, [sp, #16]
  402008:	str	x0, [sp, #16]
  40200c:	ldr	x0, [sp, #16]
  402010:	cmp	x0, #0x0
  402014:	b.eq	402030 <ferror@plt+0xe0>  // b.none
  402018:	ldr	x1, [sp, #16]
  40201c:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  402020:	add	x0, x0, #0x2d8
  402024:	blr	x1
  402028:	b	402030 <ferror@plt+0xe0>
  40202c:	nop
  402030:	ldp	x29, x30, [sp], #32
  402034:	ret
  402038:	stp	x29, x30, [sp, #-48]!
  40203c:	mov	x29, sp
  402040:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  402044:	add	x0, x0, #0x2d8
  402048:	str	x0, [sp, #40]
  40204c:	ldr	x0, [sp, #40]
  402050:	str	x0, [sp, #40]
  402054:	ldr	x1, [sp, #40]
  402058:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  40205c:	add	x0, x0, #0x2d8
  402060:	sub	x0, x1, x0
  402064:	asr	x0, x0, #3
  402068:	lsr	x1, x0, #63
  40206c:	add	x0, x1, x0
  402070:	asr	x0, x0, #1
  402074:	str	x0, [sp, #32]
  402078:	ldr	x0, [sp, #32]
  40207c:	cmp	x0, #0x0
  402080:	b.eq	4020c0 <ferror@plt+0x170>  // b.none
  402084:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402088:	add	x0, x0, #0x160
  40208c:	ldr	x0, [x0]
  402090:	str	x0, [sp, #24]
  402094:	ldr	x0, [sp, #24]
  402098:	str	x0, [sp, #24]
  40209c:	ldr	x0, [sp, #24]
  4020a0:	cmp	x0, #0x0
  4020a4:	b.eq	4020c4 <ferror@plt+0x174>  // b.none
  4020a8:	ldr	x2, [sp, #24]
  4020ac:	ldr	x1, [sp, #32]
  4020b0:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4020b4:	add	x0, x0, #0x2d8
  4020b8:	blr	x2
  4020bc:	b	4020c4 <ferror@plt+0x174>
  4020c0:	nop
  4020c4:	ldp	x29, x30, [sp], #48
  4020c8:	ret
  4020cc:	stp	x29, x30, [sp, #-16]!
  4020d0:	mov	x29, sp
  4020d4:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4020d8:	add	x0, x0, #0x318
  4020dc:	ldrb	w0, [x0]
  4020e0:	and	x0, x0, #0xff
  4020e4:	cmp	x0, #0x0
  4020e8:	b.ne	402104 <ferror@plt+0x1b4>  // b.any
  4020ec:	bl	401fc4 <ferror@plt+0x74>
  4020f0:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4020f4:	add	x0, x0, #0x318
  4020f8:	mov	w1, #0x1                   	// #1
  4020fc:	strb	w1, [x0]
  402100:	b	402108 <ferror@plt+0x1b8>
  402104:	nop
  402108:	ldp	x29, x30, [sp], #16
  40210c:	ret
  402110:	stp	x29, x30, [sp, #-16]!
  402114:	mov	x29, sp
  402118:	bl	402038 <ferror@plt+0xe8>
  40211c:	nop
  402120:	ldp	x29, x30, [sp], #16
  402124:	ret
  402128:	stp	x29, x30, [sp, #-48]!
  40212c:	mov	x29, sp
  402130:	str	w0, [sp, #28]
  402134:	ldr	w1, [sp, #28]
  402138:	mov	w0, #0xde83                	// #56963
  40213c:	movk	w0, #0x431b, lsl #16
  402140:	umull	x0, w1, w0
  402144:	lsr	x0, x0, #32
  402148:	lsr	w0, w0, #18
  40214c:	mov	w0, w0
  402150:	str	x0, [sp, #32]
  402154:	ldr	w1, [sp, #28]
  402158:	mov	w0, #0xde83                	// #56963
  40215c:	movk	w0, #0x431b, lsl #16
  402160:	umull	x0, w1, w0
  402164:	lsr	x0, x0, #32
  402168:	lsr	w0, w0, #18
  40216c:	mov	w2, #0x4240                	// #16960
  402170:	movk	w2, #0xf, lsl #16
  402174:	mul	w0, w0, w2
  402178:	sub	w0, w1, w0
  40217c:	mov	w1, w0
  402180:	mov	x0, x1
  402184:	lsl	x0, x0, #5
  402188:	sub	x0, x0, x1
  40218c:	lsl	x0, x0, #2
  402190:	add	x0, x0, x1
  402194:	lsl	x0, x0, #3
  402198:	str	x0, [sp, #40]
  40219c:	add	x0, sp, #0x20
  4021a0:	mov	x1, #0x0                   	// #0
  4021a4:	bl	401df0 <nanosleep@plt>
  4021a8:	ldp	x29, x30, [sp], #48
  4021ac:	ret
  4021b0:	stp	x29, x30, [sp, #-48]!
  4021b4:	mov	x29, sp
  4021b8:	str	x0, [sp, #24]
  4021bc:	ldr	x0, [sp, #24]
  4021c0:	bl	401b70 <__fpending@plt>
  4021c4:	cmp	x0, #0x0
  4021c8:	cset	w0, ne  // ne = any
  4021cc:	and	w0, w0, #0xff
  4021d0:	str	w0, [sp, #44]
  4021d4:	ldr	x0, [sp, #24]
  4021d8:	bl	401f50 <ferror@plt>
  4021dc:	cmp	w0, #0x0
  4021e0:	cset	w0, ne  // ne = any
  4021e4:	and	w0, w0, #0xff
  4021e8:	str	w0, [sp, #40]
  4021ec:	ldr	x0, [sp, #24]
  4021f0:	bl	401bd0 <fclose@plt>
  4021f4:	cmp	w0, #0x0
  4021f8:	cset	w0, ne  // ne = any
  4021fc:	and	w0, w0, #0xff
  402200:	str	w0, [sp, #36]
  402204:	ldr	w0, [sp, #40]
  402208:	cmp	w0, #0x0
  40220c:	b.ne	402238 <ferror@plt+0x2e8>  // b.any
  402210:	ldr	w0, [sp, #36]
  402214:	cmp	w0, #0x0
  402218:	b.eq	402264 <ferror@plt+0x314>  // b.none
  40221c:	ldr	w0, [sp, #44]
  402220:	cmp	w0, #0x0
  402224:	b.ne	402238 <ferror@plt+0x2e8>  // b.any
  402228:	bl	401ed0 <__errno_location@plt>
  40222c:	ldr	w0, [x0]
  402230:	cmp	w0, #0x9
  402234:	b.eq	402264 <ferror@plt+0x314>  // b.none
  402238:	ldr	w0, [sp, #36]
  40223c:	cmp	w0, #0x0
  402240:	b.ne	40225c <ferror@plt+0x30c>  // b.any
  402244:	bl	401ed0 <__errno_location@plt>
  402248:	ldr	w0, [x0]
  40224c:	cmp	w0, #0x20
  402250:	b.eq	40225c <ferror@plt+0x30c>  // b.none
  402254:	bl	401ed0 <__errno_location@plt>
  402258:	str	wzr, [x0]
  40225c:	mov	w0, #0xffffffff            	// #-1
  402260:	b	402268 <ferror@plt+0x318>
  402264:	mov	w0, #0x0                   	// #0
  402268:	ldp	x29, x30, [sp], #48
  40226c:	ret
  402270:	stp	x29, x30, [sp, #-48]!
  402274:	mov	x29, sp
  402278:	str	x0, [sp, #24]
  40227c:	bl	401ed0 <__errno_location@plt>
  402280:	str	wzr, [x0]
  402284:	ldr	x0, [sp, #24]
  402288:	bl	401f50 <ferror@plt>
  40228c:	cmp	w0, #0x0
  402290:	b.ne	4022ec <ferror@plt+0x39c>  // b.any
  402294:	ldr	x0, [sp, #24]
  402298:	bl	401e40 <fflush@plt>
  40229c:	cmp	w0, #0x0
  4022a0:	b.ne	4022ec <ferror@plt+0x39c>  // b.any
  4022a4:	ldr	x0, [sp, #24]
  4022a8:	bl	401bb0 <fileno@plt>
  4022ac:	str	w0, [sp, #44]
  4022b0:	ldr	w0, [sp, #44]
  4022b4:	cmp	w0, #0x0
  4022b8:	b.lt	4022f4 <ferror@plt+0x3a4>  // b.tstop
  4022bc:	ldr	w0, [sp, #44]
  4022c0:	bl	401ac0 <dup@plt>
  4022c4:	str	w0, [sp, #44]
  4022c8:	ldr	w0, [sp, #44]
  4022cc:	cmp	w0, #0x0
  4022d0:	b.lt	4022f4 <ferror@plt+0x3a4>  // b.tstop
  4022d4:	ldr	w0, [sp, #44]
  4022d8:	bl	401cf0 <close@plt>
  4022dc:	cmp	w0, #0x0
  4022e0:	b.ne	4022f4 <ferror@plt+0x3a4>  // b.any
  4022e4:	mov	w0, #0x0                   	// #0
  4022e8:	b	402314 <ferror@plt+0x3c4>
  4022ec:	nop
  4022f0:	b	4022f8 <ferror@plt+0x3a8>
  4022f4:	nop
  4022f8:	bl	401ed0 <__errno_location@plt>
  4022fc:	ldr	w0, [x0]
  402300:	cmp	w0, #0x9
  402304:	b.ne	402310 <ferror@plt+0x3c0>  // b.any
  402308:	mov	w0, #0x0                   	// #0
  40230c:	b	402314 <ferror@plt+0x3c4>
  402310:	mov	w0, #0xffffffff            	// #-1
  402314:	ldp	x29, x30, [sp], #48
  402318:	ret
  40231c:	stp	x29, x30, [sp, #-16]!
  402320:	mov	x29, sp
  402324:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  402328:	add	x0, x0, #0x2f0
  40232c:	ldr	x0, [x0]
  402330:	bl	402270 <ferror@plt+0x320>
  402334:	cmp	w0, #0x0
  402338:	b.eq	402388 <ferror@plt+0x438>  // b.none
  40233c:	bl	401ed0 <__errno_location@plt>
  402340:	ldr	w0, [x0]
  402344:	cmp	w0, #0x20
  402348:	b.eq	402388 <ferror@plt+0x438>  // b.none
  40234c:	bl	401ed0 <__errno_location@plt>
  402350:	ldr	w0, [x0]
  402354:	cmp	w0, #0x0
  402358:	b.eq	402370 <ferror@plt+0x420>  // b.none
  40235c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402360:	add	x0, x0, #0x168
  402364:	bl	401ef0 <gettext@plt>
  402368:	bl	401d90 <warn@plt>
  40236c:	b	402380 <ferror@plt+0x430>
  402370:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402374:	add	x0, x0, #0x168
  402378:	bl	401ef0 <gettext@plt>
  40237c:	bl	401e50 <warnx@plt>
  402380:	mov	w0, #0x1                   	// #1
  402384:	bl	401a70 <_exit@plt>
  402388:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  40238c:	add	x0, x0, #0x2d8
  402390:	ldr	x0, [x0]
  402394:	bl	402270 <ferror@plt+0x320>
  402398:	cmp	w0, #0x0
  40239c:	b.eq	4023a8 <ferror@plt+0x458>  // b.none
  4023a0:	mov	w0, #0x1                   	// #1
  4023a4:	bl	401a70 <_exit@plt>
  4023a8:	nop
  4023ac:	ldp	x29, x30, [sp], #16
  4023b0:	ret
  4023b4:	stp	x29, x30, [sp, #-16]!
  4023b8:	mov	x29, sp
  4023bc:	adrp	x0, 402000 <ferror@plt+0xb0>
  4023c0:	add	x0, x0, #0x31c
  4023c4:	bl	409130 <ferror@plt+0x71e0>
  4023c8:	nop
  4023cc:	ldp	x29, x30, [sp], #16
  4023d0:	ret
  4023d4:	stp	x29, x30, [sp, #-48]!
  4023d8:	mov	x29, sp
  4023dc:	str	x0, [sp, #40]
  4023e0:	str	x1, [sp, #32]
  4023e4:	str	w2, [sp, #28]
  4023e8:	ldr	w2, [sp, #28]
  4023ec:	ldr	x1, [sp, #32]
  4023f0:	ldr	x0, [sp, #40]
  4023f4:	bl	401b10 <setenv@plt>
  4023f8:	cmp	w0, #0x0
  4023fc:	b.eq	40241c <ferror@plt+0x4cc>  // b.none
  402400:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402404:	add	x0, x0, #0x178
  402408:	bl	401ef0 <gettext@plt>
  40240c:	ldr	x2, [sp, #40]
  402410:	mov	x1, x0
  402414:	mov	w0, #0x1                   	// #1
  402418:	bl	401f20 <err@plt>
  40241c:	nop
  402420:	ldp	x29, x30, [sp], #48
  402424:	ret
  402428:	sub	sp, sp, #0x10
  40242c:	str	w0, [sp, #12]
  402430:	ldr	w0, [sp, #12]
  402434:	sub	w0, w0, #0x21
  402438:	cmp	w0, #0x5d
  40243c:	b.hi	402448 <ferror@plt+0x4f8>  // b.pmore
  402440:	mov	w0, #0x1                   	// #1
  402444:	b	40244c <ferror@plt+0x4fc>
  402448:	mov	w0, #0x0                   	// #0
  40244c:	add	sp, sp, #0x10
  402450:	ret
  402454:	stp	x29, x30, [sp, #-48]!
  402458:	mov	x29, sp
  40245c:	str	w0, [sp, #28]
  402460:	str	x1, [sp, #16]
  402464:	ldr	x0, [sp, #16]
  402468:	cmp	x0, #0x0
  40246c:	b.ne	402490 <ferror@plt+0x540>  // b.any
  402470:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  402474:	add	x3, x0, #0x0
  402478:	mov	w2, #0xe                   	// #14
  40247c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402480:	add	x1, x0, #0x1a8
  402484:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402488:	add	x0, x0, #0x1c0
  40248c:	bl	401ec0 <__assert_fail@plt>
  402490:	ldr	x0, [sp, #16]
  402494:	str	x0, [sp, #40]
  402498:	b	4024c8 <ferror@plt+0x578>
  40249c:	ldr	x0, [sp, #40]
  4024a0:	ldr	w0, [x0, #24]
  4024a4:	ldr	w1, [sp, #28]
  4024a8:	cmp	w1, w0
  4024ac:	b.ne	4024bc <ferror@plt+0x56c>  // b.any
  4024b0:	ldr	x0, [sp, #40]
  4024b4:	ldr	x0, [x0]
  4024b8:	b	4024dc <ferror@plt+0x58c>
  4024bc:	ldr	x0, [sp, #40]
  4024c0:	add	x0, x0, #0x20
  4024c4:	str	x0, [sp, #40]
  4024c8:	ldr	x0, [sp, #40]
  4024cc:	ldr	x0, [x0]
  4024d0:	cmp	x0, #0x0
  4024d4:	b.ne	40249c <ferror@plt+0x54c>  // b.any
  4024d8:	mov	x0, #0x0                   	// #0
  4024dc:	ldp	x29, x30, [sp], #48
  4024e0:	ret
  4024e4:	stp	x29, x30, [sp, #-96]!
  4024e8:	mov	x29, sp
  4024ec:	str	x19, [sp, #16]
  4024f0:	str	w0, [sp, #60]
  4024f4:	str	x1, [sp, #48]
  4024f8:	str	x2, [sp, #40]
  4024fc:	str	x3, [sp, #32]
  402500:	str	wzr, [sp, #92]
  402504:	b	4026fc <ferror@plt+0x7ac>
  402508:	ldrsw	x0, [sp, #92]
  40250c:	lsl	x0, x0, #6
  402510:	ldr	x1, [sp, #40]
  402514:	add	x0, x1, x0
  402518:	str	x0, [sp, #80]
  40251c:	b	4026c4 <ferror@plt+0x774>
  402520:	ldr	x0, [sp, #80]
  402524:	ldr	w0, [x0]
  402528:	ldr	w1, [sp, #60]
  40252c:	cmp	w1, w0
  402530:	b.eq	402544 <ferror@plt+0x5f4>  // b.none
  402534:	ldr	x0, [sp, #80]
  402538:	add	x0, x0, #0x4
  40253c:	str	x0, [sp, #80]
  402540:	b	4026c4 <ferror@plt+0x774>
  402544:	ldrsw	x0, [sp, #92]
  402548:	lsl	x0, x0, #2
  40254c:	ldr	x1, [sp, #32]
  402550:	add	x0, x1, x0
  402554:	ldr	w0, [x0]
  402558:	cmp	w0, #0x0
  40255c:	b.ne	40257c <ferror@plt+0x62c>  // b.any
  402560:	ldrsw	x0, [sp, #92]
  402564:	lsl	x0, x0, #2
  402568:	ldr	x1, [sp, #32]
  40256c:	add	x0, x1, x0
  402570:	ldr	w1, [sp, #60]
  402574:	str	w1, [x0]
  402578:	b	4026ec <ferror@plt+0x79c>
  40257c:	ldrsw	x0, [sp, #92]
  402580:	lsl	x0, x0, #2
  402584:	ldr	x1, [sp, #32]
  402588:	add	x0, x1, x0
  40258c:	ldr	w0, [x0]
  402590:	ldr	w1, [sp, #60]
  402594:	cmp	w1, w0
  402598:	b.eq	4026ec <ferror@plt+0x79c>  // b.none
  40259c:	str	xzr, [sp, #72]
  4025a0:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4025a4:	add	x0, x0, #0x2d8
  4025a8:	ldr	x19, [x0]
  4025ac:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4025b0:	add	x0, x0, #0x1d0
  4025b4:	bl	401ef0 <gettext@plt>
  4025b8:	mov	x1, x0
  4025bc:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4025c0:	add	x0, x0, #0x300
  4025c4:	ldr	x0, [x0]
  4025c8:	mov	x2, x0
  4025cc:	mov	x0, x19
  4025d0:	bl	401f00 <fprintf@plt>
  4025d4:	ldrsw	x0, [sp, #92]
  4025d8:	lsl	x0, x0, #6
  4025dc:	ldr	x1, [sp, #40]
  4025e0:	add	x0, x1, x0
  4025e4:	str	x0, [sp, #80]
  4025e8:	b	402684 <ferror@plt+0x734>
  4025ec:	ldr	x0, [sp, #80]
  4025f0:	ldr	w0, [x0]
  4025f4:	ldr	x1, [sp, #48]
  4025f8:	bl	402454 <ferror@plt+0x504>
  4025fc:	str	x0, [sp, #64]
  402600:	ldr	x0, [sp, #64]
  402604:	cmp	x0, #0x0
  402608:	b.eq	402630 <ferror@plt+0x6e0>  // b.none
  40260c:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  402610:	add	x0, x0, #0x2d8
  402614:	ldr	x3, [x0]
  402618:	ldr	x2, [sp, #64]
  40261c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402620:	add	x1, x0, #0x1f8
  402624:	mov	x0, x3
  402628:	bl	401f00 <fprintf@plt>
  40262c:	b	40266c <ferror@plt+0x71c>
  402630:	ldr	x0, [sp, #80]
  402634:	ldr	w0, [x0]
  402638:	bl	402428 <ferror@plt+0x4d8>
  40263c:	cmp	w0, #0x0
  402640:	b.eq	40266c <ferror@plt+0x71c>  // b.none
  402644:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  402648:	add	x0, x0, #0x2d8
  40264c:	ldr	x3, [x0]
  402650:	ldr	x0, [sp, #80]
  402654:	ldr	w0, [x0]
  402658:	mov	w2, w0
  40265c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402660:	add	x1, x0, #0x200
  402664:	mov	x0, x3
  402668:	bl	401f00 <fprintf@plt>
  40266c:	ldr	x0, [sp, #80]
  402670:	add	x0, x0, #0x4
  402674:	str	x0, [sp, #80]
  402678:	ldr	x0, [sp, #72]
  40267c:	add	x0, x0, #0x1
  402680:	str	x0, [sp, #72]
  402684:	ldr	x0, [sp, #72]
  402688:	add	x0, x0, #0x1
  40268c:	cmp	x0, #0xf
  402690:	b.hi	4026a4 <ferror@plt+0x754>  // b.pmore
  402694:	ldr	x0, [sp, #80]
  402698:	ldr	w0, [x0]
  40269c:	cmp	w0, #0x0
  4026a0:	b.ne	4025ec <ferror@plt+0x69c>  // b.any
  4026a4:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4026a8:	add	x0, x0, #0x2d8
  4026ac:	ldr	x0, [x0]
  4026b0:	mov	x1, x0
  4026b4:	mov	w0, #0xa                   	// #10
  4026b8:	bl	401b40 <fputc@plt>
  4026bc:	mov	w0, #0x1                   	// #1
  4026c0:	bl	401ab0 <exit@plt>
  4026c4:	ldr	x0, [sp, #80]
  4026c8:	ldr	w0, [x0]
  4026cc:	cmp	w0, #0x0
  4026d0:	b.eq	4026f0 <ferror@plt+0x7a0>  // b.none
  4026d4:	ldr	x0, [sp, #80]
  4026d8:	ldr	w0, [x0]
  4026dc:	ldr	w1, [sp, #60]
  4026e0:	cmp	w1, w0
  4026e4:	b.ge	402520 <ferror@plt+0x5d0>  // b.tcont
  4026e8:	b	4026f0 <ferror@plt+0x7a0>
  4026ec:	nop
  4026f0:	ldr	w0, [sp, #92]
  4026f4:	add	w0, w0, #0x1
  4026f8:	str	w0, [sp, #92]
  4026fc:	ldrsw	x0, [sp, #92]
  402700:	lsl	x0, x0, #6
  402704:	ldr	x1, [sp, #40]
  402708:	add	x0, x1, x0
  40270c:	ldr	w0, [x0]
  402710:	cmp	w0, #0x0
  402714:	b.eq	402738 <ferror@plt+0x7e8>  // b.none
  402718:	ldrsw	x0, [sp, #92]
  40271c:	lsl	x0, x0, #6
  402720:	ldr	x1, [sp, #40]
  402724:	add	x0, x1, x0
  402728:	ldr	w0, [x0]
  40272c:	ldr	w1, [sp, #60]
  402730:	cmp	w1, w0
  402734:	b.ge	402508 <ferror@plt+0x5b8>  // b.tcont
  402738:	nop
  40273c:	ldr	x19, [sp, #16]
  402740:	ldp	x29, x30, [sp], #96
  402744:	ret
  402748:	stp	x29, x30, [sp, #-48]!
  40274c:	mov	x29, sp
  402750:	str	x0, [sp, #24]
  402754:	str	x1, [sp, #16]
  402758:	ldr	x0, [sp, #16]
  40275c:	cmp	x0, #0x0
  402760:	b.eq	402770 <ferror@plt+0x820>  // b.none
  402764:	ldr	x0, [sp, #16]
  402768:	bl	401a90 <strlen@plt>
  40276c:	b	402774 <ferror@plt+0x824>
  402770:	mov	x0, #0x0                   	// #0
  402774:	str	x0, [sp, #40]
  402778:	ldr	x0, [sp, #24]
  40277c:	cmp	x0, #0x0
  402780:	b.eq	4027b8 <ferror@plt+0x868>  // b.none
  402784:	ldr	x0, [sp, #40]
  402788:	cmp	x0, #0x0
  40278c:	b.eq	4027b8 <ferror@plt+0x868>  // b.none
  402790:	ldr	x2, [sp, #40]
  402794:	ldr	x1, [sp, #16]
  402798:	ldr	x0, [sp, #24]
  40279c:	bl	401c40 <strncmp@plt>
  4027a0:	cmp	w0, #0x0
  4027a4:	b.ne	4027b8 <ferror@plt+0x868>  // b.any
  4027a8:	ldr	x1, [sp, #24]
  4027ac:	ldr	x0, [sp, #40]
  4027b0:	add	x0, x1, x0
  4027b4:	b	4027bc <ferror@plt+0x86c>
  4027b8:	mov	x0, #0x0                   	// #0
  4027bc:	ldp	x29, x30, [sp], #48
  4027c0:	ret
  4027c4:	stp	x29, x30, [sp, #-48]!
  4027c8:	mov	x29, sp
  4027cc:	str	x0, [sp, #24]
  4027d0:	ldr	x0, [sp, #24]
  4027d4:	cmp	x0, #0x0
  4027d8:	b.ne	4027fc <ferror@plt+0x8ac>  // b.any
  4027dc:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4027e0:	add	x3, x0, #0xce0
  4027e4:	mov	w2, #0x4a                  	// #74
  4027e8:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4027ec:	add	x1, x0, #0x208
  4027f0:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4027f4:	add	x0, x0, #0x220
  4027f8:	bl	401ec0 <__assert_fail@plt>
  4027fc:	ldr	x0, [sp, #24]
  402800:	bl	401ce0 <strdup@plt>
  402804:	str	x0, [sp, #40]
  402808:	ldr	x0, [sp, #40]
  40280c:	cmp	x0, #0x0
  402810:	b.ne	402824 <ferror@plt+0x8d4>  // b.any
  402814:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402818:	add	x1, x0, #0x228
  40281c:	mov	w0, #0x1                   	// #1
  402820:	bl	401f20 <err@plt>
  402824:	ldr	x0, [sp, #40]
  402828:	ldp	x29, x30, [sp], #48
  40282c:	ret
  402830:	stp	x29, x30, [sp, #-288]!
  402834:	mov	x29, sp
  402838:	str	x0, [sp, #56]
  40283c:	str	x1, [sp, #48]
  402840:	str	x2, [sp, #240]
  402844:	str	x3, [sp, #248]
  402848:	str	x4, [sp, #256]
  40284c:	str	x5, [sp, #264]
  402850:	str	x6, [sp, #272]
  402854:	str	x7, [sp, #280]
  402858:	str	q0, [sp, #112]
  40285c:	str	q1, [sp, #128]
  402860:	str	q2, [sp, #144]
  402864:	str	q3, [sp, #160]
  402868:	str	q4, [sp, #176]
  40286c:	str	q5, [sp, #192]
  402870:	str	q6, [sp, #208]
  402874:	str	q7, [sp, #224]
  402878:	add	x0, sp, #0x120
  40287c:	str	x0, [sp, #72]
  402880:	add	x0, sp, #0x120
  402884:	str	x0, [sp, #80]
  402888:	add	x0, sp, #0xf0
  40288c:	str	x0, [sp, #88]
  402890:	mov	w0, #0xffffffd0            	// #-48
  402894:	str	w0, [sp, #96]
  402898:	mov	w0, #0xffffff80            	// #-128
  40289c:	str	w0, [sp, #100]
  4028a0:	add	x2, sp, #0x10
  4028a4:	add	x3, sp, #0x48
  4028a8:	ldp	x0, x1, [x3]
  4028ac:	stp	x0, x1, [x2]
  4028b0:	ldp	x0, x1, [x3, #16]
  4028b4:	stp	x0, x1, [x2, #16]
  4028b8:	add	x0, sp, #0x10
  4028bc:	mov	x2, x0
  4028c0:	ldr	x1, [sp, #48]
  4028c4:	ldr	x0, [sp, #56]
  4028c8:	bl	401e00 <vasprintf@plt>
  4028cc:	str	w0, [sp, #108]
  4028d0:	ldr	w0, [sp, #108]
  4028d4:	cmp	w0, #0x0
  4028d8:	b.ge	4028ec <ferror@plt+0x99c>  // b.tcont
  4028dc:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4028e0:	add	x1, x0, #0x240
  4028e4:	mov	w0, #0x1                   	// #1
  4028e8:	bl	401f20 <err@plt>
  4028ec:	ldr	w0, [sp, #108]
  4028f0:	ldp	x29, x30, [sp], #288
  4028f4:	ret
  4028f8:	stp	x29, x30, [sp, #-48]!
  4028fc:	mov	x29, sp
  402900:	str	x19, [sp, #16]
  402904:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  402908:	add	x0, x0, #0x2f0
  40290c:	ldr	x0, [x0]
  402910:	str	x0, [sp, #40]
  402914:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402918:	add	x0, x0, #0x280
  40291c:	bl	401ef0 <gettext@plt>
  402920:	ldr	x1, [sp, #40]
  402924:	bl	401aa0 <fputs@plt>
  402928:	adrp	x0, 409000 <ferror@plt+0x70b0>
  40292c:	add	x0, x0, #0x290
  402930:	bl	401ef0 <gettext@plt>
  402934:	mov	x1, x0
  402938:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  40293c:	add	x0, x0, #0x300
  402940:	ldr	x0, [x0]
  402944:	mov	x2, x0
  402948:	ldr	x0, [sp, #40]
  40294c:	bl	401f00 <fprintf@plt>
  402950:	ldr	x1, [sp, #40]
  402954:	mov	w0, #0xa                   	// #10
  402958:	bl	401b40 <fputc@plt>
  40295c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402960:	add	x0, x0, #0x2a0
  402964:	bl	401ef0 <gettext@plt>
  402968:	ldr	x1, [sp, #40]
  40296c:	bl	401aa0 <fputs@plt>
  402970:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402974:	add	x0, x0, #0x2e0
  402978:	bl	401ef0 <gettext@plt>
  40297c:	ldr	x1, [sp, #40]
  402980:	bl	401aa0 <fputs@plt>
  402984:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402988:	add	x0, x0, #0x2f0
  40298c:	bl	401ef0 <gettext@plt>
  402990:	ldr	x1, [sp, #40]
  402994:	bl	401aa0 <fputs@plt>
  402998:	adrp	x0, 409000 <ferror@plt+0x70b0>
  40299c:	add	x0, x0, #0x340
  4029a0:	bl	401ef0 <gettext@plt>
  4029a4:	mov	x1, x0
  4029a8:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4029ac:	add	x2, x0, #0x3b0
  4029b0:	ldr	x0, [sp, #40]
  4029b4:	bl	401f00 <fprintf@plt>
  4029b8:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4029bc:	add	x0, x0, #0x3d0
  4029c0:	bl	401ef0 <gettext@plt>
  4029c4:	ldr	x1, [sp, #40]
  4029c8:	bl	401aa0 <fputs@plt>
  4029cc:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4029d0:	add	x0, x0, #0x410
  4029d4:	bl	401ef0 <gettext@plt>
  4029d8:	ldr	x1, [sp, #40]
  4029dc:	bl	401aa0 <fputs@plt>
  4029e0:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4029e4:	add	x0, x0, #0x450
  4029e8:	bl	401ef0 <gettext@plt>
  4029ec:	ldr	x1, [sp, #40]
  4029f0:	bl	401aa0 <fputs@plt>
  4029f4:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4029f8:	add	x0, x0, #0x488
  4029fc:	bl	401ef0 <gettext@plt>
  402a00:	ldr	x1, [sp, #40]
  402a04:	bl	401aa0 <fputs@plt>
  402a08:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402a0c:	add	x0, x0, #0x4c0
  402a10:	bl	401ef0 <gettext@plt>
  402a14:	ldr	x1, [sp, #40]
  402a18:	bl	401aa0 <fputs@plt>
  402a1c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402a20:	add	x0, x0, #0x4f0
  402a24:	bl	401ef0 <gettext@plt>
  402a28:	ldr	x1, [sp, #40]
  402a2c:	bl	401aa0 <fputs@plt>
  402a30:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402a34:	add	x0, x0, #0x528
  402a38:	bl	401ef0 <gettext@plt>
  402a3c:	ldr	x1, [sp, #40]
  402a40:	bl	401aa0 <fputs@plt>
  402a44:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402a48:	add	x0, x0, #0x558
  402a4c:	bl	401ef0 <gettext@plt>
  402a50:	ldr	x1, [sp, #40]
  402a54:	bl	401aa0 <fputs@plt>
  402a58:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402a5c:	add	x0, x0, #0x580
  402a60:	bl	401ef0 <gettext@plt>
  402a64:	ldr	x1, [sp, #40]
  402a68:	bl	401aa0 <fputs@plt>
  402a6c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402a70:	add	x0, x0, #0x5a8
  402a74:	bl	401ef0 <gettext@plt>
  402a78:	ldr	x1, [sp, #40]
  402a7c:	bl	401aa0 <fputs@plt>
  402a80:	ldr	x1, [sp, #40]
  402a84:	mov	w0, #0xa                   	// #10
  402a88:	bl	401b40 <fputc@plt>
  402a8c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402a90:	add	x0, x0, #0x5d8
  402a94:	bl	401ef0 <gettext@plt>
  402a98:	mov	x19, x0
  402a9c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402aa0:	add	x0, x0, #0x5f0
  402aa4:	bl	401ef0 <gettext@plt>
  402aa8:	mov	x4, x0
  402aac:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402ab0:	add	x3, x0, #0x600
  402ab4:	mov	x2, x19
  402ab8:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402abc:	add	x1, x0, #0x610
  402ac0:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402ac4:	add	x0, x0, #0x620
  402ac8:	bl	401eb0 <printf@plt>
  402acc:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402ad0:	add	x0, x0, #0x638
  402ad4:	bl	401ef0 <gettext@plt>
  402ad8:	mov	x2, x0
  402adc:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402ae0:	add	x1, x0, #0x658
  402ae4:	mov	x0, x2
  402ae8:	bl	401eb0 <printf@plt>
  402aec:	mov	w0, #0x0                   	// #0
  402af0:	bl	401ab0 <exit@plt>
  402af4:	stp	x29, x30, [sp, #-192]!
  402af8:	mov	x29, sp
  402afc:	str	x0, [sp, #24]
  402b00:	str	xzr, [sp, #184]
  402b04:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402b08:	add	x1, x0, #0x668
  402b0c:	ldr	x0, [sp, #24]
  402b10:	bl	402748 <ferror@plt+0x7f8>
  402b14:	cmp	x0, #0x0
  402b18:	b.eq	402b24 <ferror@plt+0xbd4>  // b.none
  402b1c:	mov	x0, #0x5                   	// #5
  402b20:	str	x0, [sp, #184]
  402b24:	ldr	x1, [sp, #24]
  402b28:	ldr	x0, [sp, #184]
  402b2c:	add	x0, x1, x0
  402b30:	add	x4, sp, #0x28
  402b34:	mov	x3, x0
  402b38:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402b3c:	add	x2, x0, #0x670
  402b40:	mov	x1, #0x80                  	// #128
  402b44:	mov	x0, x4
  402b48:	bl	401b80 <snprintf@plt>
  402b4c:	add	x2, sp, #0x28
  402b50:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402b54:	add	x1, x0, #0x698
  402b58:	mov	x0, x2
  402b5c:	bl	401be0 <fopen@plt>
  402b60:	str	x0, [sp, #176]
  402b64:	ldr	x0, [sp, #176]
  402b68:	cmp	x0, #0x0
  402b6c:	b.ne	402b98 <ferror@plt+0xc48>  // b.any
  402b70:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402b74:	add	x0, x0, #0x6a0
  402b78:	bl	401ef0 <gettext@plt>
  402b7c:	mov	x2, x0
  402b80:	add	x0, sp, #0x28
  402b84:	mov	x1, x0
  402b88:	mov	x0, x2
  402b8c:	bl	401d90 <warn@plt>
  402b90:	mov	w0, #0x0                   	// #0
  402b94:	b	402c14 <ferror@plt+0xcc4>
  402b98:	add	x0, sp, #0x28
  402b9c:	ldr	x2, [sp, #176]
  402ba0:	mov	w1, #0x80                  	// #128
  402ba4:	bl	401f10 <fgets@plt>
  402ba8:	str	x0, [sp, #168]
  402bac:	ldr	x0, [sp, #176]
  402bb0:	bl	401bd0 <fclose@plt>
  402bb4:	ldr	x0, [sp, #168]
  402bb8:	cmp	x0, #0x0
  402bbc:	b.ne	402bc8 <ferror@plt+0xc78>  // b.any
  402bc0:	mov	w0, #0x0                   	// #0
  402bc4:	b	402c14 <ferror@plt+0xcc4>
  402bc8:	add	x0, sp, #0x28
  402bcc:	mov	w1, #0xa                   	// #10
  402bd0:	bl	401e30 <strchr@plt>
  402bd4:	str	x0, [sp, #168]
  402bd8:	ldr	x0, [sp, #168]
  402bdc:	cmp	x0, #0x0
  402be0:	b.ne	402bec <ferror@plt+0xc9c>  // b.any
  402be4:	mov	w0, #0x0                   	// #0
  402be8:	b	402c14 <ferror@plt+0xcc4>
  402bec:	ldr	x0, [sp, #168]
  402bf0:	strb	wzr, [x0]
  402bf4:	add	x2, sp, #0x28
  402bf8:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402bfc:	add	x1, x0, #0x6b0
  402c00:	mov	x0, x2
  402c04:	bl	401d80 <strcmp@plt>
  402c08:	cmp	w0, #0x0
  402c0c:	cset	w0, eq  // eq = none
  402c10:	and	w0, w0, #0xff
  402c14:	ldp	x29, x30, [sp], #192
  402c18:	ret
  402c1c:	stp	x29, x30, [sp, #-144]!
  402c20:	mov	x29, sp
  402c24:	str	x19, [sp, #16]
  402c28:	str	x0, [sp, #40]
  402c2c:	str	w1, [sp, #36]
  402c30:	stp	xzr, xzr, [sp, #88]
  402c34:	stp	xzr, xzr, [sp, #104]
  402c38:	stp	xzr, xzr, [sp, #120]
  402c3c:	str	xzr, [sp, #136]
  402c40:	ldr	x0, [sp, #40]
  402c44:	ldr	w0, [x0, #24]
  402c48:	cmp	w0, #0x1
  402c4c:	b.ne	402c68 <ferror@plt+0xd18>  // b.any
  402c50:	mov	w2, #0x1                   	// #1
  402c54:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402c58:	add	x1, x0, #0x6b8
  402c5c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402c60:	add	x0, x0, #0x6c0
  402c64:	bl	4023d4 <ferror@plt+0x484>
  402c68:	bl	401c30 <tzset@plt>
  402c6c:	add	x0, sp, #0x30
  402c70:	mov	x2, x0
  402c74:	mov	x1, #0x7009                	// #28681
  402c78:	movk	x1, #0x8024, lsl #16
  402c7c:	ldr	w0, [sp, #36]
  402c80:	bl	401f30 <ioctl@plt>
  402c84:	cmp	w0, #0x0
  402c88:	b.ge	402ca4 <ferror@plt+0xd54>  // b.tcont
  402c8c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402c90:	add	x0, x0, #0x6c8
  402c94:	bl	401ef0 <gettext@plt>
  402c98:	bl	401d90 <warn@plt>
  402c9c:	mov	w0, #0xffffffff            	// #-1
  402ca0:	b	402e3c <ferror@plt+0xeec>
  402ca4:	mov	x0, #0x0                   	// #0
  402ca8:	bl	401bf0 <time@plt>
  402cac:	mov	x1, x0
  402cb0:	ldr	x0, [sp, #40]
  402cb4:	str	x1, [x0, #32]
  402cb8:	ldr	x0, [sp, #40]
  402cbc:	ldr	x0, [x0, #32]
  402cc0:	cmn	x0, #0x1
  402cc4:	b.ne	402ce0 <ferror@plt+0xd90>  // b.any
  402cc8:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402ccc:	add	x0, x0, #0x6e0
  402cd0:	bl	401ef0 <gettext@plt>
  402cd4:	bl	401d90 <warn@plt>
  402cd8:	mov	w0, #0xffffffff            	// #-1
  402cdc:	b	402e3c <ferror@plt+0xeec>
  402ce0:	ldr	w0, [sp, #48]
  402ce4:	str	w0, [sp, #88]
  402ce8:	ldr	w0, [sp, #52]
  402cec:	str	w0, [sp, #92]
  402cf0:	ldr	w0, [sp, #56]
  402cf4:	str	w0, [sp, #96]
  402cf8:	ldr	w0, [sp, #60]
  402cfc:	str	w0, [sp, #100]
  402d00:	ldr	w0, [sp, #64]
  402d04:	str	w0, [sp, #104]
  402d08:	ldr	w0, [sp, #68]
  402d0c:	str	w0, [sp, #108]
  402d10:	mov	w0, #0xffffffff            	// #-1
  402d14:	str	w0, [sp, #120]
  402d18:	add	x0, sp, #0x58
  402d1c:	bl	401d10 <mktime@plt>
  402d20:	mov	x1, x0
  402d24:	ldr	x0, [sp, #40]
  402d28:	str	x1, [x0, #40]
  402d2c:	ldr	x0, [sp, #40]
  402d30:	ldr	x0, [x0, #40]
  402d34:	cmn	x0, #0x1
  402d38:	b.ne	402d54 <ferror@plt+0xe04>  // b.any
  402d3c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402d40:	add	x0, x0, #0x6f8
  402d44:	bl	401ef0 <gettext@plt>
  402d48:	bl	401d90 <warn@plt>
  402d4c:	mov	w0, #0xffffffff            	// #-1
  402d50:	b	402e3c <ferror@plt+0xeec>
  402d54:	ldr	x0, [sp, #40]
  402d58:	ldrb	w0, [x0, #48]
  402d5c:	and	w0, w0, #0x1
  402d60:	and	w0, w0, #0xff
  402d64:	cmp	w0, #0x0
  402d68:	b.eq	402e38 <ferror@plt+0xee8>  // b.none
  402d6c:	ldr	x0, [sp, #40]
  402d70:	ldr	x1, [x0, #32]
  402d74:	ldr	x0, [sp, #40]
  402d78:	ldr	x0, [x0, #40]
  402d7c:	sub	x0, x1, x0
  402d80:	mov	x1, x0
  402d84:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402d88:	add	x0, x0, #0x710
  402d8c:	bl	401eb0 <printf@plt>
  402d90:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  402d94:	add	x0, x0, #0x2f8
  402d98:	ldr	x0, [x0]
  402d9c:	mov	x1, x0
  402da0:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402da4:	add	x0, x0, #0x720
  402da8:	bl	401eb0 <printf@plt>
  402dac:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  402db0:	add	x0, x0, #0x2e8
  402db4:	ldr	w1, [x0]
  402db8:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  402dbc:	add	x0, x0, #0x308
  402dc0:	sxtw	x1, w1
  402dc4:	ldr	x0, [x0, x1, lsl #3]
  402dc8:	mov	x1, x0
  402dcc:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402dd0:	add	x0, x0, #0x730
  402dd4:	bl	401eb0 <printf@plt>
  402dd8:	ldr	x0, [sp, #40]
  402ddc:	add	x0, x0, #0x28
  402de0:	add	x1, sp, #0x58
  402de4:	bl	401ca0 <gmtime_r@plt>
  402de8:	ldr	x0, [sp, #40]
  402dec:	ldr	x19, [x0, #32]
  402df0:	ldr	x0, [sp, #40]
  402df4:	add	x0, x0, #0x20
  402df8:	bl	401cc0 <gmtime@plt>
  402dfc:	bl	401e80 <asctime@plt>
  402e00:	mov	x2, x0
  402e04:	mov	x1, x19
  402e08:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402e0c:	add	x0, x0, #0x740
  402e10:	bl	401eb0 <printf@plt>
  402e14:	ldr	x0, [sp, #40]
  402e18:	ldr	x19, [x0, #40]
  402e1c:	add	x0, sp, #0x58
  402e20:	bl	401e80 <asctime@plt>
  402e24:	mov	x2, x0
  402e28:	mov	x1, x19
  402e2c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402e30:	add	x0, x0, #0x760
  402e34:	bl	401eb0 <printf@plt>
  402e38:	mov	w0, #0x0                   	// #0
  402e3c:	ldr	x19, [sp, #16]
  402e40:	ldp	x29, x30, [sp], #144
  402e44:	ret
  402e48:	stp	x29, x30, [sp, #-96]!
  402e4c:	mov	x29, sp
  402e50:	str	x0, [sp, #40]
  402e54:	str	w1, [sp, #36]
  402e58:	str	x2, [sp, #24]
  402e5c:	stp	xzr, xzr, [sp, #48]
  402e60:	stp	xzr, xzr, [sp, #64]
  402e64:	str	xzr, [sp, #80]
  402e68:	ldr	x0, [sp, #24]
  402e6c:	bl	401bc0 <localtime@plt>
  402e70:	str	x0, [sp, #88]
  402e74:	ldr	x0, [sp, #88]
  402e78:	ldr	w0, [x0]
  402e7c:	str	w0, [sp, #52]
  402e80:	ldr	x0, [sp, #88]
  402e84:	ldr	w0, [x0, #4]
  402e88:	str	w0, [sp, #56]
  402e8c:	ldr	x0, [sp, #88]
  402e90:	ldr	w0, [x0, #8]
  402e94:	str	w0, [sp, #60]
  402e98:	ldr	x0, [sp, #88]
  402e9c:	ldr	w0, [x0, #12]
  402ea0:	str	w0, [sp, #64]
  402ea4:	ldr	x0, [sp, #88]
  402ea8:	ldr	w0, [x0, #16]
  402eac:	str	w0, [sp, #68]
  402eb0:	ldr	x0, [sp, #88]
  402eb4:	ldr	w0, [x0, #20]
  402eb8:	str	w0, [sp, #72]
  402ebc:	mov	w0, #0xffffffff            	// #-1
  402ec0:	str	w0, [sp, #76]
  402ec4:	mov	w0, #0xffffffff            	// #-1
  402ec8:	str	w0, [sp, #80]
  402ecc:	mov	w0, #0xffffffff            	// #-1
  402ed0:	str	w0, [sp, #84]
  402ed4:	mov	w0, #0x1                   	// #1
  402ed8:	strb	w0, [sp, #48]
  402edc:	ldr	x0, [sp, #40]
  402ee0:	ldrb	w0, [x0, #48]
  402ee4:	and	w0, w0, #0x2
  402ee8:	and	w0, w0, #0xff
  402eec:	cmp	w0, #0x0
  402ef0:	b.ne	402f2c <ferror@plt+0xfdc>  // b.any
  402ef4:	add	x0, sp, #0x30
  402ef8:	mov	x2, x0
  402efc:	mov	x1, #0x700f                	// #28687
  402f00:	movk	x1, #0x4028, lsl #16
  402f04:	ldr	w0, [sp, #36]
  402f08:	bl	401f30 <ioctl@plt>
  402f0c:	cmp	w0, #0x0
  402f10:	b.ge	402f2c <ferror@plt+0xfdc>  // b.tcont
  402f14:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402f18:	add	x0, x0, #0x780
  402f1c:	bl	401ef0 <gettext@plt>
  402f20:	bl	401d90 <warn@plt>
  402f24:	mov	w0, #0xffffffff            	// #-1
  402f28:	b	402f30 <ferror@plt+0xfe0>
  402f2c:	mov	w0, #0x0                   	// #0
  402f30:	ldp	x29, x30, [sp], #96
  402f34:	ret
  402f38:	stp	x29, x30, [sp, #-304]!
  402f3c:	mov	x29, sp
  402f40:	str	x0, [sp, #24]
  402f44:	mov	w0, #0xffffffff            	// #-1
  402f48:	str	w0, [sp, #300]
  402f4c:	ldr	x0, [sp, #24]
  402f50:	ldr	x0, [x0, #8]
  402f54:	cmp	x0, #0x0
  402f58:	b.ne	402fec <ferror@plt+0x109c>  // b.any
  402f5c:	stp	xzr, xzr, [sp, #32]
  402f60:	add	x0, sp, #0x30
  402f64:	mov	x1, #0xf0                  	// #240
  402f68:	mov	x2, x1
  402f6c:	mov	w1, #0x0                   	// #0
  402f70:	bl	401c80 <memset@plt>
  402f74:	mov	w1, #0x0                   	// #0
  402f78:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402f7c:	add	x0, x0, #0x7a0
  402f80:	bl	401c10 <open@plt>
  402f84:	str	w0, [sp, #300]
  402f88:	ldr	w0, [sp, #300]
  402f8c:	cmp	w0, #0x0
  402f90:	b.lt	402ff8 <ferror@plt+0x10a8>  // b.tstop
  402f94:	add	x0, sp, #0x20
  402f98:	mov	x2, #0xff                  	// #255
  402f9c:	mov	x1, x0
  402fa0:	ldr	w0, [sp, #300]
  402fa4:	bl	401e60 <read@plt>
  402fa8:	str	x0, [sp, #288]
  402fac:	ldr	x0, [sp, #288]
  402fb0:	cmp	x0, #0x0
  402fb4:	b.le	403000 <ferror@plt+0x10b0>
  402fb8:	ldr	x0, [sp, #288]
  402fbc:	add	x1, sp, #0x20
  402fc0:	strb	wzr, [x1, x0]
  402fc4:	add	x2, sp, #0x20
  402fc8:	adrp	x0, 409000 <ferror@plt+0x70b0>
  402fcc:	add	x1, x0, #0x7b8
  402fd0:	mov	x0, x2
  402fd4:	bl	408804 <ferror@plt+0x68b4>
  402fd8:	mov	x1, x0
  402fdc:	ldr	x0, [sp, #24]
  402fe0:	str	x1, [x0, #8]
  402fe4:	ldr	w0, [sp, #300]
  402fe8:	bl	401cf0 <close@plt>
  402fec:	ldr	x0, [sp, #24]
  402ff0:	ldr	x0, [x0, #8]
  402ff4:	b	40301c <ferror@plt+0x10cc>
  402ff8:	nop
  402ffc:	b	403004 <ferror@plt+0x10b4>
  403000:	nop
  403004:	ldr	w0, [sp, #300]
  403008:	cmp	w0, #0x0
  40300c:	b.lt	403018 <ferror@plt+0x10c8>  // b.tstop
  403010:	ldr	w0, [sp, #300]
  403014:	bl	401cf0 <close@plt>
  403018:	mov	x0, #0x0                   	// #0
  40301c:	ldp	x29, x30, [sp], #304
  403020:	ret
  403024:	stp	x29, x30, [sp, #-48]!
  403028:	mov	x29, sp
  40302c:	str	x0, [sp, #24]
  403030:	str	xzr, [sp, #32]
  403034:	mov	w0, #0x1                   	// #1
  403038:	strh	w0, [sp, #36]
  40303c:	str	wzr, [sp, #44]
  403040:	b	403090 <ferror@plt+0x1140>
  403044:	ldr	x0, [sp, #24]
  403048:	ldrb	w0, [x0, #48]
  40304c:	and	w0, w0, #0x1
  403050:	and	w0, w0, #0xff
  403054:	cmp	w0, #0x0
  403058:	b.eq	40306c <ferror@plt+0x111c>  // b.none
  40305c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403060:	add	x0, x0, #0x7c0
  403064:	bl	401ef0 <gettext@plt>
  403068:	bl	401e50 <warnx@plt>
  40306c:	mov	w0, #0xd090                	// #53392
  403070:	movk	w0, #0x3, lsl #16
  403074:	bl	402128 <ferror@plt+0x1d8>
  403078:	mov	w1, #0x0                   	// #0
  40307c:	mov	w0, #0x0                   	// #0
  403080:	bl	401a60 <tcflush@plt>
  403084:	ldr	w0, [sp, #44]
  403088:	add	w0, w0, #0x1
  40308c:	str	w0, [sp, #44]
  403090:	ldr	w0, [sp, #44]
  403094:	cmp	w0, #0x7
  403098:	b.gt	4030b4 <ferror@plt+0x1164>
  40309c:	add	x0, sp, #0x20
  4030a0:	mov	w2, #0xa                   	// #10
  4030a4:	mov	x1, #0x1                   	// #1
  4030a8:	bl	401c20 <poll@plt>
  4030ac:	cmp	w0, #0x1
  4030b0:	b.eq	403044 <ferror@plt+0x10f4>  // b.none
  4030b4:	nop
  4030b8:	ldp	x29, x30, [sp], #48
  4030bc:	ret
  4030c0:	stp	x29, x30, [sp, #-48]!
  4030c4:	mov	x29, sp
  4030c8:	str	x0, [sp, #24]
  4030cc:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4030d0:	add	x1, x0, #0x7d8
  4030d4:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4030d8:	add	x0, x0, #0x7a0
  4030dc:	bl	401be0 <fopen@plt>
  4030e0:	str	x0, [sp, #40]
  4030e4:	ldr	x0, [sp, #40]
  4030e8:	cmp	x0, #0x0
  4030ec:	b.ne	403114 <ferror@plt+0x11c4>  // b.any
  4030f0:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4030f4:	add	x0, x0, #0x6a0
  4030f8:	bl	401ef0 <gettext@plt>
  4030fc:	mov	x2, x0
  403100:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403104:	add	x1, x0, #0x7a0
  403108:	mov	x0, x2
  40310c:	bl	401d90 <warn@plt>
  403110:	b	403190 <ferror@plt+0x1240>
  403114:	ldr	x0, [sp, #24]
  403118:	ldrb	w0, [x0, #48]
  40311c:	and	w0, w0, #0x2
  403120:	and	w0, w0, #0xff
  403124:	cmp	w0, #0x0
  403128:	b.ne	403168 <ferror@plt+0x1218>  // b.any
  40312c:	mov	w0, #0x0                   	// #0
  403130:	bl	401e70 <isatty@plt>
  403134:	cmp	w0, #0x0
  403138:	b.eq	403144 <ferror@plt+0x11f4>  // b.none
  40313c:	ldr	x0, [sp, #24]
  403140:	bl	403024 <ferror@plt+0x10d4>
  403144:	ldr	x0, [sp, #24]
  403148:	ldr	x0, [x0]
  40314c:	mov	x2, x0
  403150:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403154:	add	x1, x0, #0x7e0
  403158:	ldr	x0, [sp, #40]
  40315c:	bl	401f00 <fprintf@plt>
  403160:	ldr	x0, [sp, #40]
  403164:	bl	401e40 <fflush@plt>
  403168:	ldr	x0, [sp, #40]
  40316c:	bl	4021b0 <ferror@plt+0x260>
  403170:	cmp	w0, #0x0
  403174:	b.eq	403190 <ferror@plt+0x1240>  // b.none
  403178:	adrp	x0, 409000 <ferror@plt+0x70b0>
  40317c:	add	x0, x0, #0x168
  403180:	bl	401ef0 <gettext@plt>
  403184:	mov	x1, x0
  403188:	mov	w0, #0x1                   	// #1
  40318c:	bl	401e90 <errx@plt>
  403190:	ldp	x29, x30, [sp], #48
  403194:	ret
  403198:	stp	x29, x30, [sp, #-48]!
  40319c:	mov	x29, sp
  4031a0:	str	x0, [sp, #24]
  4031a4:	ldr	x0, [sp, #24]
  4031a8:	ldr	x2, [x0, #16]
  4031ac:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4031b0:	add	x1, x0, #0x698
  4031b4:	mov	x0, x2
  4031b8:	bl	401be0 <fopen@plt>
  4031bc:	str	x0, [sp, #40]
  4031c0:	ldr	x0, [sp, #40]
  4031c4:	cmp	x0, #0x0
  4031c8:	b.ne	4031d4 <ferror@plt+0x1284>  // b.any
  4031cc:	mov	w0, #0xffffffff            	// #-1
  4031d0:	b	4032dc <ferror@plt+0x138c>
  4031d4:	ldr	x0, [sp, #40]
  4031d8:	bl	406da0 <ferror@plt+0x4e50>
  4031dc:	cmp	w0, #0x0
  4031e0:	b.ne	4031f4 <ferror@plt+0x12a4>  // b.any
  4031e4:	ldr	x0, [sp, #40]
  4031e8:	bl	406da0 <ferror@plt+0x4e50>
  4031ec:	cmp	w0, #0x0
  4031f0:	b.eq	403204 <ferror@plt+0x12b4>  // b.none
  4031f4:	ldr	x0, [sp, #40]
  4031f8:	bl	401bd0 <fclose@plt>
  4031fc:	mov	w0, #0xffffffff            	// #-1
  403200:	b	4032dc <ferror@plt+0x138c>
  403204:	add	x0, sp, #0x20
  403208:	ldr	x2, [sp, #40]
  40320c:	mov	w1, #0x8                   	// #8
  403210:	bl	401f10 <fgets@plt>
  403214:	cmp	x0, #0x0
  403218:	b.ne	40322c <ferror@plt+0x12dc>  // b.any
  40321c:	ldr	x0, [sp, #40]
  403220:	bl	401bd0 <fclose@plt>
  403224:	mov	w0, #0xffffffff            	// #-1
  403228:	b	4032dc <ferror@plt+0x138c>
  40322c:	add	x3, sp, #0x20
  403230:	mov	x2, #0x3                   	// #3
  403234:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403238:	add	x1, x0, #0x6b8
  40323c:	mov	x0, x3
  403240:	bl	401c40 <strncmp@plt>
  403244:	cmp	w0, #0x0
  403248:	b.ne	40325c <ferror@plt+0x130c>  // b.any
  40324c:	ldr	x0, [sp, #24]
  403250:	mov	w1, #0x1                   	// #1
  403254:	str	w1, [x0, #24]
  403258:	b	4032d0 <ferror@plt+0x1380>
  40325c:	add	x3, sp, #0x20
  403260:	mov	x2, #0x5                   	// #5
  403264:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403268:	add	x1, x0, #0x7e8
  40326c:	mov	x0, x3
  403270:	bl	401c40 <strncmp@plt>
  403274:	cmp	w0, #0x0
  403278:	b.ne	40328c <ferror@plt+0x133c>  // b.any
  40327c:	ldr	x0, [sp, #24]
  403280:	mov	w1, #0x2                   	// #2
  403284:	str	w1, [x0, #24]
  403288:	b	4032d0 <ferror@plt+0x1380>
  40328c:	ldr	x0, [sp, #24]
  403290:	ldrb	w0, [x0, #48]
  403294:	and	w0, w0, #0x1
  403298:	and	w0, w0, #0xff
  40329c:	cmp	w0, #0x0
  4032a0:	b.eq	4032d0 <ferror@plt+0x1380>  // b.none
  4032a4:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4032a8:	add	x0, x0, #0x7f0
  4032ac:	bl	401ef0 <gettext@plt>
  4032b0:	mov	x3, x0
  4032b4:	ldr	x0, [sp, #24]
  4032b8:	ldr	x0, [x0, #16]
  4032bc:	add	x1, sp, #0x20
  4032c0:	mov	x2, x1
  4032c4:	mov	x1, x0
  4032c8:	mov	x0, x3
  4032cc:	bl	401e50 <warnx@plt>
  4032d0:	ldr	x0, [sp, #40]
  4032d4:	bl	401bd0 <fclose@plt>
  4032d8:	mov	w0, #0x0                   	// #0
  4032dc:	ldp	x29, x30, [sp], #48
  4032e0:	ret
  4032e4:	stp	x29, x30, [sp, #-160]!
  4032e8:	mov	x29, sp
  4032ec:	str	x19, [sp, #16]
  4032f0:	str	x0, [sp, #40]
  4032f4:	str	w1, [sp, #36]
  4032f8:	stp	xzr, xzr, [sp, #64]
  4032fc:	stp	xzr, xzr, [sp, #80]
  403300:	stp	xzr, xzr, [sp, #96]
  403304:	str	xzr, [sp, #112]
  403308:	add	x0, sp, #0x78
  40330c:	mov	x2, x0
  403310:	mov	x1, #0x7010                	// #28688
  403314:	movk	x1, #0x8028, lsl #16
  403318:	ldr	w0, [sp, #36]
  40331c:	bl	401f30 <ioctl@plt>
  403320:	cmp	w0, #0x0
  403324:	b.ge	403340 <ferror@plt+0x13f0>  // b.tcont
  403328:	adrp	x0, 409000 <ferror@plt+0x70b0>
  40332c:	add	x0, x0, #0x818
  403330:	bl	401ef0 <gettext@plt>
  403334:	bl	401d90 <warn@plt>
  403338:	mov	w0, #0xffffffff            	// #-1
  40333c:	b	403420 <ferror@plt+0x14d0>
  403340:	ldrb	w0, [sp, #120]
  403344:	cmp	w0, #0x1
  403348:	b.ne	403358 <ferror@plt+0x1408>  // b.any
  40334c:	ldr	w0, [sp, #144]
  403350:	cmn	w0, #0x1
  403354:	b.ne	403370 <ferror@plt+0x1420>  // b.any
  403358:	adrp	x0, 409000 <ferror@plt+0x70b0>
  40335c:	add	x0, x0, #0x830
  403360:	bl	401ef0 <gettext@plt>
  403364:	bl	401eb0 <printf@plt>
  403368:	mov	w0, #0x0                   	// #0
  40336c:	b	403420 <ferror@plt+0x14d0>
  403370:	ldr	w0, [sp, #124]
  403374:	str	w0, [sp, #64]
  403378:	ldr	w0, [sp, #128]
  40337c:	str	w0, [sp, #68]
  403380:	ldr	w0, [sp, #132]
  403384:	str	w0, [sp, #72]
  403388:	ldr	w0, [sp, #136]
  40338c:	str	w0, [sp, #76]
  403390:	ldr	w0, [sp, #140]
  403394:	str	w0, [sp, #80]
  403398:	ldr	w0, [sp, #144]
  40339c:	str	w0, [sp, #84]
  4033a0:	mov	w0, #0xffffffff            	// #-1
  4033a4:	str	w0, [sp, #96]
  4033a8:	add	x0, sp, #0x40
  4033ac:	bl	401d10 <mktime@plt>
  4033b0:	str	x0, [sp, #56]
  4033b4:	ldr	x0, [sp, #56]
  4033b8:	cmn	x0, #0x1
  4033bc:	b.ne	4033d8 <ferror@plt+0x1488>  // b.any
  4033c0:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4033c4:	add	x0, x0, #0x840
  4033c8:	bl	401ef0 <gettext@plt>
  4033cc:	bl	401d90 <warn@plt>
  4033d0:	mov	w0, #0xffffffff            	// #-1
  4033d4:	b	403420 <ferror@plt+0x14d0>
  4033d8:	ldr	x0, [sp, #40]
  4033dc:	ldr	x1, [x0, #32]
  4033e0:	ldr	x0, [sp, #40]
  4033e4:	ldr	x0, [x0, #40]
  4033e8:	sub	x1, x1, x0
  4033ec:	ldr	x0, [sp, #56]
  4033f0:	add	x0, x1, x0
  4033f4:	str	x0, [sp, #56]
  4033f8:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4033fc:	add	x0, x0, #0x858
  403400:	bl	401ef0 <gettext@plt>
  403404:	mov	x19, x0
  403408:	add	x0, sp, #0x38
  40340c:	bl	401b50 <ctime@plt>
  403410:	mov	x1, x0
  403414:	mov	x0, x19
  403418:	bl	401eb0 <printf@plt>
  40341c:	mov	w0, #0x0                   	// #0
  403420:	ldr	x19, [sp, #16]
  403424:	ldp	x29, x30, [sp], #160
  403428:	ret
  40342c:	stp	x29, x30, [sp, #-64]!
  403430:	mov	x29, sp
  403434:	str	x0, [sp, #24]
  403438:	str	x1, [sp, #16]
  40343c:	ldr	x0, [sp, #24]
  403440:	bl	402f38 <ferror@plt+0xfe8>
  403444:	str	x0, [sp, #40]
  403448:	ldr	x0, [sp, #40]
  40344c:	str	x0, [sp, #48]
  403450:	b	403484 <ferror@plt+0x1534>
  403454:	ldr	x0, [sp, #48]
  403458:	ldr	x0, [x0]
  40345c:	mov	x1, x0
  403460:	ldr	x0, [sp, #16]
  403464:	bl	401d80 <strcmp@plt>
  403468:	cmp	w0, #0x0
  40346c:	b.ne	403478 <ferror@plt+0x1528>  // b.any
  403470:	mov	w0, #0x5                   	// #5
  403474:	b	4034f0 <ferror@plt+0x15a0>
  403478:	ldr	x0, [sp, #48]
  40347c:	add	x0, x0, #0x8
  403480:	str	x0, [sp, #48]
  403484:	ldr	x0, [sp, #48]
  403488:	cmp	x0, #0x0
  40348c:	b.eq	4034a0 <ferror@plt+0x1550>  // b.none
  403490:	ldr	x0, [sp, #48]
  403494:	ldr	x0, [x0]
  403498:	cmp	x0, #0x0
  40349c:	b.ne	403454 <ferror@plt+0x1504>  // b.any
  4034a0:	str	xzr, [sp, #56]
  4034a4:	b	4034e0 <ferror@plt+0x1590>
  4034a8:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4034ac:	add	x0, x0, #0x298
  4034b0:	ldr	x1, [sp, #56]
  4034b4:	ldr	x0, [x0, x1, lsl #3]
  4034b8:	mov	x1, x0
  4034bc:	ldr	x0, [sp, #16]
  4034c0:	bl	401d80 <strcmp@plt>
  4034c4:	cmp	w0, #0x0
  4034c8:	b.ne	4034d4 <ferror@plt+0x1584>  // b.any
  4034cc:	ldr	x0, [sp, #56]
  4034d0:	b	4034f0 <ferror@plt+0x15a0>
  4034d4:	ldr	x0, [sp, #56]
  4034d8:	add	x0, x0, #0x1
  4034dc:	str	x0, [sp, #56]
  4034e0:	ldr	x0, [sp, #56]
  4034e4:	cmp	x0, #0x4
  4034e8:	b.ls	4034a8 <ferror@plt+0x1558>  // b.plast
  4034ec:	mov	w0, #0xffffffea            	// #-22
  4034f0:	ldp	x29, x30, [sp], #64
  4034f4:	ret
  4034f8:	stp	x29, x30, [sp, #-48]!
  4034fc:	mov	x29, sp
  403500:	str	x0, [sp, #24]
  403504:	str	xzr, [sp, #32]
  403508:	adrp	x0, 409000 <ferror@plt+0x70b0>
  40350c:	add	x1, x0, #0x868
  403510:	ldr	x0, [sp, #24]
  403514:	bl	402748 <ferror@plt+0x7f8>
  403518:	cmp	x0, #0x0
  40351c:	b.eq	403530 <ferror@plt+0x15e0>  // b.none
  403520:	ldr	x0, [sp, #24]
  403524:	bl	4027c4 <ferror@plt+0x874>
  403528:	str	x0, [sp, #32]
  40352c:	b	403548 <ferror@plt+0x15f8>
  403530:	add	x3, sp, #0x20
  403534:	ldr	x2, [sp, #24]
  403538:	adrp	x0, 409000 <ferror@plt+0x70b0>
  40353c:	add	x1, x0, #0x870
  403540:	mov	x0, x3
  403544:	bl	402830 <ferror@plt+0x8e0>
  403548:	ldr	x0, [sp, #32]
  40354c:	mov	w1, #0x80000               	// #524288
  403550:	bl	401c10 <open@plt>
  403554:	str	w0, [sp, #44]
  403558:	ldr	w0, [sp, #44]
  40355c:	cmp	w0, #0x0
  403560:	b.ge	403584 <ferror@plt+0x1634>  // b.tcont
  403564:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403568:	add	x0, x0, #0x878
  40356c:	bl	401ef0 <gettext@plt>
  403570:	mov	x1, x0
  403574:	ldr	x0, [sp, #32]
  403578:	mov	x2, x0
  40357c:	mov	w0, #0x1                   	// #1
  403580:	bl	401f20 <err@plt>
  403584:	ldr	x0, [sp, #32]
  403588:	bl	401dc0 <free@plt>
  40358c:	ldr	w0, [sp, #44]
  403590:	ldp	x29, x30, [sp], #48
  403594:	ret
  403598:	stp	x29, x30, [sp, #-64]!
  40359c:	mov	x29, sp
  4035a0:	str	x0, [sp, #24]
  4035a4:	ldr	x0, [sp, #24]
  4035a8:	bl	402f38 <ferror@plt+0xfe8>
  4035ac:	str	x0, [sp, #40]
  4035b0:	ldr	x0, [sp, #40]
  4035b4:	cmp	x0, #0x0
  4035b8:	b.ne	4035dc <ferror@plt+0x168c>  // b.any
  4035bc:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4035c0:	add	x0, x0, #0x898
  4035c4:	bl	401ef0 <gettext@plt>
  4035c8:	mov	x1, x0
  4035cc:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4035d0:	add	x2, x0, #0x7a0
  4035d4:	mov	w0, #0x1                   	// #1
  4035d8:	bl	401e90 <errx@plt>
  4035dc:	ldr	x0, [sp, #40]
  4035e0:	str	x0, [sp, #48]
  4035e4:	b	40360c <ferror@plt+0x16bc>
  4035e8:	ldr	x0, [sp, #48]
  4035ec:	ldr	x0, [x0]
  4035f0:	mov	x1, x0
  4035f4:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4035f8:	add	x0, x0, #0x8b0
  4035fc:	bl	401eb0 <printf@plt>
  403600:	ldr	x0, [sp, #48]
  403604:	add	x0, x0, #0x8
  403608:	str	x0, [sp, #48]
  40360c:	ldr	x0, [sp, #48]
  403610:	cmp	x0, #0x0
  403614:	b.eq	403628 <ferror@plt+0x16d8>  // b.none
  403618:	ldr	x0, [sp, #48]
  40361c:	ldr	x0, [x0]
  403620:	cmp	x0, #0x0
  403624:	b.ne	4035e8 <ferror@plt+0x1698>  // b.any
  403628:	str	xzr, [sp, #56]
  40362c:	b	40365c <ferror@plt+0x170c>
  403630:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403634:	add	x0, x0, #0x298
  403638:	ldr	x1, [sp, #56]
  40363c:	ldr	x0, [x0, x1, lsl #3]
  403640:	mov	x1, x0
  403644:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403648:	add	x0, x0, #0x8b0
  40364c:	bl	401eb0 <printf@plt>
  403650:	ldr	x0, [sp, #56]
  403654:	add	x0, x0, #0x1
  403658:	str	x0, [sp, #56]
  40365c:	ldr	x0, [sp, #56]
  403660:	cmp	x0, #0x4
  403664:	b.ls	403630 <ferror@plt+0x16e0>  // b.plast
  403668:	mov	w0, #0xa                   	// #10
  40366c:	bl	401ee0 <putchar@plt>
  403670:	nop
  403674:	ldp	x29, x30, [sp], #64
  403678:	ret
  40367c:	stp	x29, x30, [sp, #-240]!
  403680:	mov	x29, sp
  403684:	stp	x19, x20, [sp, #16]
  403688:	str	x21, [sp, #32]
  40368c:	str	w0, [sp, #60]
  403690:	str	x1, [sp, #48]
  403694:	stp	xzr, xzr, [sp, #152]
  403698:	stp	xzr, xzr, [sp, #168]
  40369c:	stp	xzr, xzr, [sp, #184]
  4036a0:	str	xzr, [sp, #200]
  4036a4:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4036a8:	add	x0, x0, #0x8b8
  4036ac:	str	x0, [sp, #152]
  4036b0:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4036b4:	add	x0, x0, #0x3b0
  4036b8:	str	x0, [sp, #168]
  4036bc:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4036c0:	add	x0, x0, #0x8c0
  4036c4:	str	x0, [sp, #232]
  4036c8:	str	wzr, [sp, #228]
  4036cc:	mov	w0, #0x5                   	// #5
  4036d0:	str	w0, [sp, #224]
  4036d4:	str	wzr, [sp, #220]
  4036d8:	str	xzr, [sp, #144]
  4036dc:	str	xzr, [sp, #128]
  4036e0:	str	wzr, [sp, #136]
  4036e4:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4036e8:	add	x1, x0, #0x8d0
  4036ec:	mov	w0, #0x6                   	// #6
  4036f0:	bl	401f40 <setlocale@plt>
  4036f4:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4036f8:	add	x1, x0, #0x8d8
  4036fc:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403700:	add	x0, x0, #0x8f0
  403704:	bl	401c50 <bindtextdomain@plt>
  403708:	adrp	x0, 409000 <ferror@plt+0x70b0>
  40370c:	add	x0, x0, #0x8f0
  403710:	bl	401d60 <textdomain@plt>
  403714:	bl	4023b4 <ferror@plt+0x464>
  403718:	b	403a8c <ferror@plt+0x1b3c>
  40371c:	add	x0, sp, #0x80
  403720:	mov	x3, x0
  403724:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403728:	add	x2, x0, #0xf40
  40372c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403730:	add	x1, x0, #0xd60
  403734:	ldr	w0, [sp, #216]
  403738:	bl	4024e4 <ferror@plt+0x594>
  40373c:	ldr	w0, [sp, #216]
  403740:	cmp	w0, #0x81
  403744:	b.eq	4038b4 <ferror@plt+0x1964>  // b.none
  403748:	ldr	w0, [sp, #216]
  40374c:	cmp	w0, #0x81
  403750:	b.gt	403a50 <ferror@plt+0x1b00>
  403754:	ldr	w0, [sp, #216]
  403758:	cmp	w0, #0x80
  40375c:	b.eq	403990 <ferror@plt+0x1a40>  // b.none
  403760:	ldr	w0, [sp, #216]
  403764:	cmp	w0, #0x80
  403768:	b.gt	403a50 <ferror@plt+0x1b00>
  40376c:	ldr	w0, [sp, #216]
  403770:	cmp	w0, #0x76
  403774:	b.eq	403a08 <ferror@plt+0x1ab8>  // b.none
  403778:	ldr	w0, [sp, #216]
  40377c:	cmp	w0, #0x76
  403780:	b.gt	403a50 <ferror@plt+0x1b00>
  403784:	ldr	w0, [sp, #216]
  403788:	cmp	w0, #0x75
  40378c:	b.eq	4039fc <ferror@plt+0x1aac>  // b.none
  403790:	ldr	w0, [sp, #216]
  403794:	cmp	w0, #0x75
  403798:	b.gt	403a50 <ferror@plt+0x1b00>
  40379c:	ldr	w0, [sp, #216]
  4037a0:	cmp	w0, #0x74
  4037a4:	b.eq	403960 <ferror@plt+0x1a10>  // b.none
  4037a8:	ldr	w0, [sp, #216]
  4037ac:	cmp	w0, #0x74
  4037b0:	b.gt	403a50 <ferror@plt+0x1b00>
  4037b4:	ldr	w0, [sp, #216]
  4037b8:	cmp	w0, #0x73
  4037bc:	b.eq	403934 <ferror@plt+0x19e4>  // b.none
  4037c0:	ldr	w0, [sp, #216]
  4037c4:	cmp	w0, #0x73
  4037c8:	b.gt	403a50 <ferror@plt+0x1b00>
  4037cc:	ldr	w0, [sp, #216]
  4037d0:	cmp	w0, #0x6e
  4037d4:	b.eq	403924 <ferror@plt+0x19d4>  // b.none
  4037d8:	ldr	w0, [sp, #216]
  4037dc:	cmp	w0, #0x6e
  4037e0:	b.gt	403a50 <ferror@plt+0x1b00>
  4037e4:	ldr	w0, [sp, #216]
  4037e8:	cmp	w0, #0x6d
  4037ec:	b.eq	4038c4 <ferror@plt+0x1974>  // b.none
  4037f0:	ldr	w0, [sp, #216]
  4037f4:	cmp	w0, #0x6d
  4037f8:	b.gt	403a50 <ferror@plt+0x1b00>
  4037fc:	ldr	w0, [sp, #216]
  403800:	cmp	w0, #0x6c
  403804:	b.eq	4038a8 <ferror@plt+0x1958>  // b.none
  403808:	ldr	w0, [sp, #216]
  40380c:	cmp	w0, #0x6c
  403810:	b.gt	403a50 <ferror@plt+0x1b00>
  403814:	ldr	w0, [sp, #216]
  403818:	cmp	w0, #0x68
  40381c:	b.eq	403a4c <ferror@plt+0x1afc>  // b.none
  403820:	ldr	w0, [sp, #216]
  403824:	cmp	w0, #0x68
  403828:	b.gt	403a50 <ferror@plt+0x1b00>
  40382c:	ldr	w0, [sp, #216]
  403830:	cmp	w0, #0x64
  403834:	b.eq	403894 <ferror@plt+0x1944>  // b.none
  403838:	ldr	w0, [sp, #216]
  40383c:	cmp	w0, #0x64
  403840:	b.gt	403a50 <ferror@plt+0x1b00>
  403844:	ldr	w0, [sp, #216]
  403848:	cmp	w0, #0x61
  40384c:	b.eq	40388c <ferror@plt+0x193c>  // b.none
  403850:	ldr	w0, [sp, #216]
  403854:	cmp	w0, #0x61
  403858:	b.gt	403a50 <ferror@plt+0x1b00>
  40385c:	ldr	w0, [sp, #216]
  403860:	cmp	w0, #0x41
  403864:	b.eq	403878 <ferror@plt+0x1928>  // b.none
  403868:	ldr	w0, [sp, #216]
  40386c:	cmp	w0, #0x56
  403870:	b.eq	403a18 <ferror@plt+0x1ac8>  // b.none
  403874:	b	403a50 <ferror@plt+0x1b00>
  403878:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  40387c:	add	x0, x0, #0x2e0
  403880:	ldr	x0, [x0]
  403884:	str	x0, [sp, #168]
  403888:	b	403a8c <ferror@plt+0x1b3c>
  40388c:	str	wzr, [sp, #176]
  403890:	b	403a8c <ferror@plt+0x1b3c>
  403894:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403898:	add	x0, x0, #0x2e0
  40389c:	ldr	x0, [x0]
  4038a0:	str	x0, [sp, #232]
  4038a4:	b	403a8c <ferror@plt+0x1b3c>
  4038a8:	mov	w0, #0x2                   	// #2
  4038ac:	str	w0, [sp, #176]
  4038b0:	b	403a8c <ferror@plt+0x1b3c>
  4038b4:	add	x0, sp, #0x98
  4038b8:	bl	403598 <ferror@plt+0x1648>
  4038bc:	mov	w0, #0x0                   	// #0
  4038c0:	b	404224 <ferror@plt+0x22d4>
  4038c4:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4038c8:	add	x0, x0, #0x2e0
  4038cc:	ldr	x1, [x0]
  4038d0:	add	x0, sp, #0x98
  4038d4:	bl	40342c <ferror@plt+0x14dc>
  4038d8:	str	w0, [sp, #224]
  4038dc:	ldr	w0, [sp, #224]
  4038e0:	cmp	w0, #0x0
  4038e4:	b.ge	403910 <ferror@plt+0x19c0>  // b.tcont
  4038e8:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4038ec:	add	x0, x0, #0x900
  4038f0:	bl	401ef0 <gettext@plt>
  4038f4:	mov	x1, x0
  4038f8:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4038fc:	add	x0, x0, #0x2e0
  403900:	ldr	x0, [x0]
  403904:	mov	x2, x0
  403908:	mov	w0, #0x1                   	// #1
  40390c:	bl	401e90 <errx@plt>
  403910:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403914:	add	x0, x0, #0x2e0
  403918:	ldr	x0, [x0]
  40391c:	str	x0, [sp, #152]
  403920:	b	403a8c <ferror@plt+0x1b3c>
  403924:	ldrb	w0, [sp, #200]
  403928:	orr	w0, w0, #0x2
  40392c:	strb	w0, [sp, #200]
  403930:	b	403a8c <ferror@plt+0x1b3c>
  403934:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403938:	add	x0, x0, #0x2e0
  40393c:	ldr	x19, [x0]
  403940:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403944:	add	x0, x0, #0x920
  403948:	bl	401ef0 <gettext@plt>
  40394c:	mov	x1, x0
  403950:	mov	x0, x19
  403954:	bl	404f6c <ferror@plt+0x301c>
  403958:	str	w0, [sp, #228]
  40395c:	b	403a8c <ferror@plt+0x1b3c>
  403960:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403964:	add	x0, x0, #0x2e0
  403968:	ldr	x19, [x0]
  40396c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403970:	add	x0, x0, #0x940
  403974:	bl	401ef0 <gettext@plt>
  403978:	mov	x1, x0
  40397c:	mov	x0, x19
  403980:	bl	404f6c <ferror@plt+0x301c>
  403984:	mov	w0, w0
  403988:	str	x0, [sp, #144]
  40398c:	b	403a8c <ferror@plt+0x1b3c>
  403990:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403994:	add	x0, x0, #0x2e0
  403998:	ldr	x0, [x0]
  40399c:	add	x1, sp, #0x78
  4039a0:	bl	4072dc <ferror@plt+0x538c>
  4039a4:	cmp	w0, #0x0
  4039a8:	b.ge	4039d4 <ferror@plt+0x1a84>  // b.tcont
  4039ac:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4039b0:	add	x0, x0, #0x958
  4039b4:	bl	401ef0 <gettext@plt>
  4039b8:	mov	x1, x0
  4039bc:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4039c0:	add	x0, x0, #0x2e0
  4039c4:	ldr	x0, [x0]
  4039c8:	mov	x2, x0
  4039cc:	mov	w0, #0x1                   	// #1
  4039d0:	bl	401e90 <errx@plt>
  4039d4:	ldr	x1, [sp, #120]
  4039d8:	mov	x0, #0x34db                	// #13531
  4039dc:	movk	x0, #0xd7b6, lsl #16
  4039e0:	movk	x0, #0xde82, lsl #32
  4039e4:	movk	x0, #0x431b, lsl #48
  4039e8:	umulh	x0, x1, x0
  4039ec:	lsr	x0, x0, #18
  4039f0:	str	x0, [sp, #144]
  4039f4:	nop
  4039f8:	b	403a8c <ferror@plt+0x1b3c>
  4039fc:	mov	w0, #0x1                   	// #1
  403a00:	str	w0, [sp, #176]
  403a04:	b	403a8c <ferror@plt+0x1b3c>
  403a08:	ldrb	w0, [sp, #200]
  403a0c:	orr	w0, w0, #0x1
  403a10:	strb	w0, [sp, #200]
  403a14:	b	403a8c <ferror@plt+0x1b3c>
  403a18:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403a1c:	add	x0, x0, #0x970
  403a20:	bl	401ef0 <gettext@plt>
  403a24:	mov	x3, x0
  403a28:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403a2c:	add	x0, x0, #0x300
  403a30:	ldr	x1, [x0]
  403a34:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403a38:	add	x2, x0, #0x980
  403a3c:	mov	x0, x3
  403a40:	bl	401eb0 <printf@plt>
  403a44:	mov	w0, #0x0                   	// #0
  403a48:	bl	401ab0 <exit@plt>
  403a4c:	bl	4028f8 <ferror@plt+0x9a8>
  403a50:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403a54:	add	x0, x0, #0x2d8
  403a58:	ldr	x19, [x0]
  403a5c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403a60:	add	x0, x0, #0x998
  403a64:	bl	401ef0 <gettext@plt>
  403a68:	mov	x1, x0
  403a6c:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403a70:	add	x0, x0, #0x300
  403a74:	ldr	x0, [x0]
  403a78:	mov	x2, x0
  403a7c:	mov	x0, x19
  403a80:	bl	401f00 <fprintf@plt>
  403a84:	mov	w0, #0x1                   	// #1
  403a88:	bl	401ab0 <exit@plt>
  403a8c:	mov	x4, #0x0                   	// #0
  403a90:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403a94:	add	x3, x0, #0xd60
  403a98:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403a9c:	add	x2, x0, #0x9c0
  403aa0:	ldr	x1, [sp, #48]
  403aa4:	ldr	w0, [sp, #60]
  403aa8:	bl	401d70 <getopt_long@plt>
  403aac:	str	w0, [sp, #216]
  403ab0:	ldr	w0, [sp, #216]
  403ab4:	cmn	w0, #0x1
  403ab8:	b.ne	40371c <ferror@plt+0x17cc>  // b.any
  403abc:	ldr	w0, [sp, #176]
  403ac0:	cmp	w0, #0x0
  403ac4:	b.ne	403b08 <ferror@plt+0x1bb8>  // b.any
  403ac8:	add	x0, sp, #0x98
  403acc:	bl	403198 <ferror@plt+0x1248>
  403ad0:	cmp	w0, #0x0
  403ad4:	b.ge	403b08 <ferror@plt+0x1bb8>  // b.tcont
  403ad8:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403adc:	add	x0, x0, #0x9d8
  403ae0:	bl	401ef0 <gettext@plt>
  403ae4:	mov	x2, x0
  403ae8:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403aec:	add	x0, x0, #0x300
  403af0:	ldr	x0, [x0]
  403af4:	mov	x1, x0
  403af8:	mov	x0, x2
  403afc:	bl	401eb0 <printf@plt>
  403b00:	mov	w0, #0x1                   	// #1
  403b04:	str	w0, [sp, #176]
  403b08:	ldrb	w0, [sp, #200]
  403b0c:	and	w0, w0, #0x1
  403b10:	and	w0, w0, #0xff
  403b14:	cmp	w0, #0x0
  403b18:	b.eq	403b54 <ferror@plt+0x1c04>  // b.none
  403b1c:	ldr	w0, [sp, #176]
  403b20:	cmp	w0, #0x1
  403b24:	b.ne	403b38 <ferror@plt+0x1be8>  // b.any
  403b28:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403b2c:	add	x0, x0, #0x9f8
  403b30:	bl	401ef0 <gettext@plt>
  403b34:	b	403b44 <ferror@plt+0x1bf4>
  403b38:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403b3c:	add	x0, x0, #0xa10
  403b40:	bl	401ef0 <gettext@plt>
  403b44:	mov	x1, x0
  403b48:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403b4c:	add	x0, x0, #0xa28
  403b50:	bl	401eb0 <printf@plt>
  403b54:	ldr	x0, [sp, #144]
  403b58:	cmp	x0, #0x0
  403b5c:	b.ne	403b9c <ferror@plt+0x1c4c>  // b.any
  403b60:	ldr	w0, [sp, #228]
  403b64:	cmp	w0, #0x0
  403b68:	b.ne	403b9c <ferror@plt+0x1c4c>  // b.any
  403b6c:	ldr	w0, [sp, #224]
  403b70:	cmp	w0, #0x3
  403b74:	b.eq	403b9c <ferror@plt+0x1c4c>  // b.none
  403b78:	ldr	w0, [sp, #224]
  403b7c:	cmp	w0, #0x4
  403b80:	b.eq	403b9c <ferror@plt+0x1c4c>  // b.none
  403b84:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403b88:	add	x0, x0, #0xa30
  403b8c:	bl	401ef0 <gettext@plt>
  403b90:	mov	x1, x0
  403b94:	mov	w0, #0x1                   	// #1
  403b98:	bl	401e90 <errx@plt>
  403b9c:	ldr	x0, [sp, #232]
  403ba0:	bl	4034f8 <ferror@plt+0x15a8>
  403ba4:	str	w0, [sp, #212]
  403ba8:	ldr	w0, [sp, #224]
  403bac:	cmp	w0, #0x2
  403bb0:	b.eq	403bec <ferror@plt+0x1c9c>  // b.none
  403bb4:	ldr	w0, [sp, #224]
  403bb8:	cmp	w0, #0x1
  403bbc:	b.eq	403bec <ferror@plt+0x1c9c>  // b.none
  403bc0:	ldr	x0, [sp, #232]
  403bc4:	bl	402af4 <ferror@plt+0xba4>
  403bc8:	cmp	w0, #0x0
  403bcc:	b.ne	403bec <ferror@plt+0x1c9c>  // b.any
  403bd0:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403bd4:	add	x0, x0, #0xa78
  403bd8:	bl	401ef0 <gettext@plt>
  403bdc:	ldr	x2, [sp, #232]
  403be0:	mov	x1, x0
  403be4:	mov	w0, #0x1                   	// #1
  403be8:	bl	401e90 <errx@plt>
  403bec:	add	x0, sp, #0x98
  403bf0:	ldr	w1, [sp, #212]
  403bf4:	bl	402c1c <ferror@plt+0xccc>
  403bf8:	cmp	w0, #0x0
  403bfc:	b.ge	403c08 <ferror@plt+0x1cb8>  // b.tcont
  403c00:	mov	w0, #0x1                   	// #1
  403c04:	bl	401ab0 <exit@plt>
  403c08:	ldrb	w0, [sp, #200]
  403c0c:	and	w0, w0, #0x1
  403c10:	and	w0, w0, #0xff
  403c14:	cmp	w0, #0x0
  403c18:	b.eq	403c50 <ferror@plt+0x1d00>  // b.none
  403c1c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403c20:	add	x0, x0, #0xaa0
  403c24:	bl	401ef0 <gettext@plt>
  403c28:	mov	x5, x0
  403c2c:	ldr	x0, [sp, #144]
  403c30:	ldr	x1, [sp, #184]
  403c34:	ldr	x2, [sp, #192]
  403c38:	ldr	w4, [sp, #228]
  403c3c:	mov	x3, x2
  403c40:	mov	x2, x1
  403c44:	mov	x1, x0
  403c48:	mov	x0, x5
  403c4c:	bl	401eb0 <printf@plt>
  403c50:	ldr	w0, [sp, #224]
  403c54:	cmp	w0, #0x3
  403c58:	b.eq	403dac <ferror@plt+0x1e5c>  // b.none
  403c5c:	ldr	w0, [sp, #224]
  403c60:	cmp	w0, #0x4
  403c64:	b.eq	403dac <ferror@plt+0x1e5c>  // b.none
  403c68:	ldr	x0, [sp, #144]
  403c6c:	cmp	x0, #0x0
  403c70:	b.eq	403cc8 <ferror@plt+0x1d78>  // b.none
  403c74:	ldr	x1, [sp, #184]
  403c78:	ldr	x0, [sp, #144]
  403c7c:	cmp	x1, x0
  403c80:	b.le	403cac <ferror@plt+0x1d5c>
  403c84:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403c88:	add	x0, x0, #0xad8
  403c8c:	bl	401ef0 <gettext@plt>
  403c90:	mov	x19, x0
  403c94:	add	x0, sp, #0x90
  403c98:	bl	401b50 <ctime@plt>
  403c9c:	mov	x2, x0
  403ca0:	mov	x1, x19
  403ca4:	mov	w0, #0x1                   	// #1
  403ca8:	bl	401e90 <errx@plt>
  403cac:	ldr	x1, [sp, #144]
  403cb0:	ldr	x2, [sp, #184]
  403cb4:	ldr	x0, [sp, #192]
  403cb8:	sub	x0, x2, x0
  403cbc:	sub	x0, x1, x0
  403cc0:	str	x0, [sp, #144]
  403cc4:	b	403cdc <ferror@plt+0x1d8c>
  403cc8:	ldr	x1, [sp, #192]
  403ccc:	ldr	w0, [sp, #228]
  403cd0:	add	x0, x1, x0
  403cd4:	add	x0, x0, #0x1
  403cd8:	str	x0, [sp, #144]
  403cdc:	add	x1, sp, #0x90
  403ce0:	add	x0, sp, #0x98
  403ce4:	mov	x2, x1
  403ce8:	ldr	w1, [sp, #212]
  403cec:	bl	402e48 <ferror@plt+0xef8>
  403cf0:	cmp	w0, #0x0
  403cf4:	b.ge	403d00 <ferror@plt+0x1db0>  // b.tcont
  403cf8:	mov	w0, #0x1                   	// #1
  403cfc:	bl	401ab0 <exit@plt>
  403d00:	ldr	w0, [sp, #224]
  403d04:	cmp	w0, #0x1
  403d08:	b.eq	403d18 <ferror@plt+0x1dc8>  // b.none
  403d0c:	ldr	w0, [sp, #224]
  403d10:	cmp	w0, #0x2
  403d14:	b.ne	403d54 <ferror@plt+0x1e04>  // b.any
  403d18:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403d1c:	add	x0, x0, #0xaf8
  403d20:	bl	401ef0 <gettext@plt>
  403d24:	mov	x20, x0
  403d28:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403d2c:	add	x0, x0, #0x300
  403d30:	ldr	x19, [x0]
  403d34:	add	x0, sp, #0x90
  403d38:	bl	401b50 <ctime@plt>
  403d3c:	mov	x3, x0
  403d40:	ldr	x2, [sp, #232]
  403d44:	mov	x1, x19
  403d48:	mov	x0, x20
  403d4c:	bl	401eb0 <printf@plt>
  403d50:	b	403d94 <ferror@plt+0x1e44>
  403d54:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403d58:	add	x0, x0, #0xb18
  403d5c:	bl	401ef0 <gettext@plt>
  403d60:	mov	x21, x0
  403d64:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403d68:	add	x0, x0, #0x300
  403d6c:	ldr	x19, [x0]
  403d70:	ldr	x20, [sp, #152]
  403d74:	add	x0, sp, #0x90
  403d78:	bl	401b50 <ctime@plt>
  403d7c:	mov	x4, x0
  403d80:	ldr	x3, [sp, #232]
  403d84:	mov	x2, x20
  403d88:	mov	x1, x19
  403d8c:	mov	x0, x21
  403d90:	bl	401eb0 <printf@plt>
  403d94:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  403d98:	add	x0, x0, #0x2f0
  403d9c:	ldr	x0, [x0]
  403da0:	bl	401e40 <fflush@plt>
  403da4:	mov	w0, #0x2710                	// #10000
  403da8:	bl	402128 <ferror@plt+0x1d8>
  403dac:	ldr	w0, [sp, #224]
  403db0:	cmp	w0, #0x4
  403db4:	b.eq	4040e4 <ferror@plt+0x2194>  // b.none
  403db8:	ldr	w0, [sp, #224]
  403dbc:	cmp	w0, #0x4
  403dc0:	b.gt	404134 <ferror@plt+0x21e4>
  403dc4:	ldr	w0, [sp, #224]
  403dc8:	cmp	w0, #0x3
  403dcc:	b.eq	4040bc <ferror@plt+0x216c>  // b.none
  403dd0:	ldr	w0, [sp, #224]
  403dd4:	cmp	w0, #0x3
  403dd8:	b.gt	404134 <ferror@plt+0x21e4>
  403ddc:	ldr	w0, [sp, #224]
  403de0:	cmp	w0, #0x2
  403de4:	b.eq	404008 <ferror@plt+0x20b8>  // b.none
  403de8:	ldr	w0, [sp, #224]
  403dec:	cmp	w0, #0x2
  403df0:	b.gt	404134 <ferror@plt+0x21e4>
  403df4:	ldr	w0, [sp, #224]
  403df8:	cmp	w0, #0x0
  403dfc:	b.eq	403e40 <ferror@plt+0x1ef0>  // b.none
  403e00:	ldr	w0, [sp, #224]
  403e04:	cmp	w0, #0x1
  403e08:	b.ne	404134 <ferror@plt+0x21e4>  // b.any
  403e0c:	ldrb	w0, [sp, #200]
  403e10:	and	w0, w0, #0x1
  403e14:	and	w0, w0, #0xff
  403e18:	cmp	w0, #0x0
  403e1c:	b.eq	403e30 <ferror@plt+0x1ee0>  // b.none
  403e20:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403e24:	add	x0, x0, #0xb40
  403e28:	bl	401ef0 <gettext@plt>
  403e2c:	bl	401eb0 <printf@plt>
  403e30:	ldrb	w0, [sp, #200]
  403e34:	orr	w0, w0, #0x2
  403e38:	strb	w0, [sp, #200]
  403e3c:	b	40418c <ferror@plt+0x223c>
  403e40:	str	wzr, [sp, #208]
  403e44:	mov	w1, #0x1                   	// #1
  403e48:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403e4c:	add	x0, x0, #0xb60
  403e50:	bl	401d40 <access@plt>
  403e54:	cmp	w0, #0x0
  403e58:	b.ne	403f00 <ferror@plt+0x1fb0>  // b.any
  403e5c:	ldr	w0, [sp, #208]
  403e60:	add	w1, w0, #0x1
  403e64:	str	w1, [sp, #208]
  403e68:	sxtw	x0, w0
  403e6c:	lsl	x0, x0, #3
  403e70:	add	x1, sp, #0x48
  403e74:	adrp	x2, 409000 <ferror@plt+0x70b0>
  403e78:	add	x2, x2, #0xb60
  403e7c:	str	x2, [x1, x0]
  403e80:	ldr	w0, [sp, #208]
  403e84:	add	w1, w0, #0x1
  403e88:	str	w1, [sp, #208]
  403e8c:	sxtw	x0, w0
  403e90:	lsl	x0, x0, #3
  403e94:	add	x1, sp, #0x48
  403e98:	adrp	x2, 409000 <ferror@plt+0x70b0>
  403e9c:	add	x2, x2, #0xb70
  403ea0:	str	x2, [x1, x0]
  403ea4:	ldr	w0, [sp, #208]
  403ea8:	add	w1, w0, #0x1
  403eac:	str	w1, [sp, #208]
  403eb0:	sxtw	x0, w0
  403eb4:	lsl	x0, x0, #3
  403eb8:	add	x1, sp, #0x48
  403ebc:	adrp	x2, 409000 <ferror@plt+0x70b0>
  403ec0:	add	x2, x2, #0xb78
  403ec4:	str	x2, [x1, x0]
  403ec8:	ldr	w0, [sp, #208]
  403ecc:	add	w1, w0, #0x1
  403ed0:	str	w1, [sp, #208]
  403ed4:	sxtw	x0, w0
  403ed8:	lsl	x0, x0, #3
  403edc:	add	x1, sp, #0x48
  403ee0:	adrp	x2, 409000 <ferror@plt+0x70b0>
  403ee4:	add	x2, x2, #0xb80
  403ee8:	str	x2, [x1, x0]
  403eec:	ldrsw	x0, [sp, #208]
  403ef0:	lsl	x0, x0, #3
  403ef4:	add	x1, sp, #0x48
  403ef8:	str	xzr, [x1, x0]
  403efc:	b	403f60 <ferror@plt+0x2010>
  403f00:	mov	w1, #0x1                   	// #1
  403f04:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403f08:	add	x0, x0, #0xb88
  403f0c:	bl	401d40 <access@plt>
  403f10:	cmp	w0, #0x0
  403f14:	b.ne	403f50 <ferror@plt+0x2000>  // b.any
  403f18:	ldr	w0, [sp, #208]
  403f1c:	add	w1, w0, #0x1
  403f20:	str	w1, [sp, #208]
  403f24:	sxtw	x0, w0
  403f28:	lsl	x0, x0, #3
  403f2c:	add	x1, sp, #0x48
  403f30:	adrp	x2, 409000 <ferror@plt+0x70b0>
  403f34:	add	x2, x2, #0xb88
  403f38:	str	x2, [x1, x0]
  403f3c:	ldrsw	x0, [sp, #208]
  403f40:	lsl	x0, x0, #3
  403f44:	add	x1, sp, #0x48
  403f48:	str	xzr, [x1, x0]
  403f4c:	b	403f60 <ferror@plt+0x2010>
  403f50:	ldrsw	x0, [sp, #208]
  403f54:	lsl	x0, x0, #3
  403f58:	add	x1, sp, #0x48
  403f5c:	str	xzr, [x1, x0]
  403f60:	ldr	x0, [sp, #72]
  403f64:	cmp	x0, #0x0
  403f68:	b.eq	403fec <ferror@plt+0x209c>  // b.none
  403f6c:	ldrb	w0, [sp, #200]
  403f70:	and	w0, w0, #0x1
  403f74:	and	w0, w0, #0xff
  403f78:	cmp	w0, #0x0
  403f7c:	b.eq	403fa0 <ferror@plt+0x2050>  // b.none
  403f80:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403f84:	add	x0, x0, #0xb98
  403f88:	bl	401ef0 <gettext@plt>
  403f8c:	mov	x2, x0
  403f90:	ldr	x0, [sp, #72]
  403f94:	mov	x1, x0
  403f98:	mov	x0, x2
  403f9c:	bl	401eb0 <printf@plt>
  403fa0:	ldrb	w0, [sp, #200]
  403fa4:	and	w0, w0, #0x2
  403fa8:	and	w0, w0, #0xff
  403fac:	cmp	w0, #0x0
  403fb0:	b.ne	404178 <ferror@plt+0x2228>  // b.any
  403fb4:	ldr	x0, [sp, #72]
  403fb8:	add	x1, sp, #0x48
  403fbc:	bl	401cb0 <execv@plt>
  403fc0:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403fc4:	add	x0, x0, #0xbc0
  403fc8:	bl	401ef0 <gettext@plt>
  403fcc:	mov	x2, x0
  403fd0:	ldr	x0, [sp, #72]
  403fd4:	mov	x1, x0
  403fd8:	mov	x0, x2
  403fdc:	bl	401d90 <warn@plt>
  403fe0:	mov	w0, #0x7f                  	// #127
  403fe4:	str	w0, [sp, #220]
  403fe8:	b	404178 <ferror@plt+0x2228>
  403fec:	adrp	x0, 409000 <ferror@plt+0x70b0>
  403ff0:	add	x0, x0, #0xbd8
  403ff4:	bl	401ef0 <gettext@plt>
  403ff8:	bl	401d90 <warn@plt>
  403ffc:	mov	w0, #0x7f                  	// #127
  404000:	str	w0, [sp, #220]
  404004:	b	404178 <ferror@plt+0x2228>
  404008:	ldrb	w0, [sp, #200]
  40400c:	and	w0, w0, #0x1
  404010:	and	w0, w0, #0xff
  404014:	cmp	w0, #0x0
  404018:	b.eq	40402c <ferror@plt+0x20dc>  // b.none
  40401c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  404020:	add	x0, x0, #0xbf8
  404024:	bl	401ef0 <gettext@plt>
  404028:	bl	401eb0 <printf@plt>
  40402c:	ldrb	w0, [sp, #200]
  404030:	and	w0, w0, #0x2
  404034:	and	w0, w0, #0xff
  404038:	cmp	w0, #0x0
  40403c:	b.ne	404180 <ferror@plt+0x2230>  // b.any
  404040:	add	x0, sp, #0x70
  404044:	mov	x2, #0x8                   	// #8
  404048:	mov	x1, x0
  40404c:	ldr	w0, [sp, #212]
  404050:	bl	401e60 <read@plt>
  404054:	str	w0, [sp, #216]
  404058:	ldr	w0, [sp, #216]
  40405c:	cmp	w0, #0x0
  404060:	b.ge	40407c <ferror@plt+0x212c>  // b.tcont
  404064:	adrp	x0, 409000 <ferror@plt+0x70b0>
  404068:	add	x0, x0, #0xc18
  40406c:	bl	401ef0 <gettext@plt>
  404070:	bl	401d90 <warn@plt>
  404074:	nop
  404078:	b	404180 <ferror@plt+0x2230>
  40407c:	ldrb	w0, [sp, #200]
  404080:	and	w0, w0, #0x1
  404084:	and	w0, w0, #0xff
  404088:	cmp	w0, #0x0
  40408c:	b.eq	4040a8 <ferror@plt+0x2158>  // b.none
  404090:	ldr	x0, [sp, #112]
  404094:	mov	x2, x0
  404098:	ldr	x1, [sp, #232]
  40409c:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4040a0:	add	x0, x0, #0xc28
  4040a4:	bl	401eb0 <printf@plt>
  4040a8:	ldr	x0, [sp, #112]
  4040ac:	and	x0, x0, #0x20
  4040b0:	cmp	x0, #0x0
  4040b4:	b.eq	404040 <ferror@plt+0x20f0>  // b.none
  4040b8:	b	404180 <ferror@plt+0x2230>
  4040bc:	ldrb	w0, [sp, #200]
  4040c0:	and	w0, w0, #0x1
  4040c4:	and	w0, w0, #0xff
  4040c8:	cmp	w0, #0x0
  4040cc:	b.eq	404188 <ferror@plt+0x2238>  // b.none
  4040d0:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4040d4:	add	x0, x0, #0xc38
  4040d8:	bl	401ef0 <gettext@plt>
  4040dc:	bl	401eb0 <printf@plt>
  4040e0:	b	404188 <ferror@plt+0x2238>
  4040e4:	ldrb	w0, [sp, #200]
  4040e8:	and	w0, w0, #0x1
  4040ec:	and	w0, w0, #0xff
  4040f0:	cmp	w0, #0x0
  4040f4:	b.eq	404108 <ferror@plt+0x21b8>  // b.none
  4040f8:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4040fc:	add	x0, x0, #0xc60
  404100:	bl	401ef0 <gettext@plt>
  404104:	bl	401eb0 <printf@plt>
  404108:	add	x0, sp, #0x98
  40410c:	ldr	w1, [sp, #212]
  404110:	bl	4032e4 <ferror@plt+0x1394>
  404114:	cmp	w0, #0x0
  404118:	b.eq	404124 <ferror@plt+0x21d4>  // b.none
  40411c:	mov	w0, #0x1                   	// #1
  404120:	str	w0, [sp, #220]
  404124:	ldrb	w0, [sp, #200]
  404128:	orr	w0, w0, #0x2
  40412c:	strb	w0, [sp, #200]
  404130:	b	40418c <ferror@plt+0x223c>
  404134:	ldrb	w0, [sp, #200]
  404138:	and	w0, w0, #0x1
  40413c:	and	w0, w0, #0xff
  404140:	cmp	w0, #0x0
  404144:	b.eq	404168 <ferror@plt+0x2218>  // b.none
  404148:	adrp	x0, 409000 <ferror@plt+0x70b0>
  40414c:	add	x0, x0, #0xc90
  404150:	bl	401ef0 <gettext@plt>
  404154:	mov	x2, x0
  404158:	ldr	x0, [sp, #152]
  40415c:	mov	x1, x0
  404160:	mov	x0, x2
  404164:	bl	401eb0 <printf@plt>
  404168:	bl	401dd0 <sync@plt>
  40416c:	add	x0, sp, #0x98
  404170:	bl	4030c0 <ferror@plt+0x1170>
  404174:	b	40418c <ferror@plt+0x223c>
  404178:	nop
  40417c:	b	40418c <ferror@plt+0x223c>
  404180:	nop
  404184:	b	40418c <ferror@plt+0x223c>
  404188:	nop
  40418c:	ldrb	w0, [sp, #200]
  404190:	and	w0, w0, #0x2
  404194:	and	w0, w0, #0xff
  404198:	cmp	w0, #0x0
  40419c:	b.ne	404218 <ferror@plt+0x22c8>  // b.any
  4041a0:	add	x0, sp, #0x48
  4041a4:	mov	x2, x0
  4041a8:	mov	x1, #0x7010                	// #28688
  4041ac:	movk	x1, #0x8028, lsl #16
  4041b0:	ldr	w0, [sp, #212]
  4041b4:	bl	401f30 <ioctl@plt>
  4041b8:	cmp	w0, #0x0
  4041bc:	b.ge	4041dc <ferror@plt+0x228c>  // b.tcont
  4041c0:	adrp	x0, 409000 <ferror@plt+0x70b0>
  4041c4:	add	x0, x0, #0x818
  4041c8:	bl	401ef0 <gettext@plt>
  4041cc:	bl	401d90 <warn@plt>
  4041d0:	mov	w0, #0x1                   	// #1
  4041d4:	str	w0, [sp, #220]
  4041d8:	b	404218 <ferror@plt+0x22c8>
  4041dc:	strb	wzr, [sp, #72]
  4041e0:	add	x0, sp, #0x48
  4041e4:	mov	x2, x0
  4041e8:	mov	x1, #0x700f                	// #28687
  4041ec:	movk	x1, #0x4028, lsl #16
  4041f0:	ldr	w0, [sp, #212]
  4041f4:	bl	401f30 <ioctl@plt>
  4041f8:	cmp	w0, #0x0
  4041fc:	b.ge	404218 <ferror@plt+0x22c8>  // b.tcont
  404200:	adrp	x0, 409000 <ferror@plt+0x70b0>
  404204:	add	x0, x0, #0xcb8
  404208:	bl	401ef0 <gettext@plt>
  40420c:	bl	401d90 <warn@plt>
  404210:	mov	w0, #0x1                   	// #1
  404214:	str	w0, [sp, #220]
  404218:	ldr	w0, [sp, #212]
  40421c:	bl	401cf0 <close@plt>
  404220:	ldr	w0, [sp, #220]
  404224:	ldp	x19, x20, [sp, #16]
  404228:	ldr	x21, [sp, #32]
  40422c:	ldp	x29, x30, [sp], #240
  404230:	ret
  404234:	sub	sp, sp, #0x10
  404238:	str	w0, [sp, #12]
  40423c:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  404240:	add	x0, x0, #0x2c0
  404244:	ldr	w1, [sp, #12]
  404248:	str	w1, [x0]
  40424c:	nop
  404250:	add	sp, sp, #0x10
  404254:	ret
  404258:	sub	sp, sp, #0x10
  40425c:	str	x0, [sp, #8]
  404260:	str	w1, [sp, #4]
  404264:	str	w2, [sp]
  404268:	b	4042b8 <ferror@plt+0x2368>
  40426c:	ldr	x0, [sp, #8]
  404270:	ldr	x1, [x0]
  404274:	ldrsw	x0, [sp, #4]
  404278:	mov	x2, #0x0                   	// #0
  40427c:	umulh	x0, x1, x0
  404280:	cmp	x0, #0x0
  404284:	b.eq	40428c <ferror@plt+0x233c>  // b.none
  404288:	mov	x2, #0x1                   	// #1
  40428c:	mov	x0, x2
  404290:	cmp	x0, #0x0
  404294:	b.eq	4042a0 <ferror@plt+0x2350>  // b.none
  404298:	mov	w0, #0xffffffde            	// #-34
  40429c:	b	4042d0 <ferror@plt+0x2380>
  4042a0:	ldr	x0, [sp, #8]
  4042a4:	ldr	x1, [x0]
  4042a8:	ldrsw	x0, [sp, #4]
  4042ac:	mul	x1, x1, x0
  4042b0:	ldr	x0, [sp, #8]
  4042b4:	str	x1, [x0]
  4042b8:	ldr	w0, [sp]
  4042bc:	sub	w1, w0, #0x1
  4042c0:	str	w1, [sp]
  4042c4:	cmp	w0, #0x0
  4042c8:	b.ne	40426c <ferror@plt+0x231c>  // b.any
  4042cc:	mov	w0, #0x0                   	// #0
  4042d0:	add	sp, sp, #0x10
  4042d4:	ret
  4042d8:	stp	x29, x30, [sp, #-192]!
  4042dc:	mov	x29, sp
  4042e0:	str	x0, [sp, #40]
  4042e4:	str	x1, [sp, #32]
  4042e8:	str	x2, [sp, #24]
  4042ec:	str	xzr, [sp, #176]
  4042f0:	mov	w0, #0x400                 	// #1024
  4042f4:	str	w0, [sp, #172]
  4042f8:	str	wzr, [sp, #168]
  4042fc:	str	wzr, [sp, #164]
  404300:	str	wzr, [sp, #160]
  404304:	ldr	x0, [sp, #32]
  404308:	str	xzr, [x0]
  40430c:	ldr	x0, [sp, #40]
  404310:	cmp	x0, #0x0
  404314:	b.eq	404328 <ferror@plt+0x23d8>  // b.none
  404318:	ldr	x0, [sp, #40]
  40431c:	ldrsb	w0, [x0]
  404320:	cmp	w0, #0x0
  404324:	b.ne	404334 <ferror@plt+0x23e4>  // b.any
  404328:	mov	w0, #0xffffffea            	// #-22
  40432c:	str	w0, [sp, #168]
  404330:	b	40491c <ferror@plt+0x29cc>
  404334:	ldr	x0, [sp, #40]
  404338:	str	x0, [sp, #184]
  40433c:	b	40434c <ferror@plt+0x23fc>
  404340:	ldr	x0, [sp, #184]
  404344:	add	x0, x0, #0x1
  404348:	str	x0, [sp, #184]
  40434c:	bl	401da0 <__ctype_b_loc@plt>
  404350:	ldr	x1, [x0]
  404354:	ldr	x0, [sp, #184]
  404358:	ldrsb	w0, [x0]
  40435c:	and	w0, w0, #0xff
  404360:	and	x0, x0, #0xff
  404364:	lsl	x0, x0, #1
  404368:	add	x0, x1, x0
  40436c:	ldrh	w0, [x0]
  404370:	and	w0, w0, #0x2000
  404374:	cmp	w0, #0x0
  404378:	b.ne	404340 <ferror@plt+0x23f0>  // b.any
  40437c:	ldr	x0, [sp, #184]
  404380:	ldrsb	w0, [x0]
  404384:	cmp	w0, #0x2d
  404388:	b.ne	404398 <ferror@plt+0x2448>  // b.any
  40438c:	mov	w0, #0xffffffea            	// #-22
  404390:	str	w0, [sp, #168]
  404394:	b	40491c <ferror@plt+0x29cc>
  404398:	bl	401ed0 <__errno_location@plt>
  40439c:	str	wzr, [x0]
  4043a0:	str	xzr, [sp, #72]
  4043a4:	add	x0, sp, #0x48
  4043a8:	mov	w2, #0x0                   	// #0
  4043ac:	mov	x1, x0
  4043b0:	ldr	x0, [sp, #40]
  4043b4:	bl	401d20 <strtoumax@plt>
  4043b8:	str	x0, [sp, #64]
  4043bc:	ldr	x0, [sp, #72]
  4043c0:	ldr	x1, [sp, #40]
  4043c4:	cmp	x1, x0
  4043c8:	b.eq	4043f4 <ferror@plt+0x24a4>  // b.none
  4043cc:	bl	401ed0 <__errno_location@plt>
  4043d0:	ldr	w0, [x0]
  4043d4:	cmp	w0, #0x0
  4043d8:	b.eq	404420 <ferror@plt+0x24d0>  // b.none
  4043dc:	ldr	x0, [sp, #64]
  4043e0:	cmn	x0, #0x1
  4043e4:	b.eq	4043f4 <ferror@plt+0x24a4>  // b.none
  4043e8:	ldr	x0, [sp, #64]
  4043ec:	cmp	x0, #0x0
  4043f0:	b.ne	404420 <ferror@plt+0x24d0>  // b.any
  4043f4:	bl	401ed0 <__errno_location@plt>
  4043f8:	ldr	w0, [x0]
  4043fc:	cmp	w0, #0x0
  404400:	b.eq	404414 <ferror@plt+0x24c4>  // b.none
  404404:	bl	401ed0 <__errno_location@plt>
  404408:	ldr	w0, [x0]
  40440c:	neg	w0, w0
  404410:	b	404418 <ferror@plt+0x24c8>
  404414:	mov	w0, #0xffffffea            	// #-22
  404418:	str	w0, [sp, #168]
  40441c:	b	40491c <ferror@plt+0x29cc>
  404420:	ldr	x0, [sp, #72]
  404424:	cmp	x0, #0x0
  404428:	b.eq	404904 <ferror@plt+0x29b4>  // b.none
  40442c:	ldr	x0, [sp, #72]
  404430:	ldrsb	w0, [x0]
  404434:	cmp	w0, #0x0
  404438:	b.eq	404904 <ferror@plt+0x29b4>  // b.none
  40443c:	ldr	x0, [sp, #72]
  404440:	str	x0, [sp, #184]
  404444:	ldr	x0, [sp, #184]
  404448:	add	x0, x0, #0x1
  40444c:	ldrsb	w0, [x0]
  404450:	cmp	w0, #0x69
  404454:	b.ne	4044a0 <ferror@plt+0x2550>  // b.any
  404458:	ldr	x0, [sp, #184]
  40445c:	add	x0, x0, #0x2
  404460:	ldrsb	w0, [x0]
  404464:	cmp	w0, #0x42
  404468:	b.eq	404480 <ferror@plt+0x2530>  // b.none
  40446c:	ldr	x0, [sp, #184]
  404470:	add	x0, x0, #0x2
  404474:	ldrsb	w0, [x0]
  404478:	cmp	w0, #0x62
  40447c:	b.ne	4044a0 <ferror@plt+0x2550>  // b.any
  404480:	ldr	x0, [sp, #184]
  404484:	add	x0, x0, #0x3
  404488:	ldrsb	w0, [x0]
  40448c:	cmp	w0, #0x0
  404490:	b.ne	4044a0 <ferror@plt+0x2550>  // b.any
  404494:	mov	w0, #0x400                 	// #1024
  404498:	str	w0, [sp, #172]
  40449c:	b	4046d8 <ferror@plt+0x2788>
  4044a0:	ldr	x0, [sp, #184]
  4044a4:	add	x0, x0, #0x1
  4044a8:	ldrsb	w0, [x0]
  4044ac:	cmp	w0, #0x42
  4044b0:	b.eq	4044c8 <ferror@plt+0x2578>  // b.none
  4044b4:	ldr	x0, [sp, #184]
  4044b8:	add	x0, x0, #0x1
  4044bc:	ldrsb	w0, [x0]
  4044c0:	cmp	w0, #0x62
  4044c4:	b.ne	4044e8 <ferror@plt+0x2598>  // b.any
  4044c8:	ldr	x0, [sp, #184]
  4044cc:	add	x0, x0, #0x2
  4044d0:	ldrsb	w0, [x0]
  4044d4:	cmp	w0, #0x0
  4044d8:	b.ne	4044e8 <ferror@plt+0x2598>  // b.any
  4044dc:	mov	w0, #0x3e8                 	// #1000
  4044e0:	str	w0, [sp, #172]
  4044e4:	b	4046d8 <ferror@plt+0x2788>
  4044e8:	ldr	x0, [sp, #184]
  4044ec:	add	x0, x0, #0x1
  4044f0:	ldrsb	w0, [x0]
  4044f4:	cmp	w0, #0x0
  4044f8:	b.eq	4046d8 <ferror@plt+0x2788>  // b.none
  4044fc:	bl	401b90 <localeconv@plt>
  404500:	str	x0, [sp, #128]
  404504:	ldr	x0, [sp, #128]
  404508:	cmp	x0, #0x0
  40450c:	b.eq	40451c <ferror@plt+0x25cc>  // b.none
  404510:	ldr	x0, [sp, #128]
  404514:	ldr	x0, [x0]
  404518:	b	404520 <ferror@plt+0x25d0>
  40451c:	mov	x0, #0x0                   	// #0
  404520:	str	x0, [sp, #120]
  404524:	ldr	x0, [sp, #120]
  404528:	cmp	x0, #0x0
  40452c:	b.eq	40453c <ferror@plt+0x25ec>  // b.none
  404530:	ldr	x0, [sp, #120]
  404534:	bl	401a90 <strlen@plt>
  404538:	b	404540 <ferror@plt+0x25f0>
  40453c:	mov	x0, #0x0                   	// #0
  404540:	str	x0, [sp, #112]
  404544:	ldr	x0, [sp, #176]
  404548:	cmp	x0, #0x0
  40454c:	b.ne	4046cc <ferror@plt+0x277c>  // b.any
  404550:	ldr	x0, [sp, #184]
  404554:	ldrsb	w0, [x0]
  404558:	cmp	w0, #0x0
  40455c:	b.eq	4046cc <ferror@plt+0x277c>  // b.none
  404560:	ldr	x0, [sp, #120]
  404564:	cmp	x0, #0x0
  404568:	b.eq	4046cc <ferror@plt+0x277c>  // b.none
  40456c:	ldr	x2, [sp, #112]
  404570:	ldr	x1, [sp, #184]
  404574:	ldr	x0, [sp, #120]
  404578:	bl	401c40 <strncmp@plt>
  40457c:	cmp	w0, #0x0
  404580:	b.ne	4046cc <ferror@plt+0x277c>  // b.any
  404584:	ldr	x1, [sp, #184]
  404588:	ldr	x0, [sp, #112]
  40458c:	add	x0, x1, x0
  404590:	str	x0, [sp, #104]
  404594:	ldr	x0, [sp, #104]
  404598:	str	x0, [sp, #184]
  40459c:	b	4045b8 <ferror@plt+0x2668>
  4045a0:	ldr	w0, [sp, #160]
  4045a4:	add	w0, w0, #0x1
  4045a8:	str	w0, [sp, #160]
  4045ac:	ldr	x0, [sp, #184]
  4045b0:	add	x0, x0, #0x1
  4045b4:	str	x0, [sp, #184]
  4045b8:	ldr	x0, [sp, #184]
  4045bc:	ldrsb	w0, [x0]
  4045c0:	cmp	w0, #0x30
  4045c4:	b.eq	4045a0 <ferror@plt+0x2650>  // b.none
  4045c8:	ldr	x0, [sp, #184]
  4045cc:	str	x0, [sp, #104]
  4045d0:	bl	401da0 <__ctype_b_loc@plt>
  4045d4:	ldr	x1, [x0]
  4045d8:	ldr	x0, [sp, #104]
  4045dc:	ldrsb	w0, [x0]
  4045e0:	sxtb	x0, w0
  4045e4:	lsl	x0, x0, #1
  4045e8:	add	x0, x1, x0
  4045ec:	ldrh	w0, [x0]
  4045f0:	and	w0, w0, #0x800
  4045f4:	cmp	w0, #0x0
  4045f8:	b.eq	404684 <ferror@plt+0x2734>  // b.none
  4045fc:	bl	401ed0 <__errno_location@plt>
  404600:	str	wzr, [x0]
  404604:	str	xzr, [sp, #72]
  404608:	add	x0, sp, #0x48
  40460c:	mov	w2, #0x0                   	// #0
  404610:	mov	x1, x0
  404614:	ldr	x0, [sp, #104]
  404618:	bl	401d20 <strtoumax@plt>
  40461c:	str	x0, [sp, #176]
  404620:	ldr	x0, [sp, #72]
  404624:	ldr	x1, [sp, #104]
  404628:	cmp	x1, x0
  40462c:	b.eq	404658 <ferror@plt+0x2708>  // b.none
  404630:	bl	401ed0 <__errno_location@plt>
  404634:	ldr	w0, [x0]
  404638:	cmp	w0, #0x0
  40463c:	b.eq	40468c <ferror@plt+0x273c>  // b.none
  404640:	ldr	x0, [sp, #176]
  404644:	cmn	x0, #0x1
  404648:	b.eq	404658 <ferror@plt+0x2708>  // b.none
  40464c:	ldr	x0, [sp, #176]
  404650:	cmp	x0, #0x0
  404654:	b.ne	40468c <ferror@plt+0x273c>  // b.any
  404658:	bl	401ed0 <__errno_location@plt>
  40465c:	ldr	w0, [x0]
  404660:	cmp	w0, #0x0
  404664:	b.eq	404678 <ferror@plt+0x2728>  // b.none
  404668:	bl	401ed0 <__errno_location@plt>
  40466c:	ldr	w0, [x0]
  404670:	neg	w0, w0
  404674:	b	40467c <ferror@plt+0x272c>
  404678:	mov	w0, #0xffffffea            	// #-22
  40467c:	str	w0, [sp, #168]
  404680:	b	40491c <ferror@plt+0x29cc>
  404684:	ldr	x0, [sp, #184]
  404688:	str	x0, [sp, #72]
  40468c:	ldr	x0, [sp, #176]
  404690:	cmp	x0, #0x0
  404694:	b.eq	4046c0 <ferror@plt+0x2770>  // b.none
  404698:	ldr	x0, [sp, #72]
  40469c:	cmp	x0, #0x0
  4046a0:	b.eq	4046b4 <ferror@plt+0x2764>  // b.none
  4046a4:	ldr	x0, [sp, #72]
  4046a8:	ldrsb	w0, [x0]
  4046ac:	cmp	w0, #0x0
  4046b0:	b.ne	4046c0 <ferror@plt+0x2770>  // b.any
  4046b4:	mov	w0, #0xffffffea            	// #-22
  4046b8:	str	w0, [sp, #168]
  4046bc:	b	40491c <ferror@plt+0x29cc>
  4046c0:	ldr	x0, [sp, #72]
  4046c4:	str	x0, [sp, #184]
  4046c8:	b	404444 <ferror@plt+0x24f4>
  4046cc:	mov	w0, #0xffffffea            	// #-22
  4046d0:	str	w0, [sp, #168]
  4046d4:	b	40491c <ferror@plt+0x29cc>
  4046d8:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4046dc:	add	x0, x0, #0x2c8
  4046e0:	ldr	x2, [x0]
  4046e4:	ldr	x0, [sp, #184]
  4046e8:	ldrsb	w0, [x0]
  4046ec:	mov	w1, w0
  4046f0:	mov	x0, x2
  4046f4:	bl	401e30 <strchr@plt>
  4046f8:	str	x0, [sp, #96]
  4046fc:	ldr	x0, [sp, #96]
  404700:	cmp	x0, #0x0
  404704:	b.eq	404728 <ferror@plt+0x27d8>  // b.none
  404708:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  40470c:	add	x0, x0, #0x2c8
  404710:	ldr	x0, [x0]
  404714:	ldr	x1, [sp, #96]
  404718:	sub	x0, x1, x0
  40471c:	add	w0, w0, #0x1
  404720:	str	w0, [sp, #164]
  404724:	b	404784 <ferror@plt+0x2834>
  404728:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  40472c:	add	x0, x0, #0x2d0
  404730:	ldr	x2, [x0]
  404734:	ldr	x0, [sp, #184]
  404738:	ldrsb	w0, [x0]
  40473c:	mov	w1, w0
  404740:	mov	x0, x2
  404744:	bl	401e30 <strchr@plt>
  404748:	str	x0, [sp, #96]
  40474c:	ldr	x0, [sp, #96]
  404750:	cmp	x0, #0x0
  404754:	b.eq	404778 <ferror@plt+0x2828>  // b.none
  404758:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  40475c:	add	x0, x0, #0x2d0
  404760:	ldr	x0, [x0]
  404764:	ldr	x1, [sp, #96]
  404768:	sub	x0, x1, x0
  40476c:	add	w0, w0, #0x1
  404770:	str	w0, [sp, #164]
  404774:	b	404784 <ferror@plt+0x2834>
  404778:	mov	w0, #0xffffffea            	// #-22
  40477c:	str	w0, [sp, #168]
  404780:	b	40491c <ferror@plt+0x29cc>
  404784:	add	x0, sp, #0x40
  404788:	ldr	w2, [sp, #164]
  40478c:	ldr	w1, [sp, #172]
  404790:	bl	404258 <ferror@plt+0x2308>
  404794:	str	w0, [sp, #168]
  404798:	ldr	x0, [sp, #24]
  40479c:	cmp	x0, #0x0
  4047a0:	b.eq	4047b0 <ferror@plt+0x2860>  // b.none
  4047a4:	ldr	x0, [sp, #24]
  4047a8:	ldr	w1, [sp, #164]
  4047ac:	str	w1, [x0]
  4047b0:	ldr	x0, [sp, #176]
  4047b4:	cmp	x0, #0x0
  4047b8:	b.eq	40490c <ferror@plt+0x29bc>  // b.none
  4047bc:	ldr	w0, [sp, #164]
  4047c0:	cmp	w0, #0x0
  4047c4:	b.eq	40490c <ferror@plt+0x29bc>  // b.none
  4047c8:	mov	x0, #0xa                   	// #10
  4047cc:	str	x0, [sp, #144]
  4047d0:	mov	x0, #0x1                   	// #1
  4047d4:	str	x0, [sp, #136]
  4047d8:	mov	x0, #0x1                   	// #1
  4047dc:	str	x0, [sp, #56]
  4047e0:	add	x0, sp, #0x38
  4047e4:	ldr	w2, [sp, #164]
  4047e8:	ldr	w1, [sp, #172]
  4047ec:	bl	404258 <ferror@plt+0x2308>
  4047f0:	b	40480c <ferror@plt+0x28bc>
  4047f4:	ldr	x1, [sp, #144]
  4047f8:	mov	x0, x1
  4047fc:	lsl	x0, x0, #2
  404800:	add	x0, x0, x1
  404804:	lsl	x0, x0, #1
  404808:	str	x0, [sp, #144]
  40480c:	ldr	x1, [sp, #144]
  404810:	ldr	x0, [sp, #176]
  404814:	cmp	x1, x0
  404818:	b.cc	4047f4 <ferror@plt+0x28a4>  // b.lo, b.ul, b.last
  40481c:	str	wzr, [sp, #156]
  404820:	b	404848 <ferror@plt+0x28f8>
  404824:	ldr	x1, [sp, #144]
  404828:	mov	x0, x1
  40482c:	lsl	x0, x0, #2
  404830:	add	x0, x0, x1
  404834:	lsl	x0, x0, #1
  404838:	str	x0, [sp, #144]
  40483c:	ldr	w0, [sp, #156]
  404840:	add	w0, w0, #0x1
  404844:	str	w0, [sp, #156]
  404848:	ldr	w1, [sp, #156]
  40484c:	ldr	w0, [sp, #160]
  404850:	cmp	w1, w0
  404854:	b.lt	404824 <ferror@plt+0x28d4>  // b.tstop
  404858:	ldr	x2, [sp, #176]
  40485c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404860:	movk	x0, #0xcccd
  404864:	umulh	x0, x2, x0
  404868:	lsr	x1, x0, #3
  40486c:	mov	x0, x1
  404870:	lsl	x0, x0, #2
  404874:	add	x0, x0, x1
  404878:	lsl	x0, x0, #1
  40487c:	sub	x1, x2, x0
  404880:	mov	w0, w1
  404884:	str	w0, [sp, #92]
  404888:	ldr	x1, [sp, #144]
  40488c:	ldr	x0, [sp, #136]
  404890:	udiv	x0, x1, x0
  404894:	str	x0, [sp, #80]
  404898:	ldr	x1, [sp, #176]
  40489c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4048a0:	movk	x0, #0xcccd
  4048a4:	umulh	x0, x1, x0
  4048a8:	lsr	x0, x0, #3
  4048ac:	str	x0, [sp, #176]
  4048b0:	ldr	x1, [sp, #136]
  4048b4:	mov	x0, x1
  4048b8:	lsl	x0, x0, #2
  4048bc:	add	x0, x0, x1
  4048c0:	lsl	x0, x0, #1
  4048c4:	str	x0, [sp, #136]
  4048c8:	ldr	w0, [sp, #92]
  4048cc:	cmp	w0, #0x0
  4048d0:	b.eq	4048f4 <ferror@plt+0x29a4>  // b.none
  4048d4:	ldr	x1, [sp, #56]
  4048d8:	ldr	w0, [sp, #92]
  4048dc:	ldr	x2, [sp, #80]
  4048e0:	udiv	x0, x2, x0
  4048e4:	udiv	x1, x1, x0
  4048e8:	ldr	x0, [sp, #64]
  4048ec:	add	x0, x1, x0
  4048f0:	str	x0, [sp, #64]
  4048f4:	ldr	x0, [sp, #176]
  4048f8:	cmp	x0, #0x0
  4048fc:	b.ne	404858 <ferror@plt+0x2908>  // b.any
  404900:	b	404910 <ferror@plt+0x29c0>
  404904:	nop
  404908:	b	404910 <ferror@plt+0x29c0>
  40490c:	nop
  404910:	ldr	x1, [sp, #64]
  404914:	ldr	x0, [sp, #32]
  404918:	str	x1, [x0]
  40491c:	ldr	w0, [sp, #168]
  404920:	cmp	w0, #0x0
  404924:	b.ge	40493c <ferror@plt+0x29ec>  // b.tcont
  404928:	bl	401ed0 <__errno_location@plt>
  40492c:	mov	x1, x0
  404930:	ldr	w0, [sp, #168]
  404934:	neg	w0, w0
  404938:	str	w0, [x1]
  40493c:	ldr	w0, [sp, #168]
  404940:	ldp	x29, x30, [sp], #192
  404944:	ret
  404948:	stp	x29, x30, [sp, #-32]!
  40494c:	mov	x29, sp
  404950:	str	x0, [sp, #24]
  404954:	str	x1, [sp, #16]
  404958:	mov	x2, #0x0                   	// #0
  40495c:	ldr	x1, [sp, #16]
  404960:	ldr	x0, [sp, #24]
  404964:	bl	4042d8 <ferror@plt+0x2388>
  404968:	ldp	x29, x30, [sp], #32
  40496c:	ret
  404970:	stp	x29, x30, [sp, #-48]!
  404974:	mov	x29, sp
  404978:	str	x0, [sp, #24]
  40497c:	str	x1, [sp, #16]
  404980:	ldr	x0, [sp, #24]
  404984:	str	x0, [sp, #40]
  404988:	b	404998 <ferror@plt+0x2a48>
  40498c:	ldr	x0, [sp, #40]
  404990:	add	x0, x0, #0x1
  404994:	str	x0, [sp, #40]
  404998:	ldr	x0, [sp, #40]
  40499c:	cmp	x0, #0x0
  4049a0:	b.eq	4049e4 <ferror@plt+0x2a94>  // b.none
  4049a4:	ldr	x0, [sp, #40]
  4049a8:	ldrsb	w0, [x0]
  4049ac:	cmp	w0, #0x0
  4049b0:	b.eq	4049e4 <ferror@plt+0x2a94>  // b.none
  4049b4:	bl	401da0 <__ctype_b_loc@plt>
  4049b8:	ldr	x1, [x0]
  4049bc:	ldr	x0, [sp, #40]
  4049c0:	ldrsb	w0, [x0]
  4049c4:	and	w0, w0, #0xff
  4049c8:	and	x0, x0, #0xff
  4049cc:	lsl	x0, x0, #1
  4049d0:	add	x0, x1, x0
  4049d4:	ldrh	w0, [x0]
  4049d8:	and	w0, w0, #0x800
  4049dc:	cmp	w0, #0x0
  4049e0:	b.ne	40498c <ferror@plt+0x2a3c>  // b.any
  4049e4:	ldr	x0, [sp, #16]
  4049e8:	cmp	x0, #0x0
  4049ec:	b.eq	4049fc <ferror@plt+0x2aac>  // b.none
  4049f0:	ldr	x0, [sp, #16]
  4049f4:	ldr	x1, [sp, #40]
  4049f8:	str	x1, [x0]
  4049fc:	ldr	x0, [sp, #40]
  404a00:	cmp	x0, #0x0
  404a04:	b.eq	404a30 <ferror@plt+0x2ae0>  // b.none
  404a08:	ldr	x1, [sp, #40]
  404a0c:	ldr	x0, [sp, #24]
  404a10:	cmp	x1, x0
  404a14:	b.ls	404a30 <ferror@plt+0x2ae0>  // b.plast
  404a18:	ldr	x0, [sp, #40]
  404a1c:	ldrsb	w0, [x0]
  404a20:	cmp	w0, #0x0
  404a24:	b.ne	404a30 <ferror@plt+0x2ae0>  // b.any
  404a28:	mov	w0, #0x1                   	// #1
  404a2c:	b	404a34 <ferror@plt+0x2ae4>
  404a30:	mov	w0, #0x0                   	// #0
  404a34:	ldp	x29, x30, [sp], #48
  404a38:	ret
  404a3c:	stp	x29, x30, [sp, #-48]!
  404a40:	mov	x29, sp
  404a44:	str	x0, [sp, #24]
  404a48:	str	x1, [sp, #16]
  404a4c:	ldr	x0, [sp, #24]
  404a50:	str	x0, [sp, #40]
  404a54:	b	404a64 <ferror@plt+0x2b14>
  404a58:	ldr	x0, [sp, #40]
  404a5c:	add	x0, x0, #0x1
  404a60:	str	x0, [sp, #40]
  404a64:	ldr	x0, [sp, #40]
  404a68:	cmp	x0, #0x0
  404a6c:	b.eq	404ab0 <ferror@plt+0x2b60>  // b.none
  404a70:	ldr	x0, [sp, #40]
  404a74:	ldrsb	w0, [x0]
  404a78:	cmp	w0, #0x0
  404a7c:	b.eq	404ab0 <ferror@plt+0x2b60>  // b.none
  404a80:	bl	401da0 <__ctype_b_loc@plt>
  404a84:	ldr	x1, [x0]
  404a88:	ldr	x0, [sp, #40]
  404a8c:	ldrsb	w0, [x0]
  404a90:	and	w0, w0, #0xff
  404a94:	and	x0, x0, #0xff
  404a98:	lsl	x0, x0, #1
  404a9c:	add	x0, x1, x0
  404aa0:	ldrh	w0, [x0]
  404aa4:	and	w0, w0, #0x1000
  404aa8:	cmp	w0, #0x0
  404aac:	b.ne	404a58 <ferror@plt+0x2b08>  // b.any
  404ab0:	ldr	x0, [sp, #16]
  404ab4:	cmp	x0, #0x0
  404ab8:	b.eq	404ac8 <ferror@plt+0x2b78>  // b.none
  404abc:	ldr	x0, [sp, #16]
  404ac0:	ldr	x1, [sp, #40]
  404ac4:	str	x1, [x0]
  404ac8:	ldr	x0, [sp, #40]
  404acc:	cmp	x0, #0x0
  404ad0:	b.eq	404afc <ferror@plt+0x2bac>  // b.none
  404ad4:	ldr	x1, [sp, #40]
  404ad8:	ldr	x0, [sp, #24]
  404adc:	cmp	x1, x0
  404ae0:	b.ls	404afc <ferror@plt+0x2bac>  // b.plast
  404ae4:	ldr	x0, [sp, #40]
  404ae8:	ldrsb	w0, [x0]
  404aec:	cmp	w0, #0x0
  404af0:	b.ne	404afc <ferror@plt+0x2bac>  // b.any
  404af4:	mov	w0, #0x1                   	// #1
  404af8:	b	404b00 <ferror@plt+0x2bb0>
  404afc:	mov	w0, #0x0                   	// #0
  404b00:	ldp	x29, x30, [sp], #48
  404b04:	ret
  404b08:	stp	x29, x30, [sp, #-256]!
  404b0c:	mov	x29, sp
  404b10:	str	x0, [sp, #24]
  404b14:	str	x1, [sp, #16]
  404b18:	str	x2, [sp, #208]
  404b1c:	str	x3, [sp, #216]
  404b20:	str	x4, [sp, #224]
  404b24:	str	x5, [sp, #232]
  404b28:	str	x6, [sp, #240]
  404b2c:	str	x7, [sp, #248]
  404b30:	str	q0, [sp, #80]
  404b34:	str	q1, [sp, #96]
  404b38:	str	q2, [sp, #112]
  404b3c:	str	q3, [sp, #128]
  404b40:	str	q4, [sp, #144]
  404b44:	str	q5, [sp, #160]
  404b48:	str	q6, [sp, #176]
  404b4c:	str	q7, [sp, #192]
  404b50:	add	x0, sp, #0x100
  404b54:	str	x0, [sp, #32]
  404b58:	add	x0, sp, #0x100
  404b5c:	str	x0, [sp, #40]
  404b60:	add	x0, sp, #0xd0
  404b64:	str	x0, [sp, #48]
  404b68:	mov	w0, #0xffffffd0            	// #-48
  404b6c:	str	w0, [sp, #56]
  404b70:	mov	w0, #0xffffff80            	// #-128
  404b74:	str	w0, [sp, #60]
  404b78:	ldr	w1, [sp, #56]
  404b7c:	ldr	x0, [sp, #32]
  404b80:	cmp	w1, #0x0
  404b84:	b.lt	404b98 <ferror@plt+0x2c48>  // b.tstop
  404b88:	add	x1, x0, #0xf
  404b8c:	and	x1, x1, #0xfffffffffffffff8
  404b90:	str	x1, [sp, #32]
  404b94:	b	404bc8 <ferror@plt+0x2c78>
  404b98:	add	w2, w1, #0x8
  404b9c:	str	w2, [sp, #56]
  404ba0:	ldr	w2, [sp, #56]
  404ba4:	cmp	w2, #0x0
  404ba8:	b.le	404bbc <ferror@plt+0x2c6c>
  404bac:	add	x1, x0, #0xf
  404bb0:	and	x1, x1, #0xfffffffffffffff8
  404bb4:	str	x1, [sp, #32]
  404bb8:	b	404bc8 <ferror@plt+0x2c78>
  404bbc:	ldr	x2, [sp, #40]
  404bc0:	sxtw	x0, w1
  404bc4:	add	x0, x2, x0
  404bc8:	ldr	x0, [x0]
  404bcc:	str	x0, [sp, #72]
  404bd0:	ldr	x0, [sp, #72]
  404bd4:	cmp	x0, #0x0
  404bd8:	b.eq	404c78 <ferror@plt+0x2d28>  // b.none
  404bdc:	ldr	w1, [sp, #56]
  404be0:	ldr	x0, [sp, #32]
  404be4:	cmp	w1, #0x0
  404be8:	b.lt	404bfc <ferror@plt+0x2cac>  // b.tstop
  404bec:	add	x1, x0, #0xf
  404bf0:	and	x1, x1, #0xfffffffffffffff8
  404bf4:	str	x1, [sp, #32]
  404bf8:	b	404c2c <ferror@plt+0x2cdc>
  404bfc:	add	w2, w1, #0x8
  404c00:	str	w2, [sp, #56]
  404c04:	ldr	w2, [sp, #56]
  404c08:	cmp	w2, #0x0
  404c0c:	b.le	404c20 <ferror@plt+0x2cd0>
  404c10:	add	x1, x0, #0xf
  404c14:	and	x1, x1, #0xfffffffffffffff8
  404c18:	str	x1, [sp, #32]
  404c1c:	b	404c2c <ferror@plt+0x2cdc>
  404c20:	ldr	x2, [sp, #40]
  404c24:	sxtw	x0, w1
  404c28:	add	x0, x2, x0
  404c2c:	ldr	x0, [x0]
  404c30:	str	x0, [sp, #64]
  404c34:	ldr	x0, [sp, #64]
  404c38:	cmp	x0, #0x0
  404c3c:	b.eq	404c80 <ferror@plt+0x2d30>  // b.none
  404c40:	ldr	x1, [sp, #72]
  404c44:	ldr	x0, [sp, #24]
  404c48:	bl	401d80 <strcmp@plt>
  404c4c:	cmp	w0, #0x0
  404c50:	b.ne	404c5c <ferror@plt+0x2d0c>  // b.any
  404c54:	mov	w0, #0x1                   	// #1
  404c58:	b	404ca8 <ferror@plt+0x2d58>
  404c5c:	ldr	x1, [sp, #64]
  404c60:	ldr	x0, [sp, #24]
  404c64:	bl	401d80 <strcmp@plt>
  404c68:	cmp	w0, #0x0
  404c6c:	b.ne	404b78 <ferror@plt+0x2c28>  // b.any
  404c70:	mov	w0, #0x0                   	// #0
  404c74:	b	404ca8 <ferror@plt+0x2d58>
  404c78:	nop
  404c7c:	b	404c84 <ferror@plt+0x2d34>
  404c80:	nop
  404c84:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  404c88:	add	x0, x0, #0x2c0
  404c8c:	ldr	w4, [x0]
  404c90:	ldr	x3, [sp, #24]
  404c94:	ldr	x2, [sp, #16]
  404c98:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  404c9c:	add	x1, x0, #0x18
  404ca0:	mov	w0, w4
  404ca4:	bl	401e90 <errx@plt>
  404ca8:	ldp	x29, x30, [sp], #256
  404cac:	ret
  404cb0:	sub	sp, sp, #0x20
  404cb4:	str	x0, [sp, #24]
  404cb8:	str	x1, [sp, #16]
  404cbc:	str	w2, [sp, #12]
  404cc0:	b	404cf0 <ferror@plt+0x2da0>
  404cc4:	ldr	x0, [sp, #24]
  404cc8:	ldrsb	w1, [x0]
  404ccc:	ldr	w0, [sp, #12]
  404cd0:	sxtb	w0, w0
  404cd4:	cmp	w1, w0
  404cd8:	b.ne	404ce4 <ferror@plt+0x2d94>  // b.any
  404cdc:	ldr	x0, [sp, #24]
  404ce0:	b	404d18 <ferror@plt+0x2dc8>
  404ce4:	ldr	x0, [sp, #24]
  404ce8:	add	x0, x0, #0x1
  404cec:	str	x0, [sp, #24]
  404cf0:	ldr	x0, [sp, #16]
  404cf4:	sub	x1, x0, #0x1
  404cf8:	str	x1, [sp, #16]
  404cfc:	cmp	x0, #0x0
  404d00:	b.eq	404d14 <ferror@plt+0x2dc4>  // b.none
  404d04:	ldr	x0, [sp, #24]
  404d08:	ldrsb	w0, [x0]
  404d0c:	cmp	w0, #0x0
  404d10:	b.ne	404cc4 <ferror@plt+0x2d74>  // b.any
  404d14:	mov	x0, #0x0                   	// #0
  404d18:	add	sp, sp, #0x20
  404d1c:	ret
  404d20:	stp	x29, x30, [sp, #-48]!
  404d24:	mov	x29, sp
  404d28:	str	x0, [sp, #24]
  404d2c:	str	x1, [sp, #16]
  404d30:	ldr	x1, [sp, #16]
  404d34:	ldr	x0, [sp, #24]
  404d38:	bl	404e74 <ferror@plt+0x2f24>
  404d3c:	str	w0, [sp, #44]
  404d40:	ldr	w0, [sp, #44]
  404d44:	cmn	w0, #0x8, lsl #12
  404d48:	b.lt	404d5c <ferror@plt+0x2e0c>  // b.tstop
  404d4c:	ldr	w1, [sp, #44]
  404d50:	mov	w0, #0x7fff                	// #32767
  404d54:	cmp	w1, w0
  404d58:	b.le	404d90 <ferror@plt+0x2e40>
  404d5c:	bl	401ed0 <__errno_location@plt>
  404d60:	mov	x1, x0
  404d64:	mov	w0, #0x22                  	// #34
  404d68:	str	w0, [x1]
  404d6c:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  404d70:	add	x0, x0, #0x2c0
  404d74:	ldr	w4, [x0]
  404d78:	ldr	x3, [sp, #24]
  404d7c:	ldr	x2, [sp, #16]
  404d80:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  404d84:	add	x1, x0, #0x18
  404d88:	mov	w0, w4
  404d8c:	bl	401f20 <err@plt>
  404d90:	ldr	w0, [sp, #44]
  404d94:	sxth	w0, w0
  404d98:	ldp	x29, x30, [sp], #48
  404d9c:	ret
  404da0:	stp	x29, x30, [sp, #-64]!
  404da4:	mov	x29, sp
  404da8:	str	x0, [sp, #40]
  404dac:	str	x1, [sp, #32]
  404db0:	str	w2, [sp, #28]
  404db4:	ldr	w2, [sp, #28]
  404db8:	ldr	x1, [sp, #32]
  404dbc:	ldr	x0, [sp, #40]
  404dc0:	bl	404ef4 <ferror@plt+0x2fa4>
  404dc4:	str	w0, [sp, #60]
  404dc8:	ldr	w1, [sp, #60]
  404dcc:	mov	w0, #0xffff                	// #65535
  404dd0:	cmp	w1, w0
  404dd4:	b.ls	404e0c <ferror@plt+0x2ebc>  // b.plast
  404dd8:	bl	401ed0 <__errno_location@plt>
  404ddc:	mov	x1, x0
  404de0:	mov	w0, #0x22                  	// #34
  404de4:	str	w0, [x1]
  404de8:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  404dec:	add	x0, x0, #0x2c0
  404df0:	ldr	w4, [x0]
  404df4:	ldr	x3, [sp, #40]
  404df8:	ldr	x2, [sp, #32]
  404dfc:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  404e00:	add	x1, x0, #0x18
  404e04:	mov	w0, w4
  404e08:	bl	401f20 <err@plt>
  404e0c:	ldr	w0, [sp, #60]
  404e10:	and	w0, w0, #0xffff
  404e14:	ldp	x29, x30, [sp], #64
  404e18:	ret
  404e1c:	stp	x29, x30, [sp, #-32]!
  404e20:	mov	x29, sp
  404e24:	str	x0, [sp, #24]
  404e28:	str	x1, [sp, #16]
  404e2c:	mov	w2, #0xa                   	// #10
  404e30:	ldr	x1, [sp, #16]
  404e34:	ldr	x0, [sp, #24]
  404e38:	bl	404da0 <ferror@plt+0x2e50>
  404e3c:	and	w0, w0, #0xffff
  404e40:	ldp	x29, x30, [sp], #32
  404e44:	ret
  404e48:	stp	x29, x30, [sp, #-32]!
  404e4c:	mov	x29, sp
  404e50:	str	x0, [sp, #24]
  404e54:	str	x1, [sp, #16]
  404e58:	mov	w2, #0x10                  	// #16
  404e5c:	ldr	x1, [sp, #16]
  404e60:	ldr	x0, [sp, #24]
  404e64:	bl	404da0 <ferror@plt+0x2e50>
  404e68:	and	w0, w0, #0xffff
  404e6c:	ldp	x29, x30, [sp], #32
  404e70:	ret
  404e74:	stp	x29, x30, [sp, #-48]!
  404e78:	mov	x29, sp
  404e7c:	str	x0, [sp, #24]
  404e80:	str	x1, [sp, #16]
  404e84:	ldr	x1, [sp, #16]
  404e88:	ldr	x0, [sp, #24]
  404e8c:	bl	404fbc <ferror@plt+0x306c>
  404e90:	str	x0, [sp, #40]
  404e94:	ldr	x1, [sp, #40]
  404e98:	mov	x0, #0xffffffff80000000    	// #-2147483648
  404e9c:	cmp	x1, x0
  404ea0:	b.lt	404eb4 <ferror@plt+0x2f64>  // b.tstop
  404ea4:	ldr	x1, [sp, #40]
  404ea8:	mov	x0, #0x7fffffff            	// #2147483647
  404eac:	cmp	x1, x0
  404eb0:	b.le	404ee8 <ferror@plt+0x2f98>
  404eb4:	bl	401ed0 <__errno_location@plt>
  404eb8:	mov	x1, x0
  404ebc:	mov	w0, #0x22                  	// #34
  404ec0:	str	w0, [x1]
  404ec4:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  404ec8:	add	x0, x0, #0x2c0
  404ecc:	ldr	w4, [x0]
  404ed0:	ldr	x3, [sp, #24]
  404ed4:	ldr	x2, [sp, #16]
  404ed8:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  404edc:	add	x1, x0, #0x18
  404ee0:	mov	w0, w4
  404ee4:	bl	401f20 <err@plt>
  404ee8:	ldr	x0, [sp, #40]
  404eec:	ldp	x29, x30, [sp], #48
  404ef0:	ret
  404ef4:	stp	x29, x30, [sp, #-64]!
  404ef8:	mov	x29, sp
  404efc:	str	x0, [sp, #40]
  404f00:	str	x1, [sp, #32]
  404f04:	str	w2, [sp, #28]
  404f08:	ldr	w2, [sp, #28]
  404f0c:	ldr	x1, [sp, #32]
  404f10:	ldr	x0, [sp, #40]
  404f14:	bl	4050bc <ferror@plt+0x316c>
  404f18:	str	x0, [sp, #56]
  404f1c:	ldr	x1, [sp, #56]
  404f20:	mov	x0, #0xffffffff            	// #4294967295
  404f24:	cmp	x1, x0
  404f28:	b.ls	404f60 <ferror@plt+0x3010>  // b.plast
  404f2c:	bl	401ed0 <__errno_location@plt>
  404f30:	mov	x1, x0
  404f34:	mov	w0, #0x22                  	// #34
  404f38:	str	w0, [x1]
  404f3c:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  404f40:	add	x0, x0, #0x2c0
  404f44:	ldr	w4, [x0]
  404f48:	ldr	x3, [sp, #40]
  404f4c:	ldr	x2, [sp, #32]
  404f50:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  404f54:	add	x1, x0, #0x18
  404f58:	mov	w0, w4
  404f5c:	bl	401f20 <err@plt>
  404f60:	ldr	x0, [sp, #56]
  404f64:	ldp	x29, x30, [sp], #64
  404f68:	ret
  404f6c:	stp	x29, x30, [sp, #-32]!
  404f70:	mov	x29, sp
  404f74:	str	x0, [sp, #24]
  404f78:	str	x1, [sp, #16]
  404f7c:	mov	w2, #0xa                   	// #10
  404f80:	ldr	x1, [sp, #16]
  404f84:	ldr	x0, [sp, #24]
  404f88:	bl	404ef4 <ferror@plt+0x2fa4>
  404f8c:	ldp	x29, x30, [sp], #32
  404f90:	ret
  404f94:	stp	x29, x30, [sp, #-32]!
  404f98:	mov	x29, sp
  404f9c:	str	x0, [sp, #24]
  404fa0:	str	x1, [sp, #16]
  404fa4:	mov	w2, #0x10                  	// #16
  404fa8:	ldr	x1, [sp, #16]
  404fac:	ldr	x0, [sp, #24]
  404fb0:	bl	404ef4 <ferror@plt+0x2fa4>
  404fb4:	ldp	x29, x30, [sp], #32
  404fb8:	ret
  404fbc:	stp	x29, x30, [sp, #-48]!
  404fc0:	mov	x29, sp
  404fc4:	str	x0, [sp, #24]
  404fc8:	str	x1, [sp, #16]
  404fcc:	str	xzr, [sp, #32]
  404fd0:	bl	401ed0 <__errno_location@plt>
  404fd4:	str	wzr, [x0]
  404fd8:	ldr	x0, [sp, #24]
  404fdc:	cmp	x0, #0x0
  404fe0:	b.eq	405050 <ferror@plt+0x3100>  // b.none
  404fe4:	ldr	x0, [sp, #24]
  404fe8:	ldrsb	w0, [x0]
  404fec:	cmp	w0, #0x0
  404ff0:	b.eq	405050 <ferror@plt+0x3100>  // b.none
  404ff4:	add	x0, sp, #0x20
  404ff8:	mov	w2, #0xa                   	// #10
  404ffc:	mov	x1, x0
  405000:	ldr	x0, [sp, #24]
  405004:	bl	401ad0 <strtoimax@plt>
  405008:	str	x0, [sp, #40]
  40500c:	bl	401ed0 <__errno_location@plt>
  405010:	ldr	w0, [x0]
  405014:	cmp	w0, #0x0
  405018:	b.ne	405058 <ferror@plt+0x3108>  // b.any
  40501c:	ldr	x0, [sp, #32]
  405020:	ldr	x1, [sp, #24]
  405024:	cmp	x1, x0
  405028:	b.eq	405058 <ferror@plt+0x3108>  // b.none
  40502c:	ldr	x0, [sp, #32]
  405030:	cmp	x0, #0x0
  405034:	b.eq	405048 <ferror@plt+0x30f8>  // b.none
  405038:	ldr	x0, [sp, #32]
  40503c:	ldrsb	w0, [x0]
  405040:	cmp	w0, #0x0
  405044:	b.ne	405058 <ferror@plt+0x3108>  // b.any
  405048:	ldr	x0, [sp, #40]
  40504c:	b	4050b4 <ferror@plt+0x3164>
  405050:	nop
  405054:	b	40505c <ferror@plt+0x310c>
  405058:	nop
  40505c:	bl	401ed0 <__errno_location@plt>
  405060:	ldr	w0, [x0]
  405064:	cmp	w0, #0x22
  405068:	b.ne	405090 <ferror@plt+0x3140>  // b.any
  40506c:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  405070:	add	x0, x0, #0x2c0
  405074:	ldr	w4, [x0]
  405078:	ldr	x3, [sp, #24]
  40507c:	ldr	x2, [sp, #16]
  405080:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  405084:	add	x1, x0, #0x18
  405088:	mov	w0, w4
  40508c:	bl	401f20 <err@plt>
  405090:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  405094:	add	x0, x0, #0x2c0
  405098:	ldr	w4, [x0]
  40509c:	ldr	x3, [sp, #24]
  4050a0:	ldr	x2, [sp, #16]
  4050a4:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4050a8:	add	x1, x0, #0x18
  4050ac:	mov	w0, w4
  4050b0:	bl	401e90 <errx@plt>
  4050b4:	ldp	x29, x30, [sp], #48
  4050b8:	ret
  4050bc:	stp	x29, x30, [sp, #-64]!
  4050c0:	mov	x29, sp
  4050c4:	str	x0, [sp, #40]
  4050c8:	str	x1, [sp, #32]
  4050cc:	str	w2, [sp, #28]
  4050d0:	str	xzr, [sp, #48]
  4050d4:	bl	401ed0 <__errno_location@plt>
  4050d8:	str	wzr, [x0]
  4050dc:	ldr	x0, [sp, #40]
  4050e0:	cmp	x0, #0x0
  4050e4:	b.eq	405154 <ferror@plt+0x3204>  // b.none
  4050e8:	ldr	x0, [sp, #40]
  4050ec:	ldrsb	w0, [x0]
  4050f0:	cmp	w0, #0x0
  4050f4:	b.eq	405154 <ferror@plt+0x3204>  // b.none
  4050f8:	add	x0, sp, #0x30
  4050fc:	ldr	w2, [sp, #28]
  405100:	mov	x1, x0
  405104:	ldr	x0, [sp, #40]
  405108:	bl	401d20 <strtoumax@plt>
  40510c:	str	x0, [sp, #56]
  405110:	bl	401ed0 <__errno_location@plt>
  405114:	ldr	w0, [x0]
  405118:	cmp	w0, #0x0
  40511c:	b.ne	40515c <ferror@plt+0x320c>  // b.any
  405120:	ldr	x0, [sp, #48]
  405124:	ldr	x1, [sp, #40]
  405128:	cmp	x1, x0
  40512c:	b.eq	40515c <ferror@plt+0x320c>  // b.none
  405130:	ldr	x0, [sp, #48]
  405134:	cmp	x0, #0x0
  405138:	b.eq	40514c <ferror@plt+0x31fc>  // b.none
  40513c:	ldr	x0, [sp, #48]
  405140:	ldrsb	w0, [x0]
  405144:	cmp	w0, #0x0
  405148:	b.ne	40515c <ferror@plt+0x320c>  // b.any
  40514c:	ldr	x0, [sp, #56]
  405150:	b	4051b8 <ferror@plt+0x3268>
  405154:	nop
  405158:	b	405160 <ferror@plt+0x3210>
  40515c:	nop
  405160:	bl	401ed0 <__errno_location@plt>
  405164:	ldr	w0, [x0]
  405168:	cmp	w0, #0x22
  40516c:	b.ne	405194 <ferror@plt+0x3244>  // b.any
  405170:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  405174:	add	x0, x0, #0x2c0
  405178:	ldr	w4, [x0]
  40517c:	ldr	x3, [sp, #40]
  405180:	ldr	x2, [sp, #32]
  405184:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  405188:	add	x1, x0, #0x18
  40518c:	mov	w0, w4
  405190:	bl	401f20 <err@plt>
  405194:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  405198:	add	x0, x0, #0x2c0
  40519c:	ldr	w4, [x0]
  4051a0:	ldr	x3, [sp, #40]
  4051a4:	ldr	x2, [sp, #32]
  4051a8:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4051ac:	add	x1, x0, #0x18
  4051b0:	mov	w0, w4
  4051b4:	bl	401e90 <errx@plt>
  4051b8:	ldp	x29, x30, [sp], #64
  4051bc:	ret
  4051c0:	stp	x29, x30, [sp, #-32]!
  4051c4:	mov	x29, sp
  4051c8:	str	x0, [sp, #24]
  4051cc:	str	x1, [sp, #16]
  4051d0:	mov	w2, #0xa                   	// #10
  4051d4:	ldr	x1, [sp, #16]
  4051d8:	ldr	x0, [sp, #24]
  4051dc:	bl	4050bc <ferror@plt+0x316c>
  4051e0:	ldp	x29, x30, [sp], #32
  4051e4:	ret
  4051e8:	stp	x29, x30, [sp, #-32]!
  4051ec:	mov	x29, sp
  4051f0:	str	x0, [sp, #24]
  4051f4:	str	x1, [sp, #16]
  4051f8:	mov	w2, #0x10                  	// #16
  4051fc:	ldr	x1, [sp, #16]
  405200:	ldr	x0, [sp, #24]
  405204:	bl	4050bc <ferror@plt+0x316c>
  405208:	ldp	x29, x30, [sp], #32
  40520c:	ret
  405210:	stp	x29, x30, [sp, #-48]!
  405214:	mov	x29, sp
  405218:	str	x0, [sp, #24]
  40521c:	str	x1, [sp, #16]
  405220:	str	xzr, [sp, #32]
  405224:	bl	401ed0 <__errno_location@plt>
  405228:	str	wzr, [x0]
  40522c:	ldr	x0, [sp, #24]
  405230:	cmp	x0, #0x0
  405234:	b.eq	4052a0 <ferror@plt+0x3350>  // b.none
  405238:	ldr	x0, [sp, #24]
  40523c:	ldrsb	w0, [x0]
  405240:	cmp	w0, #0x0
  405244:	b.eq	4052a0 <ferror@plt+0x3350>  // b.none
  405248:	add	x0, sp, #0x20
  40524c:	mov	x1, x0
  405250:	ldr	x0, [sp, #24]
  405254:	bl	401af0 <strtod@plt>
  405258:	str	d0, [sp, #40]
  40525c:	bl	401ed0 <__errno_location@plt>
  405260:	ldr	w0, [x0]
  405264:	cmp	w0, #0x0
  405268:	b.ne	4052a8 <ferror@plt+0x3358>  // b.any
  40526c:	ldr	x0, [sp, #32]
  405270:	ldr	x1, [sp, #24]
  405274:	cmp	x1, x0
  405278:	b.eq	4052a8 <ferror@plt+0x3358>  // b.none
  40527c:	ldr	x0, [sp, #32]
  405280:	cmp	x0, #0x0
  405284:	b.eq	405298 <ferror@plt+0x3348>  // b.none
  405288:	ldr	x0, [sp, #32]
  40528c:	ldrsb	w0, [x0]
  405290:	cmp	w0, #0x0
  405294:	b.ne	4052a8 <ferror@plt+0x3358>  // b.any
  405298:	ldr	d0, [sp, #40]
  40529c:	b	405304 <ferror@plt+0x33b4>
  4052a0:	nop
  4052a4:	b	4052ac <ferror@plt+0x335c>
  4052a8:	nop
  4052ac:	bl	401ed0 <__errno_location@plt>
  4052b0:	ldr	w0, [x0]
  4052b4:	cmp	w0, #0x22
  4052b8:	b.ne	4052e0 <ferror@plt+0x3390>  // b.any
  4052bc:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4052c0:	add	x0, x0, #0x2c0
  4052c4:	ldr	w4, [x0]
  4052c8:	ldr	x3, [sp, #24]
  4052cc:	ldr	x2, [sp, #16]
  4052d0:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4052d4:	add	x1, x0, #0x18
  4052d8:	mov	w0, w4
  4052dc:	bl	401f20 <err@plt>
  4052e0:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4052e4:	add	x0, x0, #0x2c0
  4052e8:	ldr	w4, [x0]
  4052ec:	ldr	x3, [sp, #24]
  4052f0:	ldr	x2, [sp, #16]
  4052f4:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4052f8:	add	x1, x0, #0x18
  4052fc:	mov	w0, w4
  405300:	bl	401e90 <errx@plt>
  405304:	ldp	x29, x30, [sp], #48
  405308:	ret
  40530c:	stp	x29, x30, [sp, #-48]!
  405310:	mov	x29, sp
  405314:	str	x0, [sp, #24]
  405318:	str	x1, [sp, #16]
  40531c:	str	xzr, [sp, #32]
  405320:	bl	401ed0 <__errno_location@plt>
  405324:	str	wzr, [x0]
  405328:	ldr	x0, [sp, #24]
  40532c:	cmp	x0, #0x0
  405330:	b.eq	4053a0 <ferror@plt+0x3450>  // b.none
  405334:	ldr	x0, [sp, #24]
  405338:	ldrsb	w0, [x0]
  40533c:	cmp	w0, #0x0
  405340:	b.eq	4053a0 <ferror@plt+0x3450>  // b.none
  405344:	add	x0, sp, #0x20
  405348:	mov	w2, #0xa                   	// #10
  40534c:	mov	x1, x0
  405350:	ldr	x0, [sp, #24]
  405354:	bl	401db0 <strtol@plt>
  405358:	str	x0, [sp, #40]
  40535c:	bl	401ed0 <__errno_location@plt>
  405360:	ldr	w0, [x0]
  405364:	cmp	w0, #0x0
  405368:	b.ne	4053a8 <ferror@plt+0x3458>  // b.any
  40536c:	ldr	x0, [sp, #32]
  405370:	ldr	x1, [sp, #24]
  405374:	cmp	x1, x0
  405378:	b.eq	4053a8 <ferror@plt+0x3458>  // b.none
  40537c:	ldr	x0, [sp, #32]
  405380:	cmp	x0, #0x0
  405384:	b.eq	405398 <ferror@plt+0x3448>  // b.none
  405388:	ldr	x0, [sp, #32]
  40538c:	ldrsb	w0, [x0]
  405390:	cmp	w0, #0x0
  405394:	b.ne	4053a8 <ferror@plt+0x3458>  // b.any
  405398:	ldr	x0, [sp, #40]
  40539c:	b	405404 <ferror@plt+0x34b4>
  4053a0:	nop
  4053a4:	b	4053ac <ferror@plt+0x345c>
  4053a8:	nop
  4053ac:	bl	401ed0 <__errno_location@plt>
  4053b0:	ldr	w0, [x0]
  4053b4:	cmp	w0, #0x22
  4053b8:	b.ne	4053e0 <ferror@plt+0x3490>  // b.any
  4053bc:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4053c0:	add	x0, x0, #0x2c0
  4053c4:	ldr	w4, [x0]
  4053c8:	ldr	x3, [sp, #24]
  4053cc:	ldr	x2, [sp, #16]
  4053d0:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4053d4:	add	x1, x0, #0x18
  4053d8:	mov	w0, w4
  4053dc:	bl	401f20 <err@plt>
  4053e0:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4053e4:	add	x0, x0, #0x2c0
  4053e8:	ldr	w4, [x0]
  4053ec:	ldr	x3, [sp, #24]
  4053f0:	ldr	x2, [sp, #16]
  4053f4:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4053f8:	add	x1, x0, #0x18
  4053fc:	mov	w0, w4
  405400:	bl	401e90 <errx@plt>
  405404:	ldp	x29, x30, [sp], #48
  405408:	ret
  40540c:	stp	x29, x30, [sp, #-48]!
  405410:	mov	x29, sp
  405414:	str	x0, [sp, #24]
  405418:	str	x1, [sp, #16]
  40541c:	str	xzr, [sp, #32]
  405420:	bl	401ed0 <__errno_location@plt>
  405424:	str	wzr, [x0]
  405428:	ldr	x0, [sp, #24]
  40542c:	cmp	x0, #0x0
  405430:	b.eq	4054a0 <ferror@plt+0x3550>  // b.none
  405434:	ldr	x0, [sp, #24]
  405438:	ldrsb	w0, [x0]
  40543c:	cmp	w0, #0x0
  405440:	b.eq	4054a0 <ferror@plt+0x3550>  // b.none
  405444:	add	x0, sp, #0x20
  405448:	mov	w2, #0xa                   	// #10
  40544c:	mov	x1, x0
  405450:	ldr	x0, [sp, #24]
  405454:	bl	401a80 <strtoul@plt>
  405458:	str	x0, [sp, #40]
  40545c:	bl	401ed0 <__errno_location@plt>
  405460:	ldr	w0, [x0]
  405464:	cmp	w0, #0x0
  405468:	b.ne	4054a8 <ferror@plt+0x3558>  // b.any
  40546c:	ldr	x0, [sp, #32]
  405470:	ldr	x1, [sp, #24]
  405474:	cmp	x1, x0
  405478:	b.eq	4054a8 <ferror@plt+0x3558>  // b.none
  40547c:	ldr	x0, [sp, #32]
  405480:	cmp	x0, #0x0
  405484:	b.eq	405498 <ferror@plt+0x3548>  // b.none
  405488:	ldr	x0, [sp, #32]
  40548c:	ldrsb	w0, [x0]
  405490:	cmp	w0, #0x0
  405494:	b.ne	4054a8 <ferror@plt+0x3558>  // b.any
  405498:	ldr	x0, [sp, #40]
  40549c:	b	405504 <ferror@plt+0x35b4>
  4054a0:	nop
  4054a4:	b	4054ac <ferror@plt+0x355c>
  4054a8:	nop
  4054ac:	bl	401ed0 <__errno_location@plt>
  4054b0:	ldr	w0, [x0]
  4054b4:	cmp	w0, #0x22
  4054b8:	b.ne	4054e0 <ferror@plt+0x3590>  // b.any
  4054bc:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4054c0:	add	x0, x0, #0x2c0
  4054c4:	ldr	w4, [x0]
  4054c8:	ldr	x3, [sp, #24]
  4054cc:	ldr	x2, [sp, #16]
  4054d0:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4054d4:	add	x1, x0, #0x18
  4054d8:	mov	w0, w4
  4054dc:	bl	401f20 <err@plt>
  4054e0:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  4054e4:	add	x0, x0, #0x2c0
  4054e8:	ldr	w4, [x0]
  4054ec:	ldr	x3, [sp, #24]
  4054f0:	ldr	x2, [sp, #16]
  4054f4:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4054f8:	add	x1, x0, #0x18
  4054fc:	mov	w0, w4
  405500:	bl	401e90 <errx@plt>
  405504:	ldp	x29, x30, [sp], #48
  405508:	ret
  40550c:	stp	x29, x30, [sp, #-48]!
  405510:	mov	x29, sp
  405514:	str	x0, [sp, #24]
  405518:	str	x1, [sp, #16]
  40551c:	add	x0, sp, #0x28
  405520:	mov	x1, x0
  405524:	ldr	x0, [sp, #24]
  405528:	bl	404948 <ferror@plt+0x29f8>
  40552c:	cmp	w0, #0x0
  405530:	b.ne	40553c <ferror@plt+0x35ec>  // b.any
  405534:	ldr	x0, [sp, #40]
  405538:	b	405594 <ferror@plt+0x3644>
  40553c:	bl	401ed0 <__errno_location@plt>
  405540:	ldr	w0, [x0]
  405544:	cmp	w0, #0x0
  405548:	b.eq	405570 <ferror@plt+0x3620>  // b.none
  40554c:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  405550:	add	x0, x0, #0x2c0
  405554:	ldr	w4, [x0]
  405558:	ldr	x3, [sp, #24]
  40555c:	ldr	x2, [sp, #16]
  405560:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  405564:	add	x1, x0, #0x18
  405568:	mov	w0, w4
  40556c:	bl	401f20 <err@plt>
  405570:	adrp	x0, 41c000 <ferror@plt+0x1a0b0>
  405574:	add	x0, x0, #0x2c0
  405578:	ldr	w4, [x0]
  40557c:	ldr	x3, [sp, #24]
  405580:	ldr	x2, [sp, #16]
  405584:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  405588:	add	x1, x0, #0x18
  40558c:	mov	w0, w4
  405590:	bl	401e90 <errx@plt>
  405594:	ldp	x29, x30, [sp], #48
  405598:	ret
  40559c:	stp	x29, x30, [sp, #-64]!
  4055a0:	mov	x29, sp
  4055a4:	str	x0, [sp, #40]
  4055a8:	str	x1, [sp, #32]
  4055ac:	str	x2, [sp, #24]
  4055b0:	ldr	x1, [sp, #24]
  4055b4:	ldr	x0, [sp, #40]
  4055b8:	bl	405210 <ferror@plt+0x32c0>
  4055bc:	str	d0, [sp, #56]
  4055c0:	ldr	d0, [sp, #56]
  4055c4:	fcvtzs	d0, d0
  4055c8:	ldr	x0, [sp, #32]
  4055cc:	str	d0, [x0]
  4055d0:	ldr	x0, [sp, #32]
  4055d4:	ldr	d0, [x0]
  4055d8:	scvtf	d0, d0
  4055dc:	ldr	d1, [sp, #56]
  4055e0:	fsub	d0, d1, d0
  4055e4:	mov	x0, #0x848000000000        	// #145685290680320
  4055e8:	movk	x0, #0x412e, lsl #48
  4055ec:	fmov	d1, x0
  4055f0:	fmul	d0, d0, d1
  4055f4:	fcvtzs	d0, d0
  4055f8:	ldr	x0, [sp, #32]
  4055fc:	str	d0, [x0, #8]
  405600:	nop
  405604:	ldp	x29, x30, [sp], #64
  405608:	ret
  40560c:	sub	sp, sp, #0x20
  405610:	str	w0, [sp, #12]
  405614:	str	x1, [sp]
  405618:	strh	wzr, [sp, #30]
  40561c:	ldr	w0, [sp, #12]
  405620:	and	w0, w0, #0xf000
  405624:	cmp	w0, #0x4, lsl #12
  405628:	b.ne	405650 <ferror@plt+0x3700>  // b.any
  40562c:	ldrh	w0, [sp, #30]
  405630:	add	w1, w0, #0x1
  405634:	strh	w1, [sp, #30]
  405638:	and	x0, x0, #0xffff
  40563c:	ldr	x1, [sp]
  405640:	add	x0, x1, x0
  405644:	mov	w1, #0x64                  	// #100
  405648:	strb	w1, [x0]
  40564c:	b	405784 <ferror@plt+0x3834>
  405650:	ldr	w0, [sp, #12]
  405654:	and	w0, w0, #0xf000
  405658:	cmp	w0, #0xa, lsl #12
  40565c:	b.ne	405684 <ferror@plt+0x3734>  // b.any
  405660:	ldrh	w0, [sp, #30]
  405664:	add	w1, w0, #0x1
  405668:	strh	w1, [sp, #30]
  40566c:	and	x0, x0, #0xffff
  405670:	ldr	x1, [sp]
  405674:	add	x0, x1, x0
  405678:	mov	w1, #0x6c                  	// #108
  40567c:	strb	w1, [x0]
  405680:	b	405784 <ferror@plt+0x3834>
  405684:	ldr	w0, [sp, #12]
  405688:	and	w0, w0, #0xf000
  40568c:	cmp	w0, #0x2, lsl #12
  405690:	b.ne	4056b8 <ferror@plt+0x3768>  // b.any
  405694:	ldrh	w0, [sp, #30]
  405698:	add	w1, w0, #0x1
  40569c:	strh	w1, [sp, #30]
  4056a0:	and	x0, x0, #0xffff
  4056a4:	ldr	x1, [sp]
  4056a8:	add	x0, x1, x0
  4056ac:	mov	w1, #0x63                  	// #99
  4056b0:	strb	w1, [x0]
  4056b4:	b	405784 <ferror@plt+0x3834>
  4056b8:	ldr	w0, [sp, #12]
  4056bc:	and	w0, w0, #0xf000
  4056c0:	cmp	w0, #0x6, lsl #12
  4056c4:	b.ne	4056ec <ferror@plt+0x379c>  // b.any
  4056c8:	ldrh	w0, [sp, #30]
  4056cc:	add	w1, w0, #0x1
  4056d0:	strh	w1, [sp, #30]
  4056d4:	and	x0, x0, #0xffff
  4056d8:	ldr	x1, [sp]
  4056dc:	add	x0, x1, x0
  4056e0:	mov	w1, #0x62                  	// #98
  4056e4:	strb	w1, [x0]
  4056e8:	b	405784 <ferror@plt+0x3834>
  4056ec:	ldr	w0, [sp, #12]
  4056f0:	and	w0, w0, #0xf000
  4056f4:	cmp	w0, #0xc, lsl #12
  4056f8:	b.ne	405720 <ferror@plt+0x37d0>  // b.any
  4056fc:	ldrh	w0, [sp, #30]
  405700:	add	w1, w0, #0x1
  405704:	strh	w1, [sp, #30]
  405708:	and	x0, x0, #0xffff
  40570c:	ldr	x1, [sp]
  405710:	add	x0, x1, x0
  405714:	mov	w1, #0x73                  	// #115
  405718:	strb	w1, [x0]
  40571c:	b	405784 <ferror@plt+0x3834>
  405720:	ldr	w0, [sp, #12]
  405724:	and	w0, w0, #0xf000
  405728:	cmp	w0, #0x1, lsl #12
  40572c:	b.ne	405754 <ferror@plt+0x3804>  // b.any
  405730:	ldrh	w0, [sp, #30]
  405734:	add	w1, w0, #0x1
  405738:	strh	w1, [sp, #30]
  40573c:	and	x0, x0, #0xffff
  405740:	ldr	x1, [sp]
  405744:	add	x0, x1, x0
  405748:	mov	w1, #0x70                  	// #112
  40574c:	strb	w1, [x0]
  405750:	b	405784 <ferror@plt+0x3834>
  405754:	ldr	w0, [sp, #12]
  405758:	and	w0, w0, #0xf000
  40575c:	cmp	w0, #0x8, lsl #12
  405760:	b.ne	405784 <ferror@plt+0x3834>  // b.any
  405764:	ldrh	w0, [sp, #30]
  405768:	add	w1, w0, #0x1
  40576c:	strh	w1, [sp, #30]
  405770:	and	x0, x0, #0xffff
  405774:	ldr	x1, [sp]
  405778:	add	x0, x1, x0
  40577c:	mov	w1, #0x2d                  	// #45
  405780:	strb	w1, [x0]
  405784:	ldr	w0, [sp, #12]
  405788:	and	w0, w0, #0x100
  40578c:	cmp	w0, #0x0
  405790:	b.eq	40579c <ferror@plt+0x384c>  // b.none
  405794:	mov	w0, #0x72                  	// #114
  405798:	b	4057a0 <ferror@plt+0x3850>
  40579c:	mov	w0, #0x2d                  	// #45
  4057a0:	ldrh	w1, [sp, #30]
  4057a4:	add	w2, w1, #0x1
  4057a8:	strh	w2, [sp, #30]
  4057ac:	and	x1, x1, #0xffff
  4057b0:	ldr	x2, [sp]
  4057b4:	add	x1, x2, x1
  4057b8:	strb	w0, [x1]
  4057bc:	ldr	w0, [sp, #12]
  4057c0:	and	w0, w0, #0x80
  4057c4:	cmp	w0, #0x0
  4057c8:	b.eq	4057d4 <ferror@plt+0x3884>  // b.none
  4057cc:	mov	w0, #0x77                  	// #119
  4057d0:	b	4057d8 <ferror@plt+0x3888>
  4057d4:	mov	w0, #0x2d                  	// #45
  4057d8:	ldrh	w1, [sp, #30]
  4057dc:	add	w2, w1, #0x1
  4057e0:	strh	w2, [sp, #30]
  4057e4:	and	x1, x1, #0xffff
  4057e8:	ldr	x2, [sp]
  4057ec:	add	x1, x2, x1
  4057f0:	strb	w0, [x1]
  4057f4:	ldr	w0, [sp, #12]
  4057f8:	and	w0, w0, #0x800
  4057fc:	cmp	w0, #0x0
  405800:	b.eq	405824 <ferror@plt+0x38d4>  // b.none
  405804:	ldr	w0, [sp, #12]
  405808:	and	w0, w0, #0x40
  40580c:	cmp	w0, #0x0
  405810:	b.eq	40581c <ferror@plt+0x38cc>  // b.none
  405814:	mov	w0, #0x73                  	// #115
  405818:	b	405840 <ferror@plt+0x38f0>
  40581c:	mov	w0, #0x53                  	// #83
  405820:	b	405840 <ferror@plt+0x38f0>
  405824:	ldr	w0, [sp, #12]
  405828:	and	w0, w0, #0x40
  40582c:	cmp	w0, #0x0
  405830:	b.eq	40583c <ferror@plt+0x38ec>  // b.none
  405834:	mov	w0, #0x78                  	// #120
  405838:	b	405840 <ferror@plt+0x38f0>
  40583c:	mov	w0, #0x2d                  	// #45
  405840:	ldrh	w1, [sp, #30]
  405844:	add	w2, w1, #0x1
  405848:	strh	w2, [sp, #30]
  40584c:	and	x1, x1, #0xffff
  405850:	ldr	x2, [sp]
  405854:	add	x1, x2, x1
  405858:	strb	w0, [x1]
  40585c:	ldr	w0, [sp, #12]
  405860:	and	w0, w0, #0x20
  405864:	cmp	w0, #0x0
  405868:	b.eq	405874 <ferror@plt+0x3924>  // b.none
  40586c:	mov	w0, #0x72                  	// #114
  405870:	b	405878 <ferror@plt+0x3928>
  405874:	mov	w0, #0x2d                  	// #45
  405878:	ldrh	w1, [sp, #30]
  40587c:	add	w2, w1, #0x1
  405880:	strh	w2, [sp, #30]
  405884:	and	x1, x1, #0xffff
  405888:	ldr	x2, [sp]
  40588c:	add	x1, x2, x1
  405890:	strb	w0, [x1]
  405894:	ldr	w0, [sp, #12]
  405898:	and	w0, w0, #0x10
  40589c:	cmp	w0, #0x0
  4058a0:	b.eq	4058ac <ferror@plt+0x395c>  // b.none
  4058a4:	mov	w0, #0x77                  	// #119
  4058a8:	b	4058b0 <ferror@plt+0x3960>
  4058ac:	mov	w0, #0x2d                  	// #45
  4058b0:	ldrh	w1, [sp, #30]
  4058b4:	add	w2, w1, #0x1
  4058b8:	strh	w2, [sp, #30]
  4058bc:	and	x1, x1, #0xffff
  4058c0:	ldr	x2, [sp]
  4058c4:	add	x1, x2, x1
  4058c8:	strb	w0, [x1]
  4058cc:	ldr	w0, [sp, #12]
  4058d0:	and	w0, w0, #0x400
  4058d4:	cmp	w0, #0x0
  4058d8:	b.eq	4058fc <ferror@plt+0x39ac>  // b.none
  4058dc:	ldr	w0, [sp, #12]
  4058e0:	and	w0, w0, #0x8
  4058e4:	cmp	w0, #0x0
  4058e8:	b.eq	4058f4 <ferror@plt+0x39a4>  // b.none
  4058ec:	mov	w0, #0x73                  	// #115
  4058f0:	b	405918 <ferror@plt+0x39c8>
  4058f4:	mov	w0, #0x53                  	// #83
  4058f8:	b	405918 <ferror@plt+0x39c8>
  4058fc:	ldr	w0, [sp, #12]
  405900:	and	w0, w0, #0x8
  405904:	cmp	w0, #0x0
  405908:	b.eq	405914 <ferror@plt+0x39c4>  // b.none
  40590c:	mov	w0, #0x78                  	// #120
  405910:	b	405918 <ferror@plt+0x39c8>
  405914:	mov	w0, #0x2d                  	// #45
  405918:	ldrh	w1, [sp, #30]
  40591c:	add	w2, w1, #0x1
  405920:	strh	w2, [sp, #30]
  405924:	and	x1, x1, #0xffff
  405928:	ldr	x2, [sp]
  40592c:	add	x1, x2, x1
  405930:	strb	w0, [x1]
  405934:	ldr	w0, [sp, #12]
  405938:	and	w0, w0, #0x4
  40593c:	cmp	w0, #0x0
  405940:	b.eq	40594c <ferror@plt+0x39fc>  // b.none
  405944:	mov	w0, #0x72                  	// #114
  405948:	b	405950 <ferror@plt+0x3a00>
  40594c:	mov	w0, #0x2d                  	// #45
  405950:	ldrh	w1, [sp, #30]
  405954:	add	w2, w1, #0x1
  405958:	strh	w2, [sp, #30]
  40595c:	and	x1, x1, #0xffff
  405960:	ldr	x2, [sp]
  405964:	add	x1, x2, x1
  405968:	strb	w0, [x1]
  40596c:	ldr	w0, [sp, #12]
  405970:	and	w0, w0, #0x2
  405974:	cmp	w0, #0x0
  405978:	b.eq	405984 <ferror@plt+0x3a34>  // b.none
  40597c:	mov	w0, #0x77                  	// #119
  405980:	b	405988 <ferror@plt+0x3a38>
  405984:	mov	w0, #0x2d                  	// #45
  405988:	ldrh	w1, [sp, #30]
  40598c:	add	w2, w1, #0x1
  405990:	strh	w2, [sp, #30]
  405994:	and	x1, x1, #0xffff
  405998:	ldr	x2, [sp]
  40599c:	add	x1, x2, x1
  4059a0:	strb	w0, [x1]
  4059a4:	ldr	w0, [sp, #12]
  4059a8:	and	w0, w0, #0x200
  4059ac:	cmp	w0, #0x0
  4059b0:	b.eq	4059d4 <ferror@plt+0x3a84>  // b.none
  4059b4:	ldr	w0, [sp, #12]
  4059b8:	and	w0, w0, #0x1
  4059bc:	cmp	w0, #0x0
  4059c0:	b.eq	4059cc <ferror@plt+0x3a7c>  // b.none
  4059c4:	mov	w0, #0x74                  	// #116
  4059c8:	b	4059f0 <ferror@plt+0x3aa0>
  4059cc:	mov	w0, #0x54                  	// #84
  4059d0:	b	4059f0 <ferror@plt+0x3aa0>
  4059d4:	ldr	w0, [sp, #12]
  4059d8:	and	w0, w0, #0x1
  4059dc:	cmp	w0, #0x0
  4059e0:	b.eq	4059ec <ferror@plt+0x3a9c>  // b.none
  4059e4:	mov	w0, #0x78                  	// #120
  4059e8:	b	4059f0 <ferror@plt+0x3aa0>
  4059ec:	mov	w0, #0x2d                  	// #45
  4059f0:	ldrh	w1, [sp, #30]
  4059f4:	add	w2, w1, #0x1
  4059f8:	strh	w2, [sp, #30]
  4059fc:	and	x1, x1, #0xffff
  405a00:	ldr	x2, [sp]
  405a04:	add	x1, x2, x1
  405a08:	strb	w0, [x1]
  405a0c:	ldrh	w0, [sp, #30]
  405a10:	ldr	x1, [sp]
  405a14:	add	x0, x1, x0
  405a18:	strb	wzr, [x0]
  405a1c:	ldr	x0, [sp]
  405a20:	add	sp, sp, #0x20
  405a24:	ret
  405a28:	sub	sp, sp, #0x20
  405a2c:	str	x0, [sp, #8]
  405a30:	mov	w0, #0xa                   	// #10
  405a34:	str	w0, [sp, #28]
  405a38:	b	405a60 <ferror@plt+0x3b10>
  405a3c:	ldr	w0, [sp, #28]
  405a40:	mov	x1, #0x1                   	// #1
  405a44:	lsl	x0, x1, x0
  405a48:	ldr	x1, [sp, #8]
  405a4c:	cmp	x1, x0
  405a50:	b.cc	405a70 <ferror@plt+0x3b20>  // b.lo, b.ul, b.last
  405a54:	ldr	w0, [sp, #28]
  405a58:	add	w0, w0, #0xa
  405a5c:	str	w0, [sp, #28]
  405a60:	ldr	w0, [sp, #28]
  405a64:	cmp	w0, #0x3c
  405a68:	b.le	405a3c <ferror@plt+0x3aec>
  405a6c:	b	405a74 <ferror@plt+0x3b24>
  405a70:	nop
  405a74:	ldr	w0, [sp, #28]
  405a78:	sub	w0, w0, #0xa
  405a7c:	add	sp, sp, #0x20
  405a80:	ret
  405a84:	stp	x29, x30, [sp, #-128]!
  405a88:	mov	x29, sp
  405a8c:	str	w0, [sp, #28]
  405a90:	str	x1, [sp, #16]
  405a94:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  405a98:	add	x0, x0, #0x28
  405a9c:	str	x0, [sp, #88]
  405aa0:	add	x0, sp, #0x20
  405aa4:	str	x0, [sp, #104]
  405aa8:	ldr	w0, [sp, #28]
  405aac:	and	w0, w0, #0x2
  405ab0:	cmp	w0, #0x0
  405ab4:	b.eq	405acc <ferror@plt+0x3b7c>  // b.none
  405ab8:	ldr	x0, [sp, #104]
  405abc:	add	x1, x0, #0x1
  405ac0:	str	x1, [sp, #104]
  405ac4:	mov	w1, #0x20                  	// #32
  405ac8:	strb	w1, [x0]
  405acc:	ldr	x0, [sp, #16]
  405ad0:	bl	405a28 <ferror@plt+0x3ad8>
  405ad4:	str	w0, [sp, #84]
  405ad8:	ldr	w0, [sp, #84]
  405adc:	cmp	w0, #0x0
  405ae0:	b.eq	405b0c <ferror@plt+0x3bbc>  // b.none
  405ae4:	ldr	w0, [sp, #84]
  405ae8:	mov	w1, #0x6667                	// #26215
  405aec:	movk	w1, #0x6666, lsl #16
  405af0:	smull	x1, w0, w1
  405af4:	lsr	x1, x1, #32
  405af8:	asr	w1, w1, #2
  405afc:	asr	w0, w0, #31
  405b00:	sub	w0, w1, w0
  405b04:	sxtw	x0, w0
  405b08:	b	405b10 <ferror@plt+0x3bc0>
  405b0c:	mov	x0, #0x0                   	// #0
  405b10:	ldr	x1, [sp, #88]
  405b14:	add	x0, x1, x0
  405b18:	ldrb	w0, [x0]
  405b1c:	strb	w0, [sp, #83]
  405b20:	ldr	w0, [sp, #84]
  405b24:	cmp	w0, #0x0
  405b28:	b.eq	405b3c <ferror@plt+0x3bec>  // b.none
  405b2c:	ldr	w0, [sp, #84]
  405b30:	ldr	x1, [sp, #16]
  405b34:	lsr	x0, x1, x0
  405b38:	b	405b40 <ferror@plt+0x3bf0>
  405b3c:	ldr	x0, [sp, #16]
  405b40:	str	w0, [sp, #124]
  405b44:	ldr	w0, [sp, #84]
  405b48:	cmp	w0, #0x0
  405b4c:	b.eq	405b6c <ferror@plt+0x3c1c>  // b.none
  405b50:	ldr	w0, [sp, #84]
  405b54:	mov	x1, #0xffffffffffffffff    	// #-1
  405b58:	lsl	x0, x1, x0
  405b5c:	mvn	x1, x0
  405b60:	ldr	x0, [sp, #16]
  405b64:	and	x0, x1, x0
  405b68:	b	405b70 <ferror@plt+0x3c20>
  405b6c:	mov	x0, #0x0                   	// #0
  405b70:	str	x0, [sp, #112]
  405b74:	ldr	x0, [sp, #104]
  405b78:	add	x1, x0, #0x1
  405b7c:	str	x1, [sp, #104]
  405b80:	ldrb	w1, [sp, #83]
  405b84:	strb	w1, [x0]
  405b88:	ldr	w0, [sp, #28]
  405b8c:	and	w0, w0, #0x1
  405b90:	cmp	w0, #0x0
  405b94:	b.eq	405bcc <ferror@plt+0x3c7c>  // b.none
  405b98:	ldrsb	w0, [sp, #83]
  405b9c:	cmp	w0, #0x42
  405ba0:	b.eq	405bcc <ferror@plt+0x3c7c>  // b.none
  405ba4:	ldr	x0, [sp, #104]
  405ba8:	add	x1, x0, #0x1
  405bac:	str	x1, [sp, #104]
  405bb0:	mov	w1, #0x69                  	// #105
  405bb4:	strb	w1, [x0]
  405bb8:	ldr	x0, [sp, #104]
  405bbc:	add	x1, x0, #0x1
  405bc0:	str	x1, [sp, #104]
  405bc4:	mov	w1, #0x42                  	// #66
  405bc8:	strb	w1, [x0]
  405bcc:	ldr	x0, [sp, #104]
  405bd0:	strb	wzr, [x0]
  405bd4:	ldr	x0, [sp, #112]
  405bd8:	cmp	x0, #0x0
  405bdc:	b.eq	405cb4 <ferror@plt+0x3d64>  // b.none
  405be0:	ldr	w0, [sp, #28]
  405be4:	and	w0, w0, #0x4
  405be8:	cmp	w0, #0x0
  405bec:	b.eq	405c64 <ferror@plt+0x3d14>  // b.none
  405bf0:	ldr	w0, [sp, #84]
  405bf4:	sub	w0, w0, #0xa
  405bf8:	ldr	x1, [sp, #112]
  405bfc:	lsr	x0, x1, x0
  405c00:	add	x1, x0, #0x5
  405c04:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405c08:	movk	x0, #0xcccd
  405c0c:	umulh	x0, x1, x0
  405c10:	lsr	x0, x0, #3
  405c14:	str	x0, [sp, #112]
  405c18:	ldr	x2, [sp, #112]
  405c1c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405c20:	movk	x0, #0xcccd
  405c24:	umulh	x0, x2, x0
  405c28:	lsr	x1, x0, #3
  405c2c:	mov	x0, x1
  405c30:	lsl	x0, x0, #2
  405c34:	add	x0, x0, x1
  405c38:	lsl	x0, x0, #1
  405c3c:	sub	x1, x2, x0
  405c40:	cmp	x1, #0x0
  405c44:	b.ne	405cb4 <ferror@plt+0x3d64>  // b.any
  405c48:	ldr	x1, [sp, #112]
  405c4c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405c50:	movk	x0, #0xcccd
  405c54:	umulh	x0, x1, x0
  405c58:	lsr	x0, x0, #3
  405c5c:	str	x0, [sp, #112]
  405c60:	b	405cb4 <ferror@plt+0x3d64>
  405c64:	ldr	w0, [sp, #84]
  405c68:	sub	w0, w0, #0xa
  405c6c:	ldr	x1, [sp, #112]
  405c70:	lsr	x0, x1, x0
  405c74:	add	x0, x0, #0x32
  405c78:	lsr	x1, x0, #2
  405c7c:	mov	x0, #0xf5c3                	// #62915
  405c80:	movk	x0, #0x5c28, lsl #16
  405c84:	movk	x0, #0xc28f, lsl #32
  405c88:	movk	x0, #0x28f5, lsl #48
  405c8c:	umulh	x0, x1, x0
  405c90:	lsr	x0, x0, #2
  405c94:	str	x0, [sp, #112]
  405c98:	ldr	x0, [sp, #112]
  405c9c:	cmp	x0, #0xa
  405ca0:	b.ne	405cb4 <ferror@plt+0x3d64>  // b.any
  405ca4:	ldr	w0, [sp, #124]
  405ca8:	add	w0, w0, #0x1
  405cac:	str	w0, [sp, #124]
  405cb0:	str	xzr, [sp, #112]
  405cb4:	ldr	x0, [sp, #112]
  405cb8:	cmp	x0, #0x0
  405cbc:	b.eq	405d40 <ferror@plt+0x3df0>  // b.none
  405cc0:	bl	401b90 <localeconv@plt>
  405cc4:	str	x0, [sp, #72]
  405cc8:	ldr	x0, [sp, #72]
  405ccc:	cmp	x0, #0x0
  405cd0:	b.eq	405ce0 <ferror@plt+0x3d90>  // b.none
  405cd4:	ldr	x0, [sp, #72]
  405cd8:	ldr	x0, [x0]
  405cdc:	b	405ce4 <ferror@plt+0x3d94>
  405ce0:	mov	x0, #0x0                   	// #0
  405ce4:	str	x0, [sp, #96]
  405ce8:	ldr	x0, [sp, #96]
  405cec:	cmp	x0, #0x0
  405cf0:	b.eq	405d04 <ferror@plt+0x3db4>  // b.none
  405cf4:	ldr	x0, [sp, #96]
  405cf8:	ldrsb	w0, [x0]
  405cfc:	cmp	w0, #0x0
  405d00:	b.ne	405d10 <ferror@plt+0x3dc0>  // b.any
  405d04:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  405d08:	add	x0, x0, #0x30
  405d0c:	str	x0, [sp, #96]
  405d10:	add	x0, sp, #0x20
  405d14:	add	x7, sp, #0x28
  405d18:	mov	x6, x0
  405d1c:	ldr	x5, [sp, #112]
  405d20:	ldr	x4, [sp, #96]
  405d24:	ldr	w3, [sp, #124]
  405d28:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  405d2c:	add	x2, x0, #0x38
  405d30:	mov	x1, #0x20                  	// #32
  405d34:	mov	x0, x7
  405d38:	bl	401b80 <snprintf@plt>
  405d3c:	b	405d64 <ferror@plt+0x3e14>
  405d40:	add	x0, sp, #0x20
  405d44:	add	x5, sp, #0x28
  405d48:	mov	x4, x0
  405d4c:	ldr	w3, [sp, #124]
  405d50:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  405d54:	add	x2, x0, #0x48
  405d58:	mov	x1, #0x20                  	// #32
  405d5c:	mov	x0, x5
  405d60:	bl	401b80 <snprintf@plt>
  405d64:	add	x0, sp, #0x28
  405d68:	bl	401ce0 <strdup@plt>
  405d6c:	ldp	x29, x30, [sp], #128
  405d70:	ret
  405d74:	stp	x29, x30, [sp, #-96]!
  405d78:	mov	x29, sp
  405d7c:	str	x0, [sp, #40]
  405d80:	str	x1, [sp, #32]
  405d84:	str	x2, [sp, #24]
  405d88:	str	x3, [sp, #16]
  405d8c:	str	xzr, [sp, #88]
  405d90:	str	xzr, [sp, #72]
  405d94:	ldr	x0, [sp, #40]
  405d98:	cmp	x0, #0x0
  405d9c:	b.eq	405dd4 <ferror@plt+0x3e84>  // b.none
  405da0:	ldr	x0, [sp, #40]
  405da4:	ldrsb	w0, [x0]
  405da8:	cmp	w0, #0x0
  405dac:	b.eq	405dd4 <ferror@plt+0x3e84>  // b.none
  405db0:	ldr	x0, [sp, #32]
  405db4:	cmp	x0, #0x0
  405db8:	b.eq	405dd4 <ferror@plt+0x3e84>  // b.none
  405dbc:	ldr	x0, [sp, #24]
  405dc0:	cmp	x0, #0x0
  405dc4:	b.eq	405dd4 <ferror@plt+0x3e84>  // b.none
  405dc8:	ldr	x0, [sp, #16]
  405dcc:	cmp	x0, #0x0
  405dd0:	b.ne	405ddc <ferror@plt+0x3e8c>  // b.any
  405dd4:	mov	w0, #0xffffffff            	// #-1
  405dd8:	b	405f30 <ferror@plt+0x3fe0>
  405ddc:	ldr	x0, [sp, #40]
  405de0:	str	x0, [sp, #80]
  405de4:	b	405f08 <ferror@plt+0x3fb8>
  405de8:	str	xzr, [sp, #64]
  405dec:	ldr	x1, [sp, #72]
  405df0:	ldr	x0, [sp, #24]
  405df4:	cmp	x1, x0
  405df8:	b.cc	405e04 <ferror@plt+0x3eb4>  // b.lo, b.ul, b.last
  405dfc:	mov	w0, #0xfffffffe            	// #-2
  405e00:	b	405f30 <ferror@plt+0x3fe0>
  405e04:	ldr	x0, [sp, #88]
  405e08:	cmp	x0, #0x0
  405e0c:	b.ne	405e18 <ferror@plt+0x3ec8>  // b.any
  405e10:	ldr	x0, [sp, #80]
  405e14:	str	x0, [sp, #88]
  405e18:	ldr	x0, [sp, #80]
  405e1c:	ldrsb	w0, [x0]
  405e20:	cmp	w0, #0x2c
  405e24:	b.ne	405e30 <ferror@plt+0x3ee0>  // b.any
  405e28:	ldr	x0, [sp, #80]
  405e2c:	str	x0, [sp, #64]
  405e30:	ldr	x0, [sp, #80]
  405e34:	add	x0, x0, #0x1
  405e38:	ldrsb	w0, [x0]
  405e3c:	cmp	w0, #0x0
  405e40:	b.ne	405e50 <ferror@plt+0x3f00>  // b.any
  405e44:	ldr	x0, [sp, #80]
  405e48:	add	x0, x0, #0x1
  405e4c:	str	x0, [sp, #64]
  405e50:	ldr	x0, [sp, #88]
  405e54:	cmp	x0, #0x0
  405e58:	b.eq	405ef8 <ferror@plt+0x3fa8>  // b.none
  405e5c:	ldr	x0, [sp, #64]
  405e60:	cmp	x0, #0x0
  405e64:	b.eq	405ef8 <ferror@plt+0x3fa8>  // b.none
  405e68:	ldr	x1, [sp, #64]
  405e6c:	ldr	x0, [sp, #88]
  405e70:	cmp	x1, x0
  405e74:	b.hi	405e80 <ferror@plt+0x3f30>  // b.pmore
  405e78:	mov	w0, #0xffffffff            	// #-1
  405e7c:	b	405f30 <ferror@plt+0x3fe0>
  405e80:	ldr	x1, [sp, #64]
  405e84:	ldr	x0, [sp, #88]
  405e88:	sub	x0, x1, x0
  405e8c:	ldr	x2, [sp, #16]
  405e90:	mov	x1, x0
  405e94:	ldr	x0, [sp, #88]
  405e98:	blr	x2
  405e9c:	str	w0, [sp, #60]
  405ea0:	ldr	w0, [sp, #60]
  405ea4:	cmn	w0, #0x1
  405ea8:	b.ne	405eb4 <ferror@plt+0x3f64>  // b.any
  405eac:	mov	w0, #0xffffffff            	// #-1
  405eb0:	b	405f30 <ferror@plt+0x3fe0>
  405eb4:	ldr	x0, [sp, #72]
  405eb8:	add	x1, x0, #0x1
  405ebc:	str	x1, [sp, #72]
  405ec0:	lsl	x0, x0, #2
  405ec4:	ldr	x1, [sp, #32]
  405ec8:	add	x0, x1, x0
  405ecc:	ldr	w1, [sp, #60]
  405ed0:	str	w1, [x0]
  405ed4:	str	xzr, [sp, #88]
  405ed8:	ldr	x0, [sp, #64]
  405edc:	cmp	x0, #0x0
  405ee0:	b.eq	405efc <ferror@plt+0x3fac>  // b.none
  405ee4:	ldr	x0, [sp, #64]
  405ee8:	ldrsb	w0, [x0]
  405eec:	cmp	w0, #0x0
  405ef0:	b.eq	405f28 <ferror@plt+0x3fd8>  // b.none
  405ef4:	b	405efc <ferror@plt+0x3fac>
  405ef8:	nop
  405efc:	ldr	x0, [sp, #80]
  405f00:	add	x0, x0, #0x1
  405f04:	str	x0, [sp, #80]
  405f08:	ldr	x0, [sp, #80]
  405f0c:	cmp	x0, #0x0
  405f10:	b.eq	405f2c <ferror@plt+0x3fdc>  // b.none
  405f14:	ldr	x0, [sp, #80]
  405f18:	ldrsb	w0, [x0]
  405f1c:	cmp	w0, #0x0
  405f20:	b.ne	405de8 <ferror@plt+0x3e98>  // b.any
  405f24:	b	405f2c <ferror@plt+0x3fdc>
  405f28:	nop
  405f2c:	ldr	x0, [sp, #72]
  405f30:	ldp	x29, x30, [sp], #96
  405f34:	ret
  405f38:	stp	x29, x30, [sp, #-80]!
  405f3c:	mov	x29, sp
  405f40:	str	x0, [sp, #56]
  405f44:	str	x1, [sp, #48]
  405f48:	str	x2, [sp, #40]
  405f4c:	str	x3, [sp, #32]
  405f50:	str	x4, [sp, #24]
  405f54:	ldr	x0, [sp, #56]
  405f58:	cmp	x0, #0x0
  405f5c:	b.eq	405f90 <ferror@plt+0x4040>  // b.none
  405f60:	ldr	x0, [sp, #56]
  405f64:	ldrsb	w0, [x0]
  405f68:	cmp	w0, #0x0
  405f6c:	b.eq	405f90 <ferror@plt+0x4040>  // b.none
  405f70:	ldr	x0, [sp, #32]
  405f74:	cmp	x0, #0x0
  405f78:	b.eq	405f90 <ferror@plt+0x4040>  // b.none
  405f7c:	ldr	x0, [sp, #32]
  405f80:	ldr	x0, [x0]
  405f84:	ldr	x1, [sp, #40]
  405f88:	cmp	x1, x0
  405f8c:	b.cs	405f98 <ferror@plt+0x4048>  // b.hs, b.nlast
  405f90:	mov	w0, #0xffffffff            	// #-1
  405f94:	b	40602c <ferror@plt+0x40dc>
  405f98:	ldr	x0, [sp, #56]
  405f9c:	ldrsb	w0, [x0]
  405fa0:	cmp	w0, #0x2b
  405fa4:	b.ne	405fb8 <ferror@plt+0x4068>  // b.any
  405fa8:	ldr	x0, [sp, #56]
  405fac:	add	x0, x0, #0x1
  405fb0:	str	x0, [sp, #72]
  405fb4:	b	405fc8 <ferror@plt+0x4078>
  405fb8:	ldr	x0, [sp, #56]
  405fbc:	str	x0, [sp, #72]
  405fc0:	ldr	x0, [sp, #32]
  405fc4:	str	xzr, [x0]
  405fc8:	ldr	x0, [sp, #32]
  405fcc:	ldr	x0, [x0]
  405fd0:	lsl	x0, x0, #2
  405fd4:	ldr	x1, [sp, #48]
  405fd8:	add	x4, x1, x0
  405fdc:	ldr	x0, [sp, #32]
  405fe0:	ldr	x0, [x0]
  405fe4:	ldr	x1, [sp, #40]
  405fe8:	sub	x0, x1, x0
  405fec:	ldr	x3, [sp, #24]
  405ff0:	mov	x2, x0
  405ff4:	mov	x1, x4
  405ff8:	ldr	x0, [sp, #72]
  405ffc:	bl	405d74 <ferror@plt+0x3e24>
  406000:	str	w0, [sp, #68]
  406004:	ldr	w0, [sp, #68]
  406008:	cmp	w0, #0x0
  40600c:	b.le	406028 <ferror@plt+0x40d8>
  406010:	ldr	x0, [sp, #32]
  406014:	ldr	x1, [x0]
  406018:	ldrsw	x0, [sp, #68]
  40601c:	add	x1, x1, x0
  406020:	ldr	x0, [sp, #32]
  406024:	str	x1, [x0]
  406028:	ldr	w0, [sp, #68]
  40602c:	ldp	x29, x30, [sp], #80
  406030:	ret
  406034:	stp	x29, x30, [sp, #-80]!
  406038:	mov	x29, sp
  40603c:	str	x0, [sp, #40]
  406040:	str	x1, [sp, #32]
  406044:	str	x2, [sp, #24]
  406048:	str	xzr, [sp, #72]
  40604c:	ldr	x0, [sp, #40]
  406050:	cmp	x0, #0x0
  406054:	b.eq	406070 <ferror@plt+0x4120>  // b.none
  406058:	ldr	x0, [sp, #24]
  40605c:	cmp	x0, #0x0
  406060:	b.eq	406070 <ferror@plt+0x4120>  // b.none
  406064:	ldr	x0, [sp, #32]
  406068:	cmp	x0, #0x0
  40606c:	b.ne	406078 <ferror@plt+0x4128>  // b.any
  406070:	mov	w0, #0xffffffea            	// #-22
  406074:	b	4061f4 <ferror@plt+0x42a4>
  406078:	ldr	x0, [sp, #40]
  40607c:	str	x0, [sp, #64]
  406080:	b	4061cc <ferror@plt+0x427c>
  406084:	str	xzr, [sp, #56]
  406088:	ldr	x0, [sp, #72]
  40608c:	cmp	x0, #0x0
  406090:	b.ne	40609c <ferror@plt+0x414c>  // b.any
  406094:	ldr	x0, [sp, #64]
  406098:	str	x0, [sp, #72]
  40609c:	ldr	x0, [sp, #64]
  4060a0:	ldrsb	w0, [x0]
  4060a4:	cmp	w0, #0x2c
  4060a8:	b.ne	4060b4 <ferror@plt+0x4164>  // b.any
  4060ac:	ldr	x0, [sp, #64]
  4060b0:	str	x0, [sp, #56]
  4060b4:	ldr	x0, [sp, #64]
  4060b8:	add	x0, x0, #0x1
  4060bc:	ldrsb	w0, [x0]
  4060c0:	cmp	w0, #0x0
  4060c4:	b.ne	4060d4 <ferror@plt+0x4184>  // b.any
  4060c8:	ldr	x0, [sp, #64]
  4060cc:	add	x0, x0, #0x1
  4060d0:	str	x0, [sp, #56]
  4060d4:	ldr	x0, [sp, #72]
  4060d8:	cmp	x0, #0x0
  4060dc:	b.eq	4061bc <ferror@plt+0x426c>  // b.none
  4060e0:	ldr	x0, [sp, #56]
  4060e4:	cmp	x0, #0x0
  4060e8:	b.eq	4061bc <ferror@plt+0x426c>  // b.none
  4060ec:	ldr	x1, [sp, #56]
  4060f0:	ldr	x0, [sp, #72]
  4060f4:	cmp	x1, x0
  4060f8:	b.hi	406104 <ferror@plt+0x41b4>  // b.pmore
  4060fc:	mov	w0, #0xffffffff            	// #-1
  406100:	b	4061f4 <ferror@plt+0x42a4>
  406104:	ldr	x1, [sp, #56]
  406108:	ldr	x0, [sp, #72]
  40610c:	sub	x0, x1, x0
  406110:	ldr	x2, [sp, #24]
  406114:	mov	x1, x0
  406118:	ldr	x0, [sp, #72]
  40611c:	blr	x2
  406120:	str	w0, [sp, #52]
  406124:	ldr	w0, [sp, #52]
  406128:	cmp	w0, #0x0
  40612c:	b.ge	406138 <ferror@plt+0x41e8>  // b.tcont
  406130:	ldr	w0, [sp, #52]
  406134:	b	4061f4 <ferror@plt+0x42a4>
  406138:	ldr	w0, [sp, #52]
  40613c:	add	w1, w0, #0x7
  406140:	cmp	w0, #0x0
  406144:	csel	w0, w1, w0, lt  // lt = tstop
  406148:	asr	w0, w0, #3
  40614c:	mov	w3, w0
  406150:	sxtw	x0, w3
  406154:	ldr	x1, [sp, #32]
  406158:	add	x0, x1, x0
  40615c:	ldrsb	w2, [x0]
  406160:	ldr	w0, [sp, #52]
  406164:	negs	w1, w0
  406168:	and	w0, w0, #0x7
  40616c:	and	w1, w1, #0x7
  406170:	csneg	w0, w0, w1, mi  // mi = first
  406174:	mov	w1, #0x1                   	// #1
  406178:	lsl	w0, w1, w0
  40617c:	sxtb	w1, w0
  406180:	sxtw	x0, w3
  406184:	ldr	x3, [sp, #32]
  406188:	add	x0, x3, x0
  40618c:	orr	w1, w2, w1
  406190:	sxtb	w1, w1
  406194:	strb	w1, [x0]
  406198:	str	xzr, [sp, #72]
  40619c:	ldr	x0, [sp, #56]
  4061a0:	cmp	x0, #0x0
  4061a4:	b.eq	4061c0 <ferror@plt+0x4270>  // b.none
  4061a8:	ldr	x0, [sp, #56]
  4061ac:	ldrsb	w0, [x0]
  4061b0:	cmp	w0, #0x0
  4061b4:	b.eq	4061ec <ferror@plt+0x429c>  // b.none
  4061b8:	b	4061c0 <ferror@plt+0x4270>
  4061bc:	nop
  4061c0:	ldr	x0, [sp, #64]
  4061c4:	add	x0, x0, #0x1
  4061c8:	str	x0, [sp, #64]
  4061cc:	ldr	x0, [sp, #64]
  4061d0:	cmp	x0, #0x0
  4061d4:	b.eq	4061f0 <ferror@plt+0x42a0>  // b.none
  4061d8:	ldr	x0, [sp, #64]
  4061dc:	ldrsb	w0, [x0]
  4061e0:	cmp	w0, #0x0
  4061e4:	b.ne	406084 <ferror@plt+0x4134>  // b.any
  4061e8:	b	4061f0 <ferror@plt+0x42a0>
  4061ec:	nop
  4061f0:	mov	w0, #0x0                   	// #0
  4061f4:	ldp	x29, x30, [sp], #80
  4061f8:	ret
  4061fc:	stp	x29, x30, [sp, #-80]!
  406200:	mov	x29, sp
  406204:	str	x0, [sp, #40]
  406208:	str	x1, [sp, #32]
  40620c:	str	x2, [sp, #24]
  406210:	str	xzr, [sp, #72]
  406214:	ldr	x0, [sp, #40]
  406218:	cmp	x0, #0x0
  40621c:	b.eq	406238 <ferror@plt+0x42e8>  // b.none
  406220:	ldr	x0, [sp, #24]
  406224:	cmp	x0, #0x0
  406228:	b.eq	406238 <ferror@plt+0x42e8>  // b.none
  40622c:	ldr	x0, [sp, #32]
  406230:	cmp	x0, #0x0
  406234:	b.ne	406240 <ferror@plt+0x42f0>  // b.any
  406238:	mov	w0, #0xffffffea            	// #-22
  40623c:	b	406374 <ferror@plt+0x4424>
  406240:	ldr	x0, [sp, #40]
  406244:	str	x0, [sp, #64]
  406248:	b	40634c <ferror@plt+0x43fc>
  40624c:	str	xzr, [sp, #56]
  406250:	ldr	x0, [sp, #72]
  406254:	cmp	x0, #0x0
  406258:	b.ne	406264 <ferror@plt+0x4314>  // b.any
  40625c:	ldr	x0, [sp, #64]
  406260:	str	x0, [sp, #72]
  406264:	ldr	x0, [sp, #64]
  406268:	ldrsb	w0, [x0]
  40626c:	cmp	w0, #0x2c
  406270:	b.ne	40627c <ferror@plt+0x432c>  // b.any
  406274:	ldr	x0, [sp, #64]
  406278:	str	x0, [sp, #56]
  40627c:	ldr	x0, [sp, #64]
  406280:	add	x0, x0, #0x1
  406284:	ldrsb	w0, [x0]
  406288:	cmp	w0, #0x0
  40628c:	b.ne	40629c <ferror@plt+0x434c>  // b.any
  406290:	ldr	x0, [sp, #64]
  406294:	add	x0, x0, #0x1
  406298:	str	x0, [sp, #56]
  40629c:	ldr	x0, [sp, #72]
  4062a0:	cmp	x0, #0x0
  4062a4:	b.eq	40633c <ferror@plt+0x43ec>  // b.none
  4062a8:	ldr	x0, [sp, #56]
  4062ac:	cmp	x0, #0x0
  4062b0:	b.eq	40633c <ferror@plt+0x43ec>  // b.none
  4062b4:	ldr	x1, [sp, #56]
  4062b8:	ldr	x0, [sp, #72]
  4062bc:	cmp	x1, x0
  4062c0:	b.hi	4062cc <ferror@plt+0x437c>  // b.pmore
  4062c4:	mov	w0, #0xffffffff            	// #-1
  4062c8:	b	406374 <ferror@plt+0x4424>
  4062cc:	ldr	x1, [sp, #56]
  4062d0:	ldr	x0, [sp, #72]
  4062d4:	sub	x0, x1, x0
  4062d8:	ldr	x2, [sp, #24]
  4062dc:	mov	x1, x0
  4062e0:	ldr	x0, [sp, #72]
  4062e4:	blr	x2
  4062e8:	str	x0, [sp, #48]
  4062ec:	ldr	x0, [sp, #48]
  4062f0:	cmp	x0, #0x0
  4062f4:	b.ge	406300 <ferror@plt+0x43b0>  // b.tcont
  4062f8:	ldr	x0, [sp, #48]
  4062fc:	b	406374 <ferror@plt+0x4424>
  406300:	ldr	x0, [sp, #32]
  406304:	ldr	x1, [x0]
  406308:	ldr	x0, [sp, #48]
  40630c:	orr	x1, x1, x0
  406310:	ldr	x0, [sp, #32]
  406314:	str	x1, [x0]
  406318:	str	xzr, [sp, #72]
  40631c:	ldr	x0, [sp, #56]
  406320:	cmp	x0, #0x0
  406324:	b.eq	406340 <ferror@plt+0x43f0>  // b.none
  406328:	ldr	x0, [sp, #56]
  40632c:	ldrsb	w0, [x0]
  406330:	cmp	w0, #0x0
  406334:	b.eq	40636c <ferror@plt+0x441c>  // b.none
  406338:	b	406340 <ferror@plt+0x43f0>
  40633c:	nop
  406340:	ldr	x0, [sp, #64]
  406344:	add	x0, x0, #0x1
  406348:	str	x0, [sp, #64]
  40634c:	ldr	x0, [sp, #64]
  406350:	cmp	x0, #0x0
  406354:	b.eq	406370 <ferror@plt+0x4420>  // b.none
  406358:	ldr	x0, [sp, #64]
  40635c:	ldrsb	w0, [x0]
  406360:	cmp	w0, #0x0
  406364:	b.ne	40624c <ferror@plt+0x42fc>  // b.any
  406368:	b	406370 <ferror@plt+0x4420>
  40636c:	nop
  406370:	mov	w0, #0x0                   	// #0
  406374:	ldp	x29, x30, [sp], #80
  406378:	ret
  40637c:	stp	x29, x30, [sp, #-64]!
  406380:	mov	x29, sp
  406384:	str	x0, [sp, #40]
  406388:	str	x1, [sp, #32]
  40638c:	str	x2, [sp, #24]
  406390:	str	w3, [sp, #20]
  406394:	str	xzr, [sp, #56]
  406398:	ldr	x0, [sp, #40]
  40639c:	cmp	x0, #0x0
  4063a0:	b.ne	4063ac <ferror@plt+0x445c>  // b.any
  4063a4:	mov	w0, #0x0                   	// #0
  4063a8:	b	406588 <ferror@plt+0x4638>
  4063ac:	ldr	x0, [sp, #32]
  4063b0:	ldr	w1, [sp, #20]
  4063b4:	str	w1, [x0]
  4063b8:	ldr	x0, [sp, #32]
  4063bc:	ldr	w1, [x0]
  4063c0:	ldr	x0, [sp, #24]
  4063c4:	str	w1, [x0]
  4063c8:	bl	401ed0 <__errno_location@plt>
  4063cc:	str	wzr, [x0]
  4063d0:	ldr	x0, [sp, #40]
  4063d4:	ldrsb	w0, [x0]
  4063d8:	cmp	w0, #0x3a
  4063dc:	b.ne	406450 <ferror@plt+0x4500>  // b.any
  4063e0:	ldr	x0, [sp, #40]
  4063e4:	add	x0, x0, #0x1
  4063e8:	str	x0, [sp, #40]
  4063ec:	add	x0, sp, #0x38
  4063f0:	mov	w2, #0xa                   	// #10
  4063f4:	mov	x1, x0
  4063f8:	ldr	x0, [sp, #40]
  4063fc:	bl	401db0 <strtol@plt>
  406400:	mov	w1, w0
  406404:	ldr	x0, [sp, #24]
  406408:	str	w1, [x0]
  40640c:	bl	401ed0 <__errno_location@plt>
  406410:	ldr	w0, [x0]
  406414:	cmp	w0, #0x0
  406418:	b.ne	406448 <ferror@plt+0x44f8>  // b.any
  40641c:	ldr	x0, [sp, #56]
  406420:	cmp	x0, #0x0
  406424:	b.eq	406448 <ferror@plt+0x44f8>  // b.none
  406428:	ldr	x0, [sp, #56]
  40642c:	ldrsb	w0, [x0]
  406430:	cmp	w0, #0x0
  406434:	b.ne	406448 <ferror@plt+0x44f8>  // b.any
  406438:	ldr	x0, [sp, #56]
  40643c:	ldr	x1, [sp, #40]
  406440:	cmp	x1, x0
  406444:	b.ne	406584 <ferror@plt+0x4634>  // b.any
  406448:	mov	w0, #0xffffffff            	// #-1
  40644c:	b	406588 <ferror@plt+0x4638>
  406450:	add	x0, sp, #0x38
  406454:	mov	w2, #0xa                   	// #10
  406458:	mov	x1, x0
  40645c:	ldr	x0, [sp, #40]
  406460:	bl	401db0 <strtol@plt>
  406464:	mov	w1, w0
  406468:	ldr	x0, [sp, #32]
  40646c:	str	w1, [x0]
  406470:	ldr	x0, [sp, #32]
  406474:	ldr	w1, [x0]
  406478:	ldr	x0, [sp, #24]
  40647c:	str	w1, [x0]
  406480:	bl	401ed0 <__errno_location@plt>
  406484:	ldr	w0, [x0]
  406488:	cmp	w0, #0x0
  40648c:	b.ne	4064ac <ferror@plt+0x455c>  // b.any
  406490:	ldr	x0, [sp, #56]
  406494:	cmp	x0, #0x0
  406498:	b.eq	4064ac <ferror@plt+0x455c>  // b.none
  40649c:	ldr	x0, [sp, #56]
  4064a0:	ldr	x1, [sp, #40]
  4064a4:	cmp	x1, x0
  4064a8:	b.ne	4064b4 <ferror@plt+0x4564>  // b.any
  4064ac:	mov	w0, #0xffffffff            	// #-1
  4064b0:	b	406588 <ferror@plt+0x4638>
  4064b4:	ldr	x0, [sp, #56]
  4064b8:	ldrsb	w0, [x0]
  4064bc:	cmp	w0, #0x3a
  4064c0:	b.ne	4064e8 <ferror@plt+0x4598>  // b.any
  4064c4:	ldr	x0, [sp, #56]
  4064c8:	add	x0, x0, #0x1
  4064cc:	ldrsb	w0, [x0]
  4064d0:	cmp	w0, #0x0
  4064d4:	b.ne	4064e8 <ferror@plt+0x4598>  // b.any
  4064d8:	ldr	x0, [sp, #24]
  4064dc:	ldr	w1, [sp, #20]
  4064e0:	str	w1, [x0]
  4064e4:	b	406584 <ferror@plt+0x4634>
  4064e8:	ldr	x0, [sp, #56]
  4064ec:	ldrsb	w0, [x0]
  4064f0:	cmp	w0, #0x2d
  4064f4:	b.eq	406508 <ferror@plt+0x45b8>  // b.none
  4064f8:	ldr	x0, [sp, #56]
  4064fc:	ldrsb	w0, [x0]
  406500:	cmp	w0, #0x3a
  406504:	b.ne	406584 <ferror@plt+0x4634>  // b.any
  406508:	ldr	x0, [sp, #56]
  40650c:	add	x0, x0, #0x1
  406510:	str	x0, [sp, #40]
  406514:	str	xzr, [sp, #56]
  406518:	bl	401ed0 <__errno_location@plt>
  40651c:	str	wzr, [x0]
  406520:	add	x0, sp, #0x38
  406524:	mov	w2, #0xa                   	// #10
  406528:	mov	x1, x0
  40652c:	ldr	x0, [sp, #40]
  406530:	bl	401db0 <strtol@plt>
  406534:	mov	w1, w0
  406538:	ldr	x0, [sp, #24]
  40653c:	str	w1, [x0]
  406540:	bl	401ed0 <__errno_location@plt>
  406544:	ldr	w0, [x0]
  406548:	cmp	w0, #0x0
  40654c:	b.ne	40657c <ferror@plt+0x462c>  // b.any
  406550:	ldr	x0, [sp, #56]
  406554:	cmp	x0, #0x0
  406558:	b.eq	40657c <ferror@plt+0x462c>  // b.none
  40655c:	ldr	x0, [sp, #56]
  406560:	ldrsb	w0, [x0]
  406564:	cmp	w0, #0x0
  406568:	b.ne	40657c <ferror@plt+0x462c>  // b.any
  40656c:	ldr	x0, [sp, #56]
  406570:	ldr	x1, [sp, #40]
  406574:	cmp	x1, x0
  406578:	b.ne	406584 <ferror@plt+0x4634>  // b.any
  40657c:	mov	w0, #0xffffffff            	// #-1
  406580:	b	406588 <ferror@plt+0x4638>
  406584:	mov	w0, #0x0                   	// #0
  406588:	ldp	x29, x30, [sp], #64
  40658c:	ret
  406590:	sub	sp, sp, #0x20
  406594:	str	x0, [sp, #8]
  406598:	str	x1, [sp]
  40659c:	ldr	x0, [sp, #8]
  4065a0:	str	x0, [sp, #24]
  4065a4:	ldr	x0, [sp]
  4065a8:	str	xzr, [x0]
  4065ac:	b	4065bc <ferror@plt+0x466c>
  4065b0:	ldr	x0, [sp, #24]
  4065b4:	add	x0, x0, #0x1
  4065b8:	str	x0, [sp, #24]
  4065bc:	ldr	x0, [sp, #24]
  4065c0:	cmp	x0, #0x0
  4065c4:	b.eq	4065ec <ferror@plt+0x469c>  // b.none
  4065c8:	ldr	x0, [sp, #24]
  4065cc:	ldrsb	w0, [x0]
  4065d0:	cmp	w0, #0x2f
  4065d4:	b.ne	4065ec <ferror@plt+0x469c>  // b.any
  4065d8:	ldr	x0, [sp, #24]
  4065dc:	add	x0, x0, #0x1
  4065e0:	ldrsb	w0, [x0]
  4065e4:	cmp	w0, #0x2f
  4065e8:	b.eq	4065b0 <ferror@plt+0x4660>  // b.none
  4065ec:	ldr	x0, [sp, #24]
  4065f0:	cmp	x0, #0x0
  4065f4:	b.eq	406608 <ferror@plt+0x46b8>  // b.none
  4065f8:	ldr	x0, [sp, #24]
  4065fc:	ldrsb	w0, [x0]
  406600:	cmp	w0, #0x0
  406604:	b.ne	406610 <ferror@plt+0x46c0>  // b.any
  406608:	mov	x0, #0x0                   	// #0
  40660c:	b	406670 <ferror@plt+0x4720>
  406610:	ldr	x0, [sp]
  406614:	mov	x1, #0x1                   	// #1
  406618:	str	x1, [x0]
  40661c:	ldr	x0, [sp, #24]
  406620:	add	x0, x0, #0x1
  406624:	str	x0, [sp, #16]
  406628:	b	40664c <ferror@plt+0x46fc>
  40662c:	ldr	x0, [sp]
  406630:	ldr	x0, [x0]
  406634:	add	x1, x0, #0x1
  406638:	ldr	x0, [sp]
  40663c:	str	x1, [x0]
  406640:	ldr	x0, [sp, #16]
  406644:	add	x0, x0, #0x1
  406648:	str	x0, [sp, #16]
  40664c:	ldr	x0, [sp, #16]
  406650:	ldrsb	w0, [x0]
  406654:	cmp	w0, #0x0
  406658:	b.eq	40666c <ferror@plt+0x471c>  // b.none
  40665c:	ldr	x0, [sp, #16]
  406660:	ldrsb	w0, [x0]
  406664:	cmp	w0, #0x2f
  406668:	b.ne	40662c <ferror@plt+0x46dc>  // b.any
  40666c:	ldr	x0, [sp, #24]
  406670:	add	sp, sp, #0x20
  406674:	ret
  406678:	stp	x29, x30, [sp, #-64]!
  40667c:	mov	x29, sp
  406680:	str	x0, [sp, #24]
  406684:	str	x1, [sp, #16]
  406688:	b	406788 <ferror@plt+0x4838>
  40668c:	add	x0, sp, #0x28
  406690:	mov	x1, x0
  406694:	ldr	x0, [sp, #24]
  406698:	bl	406590 <ferror@plt+0x4640>
  40669c:	str	x0, [sp, #56]
  4066a0:	add	x0, sp, #0x20
  4066a4:	mov	x1, x0
  4066a8:	ldr	x0, [sp, #16]
  4066ac:	bl	406590 <ferror@plt+0x4640>
  4066b0:	str	x0, [sp, #48]
  4066b4:	ldr	x1, [sp, #40]
  4066b8:	ldr	x0, [sp, #32]
  4066bc:	add	x0, x1, x0
  4066c0:	cmp	x0, #0x0
  4066c4:	b.ne	4066d0 <ferror@plt+0x4780>  // b.any
  4066c8:	mov	w0, #0x1                   	// #1
  4066cc:	b	4067a4 <ferror@plt+0x4854>
  4066d0:	ldr	x1, [sp, #40]
  4066d4:	ldr	x0, [sp, #32]
  4066d8:	add	x0, x1, x0
  4066dc:	cmp	x0, #0x1
  4066e0:	b.ne	406724 <ferror@plt+0x47d4>  // b.any
  4066e4:	ldr	x0, [sp, #56]
  4066e8:	cmp	x0, #0x0
  4066ec:	b.eq	406700 <ferror@plt+0x47b0>  // b.none
  4066f0:	ldr	x0, [sp, #56]
  4066f4:	ldrsb	w0, [x0]
  4066f8:	cmp	w0, #0x2f
  4066fc:	b.eq	40671c <ferror@plt+0x47cc>  // b.none
  406700:	ldr	x0, [sp, #48]
  406704:	cmp	x0, #0x0
  406708:	b.eq	406724 <ferror@plt+0x47d4>  // b.none
  40670c:	ldr	x0, [sp, #48]
  406710:	ldrsb	w0, [x0]
  406714:	cmp	w0, #0x2f
  406718:	b.ne	406724 <ferror@plt+0x47d4>  // b.any
  40671c:	mov	w0, #0x1                   	// #1
  406720:	b	4067a4 <ferror@plt+0x4854>
  406724:	ldr	x0, [sp, #56]
  406728:	cmp	x0, #0x0
  40672c:	b.eq	4067a0 <ferror@plt+0x4850>  // b.none
  406730:	ldr	x0, [sp, #48]
  406734:	cmp	x0, #0x0
  406738:	b.eq	4067a0 <ferror@plt+0x4850>  // b.none
  40673c:	ldr	x1, [sp, #40]
  406740:	ldr	x0, [sp, #32]
  406744:	cmp	x1, x0
  406748:	b.ne	4067a0 <ferror@plt+0x4850>  // b.any
  40674c:	ldr	x0, [sp, #40]
  406750:	mov	x2, x0
  406754:	ldr	x1, [sp, #48]
  406758:	ldr	x0, [sp, #56]
  40675c:	bl	401c40 <strncmp@plt>
  406760:	cmp	w0, #0x0
  406764:	b.ne	4067a0 <ferror@plt+0x4850>  // b.any
  406768:	ldr	x0, [sp, #40]
  40676c:	ldr	x1, [sp, #56]
  406770:	add	x0, x1, x0
  406774:	str	x0, [sp, #24]
  406778:	ldr	x0, [sp, #32]
  40677c:	ldr	x1, [sp, #48]
  406780:	add	x0, x1, x0
  406784:	str	x0, [sp, #16]
  406788:	ldr	x0, [sp, #24]
  40678c:	cmp	x0, #0x0
  406790:	b.eq	4067a0 <ferror@plt+0x4850>  // b.none
  406794:	ldr	x0, [sp, #16]
  406798:	cmp	x0, #0x0
  40679c:	b.ne	40668c <ferror@plt+0x473c>  // b.any
  4067a0:	mov	w0, #0x0                   	// #0
  4067a4:	ldp	x29, x30, [sp], #64
  4067a8:	ret
  4067ac:	stp	x29, x30, [sp, #-64]!
  4067b0:	mov	x29, sp
  4067b4:	str	x0, [sp, #40]
  4067b8:	str	x1, [sp, #32]
  4067bc:	str	x2, [sp, #24]
  4067c0:	ldr	x0, [sp, #40]
  4067c4:	cmp	x0, #0x0
  4067c8:	b.ne	4067e8 <ferror@plt+0x4898>  // b.any
  4067cc:	ldr	x0, [sp, #32]
  4067d0:	cmp	x0, #0x0
  4067d4:	b.ne	4067e8 <ferror@plt+0x4898>  // b.any
  4067d8:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4067dc:	add	x0, x0, #0x50
  4067e0:	bl	401ce0 <strdup@plt>
  4067e4:	b	40690c <ferror@plt+0x49bc>
  4067e8:	ldr	x0, [sp, #40]
  4067ec:	cmp	x0, #0x0
  4067f0:	b.ne	406804 <ferror@plt+0x48b4>  // b.any
  4067f4:	ldr	x1, [sp, #24]
  4067f8:	ldr	x0, [sp, #32]
  4067fc:	bl	401e10 <strndup@plt>
  406800:	b	40690c <ferror@plt+0x49bc>
  406804:	ldr	x0, [sp, #32]
  406808:	cmp	x0, #0x0
  40680c:	b.ne	40681c <ferror@plt+0x48cc>  // b.any
  406810:	ldr	x0, [sp, #40]
  406814:	bl	401ce0 <strdup@plt>
  406818:	b	40690c <ferror@plt+0x49bc>
  40681c:	ldr	x0, [sp, #40]
  406820:	cmp	x0, #0x0
  406824:	b.ne	406848 <ferror@plt+0x48f8>  // b.any
  406828:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  40682c:	add	x3, x0, #0xb0
  406830:	mov	w2, #0x383                 	// #899
  406834:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  406838:	add	x1, x0, #0x58
  40683c:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  406840:	add	x0, x0, #0x68
  406844:	bl	401ec0 <__assert_fail@plt>
  406848:	ldr	x0, [sp, #32]
  40684c:	cmp	x0, #0x0
  406850:	b.ne	406874 <ferror@plt+0x4924>  // b.any
  406854:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  406858:	add	x3, x0, #0xb0
  40685c:	mov	w2, #0x384                 	// #900
  406860:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  406864:	add	x1, x0, #0x58
  406868:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  40686c:	add	x0, x0, #0x70
  406870:	bl	401ec0 <__assert_fail@plt>
  406874:	ldr	x0, [sp, #40]
  406878:	bl	401a90 <strlen@plt>
  40687c:	str	x0, [sp, #56]
  406880:	ldr	x0, [sp, #56]
  406884:	mvn	x0, x0
  406888:	ldr	x1, [sp, #24]
  40688c:	cmp	x1, x0
  406890:	b.ls	40689c <ferror@plt+0x494c>  // b.plast
  406894:	mov	x0, #0x0                   	// #0
  406898:	b	40690c <ferror@plt+0x49bc>
  40689c:	ldr	x1, [sp, #56]
  4068a0:	ldr	x0, [sp, #24]
  4068a4:	add	x0, x1, x0
  4068a8:	add	x0, x0, #0x1
  4068ac:	bl	401c00 <malloc@plt>
  4068b0:	str	x0, [sp, #48]
  4068b4:	ldr	x0, [sp, #48]
  4068b8:	cmp	x0, #0x0
  4068bc:	b.ne	4068c8 <ferror@plt+0x4978>  // b.any
  4068c0:	mov	x0, #0x0                   	// #0
  4068c4:	b	40690c <ferror@plt+0x49bc>
  4068c8:	ldr	x2, [sp, #56]
  4068cc:	ldr	x1, [sp, #40]
  4068d0:	ldr	x0, [sp, #48]
  4068d4:	bl	401a50 <memcpy@plt>
  4068d8:	ldr	x1, [sp, #48]
  4068dc:	ldr	x0, [sp, #56]
  4068e0:	add	x0, x1, x0
  4068e4:	ldr	x2, [sp, #24]
  4068e8:	ldr	x1, [sp, #32]
  4068ec:	bl	401a50 <memcpy@plt>
  4068f0:	ldr	x1, [sp, #56]
  4068f4:	ldr	x0, [sp, #24]
  4068f8:	add	x0, x1, x0
  4068fc:	ldr	x1, [sp, #48]
  406900:	add	x0, x1, x0
  406904:	strb	wzr, [x0]
  406908:	ldr	x0, [sp, #48]
  40690c:	ldp	x29, x30, [sp], #64
  406910:	ret
  406914:	stp	x29, x30, [sp, #-32]!
  406918:	mov	x29, sp
  40691c:	str	x0, [sp, #24]
  406920:	str	x1, [sp, #16]
  406924:	ldr	x0, [sp, #16]
  406928:	cmp	x0, #0x0
  40692c:	b.eq	40693c <ferror@plt+0x49ec>  // b.none
  406930:	ldr	x0, [sp, #16]
  406934:	bl	401a90 <strlen@plt>
  406938:	b	406940 <ferror@plt+0x49f0>
  40693c:	mov	x0, #0x0                   	// #0
  406940:	mov	x2, x0
  406944:	ldr	x1, [sp, #16]
  406948:	ldr	x0, [sp, #24]
  40694c:	bl	4067ac <ferror@plt+0x485c>
  406950:	ldp	x29, x30, [sp], #32
  406954:	ret
  406958:	stp	x29, x30, [sp, #-304]!
  40695c:	mov	x29, sp
  406960:	str	x0, [sp, #56]
  406964:	str	x1, [sp, #48]
  406968:	str	x2, [sp, #256]
  40696c:	str	x3, [sp, #264]
  406970:	str	x4, [sp, #272]
  406974:	str	x5, [sp, #280]
  406978:	str	x6, [sp, #288]
  40697c:	str	x7, [sp, #296]
  406980:	str	q0, [sp, #128]
  406984:	str	q1, [sp, #144]
  406988:	str	q2, [sp, #160]
  40698c:	str	q3, [sp, #176]
  406990:	str	q4, [sp, #192]
  406994:	str	q5, [sp, #208]
  406998:	str	q6, [sp, #224]
  40699c:	str	q7, [sp, #240]
  4069a0:	add	x0, sp, #0x130
  4069a4:	str	x0, [sp, #80]
  4069a8:	add	x0, sp, #0x130
  4069ac:	str	x0, [sp, #88]
  4069b0:	add	x0, sp, #0x100
  4069b4:	str	x0, [sp, #96]
  4069b8:	mov	w0, #0xffffffd0            	// #-48
  4069bc:	str	w0, [sp, #104]
  4069c0:	mov	w0, #0xffffff80            	// #-128
  4069c4:	str	w0, [sp, #108]
  4069c8:	add	x2, sp, #0x10
  4069cc:	add	x3, sp, #0x50
  4069d0:	ldp	x0, x1, [x3]
  4069d4:	stp	x0, x1, [x2]
  4069d8:	ldp	x0, x1, [x3, #16]
  4069dc:	stp	x0, x1, [x2, #16]
  4069e0:	add	x1, sp, #0x10
  4069e4:	add	x0, sp, #0x48
  4069e8:	mov	x2, x1
  4069ec:	ldr	x1, [sp, #48]
  4069f0:	bl	401e00 <vasprintf@plt>
  4069f4:	str	w0, [sp, #124]
  4069f8:	ldr	w0, [sp, #124]
  4069fc:	cmp	w0, #0x0
  406a00:	b.ge	406a0c <ferror@plt+0x4abc>  // b.tcont
  406a04:	mov	x0, #0x0                   	// #0
  406a08:	b	406a34 <ferror@plt+0x4ae4>
  406a0c:	ldr	x0, [sp, #72]
  406a10:	ldrsw	x1, [sp, #124]
  406a14:	mov	x2, x1
  406a18:	mov	x1, x0
  406a1c:	ldr	x0, [sp, #56]
  406a20:	bl	4067ac <ferror@plt+0x485c>
  406a24:	str	x0, [sp, #112]
  406a28:	ldr	x0, [sp, #72]
  406a2c:	bl	401dc0 <free@plt>
  406a30:	ldr	x0, [sp, #112]
  406a34:	ldp	x29, x30, [sp], #304
  406a38:	ret
  406a3c:	stp	x29, x30, [sp, #-48]!
  406a40:	mov	x29, sp
  406a44:	str	x0, [sp, #24]
  406a48:	str	x1, [sp, #16]
  406a4c:	str	wzr, [sp, #44]
  406a50:	str	wzr, [sp, #40]
  406a54:	b	406ac0 <ferror@plt+0x4b70>
  406a58:	ldr	w0, [sp, #44]
  406a5c:	cmp	w0, #0x0
  406a60:	b.eq	406a6c <ferror@plt+0x4b1c>  // b.none
  406a64:	str	wzr, [sp, #44]
  406a68:	b	406ab4 <ferror@plt+0x4b64>
  406a6c:	ldrsw	x0, [sp, #40]
  406a70:	ldr	x1, [sp, #24]
  406a74:	add	x0, x1, x0
  406a78:	ldrsb	w0, [x0]
  406a7c:	cmp	w0, #0x5c
  406a80:	b.ne	406a90 <ferror@plt+0x4b40>  // b.any
  406a84:	mov	w0, #0x1                   	// #1
  406a88:	str	w0, [sp, #44]
  406a8c:	b	406ab4 <ferror@plt+0x4b64>
  406a90:	ldrsw	x0, [sp, #40]
  406a94:	ldr	x1, [sp, #24]
  406a98:	add	x0, x1, x0
  406a9c:	ldrsb	w0, [x0]
  406aa0:	mov	w1, w0
  406aa4:	ldr	x0, [sp, #16]
  406aa8:	bl	401e30 <strchr@plt>
  406aac:	cmp	x0, #0x0
  406ab0:	b.ne	406adc <ferror@plt+0x4b8c>  // b.any
  406ab4:	ldr	w0, [sp, #40]
  406ab8:	add	w0, w0, #0x1
  406abc:	str	w0, [sp, #40]
  406ac0:	ldrsw	x0, [sp, #40]
  406ac4:	ldr	x1, [sp, #24]
  406ac8:	add	x0, x1, x0
  406acc:	ldrsb	w0, [x0]
  406ad0:	cmp	w0, #0x0
  406ad4:	b.ne	406a58 <ferror@plt+0x4b08>  // b.any
  406ad8:	b	406ae0 <ferror@plt+0x4b90>
  406adc:	nop
  406ae0:	ldr	w1, [sp, #40]
  406ae4:	ldr	w0, [sp, #44]
  406ae8:	sub	w0, w1, w0
  406aec:	sxtw	x0, w0
  406af0:	ldp	x29, x30, [sp], #48
  406af4:	ret
  406af8:	stp	x29, x30, [sp, #-64]!
  406afc:	mov	x29, sp
  406b00:	str	x0, [sp, #40]
  406b04:	str	x1, [sp, #32]
  406b08:	str	x2, [sp, #24]
  406b0c:	str	w3, [sp, #20]
  406b10:	ldr	x0, [sp, #40]
  406b14:	ldr	x0, [x0]
  406b18:	str	x0, [sp, #56]
  406b1c:	ldr	x0, [sp, #56]
  406b20:	ldrsb	w0, [x0]
  406b24:	cmp	w0, #0x0
  406b28:	b.ne	406b68 <ferror@plt+0x4c18>  // b.any
  406b2c:	ldr	x0, [sp, #40]
  406b30:	ldr	x0, [x0]
  406b34:	ldrsb	w0, [x0]
  406b38:	cmp	w0, #0x0
  406b3c:	b.eq	406b60 <ferror@plt+0x4c10>  // b.none
  406b40:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  406b44:	add	x3, x0, #0xc0
  406b48:	mov	w2, #0x3c6                 	// #966
  406b4c:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  406b50:	add	x1, x0, #0x58
  406b54:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  406b58:	add	x0, x0, #0x78
  406b5c:	bl	401ec0 <__assert_fail@plt>
  406b60:	mov	x0, #0x0                   	// #0
  406b64:	b	406d98 <ferror@plt+0x4e48>
  406b68:	ldr	x1, [sp, #24]
  406b6c:	ldr	x0, [sp, #56]
  406b70:	bl	401e20 <strspn@plt>
  406b74:	mov	x1, x0
  406b78:	ldr	x0, [sp, #56]
  406b7c:	add	x0, x0, x1
  406b80:	str	x0, [sp, #56]
  406b84:	ldr	x0, [sp, #56]
  406b88:	ldrsb	w0, [x0]
  406b8c:	cmp	w0, #0x0
  406b90:	b.ne	406ba8 <ferror@plt+0x4c58>  // b.any
  406b94:	ldr	x0, [sp, #40]
  406b98:	ldr	x1, [sp, #56]
  406b9c:	str	x1, [x0]
  406ba0:	mov	x0, #0x0                   	// #0
  406ba4:	b	406d98 <ferror@plt+0x4e48>
  406ba8:	ldr	w0, [sp, #20]
  406bac:	cmp	w0, #0x0
  406bb0:	b.eq	406ccc <ferror@plt+0x4d7c>  // b.none
  406bb4:	ldr	x0, [sp, #56]
  406bb8:	ldrsb	w0, [x0]
  406bbc:	mov	w1, w0
  406bc0:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  406bc4:	add	x0, x0, #0x88
  406bc8:	bl	401e30 <strchr@plt>
  406bcc:	cmp	x0, #0x0
  406bd0:	b.eq	406ccc <ferror@plt+0x4d7c>  // b.none
  406bd4:	ldr	x0, [sp, #56]
  406bd8:	ldrsb	w0, [x0]
  406bdc:	strb	w0, [sp, #48]
  406be0:	strb	wzr, [sp, #49]
  406be4:	ldr	x0, [sp, #56]
  406be8:	add	x0, x0, #0x1
  406bec:	add	x1, sp, #0x30
  406bf0:	bl	406a3c <ferror@plt+0x4aec>
  406bf4:	mov	x1, x0
  406bf8:	ldr	x0, [sp, #32]
  406bfc:	str	x1, [x0]
  406c00:	ldr	x0, [sp, #32]
  406c04:	ldr	x0, [x0]
  406c08:	add	x0, x0, #0x1
  406c0c:	ldr	x1, [sp, #56]
  406c10:	add	x0, x1, x0
  406c14:	ldrsb	w0, [x0]
  406c18:	cmp	w0, #0x0
  406c1c:	b.eq	406c90 <ferror@plt+0x4d40>  // b.none
  406c20:	ldr	x0, [sp, #32]
  406c24:	ldr	x0, [x0]
  406c28:	add	x0, x0, #0x1
  406c2c:	ldr	x1, [sp, #56]
  406c30:	add	x0, x1, x0
  406c34:	ldrsb	w1, [x0]
  406c38:	ldrsb	w0, [sp, #48]
  406c3c:	cmp	w1, w0
  406c40:	b.ne	406c90 <ferror@plt+0x4d40>  // b.any
  406c44:	ldr	x0, [sp, #32]
  406c48:	ldr	x0, [x0]
  406c4c:	add	x0, x0, #0x2
  406c50:	ldr	x1, [sp, #56]
  406c54:	add	x0, x1, x0
  406c58:	ldrsb	w0, [x0]
  406c5c:	cmp	w0, #0x0
  406c60:	b.eq	406ca4 <ferror@plt+0x4d54>  // b.none
  406c64:	ldr	x0, [sp, #32]
  406c68:	ldr	x0, [x0]
  406c6c:	add	x0, x0, #0x2
  406c70:	ldr	x1, [sp, #56]
  406c74:	add	x0, x1, x0
  406c78:	ldrsb	w0, [x0]
  406c7c:	mov	w1, w0
  406c80:	ldr	x0, [sp, #24]
  406c84:	bl	401e30 <strchr@plt>
  406c88:	cmp	x0, #0x0
  406c8c:	b.ne	406ca4 <ferror@plt+0x4d54>  // b.any
  406c90:	ldr	x0, [sp, #40]
  406c94:	ldr	x1, [sp, #56]
  406c98:	str	x1, [x0]
  406c9c:	mov	x0, #0x0                   	// #0
  406ca0:	b	406d98 <ferror@plt+0x4e48>
  406ca4:	ldr	x0, [sp, #56]
  406ca8:	add	x1, x0, #0x1
  406cac:	str	x1, [sp, #56]
  406cb0:	ldr	x1, [sp, #32]
  406cb4:	ldr	x1, [x1]
  406cb8:	add	x1, x1, #0x2
  406cbc:	add	x1, x0, x1
  406cc0:	ldr	x0, [sp, #40]
  406cc4:	str	x1, [x0]
  406cc8:	b	406d94 <ferror@plt+0x4e44>
  406ccc:	ldr	w0, [sp, #20]
  406cd0:	cmp	w0, #0x0
  406cd4:	b.eq	406d64 <ferror@plt+0x4e14>  // b.none
  406cd8:	ldr	x1, [sp, #24]
  406cdc:	ldr	x0, [sp, #56]
  406ce0:	bl	406a3c <ferror@plt+0x4aec>
  406ce4:	mov	x1, x0
  406ce8:	ldr	x0, [sp, #32]
  406cec:	str	x1, [x0]
  406cf0:	ldr	x0, [sp, #32]
  406cf4:	ldr	x0, [x0]
  406cf8:	ldr	x1, [sp, #56]
  406cfc:	add	x0, x1, x0
  406d00:	ldrsb	w0, [x0]
  406d04:	cmp	w0, #0x0
  406d08:	b.eq	406d48 <ferror@plt+0x4df8>  // b.none
  406d0c:	ldr	x0, [sp, #32]
  406d10:	ldr	x0, [x0]
  406d14:	ldr	x1, [sp, #56]
  406d18:	add	x0, x1, x0
  406d1c:	ldrsb	w0, [x0]
  406d20:	mov	w1, w0
  406d24:	ldr	x0, [sp, #24]
  406d28:	bl	401e30 <strchr@plt>
  406d2c:	cmp	x0, #0x0
  406d30:	b.ne	406d48 <ferror@plt+0x4df8>  // b.any
  406d34:	ldr	x0, [sp, #40]
  406d38:	ldr	x1, [sp, #56]
  406d3c:	str	x1, [x0]
  406d40:	mov	x0, #0x0                   	// #0
  406d44:	b	406d98 <ferror@plt+0x4e48>
  406d48:	ldr	x0, [sp, #32]
  406d4c:	ldr	x0, [x0]
  406d50:	ldr	x1, [sp, #56]
  406d54:	add	x1, x1, x0
  406d58:	ldr	x0, [sp, #40]
  406d5c:	str	x1, [x0]
  406d60:	b	406d94 <ferror@plt+0x4e44>
  406d64:	ldr	x1, [sp, #24]
  406d68:	ldr	x0, [sp, #56]
  406d6c:	bl	401ea0 <strcspn@plt>
  406d70:	mov	x1, x0
  406d74:	ldr	x0, [sp, #32]
  406d78:	str	x1, [x0]
  406d7c:	ldr	x0, [sp, #32]
  406d80:	ldr	x0, [x0]
  406d84:	ldr	x1, [sp, #56]
  406d88:	add	x1, x1, x0
  406d8c:	ldr	x0, [sp, #40]
  406d90:	str	x1, [x0]
  406d94:	ldr	x0, [sp, #56]
  406d98:	ldp	x29, x30, [sp], #64
  406d9c:	ret
  406da0:	stp	x29, x30, [sp, #-48]!
  406da4:	mov	x29, sp
  406da8:	str	x0, [sp, #24]
  406dac:	ldr	x0, [sp, #24]
  406db0:	bl	401c70 <fgetc@plt>
  406db4:	str	w0, [sp, #44]
  406db8:	ldr	w0, [sp, #44]
  406dbc:	cmn	w0, #0x1
  406dc0:	b.ne	406dcc <ferror@plt+0x4e7c>  // b.any
  406dc4:	mov	w0, #0x1                   	// #1
  406dc8:	b	406ddc <ferror@plt+0x4e8c>
  406dcc:	ldr	w0, [sp, #44]
  406dd0:	cmp	w0, #0xa
  406dd4:	b.ne	406dac <ferror@plt+0x4e5c>  // b.any
  406dd8:	mov	w0, #0x0                   	// #0
  406ddc:	ldp	x29, x30, [sp], #48
  406de0:	ret
  406de4:	stp	x29, x30, [sp, #-48]!
  406de8:	mov	x29, sp
  406dec:	str	x0, [sp, #24]
  406df0:	str	x1, [sp, #16]
  406df4:	ldr	x0, [sp, #16]
  406df8:	cmp	x0, #0x0
  406dfc:	b.eq	406e0c <ferror@plt+0x4ebc>  // b.none
  406e00:	ldr	x0, [sp, #16]
  406e04:	bl	401a90 <strlen@plt>
  406e08:	b	406e10 <ferror@plt+0x4ec0>
  406e0c:	mov	x0, #0x0                   	// #0
  406e10:	str	x0, [sp, #40]
  406e14:	ldr	x0, [sp, #24]
  406e18:	cmp	x0, #0x0
  406e1c:	b.eq	406e54 <ferror@plt+0x4f04>  // b.none
  406e20:	ldr	x0, [sp, #40]
  406e24:	cmp	x0, #0x0
  406e28:	b.eq	406e54 <ferror@plt+0x4f04>  // b.none
  406e2c:	ldr	x2, [sp, #40]
  406e30:	ldr	x1, [sp, #16]
  406e34:	ldr	x0, [sp, #24]
  406e38:	bl	401c40 <strncmp@plt>
  406e3c:	cmp	w0, #0x0
  406e40:	b.ne	406e54 <ferror@plt+0x4f04>  // b.any
  406e44:	ldr	x1, [sp, #24]
  406e48:	ldr	x0, [sp, #40]
  406e4c:	add	x0, x1, x0
  406e50:	b	406e58 <ferror@plt+0x4f08>
  406e54:	mov	x0, #0x0                   	// #0
  406e58:	ldp	x29, x30, [sp], #48
  406e5c:	ret
  406e60:	stp	x29, x30, [sp, #-48]!
  406e64:	mov	x29, sp
  406e68:	str	x0, [sp, #24]
  406e6c:	str	x1, [sp, #16]
  406e70:	ldr	x0, [sp, #16]
  406e74:	cmp	x0, #0x0
  406e78:	b.eq	406e88 <ferror@plt+0x4f38>  // b.none
  406e7c:	ldr	x0, [sp, #16]
  406e80:	bl	401a90 <strlen@plt>
  406e84:	b	406e8c <ferror@plt+0x4f3c>
  406e88:	mov	x0, #0x0                   	// #0
  406e8c:	str	x0, [sp, #40]
  406e90:	ldr	x0, [sp, #24]
  406e94:	cmp	x0, #0x0
  406e98:	b.eq	406ed0 <ferror@plt+0x4f80>  // b.none
  406e9c:	ldr	x0, [sp, #40]
  406ea0:	cmp	x0, #0x0
  406ea4:	b.eq	406ed0 <ferror@plt+0x4f80>  // b.none
  406ea8:	ldr	x2, [sp, #40]
  406eac:	ldr	x1, [sp, #16]
  406eb0:	ldr	x0, [sp, #24]
  406eb4:	bl	401de0 <strncasecmp@plt>
  406eb8:	cmp	w0, #0x0
  406ebc:	b.ne	406ed0 <ferror@plt+0x4f80>  // b.any
  406ec0:	ldr	x1, [sp, #24]
  406ec4:	ldr	x0, [sp, #40]
  406ec8:	add	x0, x1, x0
  406ecc:	b	406ed4 <ferror@plt+0x4f84>
  406ed0:	mov	x0, #0x0                   	// #0
  406ed4:	ldp	x29, x30, [sp], #48
  406ed8:	ret
  406edc:	stp	x29, x30, [sp, #-48]!
  406ee0:	mov	x29, sp
  406ee4:	str	x0, [sp, #24]
  406ee8:	str	x1, [sp, #16]
  406eec:	ldr	x0, [sp, #24]
  406ef0:	cmp	x0, #0x0
  406ef4:	b.eq	406f04 <ferror@plt+0x4fb4>  // b.none
  406ef8:	ldr	x0, [sp, #24]
  406efc:	bl	401a90 <strlen@plt>
  406f00:	b	406f08 <ferror@plt+0x4fb8>
  406f04:	mov	x0, #0x0                   	// #0
  406f08:	str	x0, [sp, #40]
  406f0c:	ldr	x0, [sp, #16]
  406f10:	cmp	x0, #0x0
  406f14:	b.eq	406f24 <ferror@plt+0x4fd4>  // b.none
  406f18:	ldr	x0, [sp, #16]
  406f1c:	bl	401a90 <strlen@plt>
  406f20:	b	406f28 <ferror@plt+0x4fd8>
  406f24:	mov	x0, #0x0                   	// #0
  406f28:	str	x0, [sp, #32]
  406f2c:	ldr	x0, [sp, #32]
  406f30:	cmp	x0, #0x0
  406f34:	b.ne	406f48 <ferror@plt+0x4ff8>  // b.any
  406f38:	ldr	x1, [sp, #24]
  406f3c:	ldr	x0, [sp, #40]
  406f40:	add	x0, x1, x0
  406f44:	b	406fa4 <ferror@plt+0x5054>
  406f48:	ldr	x1, [sp, #40]
  406f4c:	ldr	x0, [sp, #32]
  406f50:	cmp	x1, x0
  406f54:	b.cs	406f60 <ferror@plt+0x5010>  // b.hs, b.nlast
  406f58:	mov	x0, #0x0                   	// #0
  406f5c:	b	406fa4 <ferror@plt+0x5054>
  406f60:	ldr	x1, [sp, #40]
  406f64:	ldr	x0, [sp, #32]
  406f68:	sub	x0, x1, x0
  406f6c:	ldr	x1, [sp, #24]
  406f70:	add	x0, x1, x0
  406f74:	ldr	x2, [sp, #32]
  406f78:	ldr	x1, [sp, #16]
  406f7c:	bl	401d50 <memcmp@plt>
  406f80:	cmp	w0, #0x0
  406f84:	b.eq	406f90 <ferror@plt+0x5040>  // b.none
  406f88:	mov	x0, #0x0                   	// #0
  406f8c:	b	406fa4 <ferror@plt+0x5054>
  406f90:	ldr	x1, [sp, #40]
  406f94:	ldr	x0, [sp, #32]
  406f98:	sub	x0, x1, x0
  406f9c:	ldr	x1, [sp, #24]
  406fa0:	add	x0, x1, x0
  406fa4:	ldp	x29, x30, [sp], #48
  406fa8:	ret
  406fac:	stp	x29, x30, [sp, #-128]!
  406fb0:	mov	x29, sp
  406fb4:	str	x19, [sp, #16]
  406fb8:	str	x0, [sp, #40]
  406fbc:	str	x1, [sp, #32]
  406fc0:	str	xzr, [sp, #112]
  406fc4:	str	wzr, [sp, #108]
  406fc8:	ldr	x0, [sp, #40]
  406fcc:	cmp	x0, #0x0
  406fd0:	b.ne	406ff4 <ferror@plt+0x50a4>  // b.any
  406fd4:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  406fd8:	add	x3, x0, #0x290
  406fdc:	mov	w2, #0x4d                  	// #77
  406fe0:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  406fe4:	add	x1, x0, #0xc8
  406fe8:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  406fec:	add	x0, x0, #0xd8
  406ff0:	bl	401ec0 <__assert_fail@plt>
  406ff4:	ldr	x0, [sp, #32]
  406ff8:	cmp	x0, #0x0
  406ffc:	b.ne	407020 <ferror@plt+0x50d0>  // b.any
  407000:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407004:	add	x3, x0, #0x290
  407008:	mov	w2, #0x4e                  	// #78
  40700c:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407010:	add	x1, x0, #0xc8
  407014:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407018:	add	x0, x0, #0xe0
  40701c:	bl	401ec0 <__assert_fail@plt>
  407020:	ldr	x0, [sp, #40]
  407024:	str	x0, [sp, #120]
  407028:	str	xzr, [sp, #96]
  40702c:	str	wzr, [sp, #88]
  407030:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407034:	add	x1, x0, #0xe8
  407038:	ldr	x0, [sp, #120]
  40703c:	bl	401e20 <strspn@plt>
  407040:	mov	x1, x0
  407044:	ldr	x0, [sp, #120]
  407048:	add	x0, x0, x1
  40704c:	str	x0, [sp, #120]
  407050:	ldr	x0, [sp, #120]
  407054:	ldrsb	w0, [x0]
  407058:	cmp	w0, #0x0
  40705c:	b.ne	407088 <ferror@plt+0x5138>  // b.any
  407060:	ldr	w0, [sp, #108]
  407064:	cmp	w0, #0x0
  407068:	b.ne	407074 <ferror@plt+0x5124>  // b.any
  40706c:	mov	w0, #0xffffffea            	// #-22
  407070:	b	4072d0 <ferror@plt+0x5380>
  407074:	ldr	x0, [sp, #32]
  407078:	ldr	x1, [sp, #112]
  40707c:	str	x1, [x0]
  407080:	mov	w0, #0x0                   	// #0
  407084:	b	4072d0 <ferror@plt+0x5380>
  407088:	bl	401ed0 <__errno_location@plt>
  40708c:	str	wzr, [x0]
  407090:	add	x0, sp, #0x38
  407094:	mov	w2, #0xa                   	// #10
  407098:	mov	x1, x0
  40709c:	ldr	x0, [sp, #120]
  4070a0:	bl	401ae0 <strtoll@plt>
  4070a4:	str	x0, [sp, #72]
  4070a8:	bl	401ed0 <__errno_location@plt>
  4070ac:	ldr	w0, [x0]
  4070b0:	cmp	w0, #0x0
  4070b4:	b.le	4070c8 <ferror@plt+0x5178>
  4070b8:	bl	401ed0 <__errno_location@plt>
  4070bc:	ldr	w0, [x0]
  4070c0:	neg	w0, w0
  4070c4:	b	4072d0 <ferror@plt+0x5380>
  4070c8:	ldr	x0, [sp, #72]
  4070cc:	cmp	x0, #0x0
  4070d0:	b.ge	4070dc <ferror@plt+0x518c>  // b.tcont
  4070d4:	mov	w0, #0xffffffde            	// #-34
  4070d8:	b	4072d0 <ferror@plt+0x5380>
  4070dc:	ldr	x0, [sp, #56]
  4070e0:	ldrsb	w0, [x0]
  4070e4:	cmp	w0, #0x2e
  4070e8:	b.ne	407178 <ferror@plt+0x5228>  // b.any
  4070ec:	ldr	x0, [sp, #56]
  4070f0:	add	x0, x0, #0x1
  4070f4:	str	x0, [sp, #64]
  4070f8:	bl	401ed0 <__errno_location@plt>
  4070fc:	str	wzr, [x0]
  407100:	add	x0, sp, #0x38
  407104:	mov	w2, #0xa                   	// #10
  407108:	mov	x1, x0
  40710c:	ldr	x0, [sp, #64]
  407110:	bl	401ae0 <strtoll@plt>
  407114:	str	x0, [sp, #96]
  407118:	bl	401ed0 <__errno_location@plt>
  40711c:	ldr	w0, [x0]
  407120:	cmp	w0, #0x0
  407124:	b.le	407138 <ferror@plt+0x51e8>
  407128:	bl	401ed0 <__errno_location@plt>
  40712c:	ldr	w0, [x0]
  407130:	neg	w0, w0
  407134:	b	4072d0 <ferror@plt+0x5380>
  407138:	ldr	x0, [sp, #96]
  40713c:	cmp	x0, #0x0
  407140:	b.ge	40714c <ferror@plt+0x51fc>  // b.tcont
  407144:	mov	w0, #0xffffffde            	// #-34
  407148:	b	4072d0 <ferror@plt+0x5380>
  40714c:	ldr	x0, [sp, #56]
  407150:	ldr	x1, [sp, #64]
  407154:	cmp	x1, x0
  407158:	b.ne	407164 <ferror@plt+0x5214>  // b.any
  40715c:	mov	w0, #0xffffffea            	// #-22
  407160:	b	4072d0 <ferror@plt+0x5380>
  407164:	ldr	x1, [sp, #56]
  407168:	ldr	x0, [sp, #64]
  40716c:	sub	x0, x1, x0
  407170:	str	w0, [sp, #88]
  407174:	b	407190 <ferror@plt+0x5240>
  407178:	ldr	x0, [sp, #56]
  40717c:	ldr	x1, [sp, #120]
  407180:	cmp	x1, x0
  407184:	b.ne	407190 <ferror@plt+0x5240>  // b.any
  407188:	mov	w0, #0xffffffea            	// #-22
  40718c:	b	4072d0 <ferror@plt+0x5380>
  407190:	ldr	x19, [sp, #56]
  407194:	ldr	x2, [sp, #56]
  407198:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  40719c:	add	x1, x0, #0xe8
  4071a0:	mov	x0, x2
  4071a4:	bl	401e20 <strspn@plt>
  4071a8:	add	x0, x19, x0
  4071ac:	str	x0, [sp, #56]
  4071b0:	str	wzr, [sp, #92]
  4071b4:	b	4072b4 <ferror@plt+0x5364>
  4071b8:	ldr	x2, [sp, #56]
  4071bc:	adrp	x0, 41b000 <ferror@plt+0x190b0>
  4071c0:	add	x1, x0, #0xb58
  4071c4:	ldr	w0, [sp, #92]
  4071c8:	lsl	x0, x0, #4
  4071cc:	add	x0, x1, x0
  4071d0:	ldr	x0, [x0]
  4071d4:	mov	x1, x0
  4071d8:	mov	x0, x2
  4071dc:	bl	406de4 <ferror@plt+0x4e94>
  4071e0:	cmp	x0, #0x0
  4071e4:	b.eq	4072a8 <ferror@plt+0x5358>  // b.none
  4071e8:	adrp	x0, 41b000 <ferror@plt+0x190b0>
  4071ec:	add	x1, x0, #0xb58
  4071f0:	ldr	w0, [sp, #92]
  4071f4:	lsl	x0, x0, #4
  4071f8:	add	x0, x1, x0
  4071fc:	ldr	x1, [x0, #8]
  407200:	ldr	x0, [sp, #96]
  407204:	mul	x0, x1, x0
  407208:	str	x0, [sp, #80]
  40720c:	b	407234 <ferror@plt+0x52e4>
  407210:	ldr	x1, [sp, #80]
  407214:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407218:	movk	x0, #0xcccd
  40721c:	umulh	x0, x1, x0
  407220:	lsr	x0, x0, #3
  407224:	str	x0, [sp, #80]
  407228:	ldr	w0, [sp, #88]
  40722c:	sub	w0, w0, #0x1
  407230:	str	w0, [sp, #88]
  407234:	ldr	w0, [sp, #88]
  407238:	cmp	w0, #0x0
  40723c:	b.ne	407210 <ferror@plt+0x52c0>  // b.any
  407240:	adrp	x0, 41b000 <ferror@plt+0x190b0>
  407244:	add	x1, x0, #0xb58
  407248:	ldr	w0, [sp, #92]
  40724c:	lsl	x0, x0, #4
  407250:	add	x0, x1, x0
  407254:	ldr	x1, [x0, #8]
  407258:	ldr	x0, [sp, #72]
  40725c:	mul	x1, x1, x0
  407260:	ldr	x0, [sp, #80]
  407264:	add	x0, x1, x0
  407268:	ldr	x1, [sp, #112]
  40726c:	add	x0, x1, x0
  407270:	str	x0, [sp, #112]
  407274:	ldr	x19, [sp, #56]
  407278:	adrp	x0, 41b000 <ferror@plt+0x190b0>
  40727c:	add	x1, x0, #0xb58
  407280:	ldr	w0, [sp, #92]
  407284:	lsl	x0, x0, #4
  407288:	add	x0, x1, x0
  40728c:	ldr	x0, [x0]
  407290:	bl	401a90 <strlen@plt>
  407294:	add	x0, x19, x0
  407298:	str	x0, [sp, #120]
  40729c:	mov	w0, #0x1                   	// #1
  4072a0:	str	w0, [sp, #108]
  4072a4:	b	4072c0 <ferror@plt+0x5370>
  4072a8:	ldr	w0, [sp, #92]
  4072ac:	add	w0, w0, #0x1
  4072b0:	str	w0, [sp, #92]
  4072b4:	ldr	w0, [sp, #92]
  4072b8:	cmp	w0, #0x1b
  4072bc:	b.ls	4071b8 <ferror@plt+0x5268>  // b.plast
  4072c0:	ldr	w0, [sp, #92]
  4072c4:	cmp	w0, #0x1b
  4072c8:	b.ls	407028 <ferror@plt+0x50d8>  // b.plast
  4072cc:	mov	w0, #0xffffffea            	// #-22
  4072d0:	ldr	x19, [sp, #16]
  4072d4:	ldp	x29, x30, [sp], #128
  4072d8:	ret
  4072dc:	stp	x29, x30, [sp, #-224]!
  4072e0:	mov	x29, sp
  4072e4:	str	x0, [sp, #24]
  4072e8:	str	x1, [sp, #16]
  4072ec:	str	xzr, [sp, #48]
  4072f0:	str	xzr, [sp, #40]
  4072f4:	mov	w0, #0xffffffff            	// #-1
  4072f8:	str	w0, [sp, #212]
  4072fc:	ldr	x0, [sp, #24]
  407300:	cmp	x0, #0x0
  407304:	b.ne	407328 <ferror@plt+0x53d8>  // b.any
  407308:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  40730c:	add	x3, x0, #0x378
  407310:	mov	w2, #0xc4                  	// #196
  407314:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407318:	add	x1, x0, #0xc8
  40731c:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407320:	add	x0, x0, #0xd8
  407324:	bl	401ec0 <__assert_fail@plt>
  407328:	ldr	x0, [sp, #16]
  40732c:	cmp	x0, #0x0
  407330:	b.ne	407354 <ferror@plt+0x5404>  // b.any
  407334:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407338:	add	x3, x0, #0x378
  40733c:	mov	w2, #0xc5                  	// #197
  407340:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407344:	add	x1, x0, #0xc8
  407348:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  40734c:	add	x0, x0, #0xe0
  407350:	bl	401ec0 <__assert_fail@plt>
  407354:	mov	x0, #0x0                   	// #0
  407358:	bl	401bf0 <time@plt>
  40735c:	str	x0, [sp, #56]
  407360:	add	x1, sp, #0x78
  407364:	add	x0, sp, #0x38
  407368:	bl	401b00 <localtime_r@plt>
  40736c:	mov	w0, #0xffffffff            	// #-1
  407370:	str	w0, [sp, #152]
  407374:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407378:	add	x1, x0, #0xf0
  40737c:	ldr	x0, [sp, #24]
  407380:	bl	401d80 <strcmp@plt>
  407384:	cmp	w0, #0x0
  407388:	b.eq	4079f8 <ferror@plt+0x5aa8>  // b.none
  40738c:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407390:	add	x1, x0, #0xf8
  407394:	ldr	x0, [sp, #24]
  407398:	bl	401d80 <strcmp@plt>
  40739c:	cmp	w0, #0x0
  4073a0:	b.ne	4073bc <ferror@plt+0x546c>  // b.any
  4073a4:	str	wzr, [sp, #128]
  4073a8:	ldr	w0, [sp, #128]
  4073ac:	str	w0, [sp, #124]
  4073b0:	ldr	w0, [sp, #124]
  4073b4:	str	w0, [sp, #120]
  4073b8:	b	407a34 <ferror@plt+0x5ae4>
  4073bc:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4073c0:	add	x1, x0, #0x100
  4073c4:	ldr	x0, [sp, #24]
  4073c8:	bl	401d80 <strcmp@plt>
  4073cc:	cmp	w0, #0x0
  4073d0:	b.ne	4073f8 <ferror@plt+0x54a8>  // b.any
  4073d4:	ldr	w0, [sp, #132]
  4073d8:	sub	w0, w0, #0x1
  4073dc:	str	w0, [sp, #132]
  4073e0:	str	wzr, [sp, #128]
  4073e4:	ldr	w0, [sp, #128]
  4073e8:	str	w0, [sp, #124]
  4073ec:	ldr	w0, [sp, #124]
  4073f0:	str	w0, [sp, #120]
  4073f4:	b	407a34 <ferror@plt+0x5ae4>
  4073f8:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4073fc:	add	x1, x0, #0x110
  407400:	ldr	x0, [sp, #24]
  407404:	bl	401d80 <strcmp@plt>
  407408:	cmp	w0, #0x0
  40740c:	b.ne	407434 <ferror@plt+0x54e4>  // b.any
  407410:	ldr	w0, [sp, #132]
  407414:	add	w0, w0, #0x1
  407418:	str	w0, [sp, #132]
  40741c:	str	wzr, [sp, #128]
  407420:	ldr	w0, [sp, #128]
  407424:	str	w0, [sp, #124]
  407428:	ldr	w0, [sp, #124]
  40742c:	str	w0, [sp, #120]
  407430:	b	407a34 <ferror@plt+0x5ae4>
  407434:	ldr	x0, [sp, #24]
  407438:	ldrsb	w0, [x0]
  40743c:	cmp	w0, #0x2b
  407440:	b.ne	40746c <ferror@plt+0x551c>  // b.any
  407444:	ldr	x0, [sp, #24]
  407448:	add	x0, x0, #0x1
  40744c:	add	x1, sp, #0x30
  407450:	bl	406fac <ferror@plt+0x505c>
  407454:	str	w0, [sp, #180]
  407458:	ldr	w0, [sp, #180]
  40745c:	cmp	w0, #0x0
  407460:	b.ge	407a00 <ferror@plt+0x5ab0>  // b.tcont
  407464:	ldr	w0, [sp, #180]
  407468:	b	407ad8 <ferror@plt+0x5b88>
  40746c:	ldr	x0, [sp, #24]
  407470:	ldrsb	w0, [x0]
  407474:	cmp	w0, #0x2d
  407478:	b.ne	4074a4 <ferror@plt+0x5554>  // b.any
  40747c:	ldr	x0, [sp, #24]
  407480:	add	x0, x0, #0x1
  407484:	add	x1, sp, #0x28
  407488:	bl	406fac <ferror@plt+0x505c>
  40748c:	str	w0, [sp, #180]
  407490:	ldr	w0, [sp, #180]
  407494:	cmp	w0, #0x0
  407498:	b.ge	407a08 <ferror@plt+0x5ab8>  // b.tcont
  40749c:	ldr	w0, [sp, #180]
  4074a0:	b	407ad8 <ferror@plt+0x5b88>
  4074a4:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4074a8:	add	x1, x0, #0x120
  4074ac:	ldr	x0, [sp, #24]
  4074b0:	bl	406edc <ferror@plt+0x4f8c>
  4074b4:	cmp	x0, #0x0
  4074b8:	b.eq	40751c <ferror@plt+0x55cc>  // b.none
  4074bc:	ldr	x0, [sp, #24]
  4074c0:	bl	401a90 <strlen@plt>
  4074c4:	sub	x0, x0, #0x4
  4074c8:	mov	x1, x0
  4074cc:	ldr	x0, [sp, #24]
  4074d0:	bl	401e10 <strndup@plt>
  4074d4:	str	x0, [sp, #184]
  4074d8:	ldr	x0, [sp, #184]
  4074dc:	cmp	x0, #0x0
  4074e0:	b.ne	4074ec <ferror@plt+0x559c>  // b.any
  4074e4:	mov	w0, #0xfffffff4            	// #-12
  4074e8:	b	407ad8 <ferror@plt+0x5b88>
  4074ec:	add	x0, sp, #0x28
  4074f0:	mov	x1, x0
  4074f4:	ldr	x0, [sp, #184]
  4074f8:	bl	406fac <ferror@plt+0x505c>
  4074fc:	str	w0, [sp, #180]
  407500:	ldr	x0, [sp, #184]
  407504:	bl	401dc0 <free@plt>
  407508:	ldr	w0, [sp, #180]
  40750c:	cmp	w0, #0x0
  407510:	b.ge	407a10 <ferror@plt+0x5ac0>  // b.tcont
  407514:	ldr	w0, [sp, #180]
  407518:	b	407ad8 <ferror@plt+0x5b88>
  40751c:	str	wzr, [sp, #208]
  407520:	b	4075d4 <ferror@plt+0x5684>
  407524:	adrp	x0, 41b000 <ferror@plt+0x190b0>
  407528:	add	x1, x0, #0xd18
  40752c:	ldr	w0, [sp, #208]
  407530:	lsl	x0, x0, #4
  407534:	add	x0, x1, x0
  407538:	ldr	x0, [x0]
  40753c:	mov	x1, x0
  407540:	ldr	x0, [sp, #24]
  407544:	bl	406e60 <ferror@plt+0x4f10>
  407548:	cmp	x0, #0x0
  40754c:	b.eq	4075bc <ferror@plt+0x566c>  // b.none
  407550:	adrp	x0, 41b000 <ferror@plt+0x190b0>
  407554:	add	x1, x0, #0xd18
  407558:	ldr	w0, [sp, #208]
  40755c:	lsl	x0, x0, #4
  407560:	add	x0, x1, x0
  407564:	ldr	x0, [x0]
  407568:	bl	401a90 <strlen@plt>
  40756c:	str	x0, [sp, #200]
  407570:	ldr	x1, [sp, #24]
  407574:	ldr	x0, [sp, #200]
  407578:	add	x0, x1, x0
  40757c:	ldrsb	w0, [x0]
  407580:	cmp	w0, #0x20
  407584:	b.ne	4075c4 <ferror@plt+0x5674>  // b.any
  407588:	adrp	x0, 41b000 <ferror@plt+0x190b0>
  40758c:	add	x1, x0, #0xd18
  407590:	ldr	w0, [sp, #208]
  407594:	lsl	x0, x0, #4
  407598:	add	x0, x1, x0
  40759c:	ldr	w0, [x0, #8]
  4075a0:	str	w0, [sp, #212]
  4075a4:	ldr	x0, [sp, #200]
  4075a8:	add	x0, x0, #0x1
  4075ac:	ldr	x1, [sp, #24]
  4075b0:	add	x0, x1, x0
  4075b4:	str	x0, [sp, #24]
  4075b8:	b	4075e0 <ferror@plt+0x5690>
  4075bc:	nop
  4075c0:	b	4075c8 <ferror@plt+0x5678>
  4075c4:	nop
  4075c8:	ldr	w0, [sp, #208]
  4075cc:	add	w0, w0, #0x1
  4075d0:	str	w0, [sp, #208]
  4075d4:	ldr	w0, [sp, #208]
  4075d8:	cmp	w0, #0xd
  4075dc:	b.ls	407524 <ferror@plt+0x55d4>  // b.plast
  4075e0:	add	x0, sp, #0x40
  4075e4:	add	x1, sp, #0x78
  4075e8:	ldp	x2, x3, [x1]
  4075ec:	stp	x2, x3, [x0]
  4075f0:	ldp	x2, x3, [x1, #16]
  4075f4:	stp	x2, x3, [x0, #16]
  4075f8:	ldp	x2, x3, [x1, #32]
  4075fc:	stp	x2, x3, [x0, #32]
  407600:	ldr	x1, [x1, #48]
  407604:	str	x1, [x0, #48]
  407608:	add	x0, sp, #0x78
  40760c:	mov	x2, x0
  407610:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407614:	add	x1, x0, #0x128
  407618:	ldr	x0, [sp, #24]
  40761c:	bl	401b60 <strptime@plt>
  407620:	str	x0, [sp, #192]
  407624:	ldr	x0, [sp, #192]
  407628:	cmp	x0, #0x0
  40762c:	b.eq	407640 <ferror@plt+0x56f0>  // b.none
  407630:	ldr	x0, [sp, #192]
  407634:	ldrsb	w0, [x0]
  407638:	cmp	w0, #0x0
  40763c:	b.eq	407a18 <ferror@plt+0x5ac8>  // b.none
  407640:	add	x0, sp, #0x78
  407644:	add	x1, sp, #0x40
  407648:	ldp	x2, x3, [x1]
  40764c:	stp	x2, x3, [x0]
  407650:	ldp	x2, x3, [x1, #16]
  407654:	stp	x2, x3, [x0, #16]
  407658:	ldp	x2, x3, [x1, #32]
  40765c:	stp	x2, x3, [x0, #32]
  407660:	ldr	x1, [x1, #48]
  407664:	str	x1, [x0, #48]
  407668:	add	x0, sp, #0x78
  40766c:	mov	x2, x0
  407670:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407674:	add	x1, x0, #0x140
  407678:	ldr	x0, [sp, #24]
  40767c:	bl	401b60 <strptime@plt>
  407680:	str	x0, [sp, #192]
  407684:	ldr	x0, [sp, #192]
  407688:	cmp	x0, #0x0
  40768c:	b.eq	4076a0 <ferror@plt+0x5750>  // b.none
  407690:	ldr	x0, [sp, #192]
  407694:	ldrsb	w0, [x0]
  407698:	cmp	w0, #0x0
  40769c:	b.eq	407a20 <ferror@plt+0x5ad0>  // b.none
  4076a0:	add	x0, sp, #0x78
  4076a4:	add	x1, sp, #0x40
  4076a8:	ldp	x2, x3, [x1]
  4076ac:	stp	x2, x3, [x0]
  4076b0:	ldp	x2, x3, [x1, #16]
  4076b4:	stp	x2, x3, [x0, #16]
  4076b8:	ldp	x2, x3, [x1, #32]
  4076bc:	stp	x2, x3, [x0, #32]
  4076c0:	ldr	x1, [x1, #48]
  4076c4:	str	x1, [x0, #48]
  4076c8:	add	x0, sp, #0x78
  4076cc:	mov	x2, x0
  4076d0:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4076d4:	add	x1, x0, #0x158
  4076d8:	ldr	x0, [sp, #24]
  4076dc:	bl	401b60 <strptime@plt>
  4076e0:	str	x0, [sp, #192]
  4076e4:	ldr	x0, [sp, #192]
  4076e8:	cmp	x0, #0x0
  4076ec:	b.eq	407700 <ferror@plt+0x57b0>  // b.none
  4076f0:	ldr	x0, [sp, #192]
  4076f4:	ldrsb	w0, [x0]
  4076f8:	cmp	w0, #0x0
  4076fc:	b.eq	407a28 <ferror@plt+0x5ad8>  // b.none
  407700:	add	x0, sp, #0x78
  407704:	add	x1, sp, #0x40
  407708:	ldp	x2, x3, [x1]
  40770c:	stp	x2, x3, [x0]
  407710:	ldp	x2, x3, [x1, #16]
  407714:	stp	x2, x3, [x0, #16]
  407718:	ldp	x2, x3, [x1, #32]
  40771c:	stp	x2, x3, [x0, #32]
  407720:	ldr	x1, [x1, #48]
  407724:	str	x1, [x0, #48]
  407728:	add	x0, sp, #0x78
  40772c:	mov	x2, x0
  407730:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407734:	add	x1, x0, #0x170
  407738:	ldr	x0, [sp, #24]
  40773c:	bl	401b60 <strptime@plt>
  407740:	str	x0, [sp, #192]
  407744:	ldr	x0, [sp, #192]
  407748:	cmp	x0, #0x0
  40774c:	b.eq	407768 <ferror@plt+0x5818>  // b.none
  407750:	ldr	x0, [sp, #192]
  407754:	ldrsb	w0, [x0]
  407758:	cmp	w0, #0x0
  40775c:	b.ne	407768 <ferror@plt+0x5818>  // b.any
  407760:	str	wzr, [sp, #120]
  407764:	b	407a34 <ferror@plt+0x5ae4>
  407768:	add	x0, sp, #0x78
  40776c:	add	x1, sp, #0x40
  407770:	ldp	x2, x3, [x1]
  407774:	stp	x2, x3, [x0]
  407778:	ldp	x2, x3, [x1, #16]
  40777c:	stp	x2, x3, [x0, #16]
  407780:	ldp	x2, x3, [x1, #32]
  407784:	stp	x2, x3, [x0, #32]
  407788:	ldr	x1, [x1, #48]
  40778c:	str	x1, [x0, #48]
  407790:	add	x0, sp, #0x78
  407794:	mov	x2, x0
  407798:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  40779c:	add	x1, x0, #0x180
  4077a0:	ldr	x0, [sp, #24]
  4077a4:	bl	401b60 <strptime@plt>
  4077a8:	str	x0, [sp, #192]
  4077ac:	ldr	x0, [sp, #192]
  4077b0:	cmp	x0, #0x0
  4077b4:	b.eq	4077d0 <ferror@plt+0x5880>  // b.none
  4077b8:	ldr	x0, [sp, #192]
  4077bc:	ldrsb	w0, [x0]
  4077c0:	cmp	w0, #0x0
  4077c4:	b.ne	4077d0 <ferror@plt+0x5880>  // b.any
  4077c8:	str	wzr, [sp, #120]
  4077cc:	b	407a34 <ferror@plt+0x5ae4>
  4077d0:	add	x0, sp, #0x78
  4077d4:	add	x1, sp, #0x40
  4077d8:	ldp	x2, x3, [x1]
  4077dc:	stp	x2, x3, [x0]
  4077e0:	ldp	x2, x3, [x1, #16]
  4077e4:	stp	x2, x3, [x0, #16]
  4077e8:	ldp	x2, x3, [x1, #32]
  4077ec:	stp	x2, x3, [x0, #32]
  4077f0:	ldr	x1, [x1, #48]
  4077f4:	str	x1, [x0, #48]
  4077f8:	add	x0, sp, #0x78
  4077fc:	mov	x2, x0
  407800:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407804:	add	x1, x0, #0x190
  407808:	ldr	x0, [sp, #24]
  40780c:	bl	401b60 <strptime@plt>
  407810:	str	x0, [sp, #192]
  407814:	ldr	x0, [sp, #192]
  407818:	cmp	x0, #0x0
  40781c:	b.eq	407848 <ferror@plt+0x58f8>  // b.none
  407820:	ldr	x0, [sp, #192]
  407824:	ldrsb	w0, [x0]
  407828:	cmp	w0, #0x0
  40782c:	b.ne	407848 <ferror@plt+0x58f8>  // b.any
  407830:	str	wzr, [sp, #128]
  407834:	ldr	w0, [sp, #128]
  407838:	str	w0, [sp, #124]
  40783c:	ldr	w0, [sp, #124]
  407840:	str	w0, [sp, #120]
  407844:	b	407a34 <ferror@plt+0x5ae4>
  407848:	add	x0, sp, #0x78
  40784c:	add	x1, sp, #0x40
  407850:	ldp	x2, x3, [x1]
  407854:	stp	x2, x3, [x0]
  407858:	ldp	x2, x3, [x1, #16]
  40785c:	stp	x2, x3, [x0, #16]
  407860:	ldp	x2, x3, [x1, #32]
  407864:	stp	x2, x3, [x0, #32]
  407868:	ldr	x1, [x1, #48]
  40786c:	str	x1, [x0, #48]
  407870:	add	x0, sp, #0x78
  407874:	mov	x2, x0
  407878:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  40787c:	add	x1, x0, #0x1a0
  407880:	ldr	x0, [sp, #24]
  407884:	bl	401b60 <strptime@plt>
  407888:	str	x0, [sp, #192]
  40788c:	ldr	x0, [sp, #192]
  407890:	cmp	x0, #0x0
  407894:	b.eq	4078c0 <ferror@plt+0x5970>  // b.none
  407898:	ldr	x0, [sp, #192]
  40789c:	ldrsb	w0, [x0]
  4078a0:	cmp	w0, #0x0
  4078a4:	b.ne	4078c0 <ferror@plt+0x5970>  // b.any
  4078a8:	str	wzr, [sp, #128]
  4078ac:	ldr	w0, [sp, #128]
  4078b0:	str	w0, [sp, #124]
  4078b4:	ldr	w0, [sp, #124]
  4078b8:	str	w0, [sp, #120]
  4078bc:	b	407a34 <ferror@plt+0x5ae4>
  4078c0:	add	x0, sp, #0x78
  4078c4:	add	x1, sp, #0x40
  4078c8:	ldp	x2, x3, [x1]
  4078cc:	stp	x2, x3, [x0]
  4078d0:	ldp	x2, x3, [x1, #16]
  4078d4:	stp	x2, x3, [x0, #16]
  4078d8:	ldp	x2, x3, [x1, #32]
  4078dc:	stp	x2, x3, [x0, #32]
  4078e0:	ldr	x1, [x1, #48]
  4078e4:	str	x1, [x0, #48]
  4078e8:	add	x0, sp, #0x78
  4078ec:	mov	x2, x0
  4078f0:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4078f4:	add	x1, x0, #0x1b0
  4078f8:	ldr	x0, [sp, #24]
  4078fc:	bl	401b60 <strptime@plt>
  407900:	str	x0, [sp, #192]
  407904:	ldr	x0, [sp, #192]
  407908:	cmp	x0, #0x0
  40790c:	b.eq	407920 <ferror@plt+0x59d0>  // b.none
  407910:	ldr	x0, [sp, #192]
  407914:	ldrsb	w0, [x0]
  407918:	cmp	w0, #0x0
  40791c:	b.eq	407a30 <ferror@plt+0x5ae0>  // b.none
  407920:	add	x0, sp, #0x78
  407924:	add	x1, sp, #0x40
  407928:	ldp	x2, x3, [x1]
  40792c:	stp	x2, x3, [x0]
  407930:	ldp	x2, x3, [x1, #16]
  407934:	stp	x2, x3, [x0, #16]
  407938:	ldp	x2, x3, [x1, #32]
  40793c:	stp	x2, x3, [x0, #32]
  407940:	ldr	x1, [x1, #48]
  407944:	str	x1, [x0, #48]
  407948:	add	x0, sp, #0x78
  40794c:	mov	x2, x0
  407950:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407954:	add	x1, x0, #0x1c0
  407958:	ldr	x0, [sp, #24]
  40795c:	bl	401b60 <strptime@plt>
  407960:	str	x0, [sp, #192]
  407964:	ldr	x0, [sp, #192]
  407968:	cmp	x0, #0x0
  40796c:	b.eq	407988 <ferror@plt+0x5a38>  // b.none
  407970:	ldr	x0, [sp, #192]
  407974:	ldrsb	w0, [x0]
  407978:	cmp	w0, #0x0
  40797c:	b.ne	407988 <ferror@plt+0x5a38>  // b.any
  407980:	str	wzr, [sp, #120]
  407984:	b	407a34 <ferror@plt+0x5ae4>
  407988:	add	x0, sp, #0x78
  40798c:	add	x1, sp, #0x40
  407990:	ldp	x2, x3, [x1]
  407994:	stp	x2, x3, [x0]
  407998:	ldp	x2, x3, [x1, #16]
  40799c:	stp	x2, x3, [x0, #16]
  4079a0:	ldp	x2, x3, [x1, #32]
  4079a4:	stp	x2, x3, [x0, #32]
  4079a8:	ldr	x1, [x1, #48]
  4079ac:	str	x1, [x0, #48]
  4079b0:	add	x0, sp, #0x78
  4079b4:	mov	x2, x0
  4079b8:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4079bc:	add	x1, x0, #0x1c8
  4079c0:	ldr	x0, [sp, #24]
  4079c4:	bl	401b60 <strptime@plt>
  4079c8:	str	x0, [sp, #192]
  4079cc:	ldr	x0, [sp, #192]
  4079d0:	cmp	x0, #0x0
  4079d4:	b.eq	4079f0 <ferror@plt+0x5aa0>  // b.none
  4079d8:	ldr	x0, [sp, #192]
  4079dc:	ldrsb	w0, [x0]
  4079e0:	cmp	w0, #0x0
  4079e4:	b.ne	4079f0 <ferror@plt+0x5aa0>  // b.any
  4079e8:	str	wzr, [sp, #120]
  4079ec:	b	407a34 <ferror@plt+0x5ae4>
  4079f0:	mov	w0, #0xffffffea            	// #-22
  4079f4:	b	407ad8 <ferror@plt+0x5b88>
  4079f8:	nop
  4079fc:	b	407a34 <ferror@plt+0x5ae4>
  407a00:	nop
  407a04:	b	407a34 <ferror@plt+0x5ae4>
  407a08:	nop
  407a0c:	b	407a34 <ferror@plt+0x5ae4>
  407a10:	nop
  407a14:	b	407a34 <ferror@plt+0x5ae4>
  407a18:	nop
  407a1c:	b	407a34 <ferror@plt+0x5ae4>
  407a20:	nop
  407a24:	b	407a34 <ferror@plt+0x5ae4>
  407a28:	nop
  407a2c:	b	407a34 <ferror@plt+0x5ae4>
  407a30:	nop
  407a34:	add	x0, sp, #0x78
  407a38:	bl	401d10 <mktime@plt>
  407a3c:	str	x0, [sp, #56]
  407a40:	ldr	x0, [sp, #56]
  407a44:	cmn	x0, #0x1
  407a48:	b.ne	407a54 <ferror@plt+0x5b04>  // b.any
  407a4c:	mov	w0, #0xffffffea            	// #-22
  407a50:	b	407ad8 <ferror@plt+0x5b88>
  407a54:	ldr	w0, [sp, #212]
  407a58:	cmp	w0, #0x0
  407a5c:	b.lt	407a78 <ferror@plt+0x5b28>  // b.tstop
  407a60:	ldr	w0, [sp, #144]
  407a64:	ldr	w1, [sp, #212]
  407a68:	cmp	w1, w0
  407a6c:	b.eq	407a78 <ferror@plt+0x5b28>  // b.none
  407a70:	mov	w0, #0xffffffea            	// #-22
  407a74:	b	407ad8 <ferror@plt+0x5b88>
  407a78:	ldr	x0, [sp, #56]
  407a7c:	mov	x1, x0
  407a80:	mov	x0, #0x4240                	// #16960
  407a84:	movk	x0, #0xf, lsl #16
  407a88:	mul	x0, x1, x0
  407a8c:	str	x0, [sp, #216]
  407a90:	ldr	x0, [sp, #48]
  407a94:	ldr	x1, [sp, #216]
  407a98:	add	x0, x1, x0
  407a9c:	str	x0, [sp, #216]
  407aa0:	ldr	x0, [sp, #40]
  407aa4:	ldr	x1, [sp, #216]
  407aa8:	cmp	x1, x0
  407aac:	b.ls	407ac4 <ferror@plt+0x5b74>  // b.plast
  407ab0:	ldr	x0, [sp, #40]
  407ab4:	ldr	x1, [sp, #216]
  407ab8:	sub	x0, x1, x0
  407abc:	str	x0, [sp, #216]
  407ac0:	b	407ac8 <ferror@plt+0x5b78>
  407ac4:	str	xzr, [sp, #216]
  407ac8:	ldr	x0, [sp, #16]
  407acc:	ldr	x1, [sp, #216]
  407ad0:	str	x1, [x0]
  407ad4:	mov	w0, #0x0                   	// #0
  407ad8:	ldp	x29, x30, [sp], #224
  407adc:	ret
  407ae0:	sub	sp, sp, #0x10
  407ae4:	str	x0, [sp, #8]
  407ae8:	ldr	x0, [sp, #8]
  407aec:	ldr	w0, [x0, #32]
  407af0:	cmp	w0, #0x0
  407af4:	b.ge	407b00 <ferror@plt+0x5bb0>  // b.tcont
  407af8:	mov	w0, #0x0                   	// #0
  407afc:	b	407b08 <ferror@plt+0x5bb8>
  407b00:	ldr	x0, [sp, #8]
  407b04:	ldr	x0, [x0, #40]
  407b08:	add	sp, sp, #0x10
  407b0c:	ret
  407b10:	stp	x29, x30, [sp, #-96]!
  407b14:	mov	x29, sp
  407b18:	str	x0, [sp, #56]
  407b1c:	str	x1, [sp, #48]
  407b20:	str	w2, [sp, #44]
  407b24:	str	x3, [sp, #32]
  407b28:	str	x4, [sp, #24]
  407b2c:	ldr	x0, [sp, #32]
  407b30:	str	x0, [sp, #88]
  407b34:	ldr	w0, [sp, #44]
  407b38:	and	w0, w0, #0x1
  407b3c:	cmp	w0, #0x0
  407b40:	b.eq	407bc8 <ferror@plt+0x5c78>  // b.none
  407b44:	ldr	x0, [sp, #56]
  407b48:	ldr	w0, [x0, #20]
  407b4c:	sxtw	x0, w0
  407b50:	add	x1, x0, #0x76c
  407b54:	ldr	x0, [sp, #56]
  407b58:	ldr	w0, [x0, #16]
  407b5c:	add	w2, w0, #0x1
  407b60:	ldr	x0, [sp, #56]
  407b64:	ldr	w0, [x0, #12]
  407b68:	mov	w5, w0
  407b6c:	mov	w4, w2
  407b70:	mov	x3, x1
  407b74:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407b78:	add	x2, x0, #0x1d8
  407b7c:	ldr	x1, [sp, #24]
  407b80:	ldr	x0, [sp, #88]
  407b84:	bl	401b80 <snprintf@plt>
  407b88:	str	w0, [sp, #84]
  407b8c:	ldr	w0, [sp, #84]
  407b90:	cmp	w0, #0x0
  407b94:	b.lt	407e74 <ferror@plt+0x5f24>  // b.tstop
  407b98:	ldrsw	x0, [sp, #84]
  407b9c:	ldr	x1, [sp, #24]
  407ba0:	cmp	x1, x0
  407ba4:	b.cc	407e74 <ferror@plt+0x5f24>  // b.lo, b.ul, b.last
  407ba8:	ldrsw	x0, [sp, #84]
  407bac:	ldr	x1, [sp, #24]
  407bb0:	sub	x0, x1, x0
  407bb4:	str	x0, [sp, #24]
  407bb8:	ldrsw	x0, [sp, #84]
  407bbc:	ldr	x1, [sp, #88]
  407bc0:	add	x0, x1, x0
  407bc4:	str	x0, [sp, #88]
  407bc8:	ldr	w0, [sp, #44]
  407bcc:	and	w0, w0, #0x1
  407bd0:	cmp	w0, #0x0
  407bd4:	b.eq	407c2c <ferror@plt+0x5cdc>  // b.none
  407bd8:	ldr	w0, [sp, #44]
  407bdc:	and	w0, w0, #0x2
  407be0:	cmp	w0, #0x0
  407be4:	b.eq	407c2c <ferror@plt+0x5cdc>  // b.none
  407be8:	ldr	x0, [sp, #24]
  407bec:	cmp	x0, #0x0
  407bf0:	b.eq	407e7c <ferror@plt+0x5f2c>  // b.none
  407bf4:	ldr	w0, [sp, #44]
  407bf8:	and	w0, w0, #0x20
  407bfc:	cmp	w0, #0x0
  407c00:	b.eq	407c0c <ferror@plt+0x5cbc>  // b.none
  407c04:	mov	w1, #0x54                  	// #84
  407c08:	b	407c10 <ferror@plt+0x5cc0>
  407c0c:	mov	w1, #0x20                  	// #32
  407c10:	ldr	x0, [sp, #88]
  407c14:	add	x2, x0, #0x1
  407c18:	str	x2, [sp, #88]
  407c1c:	strb	w1, [x0]
  407c20:	ldr	x0, [sp, #24]
  407c24:	sub	x0, x0, #0x1
  407c28:	str	x0, [sp, #24]
  407c2c:	ldr	w0, [sp, #44]
  407c30:	and	w0, w0, #0x2
  407c34:	cmp	w0, #0x0
  407c38:	b.eq	407cb4 <ferror@plt+0x5d64>  // b.none
  407c3c:	ldr	x0, [sp, #56]
  407c40:	ldr	w1, [x0, #8]
  407c44:	ldr	x0, [sp, #56]
  407c48:	ldr	w2, [x0, #4]
  407c4c:	ldr	x0, [sp, #56]
  407c50:	ldr	w0, [x0]
  407c54:	mov	w5, w0
  407c58:	mov	w4, w2
  407c5c:	mov	w3, w1
  407c60:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407c64:	add	x2, x0, #0x1e8
  407c68:	ldr	x1, [sp, #24]
  407c6c:	ldr	x0, [sp, #88]
  407c70:	bl	401b80 <snprintf@plt>
  407c74:	str	w0, [sp, #84]
  407c78:	ldr	w0, [sp, #84]
  407c7c:	cmp	w0, #0x0
  407c80:	b.lt	407e84 <ferror@plt+0x5f34>  // b.tstop
  407c84:	ldrsw	x0, [sp, #84]
  407c88:	ldr	x1, [sp, #24]
  407c8c:	cmp	x1, x0
  407c90:	b.cc	407e84 <ferror@plt+0x5f34>  // b.lo, b.ul, b.last
  407c94:	ldrsw	x0, [sp, #84]
  407c98:	ldr	x1, [sp, #24]
  407c9c:	sub	x0, x1, x0
  407ca0:	str	x0, [sp, #24]
  407ca4:	ldrsw	x0, [sp, #84]
  407ca8:	ldr	x1, [sp, #88]
  407cac:	add	x0, x1, x0
  407cb0:	str	x0, [sp, #88]
  407cb4:	ldr	w0, [sp, #44]
  407cb8:	and	w0, w0, #0x8
  407cbc:	cmp	w0, #0x0
  407cc0:	b.eq	407d20 <ferror@plt+0x5dd0>  // b.none
  407cc4:	ldr	x3, [sp, #48]
  407cc8:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407ccc:	add	x2, x0, #0x1f8
  407cd0:	ldr	x1, [sp, #24]
  407cd4:	ldr	x0, [sp, #88]
  407cd8:	bl	401b80 <snprintf@plt>
  407cdc:	str	w0, [sp, #84]
  407ce0:	ldr	w0, [sp, #84]
  407ce4:	cmp	w0, #0x0
  407ce8:	b.lt	407e8c <ferror@plt+0x5f3c>  // b.tstop
  407cec:	ldrsw	x0, [sp, #84]
  407cf0:	ldr	x1, [sp, #24]
  407cf4:	cmp	x1, x0
  407cf8:	b.cc	407e8c <ferror@plt+0x5f3c>  // b.lo, b.ul, b.last
  407cfc:	ldrsw	x0, [sp, #84]
  407d00:	ldr	x1, [sp, #24]
  407d04:	sub	x0, x1, x0
  407d08:	str	x0, [sp, #24]
  407d0c:	ldrsw	x0, [sp, #84]
  407d10:	ldr	x1, [sp, #88]
  407d14:	add	x0, x1, x0
  407d18:	str	x0, [sp, #88]
  407d1c:	b	407d88 <ferror@plt+0x5e38>
  407d20:	ldr	w0, [sp, #44]
  407d24:	and	w0, w0, #0x10
  407d28:	cmp	w0, #0x0
  407d2c:	b.eq	407d88 <ferror@plt+0x5e38>  // b.none
  407d30:	ldr	x3, [sp, #48]
  407d34:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407d38:	add	x2, x0, #0x200
  407d3c:	ldr	x1, [sp, #24]
  407d40:	ldr	x0, [sp, #88]
  407d44:	bl	401b80 <snprintf@plt>
  407d48:	str	w0, [sp, #84]
  407d4c:	ldr	w0, [sp, #84]
  407d50:	cmp	w0, #0x0
  407d54:	b.lt	407e94 <ferror@plt+0x5f44>  // b.tstop
  407d58:	ldrsw	x0, [sp, #84]
  407d5c:	ldr	x1, [sp, #24]
  407d60:	cmp	x1, x0
  407d64:	b.cc	407e94 <ferror@plt+0x5f44>  // b.lo, b.ul, b.last
  407d68:	ldrsw	x0, [sp, #84]
  407d6c:	ldr	x1, [sp, #24]
  407d70:	sub	x0, x1, x0
  407d74:	str	x0, [sp, #24]
  407d78:	ldrsw	x0, [sp, #84]
  407d7c:	ldr	x1, [sp, #88]
  407d80:	add	x0, x1, x0
  407d84:	str	x0, [sp, #88]
  407d88:	ldr	w0, [sp, #44]
  407d8c:	and	w0, w0, #0x4
  407d90:	cmp	w0, #0x0
  407d94:	b.eq	407e6c <ferror@plt+0x5f1c>  // b.none
  407d98:	ldr	x0, [sp, #56]
  407d9c:	bl	407ae0 <ferror@plt+0x5b90>
  407da0:	mov	w1, #0x8889                	// #34953
  407da4:	movk	w1, #0x8888, lsl #16
  407da8:	smull	x1, w0, w1
  407dac:	lsr	x1, x1, #32
  407db0:	add	w1, w0, w1
  407db4:	asr	w1, w1, #5
  407db8:	asr	w0, w0, #31
  407dbc:	sub	w0, w1, w0
  407dc0:	str	w0, [sp, #80]
  407dc4:	ldr	w0, [sp, #80]
  407dc8:	mov	w1, #0x8889                	// #34953
  407dcc:	movk	w1, #0x8888, lsl #16
  407dd0:	smull	x1, w0, w1
  407dd4:	lsr	x1, x1, #32
  407dd8:	add	w1, w0, w1
  407ddc:	asr	w1, w1, #5
  407de0:	asr	w0, w0, #31
  407de4:	sub	w0, w1, w0
  407de8:	str	w0, [sp, #76]
  407dec:	ldr	w2, [sp, #80]
  407df0:	mov	w0, #0x8889                	// #34953
  407df4:	movk	w0, #0x8888, lsl #16
  407df8:	smull	x0, w2, w0
  407dfc:	lsr	x0, x0, #32
  407e00:	add	w0, w2, w0
  407e04:	asr	w1, w0, #5
  407e08:	asr	w0, w2, #31
  407e0c:	sub	w1, w1, w0
  407e10:	mov	w0, w1
  407e14:	lsl	w0, w0, #4
  407e18:	sub	w0, w0, w1
  407e1c:	lsl	w0, w0, #2
  407e20:	sub	w1, w2, w0
  407e24:	cmp	w1, #0x0
  407e28:	cneg	w0, w1, lt  // lt = tstop
  407e2c:	str	w0, [sp, #72]
  407e30:	ldr	w4, [sp, #72]
  407e34:	ldr	w3, [sp, #76]
  407e38:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407e3c:	add	x2, x0, #0x208
  407e40:	ldr	x1, [sp, #24]
  407e44:	ldr	x0, [sp, #88]
  407e48:	bl	401b80 <snprintf@plt>
  407e4c:	str	w0, [sp, #84]
  407e50:	ldr	w0, [sp, #84]
  407e54:	cmp	w0, #0x0
  407e58:	b.lt	407e9c <ferror@plt+0x5f4c>  // b.tstop
  407e5c:	ldrsw	x0, [sp, #84]
  407e60:	ldr	x1, [sp, #24]
  407e64:	cmp	x1, x0
  407e68:	b.cc	407e9c <ferror@plt+0x5f4c>  // b.lo, b.ul, b.last
  407e6c:	mov	w0, #0x0                   	// #0
  407e70:	b	407eb4 <ferror@plt+0x5f64>
  407e74:	nop
  407e78:	b	407ea0 <ferror@plt+0x5f50>
  407e7c:	nop
  407e80:	b	407ea0 <ferror@plt+0x5f50>
  407e84:	nop
  407e88:	b	407ea0 <ferror@plt+0x5f50>
  407e8c:	nop
  407e90:	b	407ea0 <ferror@plt+0x5f50>
  407e94:	nop
  407e98:	b	407ea0 <ferror@plt+0x5f50>
  407e9c:	nop
  407ea0:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407ea4:	add	x0, x0, #0x218
  407ea8:	bl	401ef0 <gettext@plt>
  407eac:	bl	401e50 <warnx@plt>
  407eb0:	mov	w0, #0xffffffff            	// #-1
  407eb4:	ldp	x29, x30, [sp], #96
  407eb8:	ret
  407ebc:	stp	x29, x30, [sp, #-112]!
  407ec0:	mov	x29, sp
  407ec4:	str	x0, [sp, #40]
  407ec8:	str	w1, [sp, #36]
  407ecc:	str	x2, [sp, #24]
  407ed0:	str	x3, [sp, #16]
  407ed4:	ldr	w0, [sp, #36]
  407ed8:	and	w0, w0, #0x40
  407edc:	cmp	w0, #0x0
  407ee0:	b.eq	407ef8 <ferror@plt+0x5fa8>  // b.none
  407ee4:	ldr	x0, [sp, #40]
  407ee8:	add	x1, sp, #0x30
  407eec:	bl	401ca0 <gmtime_r@plt>
  407ef0:	str	x0, [sp, #104]
  407ef4:	b	407f08 <ferror@plt+0x5fb8>
  407ef8:	ldr	x0, [sp, #40]
  407efc:	add	x1, sp, #0x30
  407f00:	bl	401b00 <localtime_r@plt>
  407f04:	str	x0, [sp, #104]
  407f08:	ldr	x0, [sp, #104]
  407f0c:	cmp	x0, #0x0
  407f10:	b.eq	407f34 <ferror@plt+0x5fe4>  // b.none
  407f14:	ldr	x0, [sp, #40]
  407f18:	ldr	x1, [x0, #8]
  407f1c:	add	x0, sp, #0x30
  407f20:	ldr	x4, [sp, #16]
  407f24:	ldr	x3, [sp, #24]
  407f28:	ldr	w2, [sp, #36]
  407f2c:	bl	407b10 <ferror@plt+0x5bc0>
  407f30:	b	407f5c <ferror@plt+0x600c>
  407f34:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  407f38:	add	x0, x0, #0x240
  407f3c:	bl	401ef0 <gettext@plt>
  407f40:	mov	x2, x0
  407f44:	ldr	x0, [sp, #40]
  407f48:	ldr	x0, [x0]
  407f4c:	mov	x1, x0
  407f50:	mov	x0, x2
  407f54:	bl	401e50 <warnx@plt>
  407f58:	mov	w0, #0xffffffff            	// #-1
  407f5c:	ldp	x29, x30, [sp], #112
  407f60:	ret
  407f64:	stp	x29, x30, [sp, #-48]!
  407f68:	mov	x29, sp
  407f6c:	str	x0, [sp, #40]
  407f70:	str	w1, [sp, #36]
  407f74:	str	x2, [sp, #24]
  407f78:	str	x3, [sp, #16]
  407f7c:	ldr	x4, [sp, #16]
  407f80:	ldr	x3, [sp, #24]
  407f84:	ldr	w2, [sp, #36]
  407f88:	mov	x1, #0x0                   	// #0
  407f8c:	ldr	x0, [sp, #40]
  407f90:	bl	407b10 <ferror@plt+0x5bc0>
  407f94:	ldp	x29, x30, [sp], #48
  407f98:	ret
  407f9c:	stp	x29, x30, [sp, #-112]!
  407fa0:	mov	x29, sp
  407fa4:	str	x0, [sp, #40]
  407fa8:	str	w1, [sp, #36]
  407fac:	str	x2, [sp, #24]
  407fb0:	str	x3, [sp, #16]
  407fb4:	ldr	w0, [sp, #36]
  407fb8:	and	w0, w0, #0x40
  407fbc:	cmp	w0, #0x0
  407fc0:	b.eq	407fdc <ferror@plt+0x608c>  // b.none
  407fc4:	add	x0, sp, #0x30
  407fc8:	mov	x1, x0
  407fcc:	ldr	x0, [sp, #40]
  407fd0:	bl	401ca0 <gmtime_r@plt>
  407fd4:	str	x0, [sp, #104]
  407fd8:	b	407ff0 <ferror@plt+0x60a0>
  407fdc:	add	x0, sp, #0x30
  407fe0:	mov	x1, x0
  407fe4:	ldr	x0, [sp, #40]
  407fe8:	bl	401b00 <localtime_r@plt>
  407fec:	str	x0, [sp, #104]
  407ff0:	ldr	x0, [sp, #104]
  407ff4:	cmp	x0, #0x0
  407ff8:	b.eq	408018 <ferror@plt+0x60c8>  // b.none
  407ffc:	add	x0, sp, #0x30
  408000:	ldr	x4, [sp, #16]
  408004:	ldr	x3, [sp, #24]
  408008:	ldr	w2, [sp, #36]
  40800c:	mov	x1, #0x0                   	// #0
  408010:	bl	407b10 <ferror@plt+0x5bc0>
  408014:	b	40803c <ferror@plt+0x60ec>
  408018:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  40801c:	add	x0, x0, #0x240
  408020:	bl	401ef0 <gettext@plt>
  408024:	mov	x2, x0
  408028:	ldr	x0, [sp, #40]
  40802c:	mov	x1, x0
  408030:	mov	x0, x2
  408034:	bl	401e50 <warnx@plt>
  408038:	mov	w0, #0xffffffff            	// #-1
  40803c:	ldp	x29, x30, [sp], #112
  408040:	ret
  408044:	sub	sp, sp, #0x10
  408048:	str	x0, [sp, #8]
  40804c:	str	x1, [sp]
  408050:	ldr	x0, [sp, #8]
  408054:	ldr	w1, [x0, #20]
  408058:	ldr	x0, [sp]
  40805c:	ldr	w0, [x0, #20]
  408060:	cmp	w1, w0
  408064:	cset	w0, eq  // eq = none
  408068:	and	w0, w0, #0xff
  40806c:	add	sp, sp, #0x10
  408070:	ret
  408074:	stp	x29, x30, [sp, #-32]!
  408078:	mov	x29, sp
  40807c:	str	x0, [sp, #24]
  408080:	str	x1, [sp, #16]
  408084:	ldr	x0, [sp, #24]
  408088:	ldr	w1, [x0, #28]
  40808c:	ldr	x0, [sp, #16]
  408090:	ldr	w0, [x0, #28]
  408094:	cmp	w1, w0
  408098:	b.ne	4080b8 <ferror@plt+0x6168>  // b.any
  40809c:	ldr	x1, [sp, #16]
  4080a0:	ldr	x0, [sp, #24]
  4080a4:	bl	408044 <ferror@plt+0x60f4>
  4080a8:	cmp	w0, #0x0
  4080ac:	b.eq	4080b8 <ferror@plt+0x6168>  // b.none
  4080b0:	mov	w0, #0x1                   	// #1
  4080b4:	b	4080bc <ferror@plt+0x616c>
  4080b8:	mov	w0, #0x0                   	// #0
  4080bc:	ldp	x29, x30, [sp], #32
  4080c0:	ret
  4080c4:	stp	x29, x30, [sp, #-192]!
  4080c8:	mov	x29, sp
  4080cc:	str	x0, [sp, #56]
  4080d0:	str	x1, [sp, #48]
  4080d4:	str	w2, [sp, #44]
  4080d8:	str	x3, [sp, #32]
  4080dc:	str	x4, [sp, #24]
  4080e0:	str	wzr, [sp, #188]
  4080e4:	ldr	x0, [sp, #48]
  4080e8:	ldr	x0, [x0]
  4080ec:	cmp	x0, #0x0
  4080f0:	b.ne	408100 <ferror@plt+0x61b0>  // b.any
  4080f4:	mov	x1, #0x0                   	// #0
  4080f8:	ldr	x0, [sp, #48]
  4080fc:	bl	401c90 <gettimeofday@plt>
  408100:	add	x0, sp, #0x80
  408104:	mov	x1, x0
  408108:	ldr	x0, [sp, #56]
  40810c:	bl	401b00 <localtime_r@plt>
  408110:	ldr	x0, [sp, #48]
  408114:	add	x1, sp, #0x48
  408118:	bl	401b00 <localtime_r@plt>
  40811c:	add	x1, sp, #0x48
  408120:	add	x0, sp, #0x80
  408124:	bl	408074 <ferror@plt+0x6124>
  408128:	cmp	w0, #0x0
  40812c:	b.eq	408188 <ferror@plt+0x6238>  // b.none
  408130:	ldr	w0, [sp, #136]
  408134:	ldr	w1, [sp, #132]
  408138:	mov	w4, w1
  40813c:	mov	w3, w0
  408140:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  408144:	add	x2, x0, #0x260
  408148:	ldr	x1, [sp, #24]
  40814c:	ldr	x0, [sp, #32]
  408150:	bl	401b80 <snprintf@plt>
  408154:	str	w0, [sp, #188]
  408158:	ldr	w0, [sp, #188]
  40815c:	cmp	w0, #0x0
  408160:	b.lt	408174 <ferror@plt+0x6224>  // b.tstop
  408164:	ldrsw	x0, [sp, #188]
  408168:	ldr	x1, [sp, #24]
  40816c:	cmp	x1, x0
  408170:	b.cs	40817c <ferror@plt+0x622c>  // b.hs, b.nlast
  408174:	mov	w0, #0xffffffff            	// #-1
  408178:	b	40822c <ferror@plt+0x62dc>
  40817c:	mov	w0, #0x1                   	// #1
  408180:	str	w0, [sp, #188]
  408184:	b	408214 <ferror@plt+0x62c4>
  408188:	add	x1, sp, #0x48
  40818c:	add	x0, sp, #0x80
  408190:	bl	408044 <ferror@plt+0x60f4>
  408194:	cmp	w0, #0x0
  408198:	b.eq	4081f4 <ferror@plt+0x62a4>  // b.none
  40819c:	ldr	w0, [sp, #44]
  4081a0:	and	w0, w0, #0x2
  4081a4:	cmp	w0, #0x0
  4081a8:	b.eq	4081d0 <ferror@plt+0x6280>  // b.none
  4081ac:	add	x0, sp, #0x80
  4081b0:	mov	x3, x0
  4081b4:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4081b8:	add	x2, x0, #0x270
  4081bc:	ldr	x1, [sp, #24]
  4081c0:	ldr	x0, [sp, #32]
  4081c4:	bl	401b20 <strftime@plt>
  4081c8:	str	w0, [sp, #188]
  4081cc:	b	408214 <ferror@plt+0x62c4>
  4081d0:	add	x0, sp, #0x80
  4081d4:	mov	x3, x0
  4081d8:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4081dc:	add	x2, x0, #0x280
  4081e0:	ldr	x1, [sp, #24]
  4081e4:	ldr	x0, [sp, #32]
  4081e8:	bl	401b20 <strftime@plt>
  4081ec:	str	w0, [sp, #188]
  4081f0:	b	408214 <ferror@plt+0x62c4>
  4081f4:	add	x0, sp, #0x80
  4081f8:	mov	x3, x0
  4081fc:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  408200:	add	x2, x0, #0x288
  408204:	ldr	x1, [sp, #24]
  408208:	ldr	x0, [sp, #32]
  40820c:	bl	401b20 <strftime@plt>
  408210:	str	w0, [sp, #188]
  408214:	ldr	w0, [sp, #188]
  408218:	cmp	w0, #0x0
  40821c:	b.gt	408228 <ferror@plt+0x62d8>
  408220:	mov	w0, #0xffffffff            	// #-1
  408224:	b	40822c <ferror@plt+0x62dc>
  408228:	mov	w0, #0x0                   	// #0
  40822c:	ldp	x29, x30, [sp], #192
  408230:	ret
  408234:	stp	x29, x30, [sp, #-48]!
  408238:	mov	x29, sp
  40823c:	str	x0, [sp, #24]
  408240:	ldr	x0, [sp, #24]
  408244:	cmp	x0, #0x0
  408248:	b.eq	40828c <ferror@plt+0x633c>  // b.none
  40824c:	ldr	x0, [sp, #24]
  408250:	str	x0, [sp, #40]
  408254:	b	408270 <ferror@plt+0x6320>
  408258:	ldr	x0, [sp, #40]
  40825c:	ldr	x0, [x0]
  408260:	bl	401dc0 <free@plt>
  408264:	ldr	x0, [sp, #40]
  408268:	add	x0, x0, #0x8
  40826c:	str	x0, [sp, #40]
  408270:	ldr	x0, [sp, #40]
  408274:	ldr	x0, [x0]
  408278:	cmp	x0, #0x0
  40827c:	b.ne	408258 <ferror@plt+0x6308>  // b.any
  408280:	ldr	x0, [sp, #24]
  408284:	str	xzr, [x0]
  408288:	b	408290 <ferror@plt+0x6340>
  40828c:	nop
  408290:	ldp	x29, x30, [sp], #48
  408294:	ret
  408298:	stp	x29, x30, [sp, #-32]!
  40829c:	mov	x29, sp
  4082a0:	str	x0, [sp, #24]
  4082a4:	ldr	x0, [sp, #24]
  4082a8:	bl	408234 <ferror@plt+0x62e4>
  4082ac:	ldr	x0, [sp, #24]
  4082b0:	bl	401dc0 <free@plt>
  4082b4:	mov	x0, #0x0                   	// #0
  4082b8:	ldp	x29, x30, [sp], #32
  4082bc:	ret
  4082c0:	stp	x29, x30, [sp, #-48]!
  4082c4:	mov	x29, sp
  4082c8:	str	x0, [sp, #24]
  4082cc:	ldr	x0, [sp, #24]
  4082d0:	bl	408388 <ferror@plt+0x6438>
  4082d4:	add	w0, w0, #0x1
  4082d8:	mov	w0, w0
  4082dc:	lsl	x0, x0, #3
  4082e0:	bl	401c00 <malloc@plt>
  4082e4:	str	x0, [sp, #32]
  4082e8:	ldr	x0, [sp, #32]
  4082ec:	str	x0, [sp, #40]
  4082f0:	ldr	x0, [sp, #32]
  4082f4:	cmp	x0, #0x0
  4082f8:	b.ne	408304 <ferror@plt+0x63b4>  // b.any
  4082fc:	mov	x0, #0x0                   	// #0
  408300:	b	408380 <ferror@plt+0x6430>
  408304:	ldr	x0, [sp, #24]
  408308:	cmp	x0, #0x0
  40830c:	b.eq	408374 <ferror@plt+0x6424>  // b.none
  408310:	b	408364 <ferror@plt+0x6414>
  408314:	ldr	x0, [sp, #24]
  408318:	ldr	x0, [x0]
  40831c:	bl	401ce0 <strdup@plt>
  408320:	mov	x1, x0
  408324:	ldr	x0, [sp, #40]
  408328:	str	x1, [x0]
  40832c:	ldr	x0, [sp, #40]
  408330:	ldr	x0, [x0]
  408334:	cmp	x0, #0x0
  408338:	b.ne	40834c <ferror@plt+0x63fc>  // b.any
  40833c:	ldr	x0, [sp, #32]
  408340:	bl	408298 <ferror@plt+0x6348>
  408344:	mov	x0, #0x0                   	// #0
  408348:	b	408380 <ferror@plt+0x6430>
  40834c:	ldr	x0, [sp, #40]
  408350:	add	x0, x0, #0x8
  408354:	str	x0, [sp, #40]
  408358:	ldr	x0, [sp, #24]
  40835c:	add	x0, x0, #0x8
  408360:	str	x0, [sp, #24]
  408364:	ldr	x0, [sp, #24]
  408368:	ldr	x0, [x0]
  40836c:	cmp	x0, #0x0
  408370:	b.ne	408314 <ferror@plt+0x63c4>  // b.any
  408374:	ldr	x0, [sp, #40]
  408378:	str	xzr, [x0]
  40837c:	ldr	x0, [sp, #32]
  408380:	ldp	x29, x30, [sp], #48
  408384:	ret
  408388:	sub	sp, sp, #0x20
  40838c:	str	x0, [sp, #8]
  408390:	str	wzr, [sp, #28]
  408394:	ldr	x0, [sp, #8]
  408398:	cmp	x0, #0x0
  40839c:	b.ne	4083c0 <ferror@plt+0x6470>  // b.any
  4083a0:	mov	w0, #0x0                   	// #0
  4083a4:	b	4083d4 <ferror@plt+0x6484>
  4083a8:	ldr	w0, [sp, #28]
  4083ac:	add	w0, w0, #0x1
  4083b0:	str	w0, [sp, #28]
  4083b4:	ldr	x0, [sp, #8]
  4083b8:	add	x0, x0, #0x8
  4083bc:	str	x0, [sp, #8]
  4083c0:	ldr	x0, [sp, #8]
  4083c4:	ldr	x0, [x0]
  4083c8:	cmp	x0, #0x0
  4083cc:	b.ne	4083a8 <ferror@plt+0x6458>  // b.any
  4083d0:	ldr	w0, [sp, #28]
  4083d4:	add	sp, sp, #0x20
  4083d8:	ret
  4083dc:	stp	x29, x30, [sp, #-112]!
  4083e0:	mov	x29, sp
  4083e4:	stp	x19, x20, [sp, #16]
  4083e8:	str	x0, [sp, #40]
  4083ec:	mov	x19, x1
  4083f0:	str	wzr, [sp, #108]
  4083f4:	str	wzr, [sp, #104]
  4083f8:	ldr	x0, [sp, #40]
  4083fc:	cmp	x0, #0x0
  408400:	b.eq	4084b4 <ferror@plt+0x6564>  // b.none
  408404:	ldr	x0, [sp, #40]
  408408:	cmn	x0, #0x1
  40840c:	cset	w0, ne  // ne = any
  408410:	and	w0, w0, #0xff
  408414:	str	w0, [sp, #108]
  408418:	add	x2, sp, #0x38
  40841c:	mov	x3, x19
  408420:	ldp	x0, x1, [x3]
  408424:	stp	x0, x1, [x2]
  408428:	ldp	x0, x1, [x3, #16]
  40842c:	stp	x0, x1, [x2, #16]
  408430:	b	408450 <ferror@plt+0x6500>
  408434:	ldr	x0, [sp, #96]
  408438:	cmn	x0, #0x1
  40843c:	b.ne	408444 <ferror@plt+0x64f4>  // b.any
  408440:	b	408450 <ferror@plt+0x6500>
  408444:	ldr	w0, [sp, #108]
  408448:	add	w0, w0, #0x1
  40844c:	str	w0, [sp, #108]
  408450:	ldr	w1, [sp, #80]
  408454:	ldr	x0, [sp, #56]
  408458:	cmp	w1, #0x0
  40845c:	b.lt	408470 <ferror@plt+0x6520>  // b.tstop
  408460:	add	x1, x0, #0xf
  408464:	and	x1, x1, #0xfffffffffffffff8
  408468:	str	x1, [sp, #56]
  40846c:	b	4084a0 <ferror@plt+0x6550>
  408470:	add	w2, w1, #0x8
  408474:	str	w2, [sp, #80]
  408478:	ldr	w2, [sp, #80]
  40847c:	cmp	w2, #0x0
  408480:	b.le	408494 <ferror@plt+0x6544>
  408484:	add	x1, x0, #0xf
  408488:	and	x1, x1, #0xfffffffffffffff8
  40848c:	str	x1, [sp, #56]
  408490:	b	4084a0 <ferror@plt+0x6550>
  408494:	ldr	x2, [sp, #64]
  408498:	sxtw	x0, w1
  40849c:	add	x0, x2, x0
  4084a0:	ldr	x0, [x0]
  4084a4:	str	x0, [sp, #96]
  4084a8:	ldr	x0, [sp, #96]
  4084ac:	cmp	x0, #0x0
  4084b0:	b.ne	408434 <ferror@plt+0x64e4>  // b.any
  4084b4:	ldr	w0, [sp, #108]
  4084b8:	add	w0, w0, #0x1
  4084bc:	mov	w0, w0
  4084c0:	lsl	x0, x0, #3
  4084c4:	bl	401c00 <malloc@plt>
  4084c8:	str	x0, [sp, #88]
  4084cc:	ldr	x0, [sp, #88]
  4084d0:	cmp	x0, #0x0
  4084d4:	b.ne	4084e0 <ferror@plt+0x6590>  // b.any
  4084d8:	mov	x0, #0x0                   	// #0
  4084dc:	b	40862c <ferror@plt+0x66dc>
  4084e0:	ldr	x0, [sp, #40]
  4084e4:	cmp	x0, #0x0
  4084e8:	b.eq	4085f8 <ferror@plt+0x66a8>  // b.none
  4084ec:	ldr	x0, [sp, #40]
  4084f0:	cmn	x0, #0x1
  4084f4:	b.eq	408594 <ferror@plt+0x6644>  // b.none
  4084f8:	ldr	w0, [sp, #104]
  4084fc:	lsl	x0, x0, #3
  408500:	ldr	x1, [sp, #88]
  408504:	add	x20, x1, x0
  408508:	ldr	x0, [sp, #40]
  40850c:	bl	401ce0 <strdup@plt>
  408510:	str	x0, [x20]
  408514:	ldr	w0, [sp, #104]
  408518:	lsl	x0, x0, #3
  40851c:	ldr	x1, [sp, #88]
  408520:	add	x0, x1, x0
  408524:	ldr	x0, [x0]
  408528:	cmp	x0, #0x0
  40852c:	b.eq	408614 <ferror@plt+0x66c4>  // b.none
  408530:	ldr	w0, [sp, #104]
  408534:	add	w0, w0, #0x1
  408538:	str	w0, [sp, #104]
  40853c:	b	408594 <ferror@plt+0x6644>
  408540:	ldr	x0, [sp, #96]
  408544:	cmn	x0, #0x1
  408548:	b.ne	408550 <ferror@plt+0x6600>  // b.any
  40854c:	b	408594 <ferror@plt+0x6644>
  408550:	ldr	w0, [sp, #104]
  408554:	lsl	x0, x0, #3
  408558:	ldr	x1, [sp, #88]
  40855c:	add	x20, x1, x0
  408560:	ldr	x0, [sp, #96]
  408564:	bl	401ce0 <strdup@plt>
  408568:	str	x0, [x20]
  40856c:	ldr	w0, [sp, #104]
  408570:	lsl	x0, x0, #3
  408574:	ldr	x1, [sp, #88]
  408578:	add	x0, x1, x0
  40857c:	ldr	x0, [x0]
  408580:	cmp	x0, #0x0
  408584:	b.eq	40861c <ferror@plt+0x66cc>  // b.none
  408588:	ldr	w0, [sp, #104]
  40858c:	add	w0, w0, #0x1
  408590:	str	w0, [sp, #104]
  408594:	ldr	w1, [x19, #24]
  408598:	ldr	x0, [x19]
  40859c:	cmp	w1, #0x0
  4085a0:	b.lt	4085b4 <ferror@plt+0x6664>  // b.tstop
  4085a4:	add	x1, x0, #0xf
  4085a8:	and	x1, x1, #0xfffffffffffffff8
  4085ac:	str	x1, [x19]
  4085b0:	b	4085e4 <ferror@plt+0x6694>
  4085b4:	add	w2, w1, #0x8
  4085b8:	str	w2, [x19, #24]
  4085bc:	ldr	w2, [x19, #24]
  4085c0:	cmp	w2, #0x0
  4085c4:	b.le	4085d8 <ferror@plt+0x6688>
  4085c8:	add	x1, x0, #0xf
  4085cc:	and	x1, x1, #0xfffffffffffffff8
  4085d0:	str	x1, [x19]
  4085d4:	b	4085e4 <ferror@plt+0x6694>
  4085d8:	ldr	x2, [x19, #8]
  4085dc:	sxtw	x0, w1
  4085e0:	add	x0, x2, x0
  4085e4:	ldr	x0, [x0]
  4085e8:	str	x0, [sp, #96]
  4085ec:	ldr	x0, [sp, #96]
  4085f0:	cmp	x0, #0x0
  4085f4:	b.ne	408540 <ferror@plt+0x65f0>  // b.any
  4085f8:	ldr	w0, [sp, #104]
  4085fc:	lsl	x0, x0, #3
  408600:	ldr	x1, [sp, #88]
  408604:	add	x0, x1, x0
  408608:	str	xzr, [x0]
  40860c:	ldr	x0, [sp, #88]
  408610:	b	40862c <ferror@plt+0x66dc>
  408614:	nop
  408618:	b	408620 <ferror@plt+0x66d0>
  40861c:	nop
  408620:	ldr	x0, [sp, #88]
  408624:	bl	408298 <ferror@plt+0x6348>
  408628:	mov	x0, #0x0                   	// #0
  40862c:	ldp	x19, x20, [sp, #16]
  408630:	ldp	x29, x30, [sp], #112
  408634:	ret
  408638:	stp	x29, x30, [sp, #-304]!
  40863c:	mov	x29, sp
  408640:	str	x0, [sp, #56]
  408644:	str	x1, [sp, #248]
  408648:	str	x2, [sp, #256]
  40864c:	str	x3, [sp, #264]
  408650:	str	x4, [sp, #272]
  408654:	str	x5, [sp, #280]
  408658:	str	x6, [sp, #288]
  40865c:	str	x7, [sp, #296]
  408660:	str	q0, [sp, #112]
  408664:	str	q1, [sp, #128]
  408668:	str	q2, [sp, #144]
  40866c:	str	q3, [sp, #160]
  408670:	str	q4, [sp, #176]
  408674:	str	q5, [sp, #192]
  408678:	str	q6, [sp, #208]
  40867c:	str	q7, [sp, #224]
  408680:	add	x0, sp, #0x130
  408684:	str	x0, [sp, #72]
  408688:	add	x0, sp, #0x130
  40868c:	str	x0, [sp, #80]
  408690:	add	x0, sp, #0xf0
  408694:	str	x0, [sp, #88]
  408698:	mov	w0, #0xffffffc8            	// #-56
  40869c:	str	w0, [sp, #96]
  4086a0:	mov	w0, #0xffffff80            	// #-128
  4086a4:	str	w0, [sp, #100]
  4086a8:	add	x2, sp, #0x10
  4086ac:	add	x3, sp, #0x48
  4086b0:	ldp	x0, x1, [x3]
  4086b4:	stp	x0, x1, [x2]
  4086b8:	ldp	x0, x1, [x3, #16]
  4086bc:	stp	x0, x1, [x2, #16]
  4086c0:	add	x0, sp, #0x10
  4086c4:	mov	x1, x0
  4086c8:	ldr	x0, [sp, #56]
  4086cc:	bl	4083dc <ferror@plt+0x648c>
  4086d0:	str	x0, [sp, #104]
  4086d4:	ldr	x0, [sp, #104]
  4086d8:	ldp	x29, x30, [sp], #304
  4086dc:	ret
  4086e0:	stp	x29, x30, [sp, #-48]!
  4086e4:	mov	x29, sp
  4086e8:	str	x0, [sp, #24]
  4086ec:	str	x1, [sp, #16]
  4086f0:	ldr	x0, [sp, #16]
  4086f4:	str	x0, [sp, #40]
  4086f8:	b	408734 <ferror@plt+0x67e4>
  4086fc:	ldr	x0, [sp, #40]
  408700:	ldr	x0, [x0]
  408704:	mov	x1, x0
  408708:	ldr	x0, [sp, #24]
  40870c:	bl	408d5c <ferror@plt+0x6e0c>
  408710:	str	w0, [sp, #36]
  408714:	ldr	w0, [sp, #36]
  408718:	cmp	w0, #0x0
  40871c:	b.ge	408728 <ferror@plt+0x67d8>  // b.tcont
  408720:	ldr	w0, [sp, #36]
  408724:	b	408754 <ferror@plt+0x6804>
  408728:	ldr	x0, [sp, #40]
  40872c:	add	x0, x0, #0x8
  408730:	str	x0, [sp, #40]
  408734:	ldr	x0, [sp, #40]
  408738:	cmp	x0, #0x0
  40873c:	b.eq	408750 <ferror@plt+0x6800>  // b.none
  408740:	ldr	x0, [sp, #40]
  408744:	ldr	x0, [x0]
  408748:	cmp	x0, #0x0
  40874c:	b.ne	4086fc <ferror@plt+0x67ac>  // b.any
  408750:	mov	w0, #0x0                   	// #0
  408754:	ldp	x29, x30, [sp], #48
  408758:	ret
  40875c:	stp	x29, x30, [sp, #-80]!
  408760:	mov	x29, sp
  408764:	str	x0, [sp, #40]
  408768:	str	x1, [sp, #32]
  40876c:	str	x2, [sp, #24]
  408770:	ldr	x0, [sp, #32]
  408774:	str	x0, [sp, #72]
  408778:	b	4087dc <ferror@plt+0x688c>
  40877c:	ldr	x0, [sp, #72]
  408780:	ldr	x0, [x0]
  408784:	ldr	x1, [sp, #24]
  408788:	bl	406914 <ferror@plt+0x49c4>
  40878c:	str	x0, [sp, #64]
  408790:	ldr	x0, [sp, #64]
  408794:	cmp	x0, #0x0
  408798:	b.ne	4087a4 <ferror@plt+0x6854>  // b.any
  40879c:	mov	w0, #0xfffffff4            	// #-12
  4087a0:	b	4087fc <ferror@plt+0x68ac>
  4087a4:	ldr	x1, [sp, #64]
  4087a8:	ldr	x0, [sp, #40]
  4087ac:	bl	408ae4 <ferror@plt+0x6b94>
  4087b0:	str	w0, [sp, #60]
  4087b4:	ldr	w0, [sp, #60]
  4087b8:	cmp	w0, #0x0
  4087bc:	b.ge	4087d0 <ferror@plt+0x6880>  // b.tcont
  4087c0:	ldr	x0, [sp, #64]
  4087c4:	bl	401dc0 <free@plt>
  4087c8:	ldr	w0, [sp, #60]
  4087cc:	b	4087fc <ferror@plt+0x68ac>
  4087d0:	ldr	x0, [sp, #72]
  4087d4:	add	x0, x0, #0x8
  4087d8:	str	x0, [sp, #72]
  4087dc:	ldr	x0, [sp, #72]
  4087e0:	cmp	x0, #0x0
  4087e4:	b.eq	4087f8 <ferror@plt+0x68a8>  // b.none
  4087e8:	ldr	x0, [sp, #72]
  4087ec:	ldr	x0, [x0]
  4087f0:	cmp	x0, #0x0
  4087f4:	b.ne	40877c <ferror@plt+0x682c>  // b.any
  4087f8:	mov	w0, #0x0                   	// #0
  4087fc:	ldp	x29, x30, [sp], #80
  408800:	ret
  408804:	stp	x29, x30, [sp, #-96]!
  408808:	mov	x29, sp
  40880c:	str	x19, [sp, #16]
  408810:	str	x0, [sp, #40]
  408814:	str	x1, [sp, #32]
  408818:	ldr	x0, [sp, #40]
  40881c:	cmp	x0, #0x0
  408820:	b.ne	408844 <ferror@plt+0x68f4>  // b.any
  408824:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  408828:	add	x3, x0, #0x430
  40882c:	mov	w2, #0xc1                  	// #193
  408830:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  408834:	add	x1, x0, #0x410
  408838:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  40883c:	add	x0, x0, #0x420
  408840:	bl	401ec0 <__assert_fail@plt>
  408844:	str	wzr, [sp, #84]
  408848:	ldr	x0, [sp, #40]
  40884c:	str	x0, [sp, #64]
  408850:	add	x1, sp, #0x38
  408854:	add	x0, sp, #0x40
  408858:	mov	w3, #0x0                   	// #0
  40885c:	ldr	x2, [sp, #32]
  408860:	bl	406af8 <ferror@plt+0x4ba8>
  408864:	str	x0, [sp, #88]
  408868:	b	408890 <ferror@plt+0x6940>
  40886c:	ldr	w0, [sp, #84]
  408870:	add	w0, w0, #0x1
  408874:	str	w0, [sp, #84]
  408878:	add	x1, sp, #0x38
  40887c:	add	x0, sp, #0x40
  408880:	mov	w3, #0x0                   	// #0
  408884:	ldr	x2, [sp, #32]
  408888:	bl	406af8 <ferror@plt+0x4ba8>
  40888c:	str	x0, [sp, #88]
  408890:	ldr	x0, [sp, #88]
  408894:	cmp	x0, #0x0
  408898:	b.ne	40886c <ferror@plt+0x691c>  // b.any
  40889c:	ldr	w0, [sp, #84]
  4088a0:	add	w0, w0, #0x1
  4088a4:	mov	w0, w0
  4088a8:	lsl	x0, x0, #3
  4088ac:	bl	401c00 <malloc@plt>
  4088b0:	str	x0, [sp, #72]
  4088b4:	ldr	x0, [sp, #72]
  4088b8:	cmp	x0, #0x0
  4088bc:	b.ne	4088c8 <ferror@plt+0x6978>  // b.any
  4088c0:	mov	x0, #0x0                   	// #0
  4088c4:	b	408988 <ferror@plt+0x6a38>
  4088c8:	str	wzr, [sp, #80]
  4088cc:	ldr	x0, [sp, #40]
  4088d0:	str	x0, [sp, #64]
  4088d4:	add	x1, sp, #0x38
  4088d8:	add	x0, sp, #0x40
  4088dc:	mov	w3, #0x0                   	// #0
  4088e0:	ldr	x2, [sp, #32]
  4088e4:	bl	406af8 <ferror@plt+0x4ba8>
  4088e8:	str	x0, [sp, #88]
  4088ec:	b	408964 <ferror@plt+0x6a14>
  4088f0:	ldr	x2, [sp, #56]
  4088f4:	ldr	w0, [sp, #80]
  4088f8:	lsl	x0, x0, #3
  4088fc:	ldr	x1, [sp, #72]
  408900:	add	x19, x1, x0
  408904:	mov	x1, x2
  408908:	ldr	x0, [sp, #88]
  40890c:	bl	401e10 <strndup@plt>
  408910:	str	x0, [x19]
  408914:	ldr	w0, [sp, #80]
  408918:	lsl	x0, x0, #3
  40891c:	ldr	x1, [sp, #72]
  408920:	add	x0, x1, x0
  408924:	ldr	x0, [x0]
  408928:	cmp	x0, #0x0
  40892c:	b.ne	408940 <ferror@plt+0x69f0>  // b.any
  408930:	ldr	x0, [sp, #72]
  408934:	bl	408298 <ferror@plt+0x6348>
  408938:	mov	x0, #0x0                   	// #0
  40893c:	b	408988 <ferror@plt+0x6a38>
  408940:	ldr	w0, [sp, #80]
  408944:	add	w0, w0, #0x1
  408948:	str	w0, [sp, #80]
  40894c:	add	x1, sp, #0x38
  408950:	add	x0, sp, #0x40
  408954:	mov	w3, #0x0                   	// #0
  408958:	ldr	x2, [sp, #32]
  40895c:	bl	406af8 <ferror@plt+0x4ba8>
  408960:	str	x0, [sp, #88]
  408964:	ldr	x0, [sp, #88]
  408968:	cmp	x0, #0x0
  40896c:	b.ne	4088f0 <ferror@plt+0x69a0>  // b.any
  408970:	ldr	w0, [sp, #80]
  408974:	lsl	x0, x0, #3
  408978:	ldr	x1, [sp, #72]
  40897c:	add	x0, x1, x0
  408980:	str	xzr, [x0]
  408984:	ldr	x0, [sp, #72]
  408988:	ldr	x19, [sp, #16]
  40898c:	ldp	x29, x30, [sp], #96
  408990:	ret
  408994:	stp	x29, x30, [sp, #-80]!
  408998:	mov	x29, sp
  40899c:	str	x0, [sp, #24]
  4089a0:	str	x1, [sp, #16]
  4089a4:	ldr	x0, [sp, #16]
  4089a8:	cmp	x0, #0x0
  4089ac:	b.ne	4089bc <ferror@plt+0x6a6c>  // b.any
  4089b0:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  4089b4:	add	x0, x0, #0x428
  4089b8:	str	x0, [sp, #16]
  4089bc:	ldr	x0, [sp, #16]
  4089c0:	bl	401a90 <strlen@plt>
  4089c4:	str	x0, [sp, #48]
  4089c8:	str	xzr, [sp, #56]
  4089cc:	ldr	x0, [sp, #24]
  4089d0:	str	x0, [sp, #64]
  4089d4:	b	408a1c <ferror@plt+0x6acc>
  4089d8:	ldr	x0, [sp, #56]
  4089dc:	cmp	x0, #0x0
  4089e0:	b.eq	4089f4 <ferror@plt+0x6aa4>  // b.none
  4089e4:	ldr	x1, [sp, #56]
  4089e8:	ldr	x0, [sp, #48]
  4089ec:	add	x0, x1, x0
  4089f0:	str	x0, [sp, #56]
  4089f4:	ldr	x0, [sp, #64]
  4089f8:	ldr	x0, [x0]
  4089fc:	bl	401a90 <strlen@plt>
  408a00:	mov	x1, x0
  408a04:	ldr	x0, [sp, #56]
  408a08:	add	x0, x0, x1
  408a0c:	str	x0, [sp, #56]
  408a10:	ldr	x0, [sp, #64]
  408a14:	add	x0, x0, #0x8
  408a18:	str	x0, [sp, #64]
  408a1c:	ldr	x0, [sp, #64]
  408a20:	cmp	x0, #0x0
  408a24:	b.eq	408a38 <ferror@plt+0x6ae8>  // b.none
  408a28:	ldr	x0, [sp, #64]
  408a2c:	ldr	x0, [x0]
  408a30:	cmp	x0, #0x0
  408a34:	b.ne	4089d8 <ferror@plt+0x6a88>  // b.any
  408a38:	ldr	x0, [sp, #56]
  408a3c:	add	x0, x0, #0x1
  408a40:	bl	401c00 <malloc@plt>
  408a44:	str	x0, [sp, #40]
  408a48:	ldr	x0, [sp, #40]
  408a4c:	cmp	x0, #0x0
  408a50:	b.ne	408a5c <ferror@plt+0x6b0c>  // b.any
  408a54:	mov	x0, #0x0                   	// #0
  408a58:	b	408adc <ferror@plt+0x6b8c>
  408a5c:	ldr	x0, [sp, #40]
  408a60:	str	x0, [sp, #72]
  408a64:	ldr	x0, [sp, #24]
  408a68:	str	x0, [sp, #64]
  408a6c:	b	408ab4 <ferror@plt+0x6b64>
  408a70:	ldr	x1, [sp, #72]
  408a74:	ldr	x0, [sp, #40]
  408a78:	cmp	x1, x0
  408a7c:	b.eq	408a90 <ferror@plt+0x6b40>  // b.none
  408a80:	ldr	x1, [sp, #16]
  408a84:	ldr	x0, [sp, #72]
  408a88:	bl	401ba0 <stpcpy@plt>
  408a8c:	str	x0, [sp, #72]
  408a90:	ldr	x0, [sp, #64]
  408a94:	ldr	x0, [x0]
  408a98:	mov	x1, x0
  408a9c:	ldr	x0, [sp, #72]
  408aa0:	bl	401ba0 <stpcpy@plt>
  408aa4:	str	x0, [sp, #72]
  408aa8:	ldr	x0, [sp, #64]
  408aac:	add	x0, x0, #0x8
  408ab0:	str	x0, [sp, #64]
  408ab4:	ldr	x0, [sp, #64]
  408ab8:	cmp	x0, #0x0
  408abc:	b.eq	408ad0 <ferror@plt+0x6b80>  // b.none
  408ac0:	ldr	x0, [sp, #64]
  408ac4:	ldr	x0, [x0]
  408ac8:	cmp	x0, #0x0
  408acc:	b.ne	408a70 <ferror@plt+0x6b20>  // b.any
  408ad0:	ldr	x0, [sp, #72]
  408ad4:	strb	wzr, [x0]
  408ad8:	ldr	x0, [sp, #40]
  408adc:	ldp	x29, x30, [sp], #80
  408ae0:	ret
  408ae4:	stp	x29, x30, [sp, #-48]!
  408ae8:	mov	x29, sp
  408aec:	str	x0, [sp, #24]
  408af0:	str	x1, [sp, #16]
  408af4:	ldr	x0, [sp, #16]
  408af8:	cmp	x0, #0x0
  408afc:	b.ne	408b08 <ferror@plt+0x6bb8>  // b.any
  408b00:	mov	w0, #0x0                   	// #0
  408b04:	b	408bb4 <ferror@plt+0x6c64>
  408b08:	ldr	x0, [sp, #24]
  408b0c:	ldr	x0, [x0]
  408b10:	bl	408388 <ferror@plt+0x6438>
  408b14:	str	w0, [sp, #44]
  408b18:	ldr	w0, [sp, #44]
  408b1c:	add	w0, w0, #0x2
  408b20:	str	w0, [sp, #40]
  408b24:	ldr	w1, [sp, #40]
  408b28:	ldr	w0, [sp, #44]
  408b2c:	cmp	w1, w0
  408b30:	b.cs	408b3c <ferror@plt+0x6bec>  // b.hs, b.nlast
  408b34:	mov	w0, #0xfffffff4            	// #-12
  408b38:	b	408bb4 <ferror@plt+0x6c64>
  408b3c:	ldr	x0, [sp, #24]
  408b40:	ldr	x2, [x0]
  408b44:	ldr	w0, [sp, #40]
  408b48:	lsl	x0, x0, #3
  408b4c:	mov	x1, x0
  408b50:	mov	x0, x2
  408b54:	bl	401cd0 <realloc@plt>
  408b58:	str	x0, [sp, #32]
  408b5c:	ldr	x0, [sp, #32]
  408b60:	cmp	x0, #0x0
  408b64:	b.ne	408b70 <ferror@plt+0x6c20>  // b.any
  408b68:	mov	w0, #0xfffffff4            	// #-12
  408b6c:	b	408bb4 <ferror@plt+0x6c64>
  408b70:	ldr	w0, [sp, #44]
  408b74:	lsl	x0, x0, #3
  408b78:	ldr	x1, [sp, #32]
  408b7c:	add	x0, x1, x0
  408b80:	ldr	x1, [sp, #16]
  408b84:	str	x1, [x0]
  408b88:	ldr	w0, [sp, #44]
  408b8c:	add	w0, w0, #0x1
  408b90:	mov	w0, w0
  408b94:	lsl	x0, x0, #3
  408b98:	ldr	x1, [sp, #32]
  408b9c:	add	x0, x1, x0
  408ba0:	str	xzr, [x0]
  408ba4:	ldr	x0, [sp, #24]
  408ba8:	ldr	x1, [sp, #32]
  408bac:	str	x1, [x0]
  408bb0:	mov	w0, #0x0                   	// #0
  408bb4:	ldp	x29, x30, [sp], #48
  408bb8:	ret
  408bbc:	stp	x29, x30, [sp, #-64]!
  408bc0:	mov	x29, sp
  408bc4:	str	x0, [sp, #24]
  408bc8:	str	x1, [sp, #16]
  408bcc:	ldr	x0, [sp, #16]
  408bd0:	cmp	x0, #0x0
  408bd4:	b.ne	408be0 <ferror@plt+0x6c90>  // b.any
  408bd8:	mov	w0, #0x0                   	// #0
  408bdc:	b	408cd4 <ferror@plt+0x6d84>
  408be0:	ldr	x0, [sp, #24]
  408be4:	ldr	x0, [x0]
  408be8:	bl	408388 <ferror@plt+0x6438>
  408bec:	str	w0, [sp, #56]
  408bf0:	ldr	w0, [sp, #56]
  408bf4:	add	w0, w0, #0x2
  408bf8:	str	w0, [sp, #52]
  408bfc:	ldr	w1, [sp, #52]
  408c00:	ldr	w0, [sp, #56]
  408c04:	cmp	w1, w0
  408c08:	b.cs	408c14 <ferror@plt+0x6cc4>  // b.hs, b.nlast
  408c0c:	mov	w0, #0xfffffff4            	// #-12
  408c10:	b	408cd4 <ferror@plt+0x6d84>
  408c14:	ldr	w0, [sp, #52]
  408c18:	lsl	x0, x0, #3
  408c1c:	bl	401c00 <malloc@plt>
  408c20:	str	x0, [sp, #40]
  408c24:	ldr	x0, [sp, #40]
  408c28:	cmp	x0, #0x0
  408c2c:	b.ne	408c38 <ferror@plt+0x6ce8>  // b.any
  408c30:	mov	w0, #0xfffffff4            	// #-12
  408c34:	b	408cd4 <ferror@plt+0x6d84>
  408c38:	str	wzr, [sp, #60]
  408c3c:	b	408c80 <ferror@plt+0x6d30>
  408c40:	ldr	x0, [sp, #24]
  408c44:	ldr	x1, [x0]
  408c48:	ldr	w0, [sp, #60]
  408c4c:	lsl	x0, x0, #3
  408c50:	add	x1, x1, x0
  408c54:	ldr	w0, [sp, #60]
  408c58:	add	w0, w0, #0x1
  408c5c:	mov	w0, w0
  408c60:	lsl	x0, x0, #3
  408c64:	ldr	x2, [sp, #40]
  408c68:	add	x0, x2, x0
  408c6c:	ldr	x1, [x1]
  408c70:	str	x1, [x0]
  408c74:	ldr	w0, [sp, #60]
  408c78:	add	w0, w0, #0x1
  408c7c:	str	w0, [sp, #60]
  408c80:	ldr	w1, [sp, #60]
  408c84:	ldr	w0, [sp, #56]
  408c88:	cmp	w1, w0
  408c8c:	b.cc	408c40 <ferror@plt+0x6cf0>  // b.lo, b.ul, b.last
  408c90:	ldr	x0, [sp, #40]
  408c94:	ldr	x1, [sp, #16]
  408c98:	str	x1, [x0]
  408c9c:	ldr	w0, [sp, #56]
  408ca0:	add	w0, w0, #0x1
  408ca4:	mov	w0, w0
  408ca8:	lsl	x0, x0, #3
  408cac:	ldr	x1, [sp, #40]
  408cb0:	add	x0, x1, x0
  408cb4:	str	xzr, [x0]
  408cb8:	ldr	x0, [sp, #24]
  408cbc:	ldr	x0, [x0]
  408cc0:	bl	401dc0 <free@plt>
  408cc4:	ldr	x0, [sp, #24]
  408cc8:	ldr	x1, [sp, #40]
  408ccc:	str	x1, [x0]
  408cd0:	mov	w0, #0x0                   	// #0
  408cd4:	ldp	x29, x30, [sp], #64
  408cd8:	ret
  408cdc:	stp	x29, x30, [sp, #-48]!
  408ce0:	mov	x29, sp
  408ce4:	str	x0, [sp, #24]
  408ce8:	str	x1, [sp, #16]
  408cec:	ldr	x1, [sp, #16]
  408cf0:	ldr	x0, [sp, #24]
  408cf4:	bl	408ae4 <ferror@plt+0x6b94>
  408cf8:	str	w0, [sp, #44]
  408cfc:	ldr	w0, [sp, #44]
  408d00:	cmp	w0, #0x0
  408d04:	b.ge	408d10 <ferror@plt+0x6dc0>  // b.tcont
  408d08:	ldr	x0, [sp, #16]
  408d0c:	bl	401dc0 <free@plt>
  408d10:	ldr	w0, [sp, #44]
  408d14:	ldp	x29, x30, [sp], #48
  408d18:	ret
  408d1c:	stp	x29, x30, [sp, #-48]!
  408d20:	mov	x29, sp
  408d24:	str	x0, [sp, #24]
  408d28:	str	x1, [sp, #16]
  408d2c:	ldr	x1, [sp, #16]
  408d30:	ldr	x0, [sp, #24]
  408d34:	bl	408bbc <ferror@plt+0x6c6c>
  408d38:	str	w0, [sp, #44]
  408d3c:	ldr	w0, [sp, #44]
  408d40:	cmp	w0, #0x0
  408d44:	b.ge	408d50 <ferror@plt+0x6e00>  // b.tcont
  408d48:	ldr	x0, [sp, #16]
  408d4c:	bl	401dc0 <free@plt>
  408d50:	ldr	w0, [sp, #44]
  408d54:	ldp	x29, x30, [sp], #48
  408d58:	ret
  408d5c:	stp	x29, x30, [sp, #-48]!
  408d60:	mov	x29, sp
  408d64:	str	x0, [sp, #24]
  408d68:	str	x1, [sp, #16]
  408d6c:	ldr	x0, [sp, #16]
  408d70:	cmp	x0, #0x0
  408d74:	b.ne	408d80 <ferror@plt+0x6e30>  // b.any
  408d78:	mov	w0, #0x0                   	// #0
  408d7c:	b	408dac <ferror@plt+0x6e5c>
  408d80:	ldr	x0, [sp, #16]
  408d84:	bl	401ce0 <strdup@plt>
  408d88:	str	x0, [sp, #40]
  408d8c:	ldr	x0, [sp, #40]
  408d90:	cmp	x0, #0x0
  408d94:	b.ne	408da0 <ferror@plt+0x6e50>  // b.any
  408d98:	mov	w0, #0xfffffff4            	// #-12
  408d9c:	b	408dac <ferror@plt+0x6e5c>
  408da0:	ldr	x1, [sp, #40]
  408da4:	ldr	x0, [sp, #24]
  408da8:	bl	408cdc <ferror@plt+0x6d8c>
  408dac:	ldp	x29, x30, [sp], #48
  408db0:	ret
  408db4:	stp	x29, x30, [sp, #-48]!
  408db8:	mov	x29, sp
  408dbc:	str	x0, [sp, #24]
  408dc0:	str	x1, [sp, #16]
  408dc4:	ldr	x0, [sp, #24]
  408dc8:	cmp	x0, #0x0
  408dcc:	b.ne	408dd8 <ferror@plt+0x6e88>  // b.any
  408dd0:	mov	x0, #0x0                   	// #0
  408dd4:	b	408e80 <ferror@plt+0x6f30>
  408dd8:	ldr	x0, [sp, #16]
  408ddc:	cmp	x0, #0x0
  408de0:	b.ne	408e04 <ferror@plt+0x6eb4>  // b.any
  408de4:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  408de8:	add	x3, x0, #0x440
  408dec:	mov	w2, #0x15a                 	// #346
  408df0:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  408df4:	add	x1, x0, #0x410
  408df8:	adrp	x0, 40a000 <ferror@plt+0x80b0>
  408dfc:	add	x0, x0, #0x420
  408e00:	bl	401ec0 <__assert_fail@plt>
  408e04:	ldr	x0, [sp, #24]
  408e08:	str	x0, [sp, #32]
  408e0c:	ldr	x0, [sp, #32]
  408e10:	str	x0, [sp, #40]
  408e14:	b	408e64 <ferror@plt+0x6f14>
  408e18:	ldr	x0, [sp, #40]
  408e1c:	ldr	x0, [x0]
  408e20:	ldr	x1, [sp, #16]
  408e24:	bl	401d80 <strcmp@plt>
  408e28:	cmp	w0, #0x0
  408e2c:	b.ne	408e40 <ferror@plt+0x6ef0>  // b.any
  408e30:	ldr	x0, [sp, #40]
  408e34:	ldr	x0, [x0]
  408e38:	bl	401dc0 <free@plt>
  408e3c:	b	408e58 <ferror@plt+0x6f08>
  408e40:	ldr	x0, [sp, #32]
  408e44:	add	x1, x0, #0x8
  408e48:	str	x1, [sp, #32]
  408e4c:	ldr	x1, [sp, #40]
  408e50:	ldr	x1, [x1]
  408e54:	str	x1, [x0]
  408e58:	ldr	x0, [sp, #40]
  408e5c:	add	x0, x0, #0x8
  408e60:	str	x0, [sp, #40]
  408e64:	ldr	x0, [sp, #40]
  408e68:	ldr	x0, [x0]
  408e6c:	cmp	x0, #0x0
  408e70:	b.ne	408e18 <ferror@plt+0x6ec8>  // b.any
  408e74:	ldr	x0, [sp, #32]
  408e78:	str	xzr, [x0]
  408e7c:	ldr	x0, [sp, #24]
  408e80:	ldp	x29, x30, [sp], #48
  408e84:	ret
  408e88:	stp	x29, x30, [sp, #-288]!
  408e8c:	mov	x29, sp
  408e90:	str	x0, [sp, #56]
  408e94:	str	x1, [sp, #48]
  408e98:	str	x2, [sp, #240]
  408e9c:	str	x3, [sp, #248]
  408ea0:	str	x4, [sp, #256]
  408ea4:	str	x5, [sp, #264]
  408ea8:	str	x6, [sp, #272]
  408eac:	str	x7, [sp, #280]
  408eb0:	str	q0, [sp, #112]
  408eb4:	str	q1, [sp, #128]
  408eb8:	str	q2, [sp, #144]
  408ebc:	str	q3, [sp, #160]
  408ec0:	str	q4, [sp, #176]
  408ec4:	str	q5, [sp, #192]
  408ec8:	str	q6, [sp, #208]
  408ecc:	str	q7, [sp, #224]
  408ed0:	add	x0, sp, #0x120
  408ed4:	str	x0, [sp, #72]
  408ed8:	add	x0, sp, #0x120
  408edc:	str	x0, [sp, #80]
  408ee0:	add	x0, sp, #0xf0
  408ee4:	str	x0, [sp, #88]
  408ee8:	mov	w0, #0xffffffd0            	// #-48
  408eec:	str	w0, [sp, #96]
  408ef0:	mov	w0, #0xffffff80            	// #-128
  408ef4:	str	w0, [sp, #100]
  408ef8:	add	x2, sp, #0x10
  408efc:	add	x3, sp, #0x48
  408f00:	ldp	x0, x1, [x3]
  408f04:	stp	x0, x1, [x2]
  408f08:	ldp	x0, x1, [x3, #16]
  408f0c:	stp	x0, x1, [x2, #16]
  408f10:	add	x1, sp, #0x10
  408f14:	add	x0, sp, #0x40
  408f18:	mov	x2, x1
  408f1c:	ldr	x1, [sp, #48]
  408f20:	bl	401e00 <vasprintf@plt>
  408f24:	str	w0, [sp, #108]
  408f28:	ldr	w0, [sp, #108]
  408f2c:	cmp	w0, #0x0
  408f30:	b.ge	408f3c <ferror@plt+0x6fec>  // b.tcont
  408f34:	mov	w0, #0xfffffff4            	// #-12
  408f38:	b	408f4c <ferror@plt+0x6ffc>
  408f3c:	ldr	x0, [sp, #64]
  408f40:	mov	x1, x0
  408f44:	ldr	x0, [sp, #56]
  408f48:	bl	408cdc <ferror@plt+0x6d8c>
  408f4c:	ldp	x29, x30, [sp], #288
  408f50:	ret
  408f54:	stp	x29, x30, [sp, #-96]!
  408f58:	mov	x29, sp
  408f5c:	str	x19, [sp, #16]
  408f60:	str	x0, [sp, #72]
  408f64:	str	x1, [sp, #64]
  408f68:	mov	x19, x2
  408f6c:	add	x2, sp, #0x20
  408f70:	mov	x3, x19
  408f74:	ldp	x0, x1, [x3]
  408f78:	stp	x0, x1, [x2]
  408f7c:	ldp	x0, x1, [x3, #16]
  408f80:	stp	x0, x1, [x2, #16]
  408f84:	add	x1, sp, #0x20
  408f88:	add	x0, sp, #0x50
  408f8c:	mov	x2, x1
  408f90:	ldr	x1, [sp, #64]
  408f94:	bl	401e00 <vasprintf@plt>
  408f98:	str	w0, [sp, #92]
  408f9c:	ldr	w0, [sp, #92]
  408fa0:	cmp	w0, #0x0
  408fa4:	b.ge	408fb0 <ferror@plt+0x7060>  // b.tcont
  408fa8:	mov	w0, #0xfffffff4            	// #-12
  408fac:	b	408fc0 <ferror@plt+0x7070>
  408fb0:	ldr	x0, [sp, #80]
  408fb4:	mov	x1, x0
  408fb8:	ldr	x0, [sp, #72]
  408fbc:	bl	408cdc <ferror@plt+0x6d8c>
  408fc0:	ldr	x19, [sp, #16]
  408fc4:	ldp	x29, x30, [sp], #96
  408fc8:	ret
  408fcc:	stp	x29, x30, [sp, #-48]!
  408fd0:	mov	x29, sp
  408fd4:	str	x0, [sp, #24]
  408fd8:	ldr	x0, [sp, #24]
  408fdc:	bl	408388 <ferror@plt+0x6438>
  408fe0:	str	w0, [sp, #40]
  408fe4:	ldr	w0, [sp, #40]
  408fe8:	cmp	w0, #0x1
  408fec:	b.hi	408ff8 <ferror@plt+0x70a8>  // b.pmore
  408ff0:	ldr	x0, [sp, #24]
  408ff4:	b	40909c <ferror@plt+0x714c>
  408ff8:	str	wzr, [sp, #44]
  408ffc:	b	409084 <ferror@plt+0x7134>
  409000:	ldr	w0, [sp, #44]
  409004:	lsl	x0, x0, #3
  409008:	ldr	x1, [sp, #24]
  40900c:	add	x0, x1, x0
  409010:	ldr	x0, [x0]
  409014:	str	x0, [sp, #32]
  409018:	ldr	w1, [sp, #40]
  40901c:	ldr	w0, [sp, #44]
  409020:	sub	w0, w1, w0
  409024:	sub	w0, w0, #0x1
  409028:	mov	w0, w0
  40902c:	lsl	x0, x0, #3
  409030:	ldr	x1, [sp, #24]
  409034:	add	x1, x1, x0
  409038:	ldr	w0, [sp, #44]
  40903c:	lsl	x0, x0, #3
  409040:	ldr	x2, [sp, #24]
  409044:	add	x0, x2, x0
  409048:	ldr	x1, [x1]
  40904c:	str	x1, [x0]
  409050:	ldr	w1, [sp, #40]
  409054:	ldr	w0, [sp, #44]
  409058:	sub	w0, w1, w0
  40905c:	sub	w0, w0, #0x1
  409060:	mov	w0, w0
  409064:	lsl	x0, x0, #3
  409068:	ldr	x1, [sp, #24]
  40906c:	add	x0, x1, x0
  409070:	ldr	x1, [sp, #32]
  409074:	str	x1, [x0]
  409078:	ldr	w0, [sp, #44]
  40907c:	add	w0, w0, #0x1
  409080:	str	w0, [sp, #44]
  409084:	ldr	w0, [sp, #40]
  409088:	lsr	w0, w0, #1
  40908c:	ldr	w1, [sp, #44]
  409090:	cmp	w1, w0
  409094:	b.cc	409000 <ferror@plt+0x70b0>  // b.lo, b.ul, b.last
  409098:	ldr	x0, [sp, #24]
  40909c:	ldp	x29, x30, [sp], #48
  4090a0:	ret
  4090a4:	nop
  4090a8:	stp	x29, x30, [sp, #-64]!
  4090ac:	mov	x29, sp
  4090b0:	stp	x19, x20, [sp, #16]
  4090b4:	adrp	x20, 41b000 <ferror@plt+0x190b0>
  4090b8:	add	x20, x20, #0xb50
  4090bc:	stp	x21, x22, [sp, #32]
  4090c0:	adrp	x21, 41b000 <ferror@plt+0x190b0>
  4090c4:	add	x21, x21, #0xb48
  4090c8:	sub	x20, x20, x21
  4090cc:	mov	w22, w0
  4090d0:	stp	x23, x24, [sp, #48]
  4090d4:	mov	x23, x1
  4090d8:	mov	x24, x2
  4090dc:	bl	401a10 <memcpy@plt-0x40>
  4090e0:	cmp	xzr, x20, asr #3
  4090e4:	b.eq	409110 <ferror@plt+0x71c0>  // b.none
  4090e8:	asr	x20, x20, #3
  4090ec:	mov	x19, #0x0                   	// #0
  4090f0:	ldr	x3, [x21, x19, lsl #3]
  4090f4:	mov	x2, x24
  4090f8:	add	x19, x19, #0x1
  4090fc:	mov	x1, x23
  409100:	mov	w0, w22
  409104:	blr	x3
  409108:	cmp	x20, x19
  40910c:	b.ne	4090f0 <ferror@plt+0x71a0>  // b.any
  409110:	ldp	x19, x20, [sp, #16]
  409114:	ldp	x21, x22, [sp, #32]
  409118:	ldp	x23, x24, [sp, #48]
  40911c:	ldp	x29, x30, [sp], #64
  409120:	ret
  409124:	nop
  409128:	ret
  40912c:	nop
  409130:	adrp	x2, 41c000 <ferror@plt+0x1a0b0>
  409134:	mov	x1, #0x0                   	// #0
  409138:	ldr	x2, [x2, #656]
  40913c:	b	401b30 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409140 <.fini>:
  409140:	stp	x29, x30, [sp, #-16]!
  409144:	mov	x29, sp
  409148:	ldp	x29, x30, [sp], #16
  40914c:	ret
